Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  5 11:36:43 2023
| Host         : DESKTOP-9A79UKU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.392        0.000                      0                10448        0.039        0.000                      0                10448        1.100        0.000                       0                  6221  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           6.651        0.000                      0                   14        0.085        0.000                      0                   14        4.232        0.000                       0                   103  
  clkout2          34.824        0.000                      0                  298        0.111        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          39.587        0.000                      0                 8629        0.057        0.000                      0                 8629       49.358        0.000                       0                  5952  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.879        0.000                      0                  254        0.195        0.000                      0                  254  
clkout3       clkout0             0.392        0.000                      0                   34        1.237        0.000                      0                   34  
clkout0       clkout2             6.302        0.000                      0                   12        0.093        0.000                      0                   12  
clkout3       clkout2            15.738        0.000                      0                  135        0.326        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 46.543        0.000                      0                 1220        0.039        0.000                      0                 1220  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 1.201ns (36.129%)  route 2.123ns (63.871%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.446    -2.148    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.444 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.728    -0.716    vga/U12/number0[10]
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.132    -0.584 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000    -0.584    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103    -0.481 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.023     0.542    vga/U12/number__0[2]
    SLICE_X8Y139         LUT5 (Prop_lut5_I1_O)        0.130     0.672 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.372     1.044    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.132     1.176 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.176    vga/U12_n_96
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.333     8.427    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.601     7.827    
                         clock uncertainty           -0.066     7.761    
    SLICE_X8Y139         FDRE (Setup_fdre_C_D)        0.066     7.827    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.105ns (33.574%)  route 2.186ns (66.426%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.446    -2.148    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.444 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.728    -0.716    vga/U12/number0[10]
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.132    -0.584 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000    -0.584    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103    -0.481 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.133     0.652    vga/U12/number__0[2]
    SLICE_X8Y140         LUT5 (Prop_lut5_I1_O)        0.123     0.775 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.325     1.100    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.043     1.143 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.143    vga/U12_n_99
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.333     8.427    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.601     7.827    
                         clock uncertainty           -0.066     7.761    
    SLICE_X8Y139         FDRE (Setup_fdre_C_D)        0.064     7.825    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 1.014ns (31.486%)  route 2.207ns (68.515%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.446    -2.148    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696    -1.452 r  vga/data_buf_reg_0_3_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.930    -0.522    vga/U12/number0[11]
    SLICE_X23Y121        LUT6 (Prop_lut6_I1_O)        0.043    -0.479 r  vga/U12/ascii_code[6]_i_45/O
                         net (fo=1, routed)           0.000    -0.479    vga/U12/ascii_code[6]_i_45_n_0
    SLICE_X23Y121        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.371 r  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           0.940     0.569    vga/U12/number__0[3]
    SLICE_X13Y140        LUT6 (Prop_lut6_I2_O)        0.124     0.693 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.337     1.029    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X9Y140         LUT6 (Prop_lut6_I2_O)        0.043     1.072 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.072    vga/U12_n_101
    SLICE_X9Y140         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.334     8.428    vga/CLK_OUT1
    SLICE_X9Y140         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.601     7.828    
                         clock uncertainty           -0.066     7.762    
    SLICE_X9Y140         FDRE (Setup_fdre_C_D)        0.033     7.795    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 1.210ns (37.398%)  route 2.025ns (62.602%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.446    -2.148    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.444 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.728    -0.716    vga/U12/number0[10]
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.132    -0.584 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000    -0.584    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103    -0.481 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.133     0.652    vga/U12/number__0[2]
    SLICE_X8Y140         LUT5 (Prop_lut5_I1_O)        0.133     0.785 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.164     0.949    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I2_O)        0.138     1.087 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.087    vga/U12_n_98
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.334     8.428    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.601     7.828    
                         clock uncertainty           -0.066     7.762    
    SLICE_X8Y140         FDRE (Setup_fdre_C_D)        0.066     7.828    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 1.105ns (35.079%)  route 2.045ns (64.921%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.446    -2.148    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.444 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.728    -0.716    vga/U12/number0[10]
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.132    -0.584 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000    -0.584    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103    -0.481 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.015     0.534    vga/U12/number__0[2]
    SLICE_X13Y140        LUT6 (Prop_lut6_I1_O)        0.123     0.657 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.302     0.959    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I2_O)        0.043     1.002 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.002    vga/U12_n_102
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.334     8.428    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.601     7.828    
                         clock uncertainty           -0.066     7.762    
    SLICE_X8Y140         FDRE (Setup_fdre_C_D)        0.066     7.828    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.828    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 1.105ns (35.380%)  route 2.018ns (64.620%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.446    -2.148    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.444 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.728    -0.716    vga/U12/number0[10]
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.132    -0.584 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000    -0.584    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103    -0.481 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.999     0.518    vga/U12/number__0[2]
    SLICE_X13Y140        LUT6 (Prop_lut6_I1_O)        0.123     0.641 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.291     0.932    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I2_O)        0.043     0.975 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.975    vga/U12_n_100
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.334     8.428    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.601     7.828    
                         clock uncertainty           -0.066     7.762    
    SLICE_X8Y140         FDRE (Setup_fdre_C_D)        0.064     7.826    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.826    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 1.105ns (37.307%)  route 1.857ns (62.693%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.446    -2.148    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.444 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.728    -0.716    vga/U12/number0[10]
    SLICE_X22Y121        LUT6 (Prop_lut6_I1_O)        0.132    -0.584 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000    -0.584    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103    -0.481 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.023     0.542    vga/U12/number__0[2]
    SLICE_X8Y139         LUT5 (Prop_lut5_I2_O)        0.123     0.665 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.106     0.771    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.043     0.814 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.814    vga/U12_n_97
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.333     8.427    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.601     7.827    
                         clock uncertainty           -0.066     7.761    
    SLICE_X8Y139         FDRE (Setup_fdre_C_D)        0.065     7.826    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.826    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             8.557ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.223ns (23.069%)  route 0.744ns (76.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.470    -2.124    vga/CLK_OUT1
    SLICE_X9Y140         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.223    -1.901 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.744    -1.158    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.365     8.459    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     7.881    
                         clock uncertainty           -0.066     7.815    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.399    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.399    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  8.557    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.259ns (35.188%)  route 0.477ns (64.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.124ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.470    -2.124    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_fdre_C_Q)         0.259    -1.865 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.477    -1.388    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.365     8.459    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     7.881    
                         clock uncertainty           -0.066     7.815    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     7.399    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.399    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.259ns (35.674%)  route 0.467ns (64.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.469    -2.125    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_fdre_C_Q)         0.259    -1.866 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.467    -1.399    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.365     8.459    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.578     7.881    
                         clock uncertainty           -0.066     7.815    
    RAMB18_X0Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     7.399    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.399    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  8.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.118ns (37.791%)  route 0.194ns (62.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_fdre_C_Q)         0.118    -0.433 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.194    -0.238    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.141%)  route 0.228ns (65.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.641    -0.552    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_fdre_C_Q)         0.118    -0.434 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.228    -0.206    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.118ns (33.779%)  route 0.231ns (66.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.641    -0.552    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_fdre_C_Q)         0.118    -0.434 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.231    -0.202    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.118ns (33.851%)  route 0.231ns (66.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_fdre_C_Q)         0.118    -0.433 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.231    -0.202    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.118ns (33.332%)  route 0.236ns (66.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.641    -0.552    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_fdre_C_Q)         0.118    -0.434 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.236    -0.198    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.118ns (33.141%)  route 0.238ns (66.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_fdre_C_Q)         0.118    -0.433 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.238    -0.195    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.100ns (22.387%)  route 0.347ns (77.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X9Y140         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.347    -0.104    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.894    -0.565    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.059    -0.506    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.323    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 vga/strdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.181%)  route 0.329ns (67.819%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.641    -0.552    vga/CLK_OUT1
    SLICE_X17Y140        FDRE                                         r  vga/strdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_fdre_C_Q)         0.100    -0.452 r  vga/strdata_reg[29]/Q
                         net (fo=1, routed)           0.131    -0.321    vga/U12/strdata[26]
    SLICE_X17Y140        LUT6 (Prop_lut6_I4_O)        0.028    -0.293 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.198    -0.095    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I1_O)        0.028    -0.067 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    vga/U12_n_97
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.862    -0.596    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.078    -0.519    
    SLICE_X8Y139         FDRE (Hold_fdre_C_D)         0.087    -0.432    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 vga/strdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.156ns (29.741%)  route 0.369ns (70.259%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.640    -0.553    vga/CLK_OUT1
    SLICE_X15Y137        FDRE                                         r  vga/strdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDRE (Prop_fdre_C_Q)         0.100    -0.453 r  vga/strdata_reg[26]/Q
                         net (fo=1, routed)           0.119    -0.334    vga/U12/strdata[23]
    SLICE_X15Y138        LUT6 (Prop_lut6_I4_O)        0.028    -0.306 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.250    -0.056    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I1_O)        0.028    -0.028 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    vga/U12_n_100
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.863    -0.595    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.078    -0.518    
    SLICE_X8Y140         FDRE (Hold_fdre_C_D)         0.087    -0.431    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 vga/strdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.156ns (29.836%)  route 0.367ns (70.164%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.641    -0.552    vga/CLK_OUT1
    SLICE_X15Y139        FDRE                                         r  vga/strdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.100    -0.452 r  vga/strdata_reg[27]/Q
                         net (fo=1, routed)           0.081    -0.371    vga/U12/strdata[24]
    SLICE_X14Y139        LUT6 (Prop_lut6_I4_O)        0.028    -0.343 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.286    -0.057    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I1_O)        0.028    -0.029 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    vga/U12_n_99
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.862    -0.596    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.078    -0.519    
    SLICE_X8Y139         FDRE (Hold_fdre_C_D)         0.087    -0.432    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y56     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X15Y139    vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X20Y141    vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X18Y141    vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X21Y140    vga/strdata_reg[40]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X15Y138    vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X15Y137    vga/strdata_reg[43]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X21Y139    vga/strdata_reg[48]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y118    vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.824ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.487ns (9.852%)  route 4.456ns (90.148%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X9Y143         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.223    -1.900 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.680    -1.221    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y142        LUT4 (Prop_lut4_I1_O)        0.043    -1.178 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.465    -0.712    vga/U12/h_count[8]_i_2_n_0
    SLICE_X13Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.669 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=63, routed)          1.772     1.102    vga/U12/col_addr__0[7]
    SLICE_X12Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.145 r  vga/U12/R[3]_i_9/O
                         net (fo=1, routed)           0.106     1.251    vga/U12/R[3]_i_9_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I1_O)        0.043     1.294 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.454     1.748    vga/U12/R[3]_i_3_n_0
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.043     1.791 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.342     2.133    vga/U12/dout1
    SLICE_X9Y140         LUT5 (Prop_lut5_I4_O)        0.049     2.182 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.638     2.820    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.578    37.850    
                         clock uncertainty           -0.081    37.768    
    SLICE_X9Y139         FDRE (Setup_fdre_C_D)       -0.124    37.644    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.644    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                 34.824    

Slack (MET) :             34.920ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.487ns (10.022%)  route 4.372ns (89.978%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X9Y143         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.223    -1.900 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.680    -1.221    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y142        LUT4 (Prop_lut4_I1_O)        0.043    -1.178 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.465    -0.712    vga/U12/h_count[8]_i_2_n_0
    SLICE_X13Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.669 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=63, routed)          1.772     1.102    vga/U12/col_addr__0[7]
    SLICE_X12Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.145 r  vga/U12/R[3]_i_9/O
                         net (fo=1, routed)           0.106     1.251    vga/U12/R[3]_i_9_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I1_O)        0.043     1.294 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.454     1.748    vga/U12/R[3]_i_3_n_0
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.043     1.791 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.342     2.133    vga/U12/dout1
    SLICE_X9Y140         LUT5 (Prop_lut5_I4_O)        0.049     2.182 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.554     2.736    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.578    37.850    
                         clock uncertainty           -0.081    37.768    
    SLICE_X9Y139         FDRE (Setup_fdre_C_D)       -0.112    37.656    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.656    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                 34.920    

Slack (MET) :             34.982ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.492ns (10.187%)  route 4.338ns (89.813%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X9Y143         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.223    -1.900 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.680    -1.221    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y142        LUT4 (Prop_lut4_I1_O)        0.043    -1.178 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.465    -0.712    vga/U12/h_count[8]_i_2_n_0
    SLICE_X13Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.669 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=63, routed)          1.772     1.102    vga/U12/col_addr__0[7]
    SLICE_X12Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.145 r  vga/U12/R[3]_i_9/O
                         net (fo=1, routed)           0.106     1.251    vga/U12/R[3]_i_9_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I1_O)        0.043     1.294 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.454     1.748    vga/U12/R[3]_i_3_n_0
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.043     1.791 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.483     2.275    vga/U12/dout1
    SLICE_X7Y140         LUT2 (Prop_lut2_I0_O)        0.054     2.329 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.378     2.706    vga/U12/R[3]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X7Y140         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.601    37.883    
                         clock uncertainty           -0.081    37.801    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)       -0.113    37.688    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.688    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 34.982    

Slack (MET) :             35.017ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 0.481ns (9.912%)  route 4.372ns (90.088%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X9Y143         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.223    -1.900 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.680    -1.221    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y142        LUT4 (Prop_lut4_I1_O)        0.043    -1.178 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.465    -0.712    vga/U12/h_count[8]_i_2_n_0
    SLICE_X13Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.669 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=63, routed)          1.772     1.102    vga/U12/col_addr__0[7]
    SLICE_X12Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.145 r  vga/U12/R[3]_i_9/O
                         net (fo=1, routed)           0.106     1.251    vga/U12/R[3]_i_9_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I1_O)        0.043     1.294 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.454     1.748    vga/U12/R[3]_i_3_n_0
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.043     1.791 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.342     2.133    vga/U12/dout1
    SLICE_X9Y140         LUT5 (Prop_lut5_I4_O)        0.043     2.176 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.553     2.730    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X9Y139         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.578    37.850    
                         clock uncertainty           -0.081    37.768    
    SLICE_X9Y139         FDRE (Setup_fdre_C_D)       -0.022    37.746    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.746    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 35.017    

Slack (MET) :             35.133ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.492ns (10.516%)  route 4.187ns (89.484%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X9Y143         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.223    -1.900 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.680    -1.221    vga/U12/h_count_reg_n_0_[1]
    SLICE_X14Y142        LUT4 (Prop_lut4_I1_O)        0.043    -1.178 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.465    -0.712    vga/U12/h_count[8]_i_2_n_0
    SLICE_X13Y141        LUT5 (Prop_lut5_I2_O)        0.043    -0.669 r  vga/U12/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=63, routed)          1.772     1.102    vga/U12/col_addr__0[7]
    SLICE_X12Y144        LUT6 (Prop_lut6_I4_O)        0.043     1.145 r  vga/U12/R[3]_i_9/O
                         net (fo=1, routed)           0.106     1.251    vga/U12/R[3]_i_9_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I1_O)        0.043     1.294 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.454     1.748    vga/U12/R[3]_i_3_n_0
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.043     1.791 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.483     2.275    vga/U12/dout1
    SLICE_X7Y140         LUT2 (Prop_lut2_I0_O)        0.054     2.329 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.227     2.555    vga/U12/R[3]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X7Y140         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.883    
                         clock uncertainty           -0.081    37.801    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)       -0.113    37.688    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.688    
                         arrival time                          -2.555    
  -------------------------------------------------------------------
                         slack                                 35.133    

Slack (MET) :             35.181ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.542ns (11.716%)  route 4.084ns (88.284%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X14Y146        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[1]/Q
                         net (fo=24, routed)          0.949    -0.914    vga/U12/PRow[1]
    SLICE_X14Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.871 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.359    -0.512    vga/U12/v_count[5]_i_2_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I1_O)        0.043    -0.469 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.494     0.025    vga/U12/G[3]_i_4_n_0
    SLICE_X16Y144        LUT4 (Prop_lut4_I0_O)        0.053     0.078 r  vga/U12/G[3]_i_2/O
                         net (fo=104, routed)         1.724     1.802    vga/U12/v_count_reg[3]_3
    SLICE_X7Y140         LUT4 (Prop_lut4_I3_O)        0.144     1.946 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.558     2.504    vga/U12/B[3]_i_1_n_0
    SLICE_X7Y139         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.388    38.482    vga/U12/CLK_OUT3
    SLICE_X7Y139         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.601    37.882    
                         clock uncertainty           -0.081    37.800    
    SLICE_X7Y139         FDRE (Setup_fdre_C_D)       -0.115    37.685    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.685    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                 35.181    

Slack (MET) :             35.376ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.536ns (11.844%)  route 3.990ns (88.156%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X14Y146        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[1]/Q
                         net (fo=24, routed)          0.949    -0.914    vga/U12/PRow[1]
    SLICE_X14Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.871 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.359    -0.512    vga/U12/v_count[5]_i_2_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I1_O)        0.043    -0.469 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.494     0.025    vga/U12/G[3]_i_4_n_0
    SLICE_X16Y144        LUT4 (Prop_lut4_I0_O)        0.053     0.078 r  vga/U12/G[3]_i_2/O
                         net (fo=104, routed)         1.724     1.802    vga/U12/v_count_reg[3]_3
    SLICE_X7Y140         LUT4 (Prop_lut4_I3_O)        0.138     1.940 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.463     2.403    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.601    37.883    
                         clock uncertainty           -0.081    37.801    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)       -0.022    37.779    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.779    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 35.376    

Slack (MET) :             35.433ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.536ns (11.962%)  route 3.945ns (88.038%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X14Y146        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[1]/Q
                         net (fo=24, routed)          0.949    -0.914    vga/U12/PRow[1]
    SLICE_X14Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.871 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.359    -0.512    vga/U12/v_count[5]_i_2_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I1_O)        0.043    -0.469 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.494     0.025    vga/U12/G[3]_i_4_n_0
    SLICE_X16Y144        LUT4 (Prop_lut4_I0_O)        0.053     0.078 r  vga/U12/G[3]_i_2/O
                         net (fo=104, routed)         1.724     1.802    vga/U12/v_count_reg[3]_3
    SLICE_X7Y140         LUT4 (Prop_lut4_I2_O)        0.138     1.940 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.419     2.359    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.601    37.883    
                         clock uncertainty           -0.081    37.801    
    SLICE_X6Y140         FDRE (Setup_fdre_C_D)       -0.010    37.791    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.791    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                 35.433    

Slack (MET) :             35.441ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.536ns (11.962%)  route 3.945ns (88.038%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X14Y146        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[1]/Q
                         net (fo=24, routed)          0.949    -0.914    vga/U12/PRow[1]
    SLICE_X14Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.871 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.359    -0.512    vga/U12/v_count[5]_i_2_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I1_O)        0.043    -0.469 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.494     0.025    vga/U12/G[3]_i_4_n_0
    SLICE_X16Y144        LUT4 (Prop_lut4_I0_O)        0.053     0.078 r  vga/U12/G[3]_i_2/O
                         net (fo=104, routed)         1.724     1.802    vga/U12/v_count_reg[3]_3
    SLICE_X7Y140         LUT4 (Prop_lut4_I2_O)        0.138     1.940 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.419     2.359    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.601    37.883    
                         clock uncertainty           -0.081    37.801    
    SLICE_X6Y140         FDRE (Setup_fdre_C_D)       -0.002    37.799    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.799    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                 35.441    

Slack (MET) :             35.894ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.536ns (13.195%)  route 3.526ns (86.805%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X14Y146        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[1]/Q
                         net (fo=24, routed)          0.949    -0.914    vga/U12/PRow[1]
    SLICE_X14Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.871 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.359    -0.512    vga/U12/v_count[5]_i_2_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I1_O)        0.043    -0.469 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.494     0.025    vga/U12/G[3]_i_4_n_0
    SLICE_X16Y144        LUT4 (Prop_lut4_I0_O)        0.053     0.078 r  vga/U12/G[3]_i_2/O
                         net (fo=104, routed)         1.724     1.802    vga/U12/v_count_reg[3]_3
    SLICE_X7Y140         LUT4 (Prop_lut4_I3_O)        0.138     1.940 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000     1.940    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.601    37.883    
                         clock uncertainty           -0.081    37.801    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)        0.033    37.834    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.834    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 35.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y77          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.100    -0.376 r  DISPLAY/P2S_SEG/buff_reg[13]/Q
                         net (fo=1, routed)           0.081    -0.295    DISPLAY/P2S_SEG/buff__0[13]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.028    -0.267 r  DISPLAY/P2S_SEG/buff[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.267    DISPLAY/P2S_SEG/buff[14]_i_1__0_n_0
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism              0.039    -0.465    
    SLICE_X2Y77          FDSE (Hold_fdse_C_D)         0.087    -0.378    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.151%)  route 0.147ns (57.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDSE (Prop_fdse_C_Q)         0.107    -0.369 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.147    -0.222    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y76          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.953    -0.505    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y76          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.466    
    SLICE_X2Y76          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.348    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.879%)  route 0.076ns (37.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.372 r  DISPLAY/P2S_SEG/data_count_reg[4]/Q
                         net (fo=3, routed)           0.076    -0.296    DISPLAY/P2S_SEG/sel0[4]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.028    -0.268 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.039    -0.461    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.060    -0.401    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.118ns (62.101%)  route 0.072ns (37.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.723    -0.470    BTN_SCAN/CLK_OUT3
    SLICE_X6Y84          FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.118    -0.352 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.072    -0.280    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X6Y84          FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    BTN_SCAN/CLK_OUT3
    SLICE_X6Y84          FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.028    -0.470    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.045    -0.425    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.153%)  route 0.136ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.716    -0.477    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDSE (Prop_fdse_C_Q)         0.091    -0.386 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.136    -0.250    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X6Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.465    
    SLICE_X6Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.402    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.451%)  route 0.134ns (59.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.716    -0.477    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDSE (Prop_fdse_C_Q)         0.091    -0.386 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.134    -0.252    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X6Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.465    
    SLICE_X6Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.407    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.471%)  route 0.146ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.716    -0.477    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDSE (Prop_fdse_C_Q)         0.091    -0.386 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.146    -0.240    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X6Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.465    
    SLICE_X6Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.401    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  DISPLAY/P2S_LED/buff_reg[10]/Q
                         net (fo=1, routed)           0.093    -0.276    DISPLAY/P2S_LED/buff[10]
    SLICE_X3Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism              0.027    -0.469    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.032    -0.437    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.409%)  route 0.154ns (56.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.718    -0.475    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.118    -0.357 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.203    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y76          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.953    -0.505    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y76          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.466    
    SLICE_X2Y76          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.364    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.716    -0.477    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  DISPLAY/P2S_SEG/buff_reg_r_1/Q
                         net (fo=1, routed)           0.107    -0.269    DISPLAY/P2S_SEG/buff_reg_r_1_n_0
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.954    -0.504    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/C
                         clock pessimism              0.028    -0.477    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.044    -0.433    DISPLAY/P2S_SEG/buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y84      BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y84      DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y84      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y85      DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y85      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y85      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y85      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y76      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.587ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[37][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 0.834ns (8.076%)  route 9.493ns (91.924%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.373ns = ( 50.373 - 50.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.835 f  add/i__i_2/O[1]
                         net (fo=1571, routed)        5.857     6.691    core/mem/add/data_reg[0][0][1]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.133     6.824 r  core/mem/add/i___224/O
                         net (fo=131, routed)         2.946     9.770    core/mem/add/rs1_data_reg_reg[3]_16
    SLICE_X38Y136        LUT6 (Prop_lut6_I2_O)        0.138     9.908 r  core/mem/add/data[37][1]_i_2/O
                         net (fo=1, routed)           0.448    10.356    core/mem/add/data[37][1]_i_2_n_0
    SLICE_X39Y134        LUT6 (Prop_lut6_I5_O)        0.043    10.399 r  core/mem/add/data[37][1]_i_1/O
                         net (fo=1, routed)           0.000    10.399    core/mem/ram/data_reg[37][7]_1[1]
    SLICE_X39Y134        FDRE                                         r  core/mem/ram/data_reg[37][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.318    50.373    core/mem/ram/debug_clk
    SLICE_X39Y134        FDRE                                         r  core/mem/ram/data_reg[37][1]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.042    
                         clock uncertainty           -0.095    49.948    
    SLICE_X39Y134        FDRE (Setup_fdre_C_D)        0.038    49.986    core/mem/ram/data_reg[37][1]
  -------------------------------------------------------------------
                         required time                         49.986    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                 39.587    

Slack (MET) :             39.600ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[44][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.316ns  (logic 0.834ns (8.085%)  route 9.482ns (91.915%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.375ns = ( 50.375 - 50.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.835 f  add/i__i_2/O[1]
                         net (fo=1571, routed)        5.857     6.691    core/mem/add/data_reg[0][0][1]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.133     6.824 r  core/mem/add/i___224/O
                         net (fo=131, routed)         3.027     9.851    core/mem/add/rs1_data_reg_reg[3]_16
    SLICE_X39Y137        LUT6 (Prop_lut6_I2_O)        0.138     9.989 r  core/mem/add/data[44][2]_i_2/O
                         net (fo=1, routed)           0.355    10.344    core/mem/add/data[44][2]_i_2_n_0
    SLICE_X39Y137        LUT6 (Prop_lut6_I5_O)        0.043    10.387 r  core/mem/add/data[44][2]_i_1/O
                         net (fo=1, routed)           0.000    10.387    core/mem/ram/data_reg[44][7]_1[1]
    SLICE_X39Y137        FDRE                                         r  core/mem/ram/data_reg[44][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.320    50.375    core/mem/ram/debug_clk
    SLICE_X39Y137        FDRE                                         r  core/mem/ram/data_reg[44][2]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.044    
                         clock uncertainty           -0.095    49.950    
    SLICE_X39Y137        FDRE (Setup_fdre_C_D)        0.037    49.987    core/mem/ram/data_reg[44][2]
  -------------------------------------------------------------------
                         required time                         49.987    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                 39.600    

Slack (MET) :             39.786ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[5][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 0.834ns (8.290%)  route 9.226ns (91.710%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.306ns = ( 50.306 - 50.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.835 f  add/i__i_2/O[1]
                         net (fo=1571, routed)        5.857     6.691    core/mem/add/data_reg[0][0][1]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.133     6.824 r  core/mem/add/i___224/O
                         net (fo=131, routed)         2.771     9.596    core/mem/ram/data_reg[125][3]_0
    SLICE_X60Y129        LUT6 (Prop_lut6_I2_O)        0.138     9.734 r  core/mem/ram/data[5][7]_i_2/O
                         net (fo=1, routed)           0.355    10.089    core/mem/add/data_reg[5][7]
    SLICE_X60Y129        LUT6 (Prop_lut6_I5_O)        0.043    10.132 r  core/mem/add/data[5][7]_i_1/O
                         net (fo=1, routed)           0.000    10.132    core/mem/ram/data_reg[5][7]_1[5]
    SLICE_X60Y129        FDRE                                         r  core/mem/ram/data_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.251    50.306    core/mem/ram/debug_clk
    SLICE_X60Y129        FDRE                                         r  core/mem/ram/data_reg[5][7]/C  (IS_INVERTED)
                         clock pessimism             -0.331    49.975    
                         clock uncertainty           -0.095    49.881    
    SLICE_X60Y129        FDRE (Setup_fdre_C_D)        0.037    49.918    core/mem/ram/data_reg[5][7]
  -------------------------------------------------------------------
                         required time                         49.918    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                 39.786    

Slack (MET) :             39.811ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[44][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 0.834ns (8.231%)  route 9.298ns (91.769%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.373ns = ( 50.373 - 50.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.835 f  add/i__i_2/O[1]
                         net (fo=1571, routed)        5.857     6.691    core/mem/add/data_reg[0][0][1]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.133     6.824 r  core/mem/add/i___224/O
                         net (fo=131, routed)         3.091     9.915    core/mem/add/rs1_data_reg_reg[3]_16
    SLICE_X42Y137        LUT6 (Prop_lut6_I3_O)        0.138    10.053 r  core/mem/add/data[44][6]_i_3/O
                         net (fo=1, routed)           0.108    10.160    core/mem/add/data[44][6]_i_3_n_0
    SLICE_X42Y137        LUT6 (Prop_lut6_I5_O)        0.043    10.203 r  core/mem/add/data[44][6]_i_1/O
                         net (fo=1, routed)           0.000    10.203    core/mem/ram/data_reg[44][7]_1[4]
    SLICE_X42Y137        FDRE                                         r  core/mem/ram/data_reg[44][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.318    50.373    core/mem/ram/debug_clk
    SLICE_X42Y137        FDRE                                         r  core/mem/ram/data_reg[44][6]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.042    
                         clock uncertainty           -0.095    49.948    
    SLICE_X42Y137        FDRE (Setup_fdre_C_D)        0.067    50.015    core/mem/ram/data_reg[44][6]
  -------------------------------------------------------------------
                         required time                         50.015    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 39.811    

Slack (MET) :             39.886ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[37][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.059ns  (logic 0.834ns (8.291%)  route 9.225ns (91.709%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.374ns = ( 50.374 - 50.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.835 f  add/i__i_2/O[1]
                         net (fo=1571, routed)        5.857     6.691    core/mem/add/data_reg[0][0][1]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.133     6.824 r  core/mem/add/i___224/O
                         net (fo=131, routed)         2.879     9.703    core/mem/add/rs1_data_reg_reg[3]_16
    SLICE_X38Y135        LUT6 (Prop_lut6_I2_O)        0.138     9.841 r  core/mem/add/data[37][4]_i_2/O
                         net (fo=1, routed)           0.246    10.087    core/mem/add/data[37][4]_i_2_n_0
    SLICE_X38Y135        LUT6 (Prop_lut6_I5_O)        0.043    10.130 r  core/mem/add/data[37][4]_i_1/O
                         net (fo=1, routed)           0.000    10.130    core/mem/ram/data_reg[37][7]_1[4]
    SLICE_X38Y135        FDRE                                         r  core/mem/ram/data_reg[37][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.319    50.374    core/mem/ram/debug_clk
    SLICE_X38Y135        FDRE                                         r  core/mem/ram/data_reg[37][4]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.043    
                         clock uncertainty           -0.095    49.949    
    SLICE_X38Y135        FDRE (Setup_fdre_C_D)        0.067    50.016    core/mem/ram/data_reg[37][4]
  -------------------------------------------------------------------
                         required time                         50.016    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                 39.886    

Slack (MET) :             39.930ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[5][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 0.877ns (8.843%)  route 9.041ns (91.157%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.308ns = ( 50.308 - 50.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.835 f  add/i__i_2/O[1]
                         net (fo=1571, routed)        5.857     6.691    core/mem/add/data_reg[0][0][1]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.133     6.824 r  core/mem/add/i___224/O
                         net (fo=131, routed)         2.282     9.106    core/mem/add/rs1_data_reg_reg[3]_16
    SLICE_X58Y132        LUT6 (Prop_lut6_I5_O)        0.138     9.244 r  core/mem/add/i___89/O
                         net (fo=1, routed)           0.427     9.671    core/mem/add/i___89_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I5_O)        0.043     9.714 r  core/mem/add/data[5][4]_i_2/O
                         net (fo=1, routed)           0.232     9.946    core/mem/add/data[5][4]_i_2_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I5_O)        0.043     9.989 r  core/mem/add/data[5][4]_i_1/O
                         net (fo=1, routed)           0.000     9.989    core/mem/ram/data_reg[5][7]_1[3]
    SLICE_X55Y132        FDRE                                         r  core/mem/ram/data_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.253    50.308    core/mem/ram/debug_clk
    SLICE_X55Y132        FDRE                                         r  core/mem/ram/data_reg[5][4]/C  (IS_INVERTED)
                         clock pessimism             -0.331    49.977    
                         clock uncertainty           -0.095    49.883    
    SLICE_X55Y132        FDRE (Setup_fdre_C_D)        0.037    49.920    core/mem/ram/data_reg[5][4]
  -------------------------------------------------------------------
                         required time                         49.920    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                 39.930    

Slack (MET) :             39.958ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[29][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.920ns  (logic 0.834ns (8.407%)  route 9.086ns (91.593%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.308ns = ( 50.308 - 50.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.835 f  add/i__i_2/O[1]
                         net (fo=1571, routed)        5.857     6.691    core/mem/add/data_reg[0][0][1]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.133     6.824 r  core/mem/add/i___224/O
                         net (fo=131, routed)         2.662     9.486    core/mem/add/rs1_data_reg_reg[3]_16
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.138     9.624 r  core/mem/add/data[29][2]_i_2/O
                         net (fo=1, routed)           0.324     9.949    core/mem/add/data[29][2]_i_2_n_0
    SLICE_X56Y132        LUT6 (Prop_lut6_I5_O)        0.043     9.992 r  core/mem/add/data[29][2]_i_1/O
                         net (fo=1, routed)           0.000     9.992    core/mem/ram/data_reg[29][7]_1[2]
    SLICE_X56Y132        FDRE                                         r  core/mem/ram/data_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.253    50.308    core/mem/ram/debug_clk
    SLICE_X56Y132        FDRE                                         r  core/mem/ram/data_reg[29][2]/C  (IS_INVERTED)
                         clock pessimism             -0.331    49.977    
                         clock uncertainty           -0.095    49.883    
    SLICE_X56Y132        FDRE (Setup_fdre_C_D)        0.067    49.950    core/mem/ram/data_reg[29][2]
  -------------------------------------------------------------------
                         required time                         49.950    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 39.958    

Slack (MET) :             39.969ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[28][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.912ns  (logic 0.834ns (8.414%)  route 9.078ns (91.586%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.310ns = ( 50.310 - 50.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     0.835 f  add/i__i_2/O[1]
                         net (fo=1571, routed)        5.857     6.691    core/mem/add/data_reg[0][0][1]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.133     6.824 r  core/mem/add/i___224/O
                         net (fo=131, routed)         2.872     9.697    core/mem/add/rs1_data_reg_reg[3]_16
    SLICE_X54Y134        LUT6 (Prop_lut6_I5_O)        0.138     9.835 r  core/mem/add/i___51/O
                         net (fo=1, routed)           0.106     9.940    core/mem/add/i___51_n_0
    SLICE_X54Y134        LUT6 (Prop_lut6_I0_O)        0.043     9.983 r  core/mem/add/data[28][5]_i_1/O
                         net (fo=1, routed)           0.000     9.983    core/mem/ram/data_reg[28][6]_2[4]
    SLICE_X54Y134        FDRE                                         r  core/mem/ram/data_reg[28][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.255    50.310    core/mem/ram/debug_clk
    SLICE_X54Y134        FDRE                                         r  core/mem/ram/data_reg[28][5]/C  (IS_INVERTED)
                         clock pessimism             -0.331    49.979    
                         clock uncertainty           -0.095    49.885    
    SLICE_X54Y134        FDRE (Setup_fdre_C_D)        0.068    49.953    core/mem/ram/data_reg[28][5]
  -------------------------------------------------------------------
                         required time                         49.953    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                 39.969    

Slack (MET) :             40.092ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[13][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 0.955ns (9.789%)  route 8.801ns (90.211%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.306ns = ( 50.306 - 50.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X47Y124        FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.223     0.294 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           0.351     0.645    core/mem/add/data_reg[126][7]_i_7_0[1]
    SLICE_X47Y124        LUT2 (Prop_lut2_I1_O)        0.043     0.688 r  core/mem/add/i__i_8/O
                         net (fo=1, routed)           0.000     0.688    core_n_289
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.955 r  add/i__i_2/CO[3]
                         net (fo=1, routed)           0.007     0.962    add/i__i_2_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.073 r  add/i__i_3/O[2]
                         net (fo=399, routed)         6.199     7.272    core/mem/add/data_reg[0][0][6]
    SLICE_X70Y131        LUT4 (Prop_lut4_I3_O)        0.130     7.402 r  core/mem/add/i___49_i_1/O
                         net (fo=68, routed)          1.192     8.594    core/mem/add/rs1_data_reg_reg[3]_15
    SLICE_X62Y131        LUT5 (Prop_lut5_I4_O)        0.138     8.732 r  core/mem/add/data[13][7]_i_2/O
                         net (fo=4, routed)           1.052     9.784    core/mem/add/data[13][7]_i_2_n_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.043     9.827 r  core/mem/add/data[13][5]_i_1/O
                         net (fo=1, routed)           0.000     9.827    core/mem/ram/data_reg[13][7]_1[4]
    SLICE_X51Y129        FDRE                                         r  core/mem/ram/data_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.251    50.306    core/mem/ram/debug_clk
    SLICE_X51Y129        FDRE                                         r  core/mem/ram/data_reg[13][5]/C  (IS_INVERTED)
                         clock pessimism             -0.331    49.975    
                         clock uncertainty           -0.095    49.881    
    SLICE_X51Y129        FDRE (Setup_fdre_C_D)        0.038    49.919    core/mem/ram/data_reg[13][5]
  -------------------------------------------------------------------
                         required time                         49.919    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                 40.092    

Slack (MET) :             40.144ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[12][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 1.060ns (10.922%)  route 8.646ns (89.078%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.308ns = ( 50.308 - 50.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X47Y124        FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.223     0.294 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           0.351     0.645    core/mem/add/data_reg[126][7]_i_7_0[1]
    SLICE_X47Y124        LUT2 (Prop_lut2_I1_O)        0.043     0.688 r  core/mem/add/i__i_8/O
                         net (fo=1, routed)           0.000     0.688    core_n_289
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.955 r  add/i__i_2/CO[3]
                         net (fo=1, routed)           0.007     0.962    add/i__i_2_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.073 r  add/i__i_3/O[2]
                         net (fo=399, routed)         6.199     7.272    core/mem/add/data_reg[0][0][6]
    SLICE_X70Y131        LUT4 (Prop_lut4_I3_O)        0.130     7.402 r  core/mem/add/i___49_i_1/O
                         net (fo=68, routed)          1.213     8.615    core/mem/add/rs1_data_reg_reg[3]_15
    SLICE_X64Y134        LUT5 (Prop_lut5_I1_O)        0.149     8.764 r  core/mem/add/i___49/O
                         net (fo=8, routed)           0.876     9.640    core/mem/add/bhw_reg_reg[1]_rep__4_1
    SLICE_X64Y133        LUT6 (Prop_lut6_I4_O)        0.137     9.777 r  core/mem/add/data[12][1]_i_1/O
                         net (fo=1, routed)           0.000     9.777    core/mem/ram/data_reg[12][6]_1[1]
    SLICE_X64Y133        FDRE                                         r  core/mem/ram/data_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.253    50.308    core/mem/ram/debug_clk
    SLICE_X64Y133        FDRE                                         r  core/mem/ram/data_reg[12][1]/C  (IS_INVERTED)
                         clock pessimism             -0.331    49.977    
                         clock uncertainty           -0.095    49.883    
    SLICE_X64Y133        FDRE (Setup_fdre_C_D)        0.038    49.921    core/mem/ram/data_reg[12][1]
  -------------------------------------------------------------------
                         required time                         49.921    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                 40.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.155ns (54.591%)  route 0.129ns (45.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.696     0.513    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X19Y99         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.091     0.604 f  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.129     0.733    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[31]_95[6]
    SLICE_X18Y100        LUT1 (Prop_lut1_I0_O)        0.064     0.797 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.797    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[6]
    SLICE_X18Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.864     0.700    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X18Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.047     0.653    
    SLICE_X18Y100        FDRE (Hold_fdre_C_D)         0.087     0.740    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core/du/A_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.183ns (43.619%)  route 0.237ns (56.381%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.643     0.460    core/du/debug_clk
    SLICE_X13Y103        FDRE                                         r  core/du/A_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.100     0.560 r  core/du/A_reg_reg[24]/Q
                         net (fo=1, routed)           0.237     0.797    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[24]
    SLICE_X13Y98         LUT2 (Prop_lut2_I1_O)        0.028     0.825 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[27]_i_5__1/O
                         net (fo=1, routed)           0.000     0.825    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[27]_i_5__1_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.880 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[27]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.880    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[24]
    SLICE_X13Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.937     0.773    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X13Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[24]/C
                         clock pessimism             -0.047     0.726    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.071     0.797    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 core/du/A_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.195ns (45.335%)  route 0.235ns (54.665%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.643     0.460    core/du/debug_clk
    SLICE_X12Y106        FDRE                                         r  core/du/A_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.118     0.578 r  core/du/A_reg_reg[25]/Q
                         net (fo=1, routed)           0.235     0.813    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[25]
    SLICE_X13Y98         LUT2 (Prop_lut2_I1_O)        0.028     0.841 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[27]_i_4__1/O
                         net (fo=1, routed)           0.000     0.841    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[27]_i_4__1_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.890 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[27]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.890    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[25]
    SLICE_X13Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.937     0.773    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X13Y98         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[25]/C
                         clock pessimism             -0.047     0.726    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.071     0.797    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.727%)  route 0.188ns (65.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.458ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.641     0.458    core/du/div/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X19Y107        FDRE                                         r  core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_fdre_C_Q)         0.100     0.558 r  core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.188     0.746    core/du/div/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X20Y107        SRLC32E                                      r  core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.861     0.697    core/du/div/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X20Y107        SRLC32E                                      r  core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                         clock pessimism             -0.207     0.490    
    SLICE_X20Y107        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.644    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.205ns (44.288%)  route 0.258ns (55.712%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.643     0.460    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X19Y100        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_fdre_C_Q)         0.091     0.551 f  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=2, routed)           0.258     0.809    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[15]
    SLICE_X20Y97         LUT1 (Prop_lut1_I0_O)        0.064     0.873 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.873    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b[16]
    SLICE_X20Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.923 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.923    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X20Y97         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.935     0.771    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X20Y97         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.047     0.724    
    SLICE_X20Y97         FDRE (Hold_fdre_C_D)         0.092     0.816    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.692     0.509    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/aclk
    SLICE_X19Y87         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y87         FDRE (Prop_fdre_C_Q)         0.100     0.609 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.055     0.664    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X19Y87         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.931     0.767    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/aclk
    SLICE_X19Y87         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.258     0.509    
    SLICE_X19Y87         FDRE (Hold_fdre_C_D)         0.047     0.556    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.695     0.512    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X19Y94         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y94         FDRE (Prop_fdre_C_Q)         0.100     0.612 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.055     0.667    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[15]
    SLICE_X19Y94         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.935     0.771    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X19Y94         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.259     0.512    
    SLICE_X19Y94         FDRE (Hold_fdre_C_D)         0.047     0.559    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.693     0.510    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X15Y88         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.100     0.610 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=1, routed)           0.055     0.665    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[24]
    SLICE_X15Y88         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.934     0.770    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X15Y88         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism             -0.260     0.510    
    SLICE_X15Y88         FDRE (Hold_fdre_C_D)         0.047     0.557    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.642     0.459    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X19Y103        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103        FDRE (Prop_fdre_C_Q)         0.100     0.559 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[20]/Q
                         net (fo=1, routed)           0.055     0.614    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[20]
    SLICE_X19Y103        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.863     0.699    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X19Y103        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.240     0.459    
    SLICE_X19Y103        FDRE (Hold_fdre_C_D)         0.047     0.506    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.642     0.459    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X19Y103        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103        FDRE (Prop_fdre_C_Q)         0.100     0.559 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/Q
                         net (fo=1, routed)           0.055     0.614    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[22]
    SLICE_X19Y103        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.863     0.699    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X19Y103        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.240     0.459    
    SLICE_X19Y103        FDRE (Hold_fdre_C_D)         0.047     0.506    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X6Y85      rst_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X5Y85      rst_count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X5Y85      rst_count_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X19Y112    core/REG_PC/Q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X18Y112    core/REG_PC/Q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X18Y112    core/REG_PC/Q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X18Y112    core/REG_PC/Q_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y111    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y111    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y111    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X20Y111    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X20Y107    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 1.663ns (19.104%)  route 7.042ns (80.896%))
  Logic Levels:           13  (CARRY4=1 LUT2=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X13Y142        FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.223    -1.900 f  vga/U12/h_count_reg[5]/Q
                         net (fo=22, routed)          1.059    -0.841    vga/U12/h_count_reg_n_0_[5]
    SLICE_X12Y144        LUT2 (Prop_lut2_I0_O)        0.051    -0.790 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.254    -0.536    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I2_O)        0.134    -0.402 r  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=22, routed)          0.665     0.262    vga/U12/char_index_col1
    SLICE_X13Y141        LUT5 (Prop_lut5_I4_O)        0.051     0.313 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.388     0.701    vga/U12/ascii_code[6]_i_73_n_0
    SLICE_X12Y139        LUT2 (Prop_lut2_I1_O)        0.136     0.837 r  vga/U12/data_buf_reg_0_3_0_5_i_66/O
                         net (fo=1, routed)           0.000     0.837    vga/U12/data_buf_reg_0_3_0_5_i_66_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.145 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.556     1.702    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X14Y141        LUT6 (Prop_lut6_I3_O)        0.120     1.822 f  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=1, routed)           0.248     2.069    vga/U12/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.112 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.356     2.469    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.512 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.415     3.926    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X38Y122        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.977 r  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.707     4.684    vga/U12/number0[26]
    SLICE_X22Y121        LUT6 (Prop_lut6_I0_O)        0.138     4.822 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.822    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103     4.925 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.023     5.948    vga/U12/number__0[2]
    SLICE_X8Y139         LUT5 (Prop_lut5_I1_O)        0.130     6.078 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.372     6.450    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.132     6.582 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.582    vga/U12_n_96
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.333     8.427    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.596    
                         clock uncertainty           -0.201     7.394    
    SLICE_X8Y139         FDRE (Setup_fdre_C_D)        0.066     7.460    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 1.567ns (18.070%)  route 7.105ns (81.930%))
  Logic Levels:           13  (CARRY4=1 LUT2=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X13Y142        FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.223    -1.900 f  vga/U12/h_count_reg[5]/Q
                         net (fo=22, routed)          1.059    -0.841    vga/U12/h_count_reg_n_0_[5]
    SLICE_X12Y144        LUT2 (Prop_lut2_I0_O)        0.051    -0.790 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.254    -0.536    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I2_O)        0.134    -0.402 r  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=22, routed)          0.665     0.262    vga/U12/char_index_col1
    SLICE_X13Y141        LUT5 (Prop_lut5_I4_O)        0.051     0.313 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.388     0.701    vga/U12/ascii_code[6]_i_73_n_0
    SLICE_X12Y139        LUT2 (Prop_lut2_I1_O)        0.136     0.837 r  vga/U12/data_buf_reg_0_3_0_5_i_66/O
                         net (fo=1, routed)           0.000     0.837    vga/U12/data_buf_reg_0_3_0_5_i_66_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.145 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.556     1.702    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X14Y141        LUT6 (Prop_lut6_I3_O)        0.120     1.822 f  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=1, routed)           0.248     2.069    vga/U12/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.112 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.356     2.469    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.512 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.415     3.926    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X38Y122        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.977 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.707     4.684    vga/U12/number0[26]
    SLICE_X22Y121        LUT6 (Prop_lut6_I0_O)        0.138     4.822 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.822    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103     4.925 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.133     6.058    vga/U12/number__0[2]
    SLICE_X8Y140         LUT5 (Prop_lut5_I1_O)        0.123     6.181 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.325     6.506    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.043     6.549 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.549    vga/U12_n_99
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.333     8.427    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.596    
                         clock uncertainty           -0.201     7.394    
    SLICE_X8Y139         FDRE (Setup_fdre_C_D)        0.064     7.458    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 1.561ns (18.132%)  route 7.048ns (81.868%))
  Logic Levels:           13  (CARRY4=1 LUT2=2 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X13Y142        FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.223    -1.900 f  vga/U12/h_count_reg[5]/Q
                         net (fo=22, routed)          1.059    -0.841    vga/U12/h_count_reg_n_0_[5]
    SLICE_X12Y144        LUT2 (Prop_lut2_I0_O)        0.051    -0.790 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.254    -0.536    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I2_O)        0.134    -0.402 r  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=22, routed)          0.665     0.262    vga/U12/char_index_col1
    SLICE_X13Y141        LUT5 (Prop_lut5_I4_O)        0.051     0.313 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.388     0.701    vga/U12/ascii_code[6]_i_73_n_0
    SLICE_X12Y139        LUT2 (Prop_lut2_I1_O)        0.136     0.837 r  vga/U12/data_buf_reg_0_3_0_5_i_66/O
                         net (fo=1, routed)           0.000     0.837    vga/U12/data_buf_reg_0_3_0_5_i_66_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.145 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.556     1.702    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X14Y141        LUT6 (Prop_lut6_I3_O)        0.120     1.822 f  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=1, routed)           0.248     2.069    vga/U12/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.112 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.355     2.468    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I4_O)        0.043     2.511 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=96, routed)          1.433     3.944    vga/data_buf_reg_0_3_24_29/ADDRC0
    SLICE_X38Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.990 r  vga/data_buf_reg_0_3_24_29/RAMC/O
                         net (fo=1, routed)           0.754     4.744    vga/U12/number0[28]
    SLICE_X23Y122        LUT6 (Prop_lut6_I0_O)        0.132     4.876 r  vga/U12/ascii_code[2]_i_14/O
                         net (fo=1, routed)           0.000     4.876    vga/U12/ascii_code[2]_i_14_n_0
    SLICE_X23Y122        MUXF7 (Prop_muxf7_I0_O)      0.107     4.983 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           0.999     5.982    vga/U12/number__0[0]
    SLICE_X13Y140        LUT6 (Prop_lut6_I3_O)        0.124     6.106 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.337     6.443    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X9Y140         LUT6 (Prop_lut6_I2_O)        0.043     6.486 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.486    vga/U12_n_101
    SLICE_X9Y140         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.334     8.428    vga/CLK_OUT1
    SLICE_X9Y140         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.201     7.395    
    SLICE_X9Y140         FDRE (Setup_fdre_C_D)        0.033     7.428    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.428    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 1.672ns (19.405%)  route 6.944ns (80.595%))
  Logic Levels:           13  (CARRY4=1 LUT2=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X13Y142        FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.223    -1.900 f  vga/U12/h_count_reg[5]/Q
                         net (fo=22, routed)          1.059    -0.841    vga/U12/h_count_reg_n_0_[5]
    SLICE_X12Y144        LUT2 (Prop_lut2_I0_O)        0.051    -0.790 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.254    -0.536    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I2_O)        0.134    -0.402 r  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=22, routed)          0.665     0.262    vga/U12/char_index_col1
    SLICE_X13Y141        LUT5 (Prop_lut5_I4_O)        0.051     0.313 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.388     0.701    vga/U12/ascii_code[6]_i_73_n_0
    SLICE_X12Y139        LUT2 (Prop_lut2_I1_O)        0.136     0.837 r  vga/U12/data_buf_reg_0_3_0_5_i_66/O
                         net (fo=1, routed)           0.000     0.837    vga/U12/data_buf_reg_0_3_0_5_i_66_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.145 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.556     1.702    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X14Y141        LUT6 (Prop_lut6_I3_O)        0.120     1.822 f  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=1, routed)           0.248     2.069    vga/U12/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.112 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.356     2.469    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.512 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.415     3.926    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X38Y122        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.977 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.707     4.684    vga/U12/number0[26]
    SLICE_X22Y121        LUT6 (Prop_lut6_I0_O)        0.138     4.822 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.822    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103     4.925 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.133     6.058    vga/U12/number__0[2]
    SLICE_X8Y140         LUT5 (Prop_lut5_I1_O)        0.133     6.191 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.164     6.355    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I2_O)        0.138     6.493 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.493    vga/U12_n_98
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.334     8.428    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.201     7.395    
    SLICE_X8Y140         FDRE (Setup_fdre_C_D)        0.066     7.461    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 1.567ns (18.369%)  route 6.964ns (81.631%))
  Logic Levels:           13  (CARRY4=1 LUT2=2 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X13Y142        FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.223    -1.900 f  vga/U12/h_count_reg[5]/Q
                         net (fo=22, routed)          1.059    -0.841    vga/U12/h_count_reg_n_0_[5]
    SLICE_X12Y144        LUT2 (Prop_lut2_I0_O)        0.051    -0.790 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.254    -0.536    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I2_O)        0.134    -0.402 r  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=22, routed)          0.665     0.262    vga/U12/char_index_col1
    SLICE_X13Y141        LUT5 (Prop_lut5_I4_O)        0.051     0.313 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.388     0.701    vga/U12/ascii_code[6]_i_73_n_0
    SLICE_X12Y139        LUT2 (Prop_lut2_I1_O)        0.136     0.837 r  vga/U12/data_buf_reg_0_3_0_5_i_66/O
                         net (fo=1, routed)           0.000     0.837    vga/U12/data_buf_reg_0_3_0_5_i_66_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.145 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.556     1.702    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X14Y141        LUT6 (Prop_lut6_I3_O)        0.120     1.822 f  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=1, routed)           0.248     2.069    vga/U12/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.112 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.356     2.469    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.512 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.415     3.926    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X38Y122        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.977 r  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.707     4.684    vga/U12/number0[26]
    SLICE_X22Y121        LUT6 (Prop_lut6_I0_O)        0.138     4.822 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.822    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103     4.925 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.015     5.940    vga/U12/number__0[2]
    SLICE_X13Y140        LUT6 (Prop_lut6_I1_O)        0.123     6.063 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.302     6.365    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I2_O)        0.043     6.408 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.408    vga/U12_n_102
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.334     8.428    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.201     7.395    
    SLICE_X8Y140         FDRE (Setup_fdre_C_D)        0.066     7.461    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 1.567ns (18.427%)  route 6.937ns (81.573%))
  Logic Levels:           13  (CARRY4=1 LUT2=2 LUT5=1 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 8.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X13Y142        FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.223    -1.900 f  vga/U12/h_count_reg[5]/Q
                         net (fo=22, routed)          1.059    -0.841    vga/U12/h_count_reg_n_0_[5]
    SLICE_X12Y144        LUT2 (Prop_lut2_I0_O)        0.051    -0.790 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.254    -0.536    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I2_O)        0.134    -0.402 r  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=22, routed)          0.665     0.262    vga/U12/char_index_col1
    SLICE_X13Y141        LUT5 (Prop_lut5_I4_O)        0.051     0.313 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.388     0.701    vga/U12/ascii_code[6]_i_73_n_0
    SLICE_X12Y139        LUT2 (Prop_lut2_I1_O)        0.136     0.837 r  vga/U12/data_buf_reg_0_3_0_5_i_66/O
                         net (fo=1, routed)           0.000     0.837    vga/U12/data_buf_reg_0_3_0_5_i_66_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.145 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.556     1.702    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X14Y141        LUT6 (Prop_lut6_I3_O)        0.120     1.822 f  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=1, routed)           0.248     2.069    vga/U12/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.112 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.356     2.469    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.512 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.415     3.926    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X38Y122        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.977 r  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.707     4.684    vga/U12/number0[26]
    SLICE_X22Y121        LUT6 (Prop_lut6_I0_O)        0.138     4.822 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.822    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103     4.925 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.999     5.924    vga/U12/number__0[2]
    SLICE_X13Y140        LUT6 (Prop_lut6_I1_O)        0.123     6.047 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.291     6.338    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I2_O)        0.043     6.381 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.381    vga/U12_n_100
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.334     8.428    vga/CLK_OUT1
    SLICE_X8Y140         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.597    
                         clock uncertainty           -0.201     7.395    
    SLICE_X8Y140         FDRE (Setup_fdre_C_D)        0.064     7.459    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 1.567ns (18.783%)  route 6.776ns (81.217%))
  Logic Levels:           13  (CARRY4=1 LUT2=2 LUT5=2 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X13Y142        FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y142        FDRE (Prop_fdre_C_Q)         0.223    -1.900 f  vga/U12/h_count_reg[5]/Q
                         net (fo=22, routed)          1.059    -0.841    vga/U12/h_count_reg_n_0_[5]
    SLICE_X12Y144        LUT2 (Prop_lut2_I0_O)        0.051    -0.790 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.254    -0.536    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I2_O)        0.134    -0.402 r  vga/U12/data_buf_reg_0_3_0_5_i_10/O
                         net (fo=22, routed)          0.665     0.262    vga/U12/char_index_col1
    SLICE_X13Y141        LUT5 (Prop_lut5_I4_O)        0.051     0.313 r  vga/U12/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=7, routed)           0.388     0.701    vga/U12/ascii_code[6]_i_73_n_0
    SLICE_X12Y139        LUT2 (Prop_lut2_I1_O)        0.136     0.837 r  vga/U12/data_buf_reg_0_3_0_5_i_66/O
                         net (fo=1, routed)           0.000     0.837    vga/U12/data_buf_reg_0_3_0_5_i_66_n_0
    SLICE_X12Y139        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.145 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.556     1.702    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X14Y141        LUT6 (Prop_lut6_I3_O)        0.120     1.822 f  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=1, routed)           0.248     2.069    vga/U12/data_buf_reg_0_3_0_5_i_52_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.112 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.356     2.469    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.512 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=107, routed)         1.415     3.926    vga/data_buf_reg_0_3_24_29/ADDRB1
    SLICE_X38Y122        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.977 f  vga/data_buf_reg_0_3_24_29/RAMB/O
                         net (fo=1, routed)           0.707     4.684    vga/U12/number0[26]
    SLICE_X22Y121        LUT6 (Prop_lut6_I0_O)        0.138     4.822 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.822    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X22Y121        MUXF7 (Prop_muxf7_I1_O)      0.103     4.925 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.023     5.948    vga/U12/number__0[2]
    SLICE_X8Y139         LUT5 (Prop_lut5_I2_O)        0.123     6.071 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.106     6.176    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.043     6.219 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.219    vga/U12_n_97
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.333     8.427    vga/CLK_OUT1
    SLICE_X8Y139         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.596    
                         clock uncertainty           -0.201     7.394    
    SLICE_X8Y139         FDRE (Setup_fdre_C_D)        0.065     7.459    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.459    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 0.482ns (6.760%)  route 6.648ns (93.240%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X14Y146        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[1]/Q
                         net (fo=24, routed)          0.949    -0.914    vga/U12/PRow[1]
    SLICE_X14Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.871 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.358    -0.513    vga/U12/v_count[5]_i_2_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I4_O)        0.043    -0.470 r  vga/U12/strdata[8]_i_4/O
                         net (fo=155, routed)         3.044     2.574    core/register/data_buf_reg_0_3_30_31__0_i_1
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.043     2.617 r  core/register/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           1.091     3.708    vga/U12/debug_regs[3]
    SLICE_X20Y112        LUT6 (Prop_lut6_I5_O)        0.043     3.751 r  vga/U12/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=1, routed)           0.665     4.415    vga/U12/debug_data[5]
    SLICE_X21Y118        LUT2 (Prop_lut2_I1_O)        0.051     4.466 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.542     5.008    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.315     8.409    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.832     7.578    
                         clock uncertainty           -0.201     7.376    
    SLICE_X38Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.240     7.136    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.136    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 0.483ns (6.835%)  route 6.583ns (93.165%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.122ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.472    -2.122    vga/U12/CLK_OUT3
    SLICE_X14Y146        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDRE (Prop_fdre_C_Q)         0.259    -1.863 r  vga/U12/v_count_reg[1]/Q
                         net (fo=24, routed)          0.949    -0.914    vga/U12/PRow[1]
    SLICE_X14Y145        LUT2 (Prop_lut2_I0_O)        0.043    -0.871 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.358    -0.513    vga/U12/v_count[5]_i_2_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I4_O)        0.043    -0.470 r  vga/U12/strdata[8]_i_4/O
                         net (fo=155, routed)         3.092     2.622    core/register/data_buf_reg_0_3_30_31__0_i_1
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.043     2.665 r  core/register/data_buf_reg_0_3_0_5_i_51/O
                         net (fo=1, routed)           1.183     3.848    vga/U12/debug_regs[2]
    SLICE_X23Y113        LUT6 (Prop_lut6_I5_O)        0.043     3.891 r  vga/U12/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.708     4.599    vga/U12/debug_data[4]
    SLICE_X37Y116        LUT2 (Prop_lut2_I1_O)        0.052     4.651 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.293     4.944    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.315     8.409    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.832     7.578    
                         clock uncertainty           -0.201     7.376    
    SLICE_X38Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.171    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 0.591ns (8.402%)  route 6.443ns (91.598%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.123ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.471    -2.123    vga/U12/CLK_OUT3
    SLICE_X17Y145        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.900 r  vga/U12/v_count_reg[0]/Q
                         net (fo=25, routed)          1.498    -0.402    vga/U12/PRow[0]
    SLICE_X15Y143        LUT5 (Prop_lut5_I1_O)        0.043    -0.359 r  vga/U12/R[3]_i_16/O
                         net (fo=115, routed)         2.053     1.694    vga/U12/v_count_reg[3]_1
    SLICE_X36Y117        LUT3 (Prop_lut3_I2_O)        0.049     1.743 r  vga/U12/data_buf_reg_0_3_0_5_i_77/O
                         net (fo=37, routed)          1.099     2.843    core/reg_ID/data_buf_reg_0_3_6_11_i_13_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I3_O)        0.136     2.979 r  core/reg_ID/data_buf_reg_0_3_6_11_i_59/O
                         net (fo=1, routed)           0.241     3.220    core/reg_ID/data_buf_reg_0_3_6_11_i_59_n_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I0_O)        0.043     3.263 r  core/reg_ID/data_buf_reg_0_3_6_11_i_25/O
                         net (fo=1, routed)           0.243     3.506    core/register/data_buf_reg_0_3_6_11_i_4
    SLICE_X21Y109        LUT6 (Prop_lut6_I2_O)        0.043     3.549 r  core/register/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.680     4.229    vga/U12/data_buf_reg_0_3_30_31__0[0]
    SLICE_X21Y119        LUT2 (Prop_lut2_I1_O)        0.054     4.283 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.628     4.910    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.315     8.409    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.832     7.578    
                         clock uncertainty           -0.201     7.376    
    SLICE_X38Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.171    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  2.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.174ns (23.237%)  route 0.575ns (76.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X16Y145        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y145        FDRE (Prop_fdre_C_Q)         0.118    -0.433 r  vga/U12/v_count_reg[4]/Q
                         net (fo=20, routed)          0.291    -0.141    vga/U12/PRow[4]
    SLICE_X17Y143        LUT6 (Prop_lut6_I0_O)        0.028    -0.113 f  vga/U12/strdata[4]_i_2/O
                         net (fo=1, routed)           0.284     0.170    vga/U12/strdata[4]_i_2_n_0
    SLICE_X17Y139        LUT6 (Prop_lut6_I3_O)        0.028     0.198 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.198    vga/U12_n_71
    SLICE_X17Y139        FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.861    -0.597    vga/CLK_OUT1
    SLICE_X17Y139        FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X17Y139        FDRE (Hold_fdre_C_D)         0.060     0.003    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.183ns (22.365%)  route 0.635ns (77.635%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X17Y145        FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.091    -0.460 r  vga/U12/v_count_reg[8]/Q
                         net (fo=14, routed)          0.236    -0.223    vga/U12/PRow[8]
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.064    -0.159 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.399     0.240    vga/U12/v_count_reg[8]_20
    SLICE_X20Y142        LUT6 (Prop_lut6_I5_O)        0.028     0.268 r  vga/U12/strdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.268    vga/U12_n_64
    SLICE_X20Y142        FDRE                                         r  vga/strdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.861    -0.597    vga/CLK_OUT1
    SLICE_X20Y142        FDRE                                         r  vga/strdata_reg[0]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X20Y142        FDRE (Hold_fdre_C_D)         0.087     0.030    vga/strdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.183ns (22.365%)  route 0.635ns (77.635%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X17Y145        FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.091    -0.460 r  vga/U12/v_count_reg[8]/Q
                         net (fo=14, routed)          0.236    -0.223    vga/U12/PRow[8]
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.064    -0.159 f  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.399     0.240    vga/U12/v_count_reg[8]_20
    SLICE_X20Y142        LUT2 (Prop_lut2_I0_O)        0.028     0.268 r  vga/U12/strdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.268    vga/U12_n_79
    SLICE_X20Y142        FDRE                                         r  vga/strdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.861    -0.597    vga/CLK_OUT1
    SLICE_X20Y142        FDRE                                         r  vga/strdata_reg[17]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X20Y142        FDRE (Hold_fdre_C_D)         0.087     0.030    vga/strdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.183ns (22.667%)  route 0.624ns (77.333%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X17Y145        FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.091    -0.460 r  vga/U12/v_count_reg[8]/Q
                         net (fo=14, routed)          0.236    -0.223    vga/U12/PRow[8]
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.064    -0.159 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.388     0.229    vga/U12/v_count_reg[8]_20
    SLICE_X19Y139        LUT6 (Prop_lut6_I3_O)        0.028     0.257 r  vga/U12/strdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.257    vga/U12_n_89
    SLICE_X19Y139        FDRE                                         r  vga/strdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.861    -0.597    vga/CLK_OUT1
    SLICE_X19Y139        FDRE                                         r  vga/strdata_reg[6]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X19Y139        FDRE (Hold_fdre_C_D)         0.061     0.004    vga/strdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.156ns (17.830%)  route 0.719ns (82.170%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X17Y145        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/U12/v_count_reg[0]/Q
                         net (fo=25, routed)          0.380    -0.071    vga/U12/PRow[0]
    SLICE_X15Y143        LUT5 (Prop_lut5_I1_O)        0.028    -0.043 r  vga/U12/strdata[41]_i_3/O
                         net (fo=113, routed)         0.339     0.296    vga/U12/v_count_reg[3]_0
    SLICE_X18Y140        LUT6 (Prop_lut6_I5_O)        0.028     0.324 r  vga/U12/strdata[37]_i_1/O
                         net (fo=1, routed)           0.000     0.324    vga/U12_n_29
    SLICE_X18Y140        FDRE                                         r  vga/strdata_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.862    -0.596    vga/CLK_OUT1
    SLICE_X18Y140        FDRE                                         r  vga/strdata_reg[37]/C
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.201    -0.056    
    SLICE_X18Y140        FDRE (Hold_fdre_C_D)         0.087     0.031    vga/strdata_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.174ns (19.728%)  route 0.708ns (80.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X14Y145        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145        FDRE (Prop_fdre_C_Q)         0.118    -0.432 r  vga/U12/v_count_reg[3]/Q
                         net (fo=23, routed)          0.234    -0.198    vga/U12/PRow[3]
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.028    -0.170 r  vga/U12/strdata[8]_i_4/O
                         net (fo=155, routed)         0.474     0.304    vga/U12/v_count_reg[6]_1
    SLICE_X14Y138        LUT6 (Prop_lut6_I3_O)        0.028     0.332 r  vga/U12/strdata[44]_i_1/O
                         net (fo=1, routed)           0.000     0.332    vga/U12_n_30
    SLICE_X14Y138        FDRE                                         r  vga/strdata_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.861    -0.597    vga/CLK_OUT1
    SLICE_X14Y138        FDRE                                         r  vga/strdata_reg[44]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X14Y138        FDRE (Hold_fdre_C_D)         0.087     0.030    vga/strdata_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.156ns (17.618%)  route 0.729ns (82.382%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X15Y146        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE (Prop_fdre_C_Q)         0.100    -0.450 r  vga/U12/v_count_reg[5]/Q
                         net (fo=14, routed)          0.301    -0.148    vga/U12/PRow[5]
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.028    -0.120 r  vga/U12/strdata[41]_i_2/O
                         net (fo=187, routed)         0.428     0.308    vga/U12/v_count_reg[5]_0
    SLICE_X16Y138        LUT6 (Prop_lut6_I0_O)        0.028     0.336 r  vga/U12/strdata[41]_i_1/O
                         net (fo=1, routed)           0.000     0.336    vga/U12_n_77
    SLICE_X16Y138        FDRE                                         r  vga/strdata_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.861    -0.597    vga/CLK_OUT1
    SLICE_X16Y138        FDRE                                         r  vga/strdata_reg[41]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X16Y138        FDRE (Hold_fdre_C_D)         0.087     0.030    vga/strdata_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.156ns (17.435%)  route 0.739ns (82.565%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.643    -0.550    vga/U12/CLK_OUT3
    SLICE_X15Y146        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE (Prop_fdre_C_Q)         0.100    -0.450 r  vga/U12/v_count_reg[5]/Q
                         net (fo=14, routed)          0.301    -0.148    vga/U12/PRow[5]
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.028    -0.120 f  vga/U12/strdata[41]_i_2/O
                         net (fo=187, routed)         0.438     0.317    vga/U12/v_count_reg[5]_0
    SLICE_X18Y140        LUT6 (Prop_lut6_I3_O)        0.028     0.345 r  vga/U12/strdata[53]_i_2/O
                         net (fo=1, routed)           0.000     0.345    vga/U12_n_31
    SLICE_X18Y140        FDRE                                         r  vga/strdata_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.862    -0.596    vga/CLK_OUT1
    SLICE_X18Y140        FDRE                                         r  vga/strdata_reg[53]/C
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.201    -0.056    
    SLICE_X18Y140        FDRE (Hold_fdre_C_D)         0.087     0.031    vga/strdata_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.183ns (20.959%)  route 0.690ns (79.041%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X17Y145        FDRE                                         r  vga/U12/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.091    -0.460 r  vga/U12/v_count_reg[8]/Q
                         net (fo=14, routed)          0.236    -0.223    vga/U12/PRow[8]
    SLICE_X15Y145        LUT6 (Prop_lut6_I0_O)        0.064    -0.159 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.454     0.295    vga/U12/v_count_reg[8]_20
    SLICE_X17Y139        LUT5 (Prop_lut5_I2_O)        0.028     0.323 r  vga/U12/strdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.323    vga/U12_n_72
    SLICE_X17Y139        FDRE                                         r  vga/strdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.861    -0.597    vga/CLK_OUT1
    SLICE_X17Y139        FDRE                                         r  vga/strdata_reg[10]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X17Y139        FDRE (Hold_fdre_C_D)         0.061     0.004    vga/strdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.156ns (17.349%)  route 0.743ns (82.651%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.597ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.642    -0.551    vga/U12/CLK_OUT3
    SLICE_X17Y145        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.451 r  vga/U12/v_count_reg[0]/Q
                         net (fo=25, routed)          0.380    -0.071    vga/U12/PRow[0]
    SLICE_X15Y143        LUT5 (Prop_lut5_I1_O)        0.028    -0.043 r  vga/U12/strdata[41]_i_3/O
                         net (fo=113, routed)         0.364     0.321    vga/U12/v_count_reg[3]_0
    SLICE_X16Y139        LUT6 (Prop_lut6_I5_O)        0.028     0.349 r  vga/U12/strdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.349    vga/U12_n_42
    SLICE_X16Y139        FDRE                                         r  vga/strdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.861    -0.597    vga/CLK_OUT1
    SLICE_X16Y139        FDRE                                         r  vga/strdata_reg[14]/C
                         clock pessimism              0.339    -0.259    
                         clock uncertainty            0.201    -0.057    
    SLICE_X16Y139        FDRE (Hold_fdre_C_D)         0.087     0.030    vga/strdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.319    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.252ns (18.702%)  route 5.442ns (81.298%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.741 r  add/i__i_2/O[0]
                         net (fo=2185, routed)        0.972     1.713    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X55Y131        LUT3 (Prop_lut3_I1_O)        0.133     1.846 r  core/mem/ram/Q[4]_i_51/O
                         net (fo=2, routed)           0.358     2.203    core/mem/ram/Q[4]_i_51_n_0
    SLICE_X55Y130        LUT6 (Prop_lut6_I0_O)        0.136     2.339 f  core/mem/ram/Q[4]_i_17/O
                         net (fo=1, routed)           0.759     3.098    core/mem/ram/Q[4]_i_17_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I2_O)        0.043     3.141 r  core/mem/ram/Q[4]_i_5/O
                         net (fo=1, routed)           0.000     3.141    core/mem/ram/Q[4]_i_5_n_0
    SLICE_X49Y119        MUXF7 (Prop_muxf7_I0_O)      0.107     3.248 r  core/mem/ram/Q_reg[4]_i_2/O
                         net (fo=1, routed)           0.349     3.597    core/reg_WB_mem/Q_reg[4]_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I1_O)        0.124     3.721 r  core/reg_WB_mem/Q[4]_i_1/O
                         net (fo=2, routed)           0.735     4.456    vga/U12/data_buf_reg_0_3_24_29_i_19_1[3]
    SLICE_X23Y114        LUT6 (Prop_lut6_I1_O)        0.043     4.499 r  vga/U12/data_buf_reg_0_3_0_5_i_131/O
                         net (fo=1, routed)           0.555     5.054    vga/U12/data_buf_reg_0_3_0_5_i_131_n_0
    SLICE_X36Y114        LUT3 (Prop_lut3_I2_O)        0.052     5.106 r  vga/U12/data_buf_reg_0_3_0_5_i_49/O
                         net (fo=1, routed)           0.471     5.577    vga/U12/data_buf_reg_0_3_0_5_i_49_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I3_O)        0.136     5.713 r  vga/U12/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.708     6.421    vga/U12/debug_data[4]
    SLICE_X37Y116        LUT2 (Prop_lut2_I1_O)        0.052     6.473 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.293     6.766    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.315     8.409    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.832     7.578    
                         clock uncertainty           -0.215     7.363    
    SLICE_X38Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.158    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.158    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 1.378ns (21.549%)  route 5.017ns (78.451%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -2.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    0.072ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.436     0.072    core/mem/debug_clk
    SLICE_X47Y123        FDRE                                         r  core/mem/rs1_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDRE (Prop_fdre_C_Q)         0.204     0.276 r  core/mem/rs1_data_reg_reg[7]/Q
                         net (fo=2, routed)           0.472     0.749    core/mem/add/Q[7]
    SLICE_X47Y125        LUT2 (Prop_lut2_I0_O)        0.125     0.874 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.874    core_n_291
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     1.067 r  add/i__i_3/CO[3]
                         net (fo=1, routed)           0.000     1.067    add/i__i_3_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.120 r  add/data_reg[126][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.120    add/data_reg[126][7]_i_35_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.173 r  add/data_reg[126][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.173    add/data_reg[126][7]_i_16_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.226 r  add/data_reg[126][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.226    add/data_reg[126][7]_i_5_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.279 r  add/data_reg[126][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.279    add/data_reg[126][7]_i_6_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.390 f  add/data_reg[126][7]_i_14/O[2]
                         net (fo=1, routed)           0.334     1.724    core/mem/add/data_reg[0][0][26]
    SLICE_X46Y128        LUT4 (Prop_lut4_I0_O)        0.122     1.846 f  core/mem/add/data[126][7]_i_15/O
                         net (fo=1, routed)           0.359     2.205    core/mem/add/data[126][7]_i_15_n_0
    SLICE_X46Y129        LUT5 (Prop_lut5_I4_O)        0.043     2.248 f  core/mem/add/data[126][7]_i_4/O
                         net (fo=2, routed)           0.417     2.666    core/reg_WB_mem/Q_reg[0]_4
    SLICE_X49Y129        LUT5 (Prop_lut5_I0_O)        0.043     2.709 r  core/reg_WB_mem/Q[31]_i_2/O
                         net (fo=32, routed)          1.188     3.897    core/mem/ram/Q_reg[31]
    SLICE_X22Y122        LUT5 (Prop_lut5_I0_O)        0.051     3.948 r  core/mem/ram/Q[8]_i_1/O
                         net (fo=2, routed)           0.429     4.377    core/mu/data_buf_reg_0_3_30_31__0_i_4_1[0]
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.134     4.511 r  core/mu/data_buf_reg_0_3_6_11_i_61/O
                         net (fo=1, routed)           0.327     4.838    core/mu/data_buf_reg_0_3_6_11_i_61_n_0
    SLICE_X21Y110        LUT6 (Prop_lut6_I0_O)        0.043     4.881 r  core/mu/data_buf_reg_0_3_6_11_i_26/O
                         net (fo=1, routed)           0.181     5.062    core/register/data_buf_reg_0_3_6_11_i_4_0
    SLICE_X21Y109        LUT6 (Prop_lut6_I3_O)        0.043     5.105 r  core/register/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.680     5.785    vga/U12/data_buf_reg_0_3_30_31__0[0]
    SLICE_X21Y119        LUT2 (Prop_lut2_I1_O)        0.054     5.839 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.628     6.467    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.315     8.409    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.832     7.578    
                         clock uncertainty           -0.215     7.363    
    SLICE_X38Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.158    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          7.158    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 1.047ns (16.413%)  route 5.332ns (83.587%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.741 r  add/i__i_2/O[0]
                         net (fo=2185, routed)        0.715     1.455    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X49Y122        LUT3 (Prop_lut3_I1_O)        0.124     1.579 r  core/mem/ram/Q[0]_i_18/O
                         net (fo=2, routed)           0.529     2.109    core/mem/ram/Q[0]_i_18_n_0
    SLICE_X49Y128        LUT6 (Prop_lut6_I1_O)        0.043     2.152 f  core/mem/ram/Q[16]_i_10/O
                         net (fo=1, routed)           0.350     2.502    core/mem/ram/Q[16]_i_10_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I1_O)        0.043     2.545 f  core/mem/ram/Q[16]_i_4/O
                         net (fo=1, routed)           0.472     3.016    core/mem/ram/Q[16]_i_4_n_0
    SLICE_X43Y124        LUT4 (Prop_lut4_I0_O)        0.052     3.068 r  core/mem/ram/Q[16]_i_2/O
                         net (fo=1, routed)           0.674     3.743    core/mem/ram/Q[16]_i_2_n_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I2_O)        0.132     3.875 r  core/mem/ram/Q[16]_i_1/O
                         net (fo=2, routed)           0.577     4.452    vga/U12/data_buf_reg_0_3_24_29_i_19_1[8]
    SLICE_X23Y112        LUT4 (Prop_lut4_I3_O)        0.043     4.495 r  vga/U12/data_buf_reg_0_3_12_17_i_130/O
                         net (fo=1, routed)           0.187     4.682    vga/U12/data_buf_reg_0_3_12_17_i_130_n_0
    SLICE_X21Y112        LUT6 (Prop_lut6_I0_O)        0.043     4.725 r  vga/U12/data_buf_reg_0_3_12_17_i_77/O
                         net (fo=1, routed)           0.150     4.875    vga/U12/data_buf_reg_0_3_12_17_i_77_n_0
    SLICE_X21Y112        LUT6 (Prop_lut6_I0_O)        0.043     4.918 r  vga/U12/data_buf_reg_0_3_12_17_i_36/O
                         net (fo=1, routed)           0.280     5.197    vga/U12/data_buf_reg_0_3_12_17_i_36_n_0
    SLICE_X19Y111        LUT6 (Prop_lut6_I4_O)        0.043     5.240 r  vga/U12/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.825     6.065    vga/U12/debug_data[16]
    SLICE_X37Y116        LUT2 (Prop_lut2_I1_O)        0.055     6.120 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.330     6.450    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312     8.406    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.832     7.575    
                         clock uncertainty           -0.215     7.360    
    SLICE_X38Y121        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.206     7.154    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 1.165ns (18.393%)  route 5.169ns (81.607%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.741 r  add/i__i_2/O[0]
                         net (fo=2185, routed)        1.061     1.802    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X43Y134        LUT3 (Prop_lut3_I1_O)        0.135     1.937 r  core/mem/ram/Q[5]_i_59/O
                         net (fo=1, routed)           0.444     2.381    core/mem/ram/Q[5]_i_59_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I0_O)        0.137     2.518 f  core/mem/ram/Q[5]_i_21/O
                         net (fo=1, routed)           0.677     3.195    core/mem/ram/Q[5]_i_21_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I4_O)        0.043     3.238 r  core/mem/ram/Q[5]_i_6/O
                         net (fo=1, routed)           0.000     3.238    core/mem/ram/Q[5]_i_6_n_0
    SLICE_X49Y125        MUXF7 (Prop_muxf7_I1_O)      0.122     3.360 r  core/mem/ram/Q_reg[5]_i_2/O
                         net (fo=1, routed)           0.478     3.838    core/reg_WB_mem/Q_reg[5]_0
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.122     3.960 r  core/reg_WB_mem/Q[5]_i_1/O
                         net (fo=2, routed)           0.786     4.746    vga/U12/data_buf_reg_0_3_24_29_i_19_1[4]
    SLICE_X20Y112        LUT6 (Prop_lut6_I1_O)        0.043     4.789 r  vga/U12/data_buf_reg_0_3_0_5_i_123/O
                         net (fo=1, routed)           0.109     4.898    vga/U12/data_buf_reg_0_3_0_5_i_123_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I0_O)        0.043     4.941 r  vga/U12/data_buf_reg_0_3_0_5_i_46/O
                         net (fo=1, routed)           0.164     5.105    vga/U12/data_buf_reg_0_3_0_5_i_46_n_0
    SLICE_X20Y112        LUT6 (Prop_lut6_I4_O)        0.043     5.148 r  vga/U12/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=1, routed)           0.665     5.813    vga/U12/debug_data[5]
    SLICE_X21Y118        LUT2 (Prop_lut2_I1_O)        0.051     5.864 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.542     6.405    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.315     8.409    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.832     7.578    
                         clock uncertainty           -0.215     7.363    
    SLICE_X38Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.240     7.123    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.123    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.090ns (16.875%)  route 5.369ns (83.125%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.741 r  add/i__i_2/O[0]
                         net (fo=2185, routed)        1.241     1.982    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X63Y130        LUT3 (Prop_lut3_I1_O)        0.129     2.111 r  core/mem/ram/Q[14]_i_40/O
                         net (fo=1, routed)           0.681     2.792    core/mem/ram/Q[14]_i_40_n_0
    SLICE_X63Y130        LUT5 (Prop_lut5_I4_O)        0.142     2.934 r  core/mem/ram/Q[14]_i_24/O
                         net (fo=1, routed)           0.545     3.479    core/reg_WB_mem/Q[14]_i_2_5
    SLICE_X51Y131        LUT6 (Prop_lut6_I0_O)        0.135     3.614 f  core/reg_WB_mem/Q[14]_i_7/O
                         net (fo=1, routed)           0.441     4.055    core/reg_WB_mem/Q[14]_i_7_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I4_O)        0.043     4.098 r  core/reg_WB_mem/Q[14]_i_2/O
                         net (fo=1, routed)           0.604     4.702    core/reg_WB_mem/Q[14]_i_2_n_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I2_O)        0.043     4.745 r  core/reg_WB_mem/Q[14]_i_1/O
                         net (fo=2, routed)           0.465     5.211    vga/U12/data_buf_reg_0_3_24_29_i_19_1[7]
    SLICE_X38Y113        LUT6 (Prop_lut6_I1_O)        0.043     5.254 r  vga/U12/data_buf_reg_0_3_12_17_i_62/O
                         net (fo=1, routed)           0.244     5.498    vga/U12/data_buf_reg_0_3_12_17_i_62_n_0
    SLICE_X38Y113        LUT6 (Prop_lut6_I0_O)        0.043     5.541 r  vga/U12/data_buf_reg_0_3_12_17_i_27/O
                         net (fo=1, routed)           0.257     5.798    vga/U12/data_buf_reg_0_3_12_17_i_27_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I4_O)        0.043     5.841 r  vga/U12/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.325     6.166    vga/U12/debug_data[14]
    SLICE_X37Y116        LUT2 (Prop_lut2_I1_O)        0.043     6.209 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.322     6.531    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312     8.406    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.832     7.575    
                         clock uncertainty           -0.215     7.360    
    SLICE_X38Y121        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.249    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.381ns (22.143%)  route 4.856ns (77.857%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -2.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X47Y124        FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.223     0.294 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           0.351     0.645    core/mem/add/data_reg[126][7]_i_7_0[1]
    SLICE_X47Y124        LUT2 (Prop_lut2_I1_O)        0.043     0.688 r  core/mem/add/i__i_8/O
                         net (fo=1, routed)           0.000     0.688    core_n_289
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.970 r  add/i__i_2/O[2]
                         net (fo=1282, routed)        1.048     2.018    core/mem/ram/data_reg[113][2]_0[2]
    SLICE_X22Y129        MUXF7 (Prop_muxf7_S_O)       0.250     2.268 r  core/mem/ram/Q_reg[26]_i_13/O
                         net (fo=1, routed)           0.000     2.268    core/mem/ram/Q_reg[26]_i_13_n_0
    SLICE_X22Y129        MUXF8 (Prop_muxf8_I0_O)      0.046     2.314 r  core/mem/ram/Q_reg[26]_i_5/O
                         net (fo=1, routed)           1.087     3.401    core/mem/ram/Q_reg[26]_i_5_n_0
    SLICE_X49Y122        LUT6 (Prop_lut6_I0_O)        0.125     3.526 r  core/mem/ram/Q[26]_i_3/O
                         net (fo=1, routed)           0.000     3.526    core/mem/ram/Q[26]_i_3_n_0
    SLICE_X49Y122        MUXF7 (Prop_muxf7_I0_O)      0.107     3.633 r  core/mem/ram/Q_reg[26]_i_2/O
                         net (fo=1, routed)           0.411     4.044    core/mem/ram/Q_reg[26]_i_2_n_0
    SLICE_X41Y122        LUT5 (Prop_lut5_I1_O)        0.124     4.168 r  core/mem/ram/Q[26]_i_1/O
                         net (fo=2, routed)           0.545     4.713    core/mu/data_buf_reg_0_3_30_31__0_i_4_1[15]
    SLICE_X21Y120        LUT6 (Prop_lut6_I1_O)        0.043     4.756 r  core/mu/data_buf_reg_0_3_24_29_i_61/O
                         net (fo=1, routed)           0.232     4.988    core/mu/data_buf_reg_0_3_24_29_i_61_n_0
    SLICE_X21Y120        LUT6 (Prop_lut6_I0_O)        0.043     5.031 r  core/mu/data_buf_reg_0_3_24_29_i_27/O
                         net (fo=1, routed)           0.315     5.346    vga/U12/data_buf_reg_0_3_24_29_i_4_0
    SLICE_X21Y120        LUT6 (Prop_lut6_I4_O)        0.043     5.389 r  vga/U12/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.583     5.971    vga/U12/debug_data[26]
    SLICE_X37Y122        LUT2 (Prop_lut2_I1_O)        0.052     6.023 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.285     6.308    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X38Y122        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.311     8.405    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y122        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.832     7.574    
                         clock uncertainty           -0.215     7.359    
    SLICE_X38Y122        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.200     7.159    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.164ns (18.729%)  route 5.051ns (81.271%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X47Y124        FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.223     0.294 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           0.351     0.645    core/mem/add/data_reg[126][7]_i_7_0[1]
    SLICE_X47Y124        LUT2 (Prop_lut2_I1_O)        0.043     0.688 r  core/mem/add/i__i_8/O
                         net (fo=1, routed)           0.000     0.688    core_n_289
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.970 r  add/i__i_2/O[2]
                         net (fo=1282, routed)        0.835     1.805    core/mem/ram/data_reg[113][2]_0[2]
    SLICE_X60Y127        MUXF7 (Prop_muxf7_S_O)       0.226     2.031 r  core/mem/ram/Q_reg[0]_i_7/O
                         net (fo=1, routed)           0.705     2.736    core/mem/ram/Q_reg[0]_i_7_n_0
    SLICE_X49Y127        LUT6 (Prop_lut6_I2_O)        0.124     2.860 r  core/mem/ram/Q[0]_i_2/O
                         net (fo=1, routed)           0.835     3.694    core/reg_WB_mem/Q_reg[0]_0
    SLICE_X23Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.737 r  core/reg_WB_mem/Q[0]_i_1/O
                         net (fo=2, routed)           0.434     4.171    core/mem/D[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I2_O)        0.043     4.214 r  core/mem/data_buf_reg_0_3_0_5_i_167/O
                         net (fo=1, routed)           0.336     4.550    core/mu/data_buf_reg_0_3_0_5_i_34_1
    SLICE_X22Y110        LUT6 (Prop_lut6_I4_O)        0.043     4.593 r  core/mu/data_buf_reg_0_3_0_5_i_93/O
                         net (fo=1, routed)           0.243     4.836    vga/U12/data_buf_reg_0_3_0_5_i_13_4
    SLICE_X22Y110        LUT3 (Prop_lut3_I2_O)        0.043     4.879 r  vga/U12/data_buf_reg_0_3_0_5_i_34/O
                         net (fo=1, routed)           0.372     5.251    vga/U12/data_buf_reg_0_3_0_5_i_34_n_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I5_O)        0.043     5.294 r  vga/U12/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.721     6.016    vga/U12/debug_data[0]
    SLICE_X38Y117        LUT2 (Prop_lut2_I1_O)        0.051     6.067 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.219     6.286    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.315     8.409    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.832     7.578    
                         clock uncertainty           -0.215     7.363    
    SLICE_X38Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.187     7.176    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.176    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 1.227ns (19.620%)  route 5.027ns (80.380%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X47Y124        FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.223     0.294 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           0.351     0.645    core/mem/add/data_reg[126][7]_i_7_0[1]
    SLICE_X47Y124        LUT2 (Prop_lut2_I1_O)        0.043     0.688 r  core/mem/add/i__i_8/O
                         net (fo=1, routed)           0.000     0.688    core_n_289
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.970 r  add/i__i_2/O[2]
                         net (fo=1282, routed)        0.924     1.894    core/mem/ram/data_reg[113][2]_0[2]
    SLICE_X62Y118        MUXF7 (Prop_muxf7_S_O)       0.250     2.144 r  core/mem/ram/i___116_i_38/O
                         net (fo=1, routed)           0.000     2.144    core/mem/ram/i___116_i_38_n_0
    SLICE_X62Y118        MUXF8 (Prop_muxf8_I0_O)      0.046     2.190 r  core/mem/ram/i___116_i_13/O
                         net (fo=1, routed)           0.723     2.912    core/mem/ram/i___116_i_13_n_0
    SLICE_X55Y119        LUT6 (Prop_lut6_I1_O)        0.125     3.037 r  core/mem/ram/i___116_i_3/O
                         net (fo=1, routed)           0.637     3.674    core/mem/ram_n_1025
    SLICE_X42Y121        LUT6 (Prop_lut6_I4_O)        0.043     3.717 r  core/mem/i___116/O
                         net (fo=1, routed)           0.331     4.048    core/mem/ram/Q_reg[10]
    SLICE_X39Y122        LUT5 (Prop_lut5_I1_O)        0.043     4.091 r  core/mem/ram/Q[10]_i_1/O
                         net (fo=2, routed)           0.799     4.890    core/mu/data_buf_reg_0_3_30_31__0_i_4_1[2]
    SLICE_X23Y113        LUT6 (Prop_lut6_I1_O)        0.043     4.933 r  core/mu/data_buf_reg_0_3_6_11_i_75/O
                         net (fo=1, routed)           0.240     5.173    core/mu/data_buf_reg_0_3_6_11_i_75_n_0
    SLICE_X23Y111        LUT6 (Prop_lut6_I0_O)        0.043     5.216 r  core/mu/data_buf_reg_0_3_6_11_i_35/O
                         net (fo=1, routed)           0.149     5.365    vga/U12/data_buf_reg_0_3_6_11_i_6_0
    SLICE_X23Y111        LUT6 (Prop_lut6_I4_O)        0.043     5.408 r  vga/U12/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.594     6.002    vga/U12/debug_data[10]
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.043     6.045 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.280     6.325    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.315     8.409    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.832     7.578    
                         clock uncertainty           -0.215     7.363    
    SLICE_X38Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.251    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          7.251    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.134ns (18.260%)  route 5.076ns (81.740%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 8.409 - 10.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X46Y124        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.259     0.330 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.243     0.574    core/mem/add/Q[0]
    SLICE_X47Y124        LUT2 (Prop_lut2_I0_O)        0.043     0.617 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000     0.617    core_n_290
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.741 r  add/i__i_2/O[0]
                         net (fo=2185, routed)        1.080     1.821    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X37Y128        LUT3 (Prop_lut3_I1_O)        0.129     1.950 r  core/mem/ram/Q[3]_i_52/O
                         net (fo=1, routed)           0.689     2.639    core/mem/ram/Q[3]_i_52_n_0
    SLICE_X23Y128        LUT6 (Prop_lut6_I1_O)        0.132     2.771 f  core/mem/ram/Q[3]_i_19/O
                         net (fo=1, routed)           0.794     3.565    core/mem/ram/Q[3]_i_19_n_0
    SLICE_X41Y125        LUT6 (Prop_lut6_I0_O)        0.043     3.608 r  core/mem/ram/Q[3]_i_6/O
                         net (fo=1, routed)           0.000     3.608    core/mem/ram/Q[3]_i_6_n_0
    SLICE_X41Y125        MUXF7 (Prop_muxf7_I1_O)      0.108     3.716 r  core/mem/ram/Q_reg[3]_i_2/O
                         net (fo=1, routed)           0.543     4.259    core/reg_WB_mem/Q_reg[3]_0
    SLICE_X37Y116        LUT6 (Prop_lut6_I1_O)        0.124     4.383 r  core/reg_WB_mem/Q[3]_i_1/O
                         net (fo=2, routed)           0.363     4.746    vga/U12/data_buf_reg_0_3_24_29_i_19_1[2]
    SLICE_X36Y114        LUT6 (Prop_lut6_I1_O)        0.043     4.789 r  vga/U12/data_buf_reg_0_3_0_5_i_98/O
                         net (fo=1, routed)           0.247     5.036    vga/U12/data_buf_reg_0_3_0_5_i_98_n_0
    SLICE_X36Y114        LUT3 (Prop_lut3_I2_O)        0.043     5.079 r  vga/U12/data_buf_reg_0_3_0_5_i_36/O
                         net (fo=1, routed)           0.339     5.418    vga/U12/data_buf_reg_0_3_0_5_i_36_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I3_O)        0.043     5.461 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.496     5.957    vga/U12/debug_data[3]
    SLICE_X38Y117        LUT2 (Prop_lut2_I1_O)        0.043     6.000 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.281     6.282    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.315     8.409    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y118        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.832     7.578    
                         clock uncertainty           -0.215     7.363    
    SLICE_X38Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.228    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 1.168ns (18.841%)  route 5.031ns (81.159%))
  Logic Levels:           11  (CARRY4=2 LUT2=3 LUT6=6)
  Clock Path Skew:        -2.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    0.071ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.435     0.071    core/mem/debug_clk
    SLICE_X47Y124        FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDRE (Prop_fdre_C_Q)         0.223     0.294 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           0.351     0.645    core/mem/add/data_reg[126][7]_i_7_0[1]
    SLICE_X47Y124        LUT2 (Prop_lut2_I1_O)        0.043     0.688 r  core/mem/add/i__i_8/O
                         net (fo=1, routed)           0.000     0.688    core_n_289
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.955 r  add/i__i_2/CO[3]
                         net (fo=1, routed)           0.007     0.962    add/i__i_2_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.073 f  add/i__i_3/O[0]
                         net (fo=511, routed)         0.827     1.900    core/mem/add/data_reg[0][0][4]
    SLICE_X44Y122        LUT2 (Prop_lut2_I0_O)        0.130     2.030 f  core/mem/add/i___26_i_1/O
                         net (fo=26, routed)          0.864     2.894    core/reg_WB_mem/Q_reg[9]_0
    SLICE_X57Y125        LUT6 (Prop_lut6_I1_O)        0.136     3.030 r  core/reg_WB_mem/Q[27]_i_11/O
                         net (fo=1, routed)           0.616     3.646    core/mem/ram/Q_reg[27]_1
    SLICE_X44Y123        LUT6 (Prop_lut6_I3_O)        0.043     3.689 f  core/mem/ram/Q[27]_i_3/O
                         net (fo=1, routed)           0.315     4.003    core/mem/ram/Q[27]_i_3_n_0
    SLICE_X44Y122        LUT6 (Prop_lut6_I2_O)        0.043     4.046 r  core/mem/ram/Q[27]_i_1/O
                         net (fo=2, routed)           0.696     4.742    core/mu/data_buf_reg_0_3_30_31__0_i_4_1[16]
    SLICE_X23Y119        LUT6 (Prop_lut6_I1_O)        0.043     4.785 r  core/mu/data_buf_reg_0_3_24_29_i_54/O
                         net (fo=1, routed)           0.547     5.333    core/mu/data_buf_reg_0_3_24_29_i_54_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I0_O)        0.043     5.376 r  core/mu/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=1, routed)           0.159     5.535    core/register/data_buf_reg_0_3_24_29_i_3_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.043     5.578 r  core/register/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=1, routed)           0.454     6.032    vga/U12/data_buf_reg_0_3_30_31__0[2]
    SLICE_X37Y122        LUT2 (Prop_lut2_I1_O)        0.043     6.075 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.196     6.271    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X38Y122        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.311     8.405    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y122        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism             -0.832     7.574    
                         clock uncertainty           -0.215     7.359    
    SLICE_X38Y122        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.224    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  0.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 core/reg_WB_div/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.212ns (24.694%)  route 0.647ns (75.306%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.629     0.446    core/reg_WB_div/debug_clk
    SLICE_X36Y112        FDCE                                         r  core/reg_WB_div/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDCE (Prop_fdce_C_Q)         0.100     0.546 r  core/reg_WB_div/Q_reg[6]/Q
                         net (fo=1, routed)           0.130     0.675    core/ctrl/register_reg[30][31][6]
    SLICE_X38Y112        LUT5 (Prop_lut5_I2_O)        0.028     0.703 r  core/ctrl/register[1][6]_i_1/O
                         net (fo=32, routed)          0.101     0.805    vga/U12/Wt_data[4]
    SLICE_X38Y113        LUT6 (Prop_lut6_I3_O)        0.028     0.833 r  vga/U12/data_buf_reg_0_3_6_11_i_19/O
                         net (fo=1, routed)           0.095     0.928    vga/U12/data_buf_reg_0_3_6_11_i_19_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I4_O)        0.028     0.956 r  vga/U12/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.165     1.121    vga/U12/debug_data[6]
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.028     1.149 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.156     1.304    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.841    -0.617    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X38Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.067    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.232ns (25.794%)  route 0.667ns (74.206%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.636     0.453    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X22Y116        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.118     0.571 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[20]/Q
                         net (fo=2, routed)           0.170     0.741    core/mu/data_buf_reg_0_3_30_31__0_i_4_0[11]
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.028     0.769 r  core/mu/data_buf_reg_0_3_18_23_i_60/O
                         net (fo=1, routed)           0.170     0.940    core/mu/data_buf_reg_0_3_18_23_i_60_n_0
    SLICE_X23Y117        LUT6 (Prop_lut6_I0_O)        0.028     0.968 r  core/mu/data_buf_reg_0_3_18_23_i_27/O
                         net (fo=1, routed)           0.115     1.082    vga/U12/data_buf_reg_0_3_18_23_i_4_0
    SLICE_X23Y117        LUT6 (Prop_lut6_I4_O)        0.028     1.110 r  vga/U12/data_buf_reg_0_3_18_23_i_10/O
                         net (fo=1, routed)           0.117     1.228    vga/U12/debug_data[20]
    SLICE_X23Y118        LUT2 (Prop_lut2_I1_O)        0.030     1.258 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.095     1.352    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.607    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.215    -0.054    
    SLICE_X22Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     0.037    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.230ns (24.252%)  route 0.718ns (75.748%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.637     0.454    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X22Y115        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDRE (Prop_fdre_C_Q)         0.118     0.572 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[19]/Q
                         net (fo=2, routed)           0.186     0.758    core/mu/data_buf_reg_0_3_30_31__0_i_4_0[10]
    SLICE_X21Y116        LUT6 (Prop_lut6_I2_O)        0.028     0.786 r  core/mu/data_buf_reg_0_3_18_23_i_39/O
                         net (fo=1, routed)           0.093     0.879    core/mu/data_buf_reg_0_3_18_23_i_39_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I0_O)        0.028     0.907 r  core/mu/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=1, routed)           0.123     1.029    vga/U12/data_buf_reg_0_3_18_23_i_1_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I4_O)        0.028     1.057 r  vga/U12/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.263     1.321    vga/U12/debug_data[19]
    SLICE_X23Y119        LUT2 (Prop_lut2_I1_O)        0.028     1.349 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.053     1.402    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.607    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.215    -0.054    
    SLICE_X22Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.054    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 core/reg_WB_div/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.230ns (23.157%)  route 0.763ns (76.843%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.631     0.448    core/reg_WB_div/debug_clk
    SLICE_X20Y121        FDCE                                         r  core/reg_WB_div/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y121        FDCE (Prop_fdce_C_Q)         0.118     0.566 r  core/reg_WB_div/Q_reg[23]/Q
                         net (fo=1, routed)           0.143     0.709    core/ctrl/register_reg[30][31][23]
    SLICE_X19Y121        LUT5 (Prop_lut5_I2_O)        0.028     0.737 r  core/ctrl/register[1][23]_i_1/O
                         net (fo=32, routed)          0.264     1.001    core/mu/Wt_data[13]
    SLICE_X20Y118        LUT6 (Prop_lut6_I3_O)        0.028     1.029 r  core/mu/data_buf_reg_0_3_18_23_i_31/O
                         net (fo=1, routed)           0.095     1.123    vga/U12/data_buf_reg_0_3_18_23_i_5_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I4_O)        0.028     1.151 r  vga/U12/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.160     1.311    vga/U12/debug_data[23]
    SLICE_X21Y119        LUT2 (Prop_lut2_I1_O)        0.028     1.339 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.102     1.441    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.607    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.215    -0.054    
    SLICE_X22Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.052    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.230ns (22.515%)  route 0.792ns (77.485%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.637     0.454    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X22Y113        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDRE (Prop_fdre_C_Q)         0.118     0.572 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[10]/Q
                         net (fo=2, routed)           0.060     0.632    core/mu/data_buf_reg_0_3_30_31__0_i_4_0[3]
    SLICE_X23Y113        LUT6 (Prop_lut6_I2_O)        0.028     0.660 r  core/mu/data_buf_reg_0_3_6_11_i_75/O
                         net (fo=1, routed)           0.122     0.782    core/mu/data_buf_reg_0_3_6_11_i_75_n_0
    SLICE_X23Y111        LUT6 (Prop_lut6_I0_O)        0.028     0.810 r  core/mu/data_buf_reg_0_3_6_11_i_35/O
                         net (fo=1, routed)           0.076     0.886    vga/U12/data_buf_reg_0_3_6_11_i_6_0
    SLICE_X23Y111        LUT6 (Prop_lut6_I4_O)        0.028     0.914 r  vga/U12/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.392     1.306    vga/U12/debug_data[10]
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.028     1.334 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.141     1.476    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.841    -0.617    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X38Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.065    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.214ns (21.549%)  route 0.779ns (78.451%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.637     0.454    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X13Y117        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.100     0.554 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][18]/Q
                         net (fo=2, routed)           0.276     0.830    core/mu/D[18]
    SLICE_X18Y117        LUT6 (Prop_lut6_I0_O)        0.028     0.858 r  core/mu/data_buf_reg_0_3_18_23_i_46/O
                         net (fo=1, routed)           0.095     0.953    core/mu/data_buf_reg_0_3_18_23_i_46_n_0
    SLICE_X18Y116        LUT6 (Prop_lut6_I0_O)        0.028     0.981 r  core/mu/data_buf_reg_0_3_18_23_i_19/O
                         net (fo=1, routed)           0.052     1.033    vga/U12/data_buf_reg_0_3_18_23_i_2_0
    SLICE_X18Y116        LUT6 (Prop_lut6_I4_O)        0.028     1.061 r  vga/U12/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.212     1.273    vga/U12/debug_data[18]
    SLICE_X21Y119        LUT2 (Prop_lut2_I1_O)        0.030     1.303 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.144     1.447    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.607    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.215    -0.054    
    SLICE_X22Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     0.036    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.230ns (22.444%)  route 0.795ns (77.556%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.636     0.453    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X22Y116        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.118     0.571 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[21]/Q
                         net (fo=2, routed)           0.189     0.760    core/mu/data_buf_reg_0_3_30_31__0_i_4_0[12]
    SLICE_X20Y120        LUT6 (Prop_lut6_I2_O)        0.028     0.788 r  core/mu/data_buf_reg_0_3_18_23_i_53/O
                         net (fo=1, routed)           0.140     0.929    core/mu/data_buf_reg_0_3_18_23_i_53_n_0
    SLICE_X19Y119        LUT6 (Prop_lut6_I0_O)        0.028     0.957 r  core/mu/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=1, routed)           0.116     1.073    vga/U12/data_buf_reg_0_3_18_23_i_3_0
    SLICE_X19Y118        LUT6 (Prop_lut6_I4_O)        0.028     1.101 r  vga/U12/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.166     1.267    vga/U12/debug_data[21]
    SLICE_X21Y118        LUT2 (Prop_lut2_I1_O)        0.028     1.295 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.183     1.478    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.607    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.215    -0.054    
    SLICE_X22Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.061    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 core/reg_ID/PCurrent_ID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.214ns (20.571%)  route 0.826ns (79.429%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.607ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.636     0.453    core/reg_ID/debug_clk
    SLICE_X19Y117        FDCE                                         r  core/reg_ID/PCurrent_ID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y117        FDCE (Prop_fdce_C_Q)         0.100     0.553 r  core/reg_ID/PCurrent_ID_reg[22]/Q
                         net (fo=3, routed)           0.194     0.747    core/mux_imm_ALU_ID_A/Q[22]
    SLICE_X18Y116        LUT3 (Prop_lut3_I0_O)        0.028     0.775 r  core/mux_imm_ALU_ID_A/A[22]_i_1/O
                         net (fo=2, routed)           0.314     1.089    vga/U12/ALUA[13]
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.028     1.117 r  vga/U12/data_buf_reg_0_3_18_23_i_34/O
                         net (fo=1, routed)           0.094     1.211    vga/U12/data_buf_reg_0_3_18_23_i_34_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I3_O)        0.028     1.239 r  vga/U12/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.171     1.409    vga/U12/debug_data[22]
    SLICE_X23Y119        LUT2 (Prop_lut2_I1_O)        0.030     1.439 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.054     1.493    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.851    -0.607    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X22Y119        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.269    
                         clock uncertainty            0.215    -0.054    
    SLICE_X22Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.088     0.034    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 core/reg_WB_div/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.212ns (19.483%)  route 0.876ns (80.517%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.629     0.446    core/reg_WB_div/debug_clk
    SLICE_X36Y112        FDCE                                         r  core/reg_WB_div/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDCE (Prop_fdce_C_Q)         0.100     0.546 r  core/reg_WB_div/Q_reg[14]/Q
                         net (fo=1, routed)           0.230     0.776    core/ctrl/register_reg[30][31][14]
    SLICE_X39Y112        LUT5 (Prop_lut5_I2_O)        0.028     0.804 r  core/ctrl/register[1][14]_i_1/O
                         net (fo=32, routed)          0.185     0.990    vga/U12/Wt_data[6]
    SLICE_X38Y113        LUT6 (Prop_lut6_I3_O)        0.028     1.018 r  vga/U12/data_buf_reg_0_3_12_17_i_27/O
                         net (fo=1, routed)           0.135     1.152    vga/U12/data_buf_reg_0_3_12_17_i_27_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I4_O)        0.028     1.180 r  vga/U12/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.165     1.345    vga/U12/debug_data[14]
    SLICE_X37Y116        LUT2 (Prop_lut2_I1_O)        0.028     1.373 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.161     1.534    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.839    -0.619    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.339    -0.281    
                         clock uncertainty            0.215    -0.066    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.066    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 core/reg_WB_div/Q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.241ns (22.229%)  route 0.843ns (77.771%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.629     0.446    core/reg_WB_div/debug_clk
    SLICE_X36Y112        FDCE                                         r  core/reg_WB_div/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDCE (Prop_fdce_C_Q)         0.091     0.537 r  core/reg_WB_div/Q_reg[9]/Q
                         net (fo=1, routed)           0.128     0.665    core/ctrl/register_reg[30][31][9]
    SLICE_X37Y112        LUT5 (Prop_lut5_I2_O)        0.066     0.731 r  core/ctrl/register[1][9]_i_1/O
                         net (fo=32, routed)          0.279     1.010    core/mu/Wt_data[1]
    SLICE_X37Y115        LUT6 (Prop_lut6_I3_O)        0.028     1.038 r  core/mu/data_buf_reg_0_3_6_11_i_22/O
                         net (fo=1, routed)           0.165     1.203    core/register/data_buf_reg_0_3_6_11_i_3_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.028     1.231 r  core/register/data_buf_reg_0_3_6_11_i_9/O
                         net (fo=1, routed)           0.117     1.348    vga/U12/data_buf_reg_0_3_30_31__0[1]
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.028     1.376 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.154     1.530    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.841    -0.617    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y119        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X38Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.051    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  1.479    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.062ns  (logic 1.851ns (60.445%)  route 1.211ns (39.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 27.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.501    27.906    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.706 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.573    30.280    vga/U12/DO[0]
    SLICE_X9Y140         LUT5 (Prop_lut5_I3_O)        0.051    30.331 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.638    30.969    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.596    
                         clock uncertainty           -0.201    37.394    
    SLICE_X9Y139         FDRE (Setup_fdre_C_D)       -0.124    37.270    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                         -30.969    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.978ns  (logic 1.851ns (62.149%)  route 1.127ns (37.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 27.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.501    27.906    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.706 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.573    30.280    vga/U12/DO[0]
    SLICE_X9Y140         LUT5 (Prop_lut5_I3_O)        0.051    30.331 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.554    30.885    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.596    
                         clock uncertainty           -0.201    37.394    
    SLICE_X9Y139         FDRE (Setup_fdre_C_D)       -0.112    37.282    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.282    
                         arrival time                         -30.885    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.970ns  (logic 1.843ns (62.059%)  route 1.127ns (37.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 38.427 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 27.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.501    27.906    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.706 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.573    30.280    vga/U12/DO[0]
    SLICE_X9Y140         LUT5 (Prop_lut5_I3_O)        0.043    30.323 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.553    30.876    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.333    38.427    vga/U12/CLK_OUT3
    SLICE_X9Y139         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.596    
                         clock uncertainty           -0.201    37.394    
    SLICE_X9Y139         FDRE (Setup_fdre_C_D)       -0.022    37.372    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.372    
                         arrival time                         -30.876    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.931ns  (logic 1.852ns (63.191%)  route 1.079ns (36.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 27.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.501    27.906    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.706 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.521    30.227    vga/U12/DO[0]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.052    30.279 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.558    30.837    vga/U12/B[3]_i_1_n_0
    SLICE_X7Y139         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.388    38.482    vga/U12/CLK_OUT3
    SLICE_X7Y139         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.651    
                         clock uncertainty           -0.201    37.449    
    SLICE_X7Y139         FDRE (Setup_fdre_C_D)       -0.115    37.334    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.334    
                         arrival time                         -30.837    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.897ns  (logic 1.854ns (64.002%)  route 1.043ns (35.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 27.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.501    27.906    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.706 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.665    30.371    vga/U12/DO[0]
    SLICE_X7Y140         LUT2 (Prop_lut2_I1_O)        0.054    30.425 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.378    30.803    vga/U12/R[3]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X7Y140         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.652    
                         clock uncertainty           -0.201    37.450    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)       -0.113    37.337    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.337    
                         arrival time                         -30.803    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.971ns  (logic 1.843ns (62.026%)  route 1.128ns (37.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 27.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.501    27.906    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.706 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.665    30.371    vga/U12/DO[0]
    SLICE_X7Y140         LUT4 (Prop_lut4_I1_O)        0.043    30.414 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.463    30.878    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.652    
                         clock uncertainty           -0.201    37.450    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)       -0.022    37.428    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.428    
                         arrival time                         -30.878    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.746ns  (logic 1.854ns (67.521%)  route 0.892ns (32.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 27.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.501    27.906    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.706 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.665    30.371    vga/U12/DO[0]
    SLICE_X7Y140         LUT2 (Prop_lut2_I1_O)        0.054    30.425 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.227    30.652    vga/U12/R[3]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X7Y140         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.652    
                         clock uncertainty           -0.201    37.450    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)       -0.113    37.337    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.337    
                         arrival time                         -30.652    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.783ns  (logic 1.843ns (66.231%)  route 0.940ns (33.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 27.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.501    27.906    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.706 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.521    30.227    vga/U12/DO[0]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.043    30.270 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.419    30.689    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.652    
                         clock uncertainty           -0.201    37.450    
    SLICE_X6Y140         FDRE (Setup_fdre_C_D)       -0.010    37.440    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.440    
                         arrival time                         -30.689    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.783ns  (logic 1.843ns (66.231%)  route 0.940ns (33.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 27.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.501    27.906    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.706 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.521    30.227    vga/U12/DO[0]
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.043    30.270 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.419    30.689    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.652    
                         clock uncertainty           -0.201    37.450    
    SLICE_X6Y140         FDRE (Setup_fdre_C_D)       -0.002    37.448    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.448    
                         arrival time                         -30.689    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.508ns  (logic 1.843ns (73.484%)  route 0.665ns (26.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.094ns = ( 27.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.501    27.906    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.706 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.665    30.371    vga/U12/DO[0]
    SLICE_X7Y140         LUT4 (Prop_lut4_I1_O)        0.043    30.414 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000    30.414    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.389    38.483    vga/U12/CLK_OUT3
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.652    
                         clock uncertainty           -0.201    37.450    
    SLICE_X7Y140         FDRE (Setup_fdre_C_D)        0.033    37.483    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.483    
                         arrival time                         -30.414    
  -------------------------------------------------------------------
                         slack                                  7.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.831%)  route 0.552ns (81.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X9Y141         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.100    -0.451 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.552     0.101    vga/U12/flag
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.028     0.129 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000     0.129    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.564    vga/U12/CLK_OUT3
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.226    
                         clock uncertainty            0.201    -0.024    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.060     0.036    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.128ns (16.862%)  route 0.631ns (83.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X9Y141         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.100    -0.451 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.310    -0.141    vga/U12/flag
    SLICE_X9Y140         LUT5 (Prop_lut5_I1_O)        0.028    -0.113 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.321     0.209    vga/U12/B[2]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.862    -0.596    vga/U12/CLK_OUT3
    SLICE_X9Y139         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.201    -0.056    
    SLICE_X9Y139         FDRE (Hold_fdre_C_D)         0.040    -0.016    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.131ns (18.077%)  route 0.594ns (81.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X9Y141         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.100    -0.451 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.310    -0.141    vga/U12/flag
    SLICE_X9Y140         LUT5 (Prop_lut5_I0_O)        0.031    -0.110 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.284     0.174    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.862    -0.596    vga/U12/CLK_OUT3
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.201    -0.056    
    SLICE_X9Y139         FDRE (Hold_fdre_C_D)         0.000    -0.056    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.131ns (17.155%)  route 0.633ns (82.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.596ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X9Y141         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.100    -0.451 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.310    -0.141    vga/U12/flag
    SLICE_X9Y140         LUT5 (Prop_lut5_I0_O)        0.031    -0.110 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.323     0.213    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.862    -0.596    vga/U12/CLK_OUT3
    SLICE_X9Y139         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.258    
                         clock uncertainty            0.201    -0.056    
    SLICE_X9Y139         FDRE (Hold_fdre_C_D)        -0.003    -0.059    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.585ns (66.895%)  route 0.289ns (33.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.673    -0.520    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.065 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.289     0.355    vga/U12/DO[0]
    SLICE_X7Y139         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.893    -0.565    vga/U12/CLK_OUT3
    SLICE_X7Y139         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.227    
                         clock uncertainty            0.201    -0.025    
    SLICE_X7Y139         FDRE (Hold_fdre_C_D)         0.041     0.016    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.585ns (66.895%)  route 0.289ns (33.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.673    -0.520    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y56         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.065 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.289     0.355    vga/U12/DO[0]
    SLICE_X7Y139         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.893    -0.565    vga/U12/CLK_OUT3
    SLICE_X7Y139         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.227    
                         clock uncertainty            0.201    -0.025    
    SLICE_X7Y139         FDRE (Hold_fdre_C_D)         0.038     0.013    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.128ns (13.333%)  route 0.832ns (86.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X9Y141         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.100    -0.451 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.552     0.101    vga/U12/flag
    SLICE_X7Y140         LUT4 (Prop_lut4_I0_O)        0.028     0.129 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.280     0.409    vga/U12/G[1]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.564    vga/U12/CLK_OUT3
    SLICE_X7Y140         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.226    
                         clock uncertainty            0.201    -0.024    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.040     0.016    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.323%)  route 0.833ns (86.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X9Y141         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.100    -0.451 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.628     0.177    vga/U12/flag
    SLICE_X7Y140         LUT4 (Prop_lut4_I1_O)        0.028     0.205 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.205     0.410    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.564    vga/U12/CLK_OUT3
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.226    
                         clock uncertainty            0.201    -0.024    
    SLICE_X6Y140         FDRE (Hold_fdre_C_D)         0.037     0.013    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.128ns (13.323%)  route 0.833ns (86.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X9Y141         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.100    -0.451 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.628     0.177    vga/U12/flag
    SLICE_X7Y140         LUT4 (Prop_lut4_I1_O)        0.028     0.205 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.205     0.410    vga/U12/B[1]_i_1_n_0
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.894    -0.564    vga/U12/CLK_OUT3
    SLICE_X6Y140         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.226    
                         clock uncertainty            0.201    -0.024    
    SLICE_X6Y140         FDRE (Hold_fdre_C_D)         0.032     0.008    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.129ns (12.453%)  route 0.907ns (87.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.642    -0.551    vga/CLK_OUT1
    SLICE_X9Y141         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.100    -0.451 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.628     0.177    vga/U12/flag
    SLICE_X7Y140         LUT4 (Prop_lut4_I2_O)        0.029     0.206 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.279     0.485    vga/U12/B[3]_i_1_n_0
    SLICE_X7Y139         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.893    -0.565    vga/U12/CLK_OUT3
    SLICE_X7Y139         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.227    
                         clock uncertainty            0.201    -0.025    
    SLICE_X7Y139         FDRE (Hold_fdre_C_D)        -0.001    -0.026    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.511    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.386ns  (logic 0.277ns (8.180%)  route 3.109ns (91.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 118.643 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1267, routed)        2.225   100.546    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.054   100.600 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.884   101.484    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.549   118.643    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.832   117.812    
                         clock uncertainty           -0.215   117.597    
    SLICE_X2Y77          FDSE (Setup_fdse_C_S)       -0.375   117.222    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.222    
                         arrival time                        -101.484    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.386ns  (logic 0.277ns (8.180%)  route 3.109ns (91.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 118.643 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1267, routed)        2.225   100.546    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.054   100.600 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.884   101.484    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.549   118.643    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.832   117.812    
                         clock uncertainty           -0.215   117.597    
    SLICE_X2Y77          FDSE (Setup_fdse_C_S)       -0.375   117.222    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.222    
                         arrival time                        -101.484    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.386ns  (logic 0.277ns (8.180%)  route 3.109ns (91.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 118.643 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1267, routed)        2.225   100.546    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.054   100.600 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.884   101.484    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.549   118.643    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                         clock pessimism             -0.832   117.812    
                         clock uncertainty           -0.215   117.597    
    SLICE_X2Y77          FDSE (Setup_fdse_C_S)       -0.375   117.222    DISPLAY/P2S_SEG/buff_reg[30]
  -------------------------------------------------------------------
                         required time                        117.222    
                         arrival time                        -101.484    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[31]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.386ns  (logic 0.277ns (8.180%)  route 3.109ns (91.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 118.643 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1267, routed)        2.225   100.546    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.054   100.600 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.884   101.484    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.549   118.643    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
                         clock pessimism             -0.832   117.812    
                         clock uncertainty           -0.215   117.597    
    SLICE_X2Y77          FDSE (Setup_fdse_C_S)       -0.375   117.222    DISPLAY/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                        117.222    
                         arrival time                        -101.484    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.386ns  (logic 0.277ns (8.180%)  route 3.109ns (91.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 118.643 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1267, routed)        2.225   100.546    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.054   100.600 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.884   101.484    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.549   118.643    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism             -0.832   117.812    
                         clock uncertainty           -0.215   117.597    
    SLICE_X2Y77          FDSE (Setup_fdse_C_S)       -0.375   117.222    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                        117.222    
                         arrival time                        -101.484    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[39]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.386ns  (logic 0.277ns (8.180%)  route 3.109ns (91.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 118.643 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1267, routed)        2.225   100.546    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.054   100.600 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.884   101.484    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.549   118.643    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
                         clock pessimism             -0.832   117.812    
                         clock uncertainty           -0.215   117.597    
    SLICE_X2Y77          FDSE (Setup_fdse_C_S)       -0.375   117.222    DISPLAY/P2S_SEG/buff_reg[39]
  -------------------------------------------------------------------
                         required time                        117.222    
                         arrival time                        -101.484    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.824ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.302ns  (logic 0.277ns (8.389%)  route 3.025ns (91.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 118.644 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1267, routed)        2.225   100.546    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.054   100.600 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.800   101.400    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.550   118.644    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[62]/C
                         clock pessimism             -0.832   117.813    
                         clock uncertainty           -0.215   117.598    
    SLICE_X2Y78          FDSE (Setup_fdse_C_S)       -0.375   117.223    DISPLAY/P2S_SEG/buff_reg[62]
  -------------------------------------------------------------------
                         required time                        117.223    
                         arrival time                        -101.400    
  -------------------------------------------------------------------
                         slack                                 15.824    

Slack (MET) :             15.824ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.302ns  (logic 0.277ns (8.389%)  route 3.025ns (91.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 118.644 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1267, routed)        2.225   100.546    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.054   100.600 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.800   101.400    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.550   118.644    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
                         clock pessimism             -0.832   117.813    
                         clock uncertainty           -0.215   117.598    
    SLICE_X2Y78          FDSE (Setup_fdse_C_S)       -0.375   117.223    DISPLAY/P2S_SEG/buff_reg[63]
  -------------------------------------------------------------------
                         required time                        117.223    
                         arrival time                        -101.400    
  -------------------------------------------------------------------
                         slack                                 15.824    

Slack (MET) :             15.824ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.302ns  (logic 0.277ns (8.389%)  route 3.025ns (91.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 118.644 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1267, routed)        2.225   100.546    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.054   100.600 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.800   101.400    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.550   118.644    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism             -0.832   117.813    
                         clock uncertainty           -0.215   117.598    
    SLICE_X2Y78          FDSE (Setup_fdse_C_S)       -0.375   117.223    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                        117.223    
                         arrival time                        -101.400    
  -------------------------------------------------------------------
                         slack                                 15.824    

Slack (MET) :             15.856ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.273ns  (logic 0.278ns (8.495%)  route 2.995ns (91.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.902ns = ( 98.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    98.098    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    98.321 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.980   100.301    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.055   100.356 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          1.015   101.370    DISPLAY/P2S_SEG/buff
    SLICE_X6Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X6Y77          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.370   117.226    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.226    
                         arrival time                        -101.370    
  -------------------------------------------------------------------
                         slack                                 15.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.100ns (11.908%)  route 0.740ns (88.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1267, routed)        0.740     0.370    DISPLAY/P2S_LED/rst_all
    SLICE_X1Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[0]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X1Y85          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_LED/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.100ns (11.908%)  route 0.740ns (88.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1267, routed)        0.740     0.370    DISPLAY/P2S_LED/rst_all
    SLICE_X1Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[1]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X1Y85          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_LED/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.100ns (11.908%)  route 0.740ns (88.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1267, routed)        0.740     0.370    DISPLAY/P2S_LED/rst_all
    SLICE_X1Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[2]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X1Y85          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_LED/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.100ns (11.908%)  route 0.740ns (88.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1267, routed)        0.740     0.370    DISPLAY/P2S_LED/rst_all
    SLICE_X1Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y85          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X1Y85          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.100ns (11.879%)  route 0.742ns (88.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1267, routed)        0.742     0.372    DISPLAY/P2S_LED/rst_all
    SLICE_X0Y85          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X0Y85          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X0Y85          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.128ns (13.367%)  route 0.830ns (86.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        0.830     0.460    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y85          LUT4 (Prop_lut4_I2_O)        0.028     0.488 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.488    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y85          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.087     0.145    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.100ns (11.334%)  route 0.782ns (88.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1267, routed)        0.782     0.413    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)         0.006     0.063    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.100ns (11.334%)  route 0.782ns (88.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1267, routed)        0.782     0.413    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)         0.006     0.063    DISPLAY/P2S_LED/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.100ns (11.334%)  route 0.782ns (88.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1267, routed)        0.782     0.413    DISPLAY/rst_all
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)         0.006     0.063    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.100ns (11.334%)  route 0.782ns (88.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  rst_all_reg/Q
                         net (fo=1267, routed)        0.782     0.413    DISPLAY/rst_all
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)         0.006     0.063    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       46.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.543ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 0.223ns (4.632%)  route 4.591ns (95.368%))
  Logic Levels:           0  
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.389ns = ( 50.389 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1267, routed)        4.591     2.912    core/register/rst_all
    SLICE_X14Y109        FDCE                                         f  core/register/register_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.334    50.389    core/register/debug_clk
    SLICE_X14Y109        FDCE                                         r  core/register/register_reg[2][18]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.700    
                         clock uncertainty           -0.095    49.606    
    SLICE_X14Y109        FDCE (Recov_fdce_C_CLR)     -0.151    49.455    core/register/register_reg[2][18]
  -------------------------------------------------------------------
                         required time                         49.455    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 46.543    

Slack (MET) :             47.495ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.223ns (5.861%)  route 3.582ns (94.139%))
  Logic Levels:           0  
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.389ns = ( 50.389 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1267, routed)        3.582     1.903    core/register/rst_all
    SLICE_X9Y108         FDCE                                         f  core/register/register_reg[21][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.334    50.389    core/register/debug_clk
    SLICE_X9Y108         FDCE                                         r  core/register/register_reg[21][18]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.700    
                         clock uncertainty           -0.095    49.606    
    SLICE_X9Y108         FDCE (Recov_fdce_C_CLR)     -0.208    49.398    core/register/register_reg[21][18]
  -------------------------------------------------------------------
                         required time                         49.398    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 47.495    

Slack (MET) :             47.498ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.223ns (5.862%)  route 3.581ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1267, routed)        3.581     1.902    core/register/rst_all
    SLICE_X13Y102        FDCE                                         f  core/register/register_reg[2][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X13Y102        FDCE                                         r  core/register/register_reg[2][12]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X13Y102        FDCE (Recov_fdce_C_CLR)     -0.208    49.400    core/register/register_reg[2][12]
  -------------------------------------------------------------------
                         required time                         49.400    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                 47.498    

Slack (MET) :             47.498ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][13]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.223ns (5.862%)  route 3.581ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1267, routed)        3.581     1.902    core/register/rst_all
    SLICE_X13Y102        FDCE                                         f  core/register/register_reg[2][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X13Y102        FDCE                                         r  core/register/register_reg[2][13]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X13Y102        FDCE (Recov_fdce_C_CLR)     -0.208    49.400    core/register/register_reg[2][13]
  -------------------------------------------------------------------
                         required time                         49.400    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                 47.498    

Slack (MET) :             47.498ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.223ns (5.862%)  route 3.581ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1267, routed)        3.581     1.902    core/register/rst_all
    SLICE_X13Y102        FDCE                                         f  core/register/register_reg[2][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X13Y102        FDCE                                         r  core/register/register_reg[2][16]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X13Y102        FDCE (Recov_fdce_C_CLR)     -0.208    49.400    core/register/register_reg[2][16]
  -------------------------------------------------------------------
                         required time                         49.400    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                 47.498    

Slack (MET) :             47.498ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.223ns (5.862%)  route 3.581ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1267, routed)        3.581     1.902    core/register/rst_all
    SLICE_X13Y102        FDCE                                         f  core/register/register_reg[2][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X13Y102        FDCE                                         r  core/register/register_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X13Y102        FDCE (Recov_fdce_C_CLR)     -0.208    49.400    core/register/register_reg[2][19]
  -------------------------------------------------------------------
                         required time                         49.400    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                 47.498    

Slack (MET) :             47.498ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.223ns (5.862%)  route 3.581ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1267, routed)        3.581     1.902    core/register/rst_all
    SLICE_X13Y102        FDCE                                         f  core/register/register_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X13Y102        FDCE                                         r  core/register/register_reg[2][6]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X13Y102        FDCE (Recov_fdce_C_CLR)     -0.208    49.400    core/register/register_reg[2][6]
  -------------------------------------------------------------------
                         required time                         49.400    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                 47.498    

Slack (MET) :             47.498ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.223ns (5.862%)  route 3.581ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1267, routed)        3.581     1.902    core/register/rst_all
    SLICE_X13Y102        FDCE                                         f  core/register/register_reg[2][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X13Y102        FDCE                                         r  core/register/register_reg[2][9]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X13Y102        FDCE (Recov_fdce_C_CLR)     -0.208    49.400    core/register/register_reg[2][9]
  -------------------------------------------------------------------
                         required time                         49.400    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                 47.498    

Slack (MET) :             47.552ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.223ns (5.861%)  route 3.582ns (94.139%))
  Logic Levels:           0  
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.389ns = ( 50.389 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1267, routed)        3.582     1.903    core/register/rst_all
    SLICE_X8Y108         FDCE                                         f  core/register/register_reg[31][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.334    50.389    core/register/debug_clk
    SLICE_X8Y108         FDCE                                         r  core/register/register_reg[31][19]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.700    
                         clock uncertainty           -0.095    49.606    
    SLICE_X8Y108         FDCE (Recov_fdce_C_CLR)     -0.151    49.455    core/register/register_reg[31][19]
  -------------------------------------------------------------------
                         required time                         49.455    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 47.552    

Slack (MET) :             47.555ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[23][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.223ns (5.862%)  route 3.581ns (94.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.902ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.692    -1.902    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.223    -1.679 f  rst_all_reg/Q
                         net (fo=1267, routed)        3.581     1.902    core/register/rst_all
    SLICE_X12Y102        FDCE                                         f  core/register/register_reg[23][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X12Y102        FDCE                                         r  core/register/register_reg[23][3]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X12Y102        FDCE (Recov_fdce_C_CLR)     -0.151    49.457    core/register/register_reg[23][3]
  -------------------------------------------------------------------
                         required time                         49.457    
                         arrival time                          -1.902    
  -------------------------------------------------------------------
                         slack                                 47.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.100ns (7.046%)  route 1.319ns (92.954%))
  Logic Levels:           0  
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.319     0.950    core/reg_ID/rst_all
    SLICE_X12Y112        FDCE                                         f  core/reg_ID/IR_ID_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.859     0.695    core/reg_ID/debug_clk
    SLICE_X12Y112        FDCE                                         r  core/reg_ID/IR_ID_reg[30]/C
                         clock pessimism              0.266     0.961    
    SLICE_X12Y112        FDCE (Remov_fdce_C_CLR)     -0.050     0.911    core/reg_ID/IR_ID_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[16]_rep/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.100ns (6.908%)  route 1.348ns (93.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.348     0.978    core/reg_ID/rst_all
    SLICE_X10Y104        FDCE                                         f  core/reg_ID/IR_ID_reg[16]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.864     0.700    core/reg_ID/debug_clk
    SLICE_X10Y104        FDCE                                         r  core/reg_ID/IR_ID_reg[16]_rep/C
                         clock pessimism              0.266     0.966    
    SLICE_X10Y104        FDCE (Remov_fdce_C_CLR)     -0.050     0.916    core/reg_ID/IR_ID_reg[16]_rep
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.100ns (6.908%)  route 1.348ns (93.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.348     0.978    core/reg_ID/rst_all
    SLICE_X10Y104        FDCE                                         f  core/reg_ID/IR_ID_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.864     0.700    core/reg_ID/debug_clk
    SLICE_X10Y104        FDCE                                         r  core/reg_ID/IR_ID_reg[20]/C
                         clock pessimism              0.266     0.966    
    SLICE_X10Y104        FDCE (Remov_fdce_C_CLR)     -0.050     0.916    core/reg_ID/IR_ID_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.100ns (6.908%)  route 1.348ns (93.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.348     0.978    core/reg_ID/rst_all
    SLICE_X10Y104        FDCE                                         f  core/reg_ID/IR_ID_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.864     0.700    core/reg_ID/debug_clk
    SLICE_X10Y104        FDCE                                         r  core/reg_ID/IR_ID_reg[21]/C
                         clock pessimism              0.266     0.966    
    SLICE_X10Y104        FDCE (Remov_fdce_C_CLR)     -0.050     0.916    core/reg_ID/IR_ID_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.100ns (6.919%)  route 1.345ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.345     0.976    core/reg_ID/rst_all
    SLICE_X10Y113        FDCE                                         f  core/reg_ID/IR_ID_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.859     0.695    core/reg_ID/debug_clk
    SLICE_X10Y113        FDCE                                         r  core/reg_ID/IR_ID_reg[16]/C
                         clock pessimism              0.266     0.961    
    SLICE_X10Y113        FDCE (Remov_fdce_C_CLR)     -0.050     0.911    core/reg_ID/IR_ID_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[15]_rep__0/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.100ns (6.908%)  route 1.348ns (93.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.348     0.978    core/reg_ID/rst_all
    SLICE_X11Y104        FDCE                                         f  core/reg_ID/IR_ID_reg[15]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.864     0.700    core/reg_ID/debug_clk
    SLICE_X11Y104        FDCE                                         r  core/reg_ID/IR_ID_reg[15]_rep__0/C
                         clock pessimism              0.266     0.966    
    SLICE_X11Y104        FDCE (Remov_fdce_C_CLR)     -0.069     0.897    core/reg_ID/IR_ID_reg[15]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.100ns (6.908%)  route 1.348ns (93.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.348     0.978    core/reg_ID/rst_all
    SLICE_X11Y104        FDCE                                         f  core/reg_ID/IR_ID_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.864     0.700    core/reg_ID/debug_clk
    SLICE_X11Y104        FDCE                                         r  core/reg_ID/IR_ID_reg[19]/C
                         clock pessimism              0.266     0.966    
    SLICE_X11Y104        FDCE (Remov_fdce_C_CLR)     -0.069     0.897    core/reg_ID/IR_ID_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.100ns (6.908%)  route 1.348ns (93.092%))
  Logic Levels:           0  
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.348     0.978    core/reg_ID/rst_all
    SLICE_X11Y104        FDCE                                         f  core/reg_ID/IR_ID_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.864     0.700    core/reg_ID/debug_clk
    SLICE_X11Y104        FDCE                                         r  core/reg_ID/IR_ID_reg[22]/C
                         clock pessimism              0.266     0.966    
    SLICE_X11Y104        FDCE (Remov_fdce_C_CLR)     -0.069     0.897    core/reg_ID/IR_ID_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/PCurrent_ID_reg[12]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.100ns (6.410%)  route 1.460ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.460     1.091    core/reg_ID/rst_all
    SLICE_X16Y113        FDCE                                         f  core/reg_ID/PCurrent_ID_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.858     0.694    core/reg_ID/debug_clk
    SLICE_X16Y113        FDCE                                         r  core/reg_ID/PCurrent_ID_reg[12]/C
                         clock pessimism              0.266     0.960    
    SLICE_X16Y113        FDCE (Remov_fdce_C_CLR)     -0.050     0.910    core/reg_ID/PCurrent_ID_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/PCurrent_ID_reg[13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.100ns (6.410%)  route 1.460ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.723    -0.470    clk_cpu
    SLICE_X7Y85          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.370 f  rst_all_reg/Q
                         net (fo=1267, routed)        1.460     1.091    core/reg_ID/rst_all
    SLICE_X16Y113        FDCE                                         f  core/reg_ID/PCurrent_ID_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5932, routed)        0.858     0.694    core/reg_ID/debug_clk
    SLICE_X16Y113        FDCE                                         r  core/reg_ID/PCurrent_ID_reg[13]/C
                         clock pessimism              0.266     0.960    
    SLICE_X16Y113        FDCE (Remov_fdce_C_CLR)     -0.050     0.910    core/reg_ID/PCurrent_ID_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.181    





