/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_aud_fmm_bf_esr1_h.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 6:55p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:07:37 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_aud_fmm_bf_esr1_h.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 6:55p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_BF_ESR1_H_H__
#define BCHP_AUD_FMM_BF_ESR1_H_H__

/***************************************************************************
 *AUD_FMM_BF_ESR1_H - FMM-BF Error Status 1 (for Host)
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS            0x00391020 /* Error Status Register */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET        0x00391024 /* Error Set Register */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR      0x00391028 /* Error Clear Register */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK              0x0039102c /* Mask Status Register */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET          0x00391030 /* Mask Set Register */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR        0x00391034 /* Mask Clear Register */

/***************************************************************************
 *STATUS - Error Status Register
 ***************************************************************************/
/* AUD_FMM_BF_ESR1_H :: STATUS :: reserved0 [31:14] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_reserved0_MASK               0xffffc000
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_reserved0_SHIFT              14

/* AUD_FMM_BF_ESR1_H :: STATUS :: DEST_RINGBUF_3_OVERFLOW [13:13] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_DEST_RINGBUF_3_OVERFLOW_MASK 0x00002000
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_DEST_RINGBUF_3_OVERFLOW_SHIFT 13

/* AUD_FMM_BF_ESR1_H :: STATUS :: DEST_RINGBUF_2_OVERFLOW [12:12] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_DEST_RINGBUF_2_OVERFLOW_MASK 0x00001000
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_DEST_RINGBUF_2_OVERFLOW_SHIFT 12

/* AUD_FMM_BF_ESR1_H :: STATUS :: DEST_RINGBUF_1_OVERFLOW [11:11] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_DEST_RINGBUF_1_OVERFLOW_MASK 0x00000800
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_DEST_RINGBUF_1_OVERFLOW_SHIFT 11

/* AUD_FMM_BF_ESR1_H :: STATUS :: DEST_RINGBUF_0_OVERFLOW [10:10] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_DEST_RINGBUF_0_OVERFLOW_MASK 0x00000400
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_DEST_RINGBUF_0_OVERFLOW_SHIFT 10

/* AUD_FMM_BF_ESR1_H :: STATUS :: SOURCE_RINGBUF_9_UNDERFLOW [09:09] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_9_UNDERFLOW_MASK 0x00000200
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_9_UNDERFLOW_SHIFT 9

/* AUD_FMM_BF_ESR1_H :: STATUS :: SOURCE_RINGBUF_8_UNDERFLOW [08:08] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_8_UNDERFLOW_MASK 0x00000100
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_8_UNDERFLOW_SHIFT 8

/* AUD_FMM_BF_ESR1_H :: STATUS :: SOURCE_RINGBUF_7_UNDERFLOW [07:07] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_7_UNDERFLOW_MASK 0x00000080
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_7_UNDERFLOW_SHIFT 7

/* AUD_FMM_BF_ESR1_H :: STATUS :: SOURCE_RINGBUF_6_UNDERFLOW [06:06] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_6_UNDERFLOW_MASK 0x00000040
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_6_UNDERFLOW_SHIFT 6

/* AUD_FMM_BF_ESR1_H :: STATUS :: SOURCE_RINGBUF_5_UNDERFLOW [05:05] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_5_UNDERFLOW_MASK 0x00000020
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_5_UNDERFLOW_SHIFT 5

/* AUD_FMM_BF_ESR1_H :: STATUS :: SOURCE_RINGBUF_4_UNDERFLOW [04:04] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_4_UNDERFLOW_MASK 0x00000010
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_4_UNDERFLOW_SHIFT 4

/* AUD_FMM_BF_ESR1_H :: STATUS :: SOURCE_RINGBUF_3_UNDERFLOW [03:03] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_3_UNDERFLOW_MASK 0x00000008
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_3_UNDERFLOW_SHIFT 3

/* AUD_FMM_BF_ESR1_H :: STATUS :: SOURCE_RINGBUF_2_UNDERFLOW [02:02] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_2_UNDERFLOW_MASK 0x00000004
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_2_UNDERFLOW_SHIFT 2

/* AUD_FMM_BF_ESR1_H :: STATUS :: SOURCE_RINGBUF_1_UNDERFLOW [01:01] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_1_UNDERFLOW_MASK 0x00000002
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_1_UNDERFLOW_SHIFT 1

/* AUD_FMM_BF_ESR1_H :: STATUS :: SOURCE_RINGBUF_0_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_0_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SOURCE_RINGBUF_0_UNDERFLOW_SHIFT 0

/***************************************************************************
 *STATUS_SET - Error Set Register
 ***************************************************************************/
/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: reserved0 [31:14] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_reserved0_MASK           0xffffc000
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_reserved0_SHIFT          14

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: DEST_RINGBUF_3_OVERFLOW [13:13] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_DEST_RINGBUF_3_OVERFLOW_MASK 0x00002000
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_DEST_RINGBUF_3_OVERFLOW_SHIFT 13

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: DEST_RINGBUF_2_OVERFLOW [12:12] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_DEST_RINGBUF_2_OVERFLOW_MASK 0x00001000
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_DEST_RINGBUF_2_OVERFLOW_SHIFT 12

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: DEST_RINGBUF_1_OVERFLOW [11:11] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_DEST_RINGBUF_1_OVERFLOW_MASK 0x00000800
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_DEST_RINGBUF_1_OVERFLOW_SHIFT 11

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: DEST_RINGBUF_0_OVERFLOW [10:10] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_DEST_RINGBUF_0_OVERFLOW_MASK 0x00000400
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_DEST_RINGBUF_0_OVERFLOW_SHIFT 10

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: SOURCE_RINGBUF_9_UNDERFLOW [09:09] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_9_UNDERFLOW_MASK 0x00000200
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_9_UNDERFLOW_SHIFT 9

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: SOURCE_RINGBUF_8_UNDERFLOW [08:08] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_8_UNDERFLOW_MASK 0x00000100
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_8_UNDERFLOW_SHIFT 8

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: SOURCE_RINGBUF_7_UNDERFLOW [07:07] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_7_UNDERFLOW_MASK 0x00000080
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_7_UNDERFLOW_SHIFT 7

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: SOURCE_RINGBUF_6_UNDERFLOW [06:06] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_6_UNDERFLOW_MASK 0x00000040
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_6_UNDERFLOW_SHIFT 6

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: SOURCE_RINGBUF_5_UNDERFLOW [05:05] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_5_UNDERFLOW_MASK 0x00000020
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_5_UNDERFLOW_SHIFT 5

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: SOURCE_RINGBUF_4_UNDERFLOW [04:04] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_4_UNDERFLOW_MASK 0x00000010
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_4_UNDERFLOW_SHIFT 4

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: SOURCE_RINGBUF_3_UNDERFLOW [03:03] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_3_UNDERFLOW_MASK 0x00000008
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_3_UNDERFLOW_SHIFT 3

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: SOURCE_RINGBUF_2_UNDERFLOW [02:02] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_2_UNDERFLOW_MASK 0x00000004
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_2_UNDERFLOW_SHIFT 2

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: SOURCE_RINGBUF_1_UNDERFLOW [01:01] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_1_UNDERFLOW_MASK 0x00000002
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_1_UNDERFLOW_SHIFT 1

/* AUD_FMM_BF_ESR1_H :: STATUS_SET :: SOURCE_RINGBUF_0_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_0_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_SET_SOURCE_RINGBUF_0_UNDERFLOW_SHIFT 0

/***************************************************************************
 *STATUS_CLEAR - Error Clear Register
 ***************************************************************************/
/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: reserved0 [31:14] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_reserved0_MASK         0xffffc000
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_reserved0_SHIFT        14

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: DEST_RINGBUF_3_OVERFLOW [13:13] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_DEST_RINGBUF_3_OVERFLOW_MASK 0x00002000
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_DEST_RINGBUF_3_OVERFLOW_SHIFT 13

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: DEST_RINGBUF_2_OVERFLOW [12:12] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_DEST_RINGBUF_2_OVERFLOW_MASK 0x00001000
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_DEST_RINGBUF_2_OVERFLOW_SHIFT 12

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: DEST_RINGBUF_1_OVERFLOW [11:11] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_DEST_RINGBUF_1_OVERFLOW_MASK 0x00000800
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_DEST_RINGBUF_1_OVERFLOW_SHIFT 11

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: DEST_RINGBUF_0_OVERFLOW [10:10] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_DEST_RINGBUF_0_OVERFLOW_MASK 0x00000400
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_DEST_RINGBUF_0_OVERFLOW_SHIFT 10

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: SOURCE_RINGBUF_9_UNDERFLOW [09:09] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_9_UNDERFLOW_MASK 0x00000200
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_9_UNDERFLOW_SHIFT 9

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: SOURCE_RINGBUF_8_UNDERFLOW [08:08] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_8_UNDERFLOW_MASK 0x00000100
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_8_UNDERFLOW_SHIFT 8

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: SOURCE_RINGBUF_7_UNDERFLOW [07:07] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_7_UNDERFLOW_MASK 0x00000080
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_7_UNDERFLOW_SHIFT 7

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: SOURCE_RINGBUF_6_UNDERFLOW [06:06] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_6_UNDERFLOW_MASK 0x00000040
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_6_UNDERFLOW_SHIFT 6

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: SOURCE_RINGBUF_5_UNDERFLOW [05:05] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_5_UNDERFLOW_MASK 0x00000020
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_5_UNDERFLOW_SHIFT 5

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: SOURCE_RINGBUF_4_UNDERFLOW [04:04] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_4_UNDERFLOW_MASK 0x00000010
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_4_UNDERFLOW_SHIFT 4

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: SOURCE_RINGBUF_3_UNDERFLOW [03:03] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_3_UNDERFLOW_MASK 0x00000008
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_3_UNDERFLOW_SHIFT 3

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: SOURCE_RINGBUF_2_UNDERFLOW [02:02] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_2_UNDERFLOW_MASK 0x00000004
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_2_UNDERFLOW_SHIFT 2

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: SOURCE_RINGBUF_1_UNDERFLOW [01:01] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_1_UNDERFLOW_MASK 0x00000002
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_1_UNDERFLOW_SHIFT 1

/* AUD_FMM_BF_ESR1_H :: STATUS_CLEAR :: SOURCE_RINGBUF_0_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_0_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_BF_ESR1_H_STATUS_CLEAR_SOURCE_RINGBUF_0_UNDERFLOW_SHIFT 0

/***************************************************************************
 *MASK - Mask Status Register
 ***************************************************************************/
/* AUD_FMM_BF_ESR1_H :: MASK :: reserved0 [31:14] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_reserved0_MASK                 0xffffc000
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_reserved0_SHIFT                14

/* AUD_FMM_BF_ESR1_H :: MASK :: DEST_RINGBUF_3_OVERFLOW [13:13] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_DEST_RINGBUF_3_OVERFLOW_MASK   0x00002000
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_DEST_RINGBUF_3_OVERFLOW_SHIFT  13

/* AUD_FMM_BF_ESR1_H :: MASK :: DEST_RINGBUF_2_OVERFLOW [12:12] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_DEST_RINGBUF_2_OVERFLOW_MASK   0x00001000
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_DEST_RINGBUF_2_OVERFLOW_SHIFT  12

/* AUD_FMM_BF_ESR1_H :: MASK :: DEST_RINGBUF_1_OVERFLOW [11:11] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_DEST_RINGBUF_1_OVERFLOW_MASK   0x00000800
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_DEST_RINGBUF_1_OVERFLOW_SHIFT  11

/* AUD_FMM_BF_ESR1_H :: MASK :: DEST_RINGBUF_0_OVERFLOW [10:10] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_DEST_RINGBUF_0_OVERFLOW_MASK   0x00000400
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_DEST_RINGBUF_0_OVERFLOW_SHIFT  10

/* AUD_FMM_BF_ESR1_H :: MASK :: SOURCE_RINGBUF_9_UNDERFLOW [09:09] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_9_UNDERFLOW_MASK 0x00000200
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_9_UNDERFLOW_SHIFT 9

/* AUD_FMM_BF_ESR1_H :: MASK :: SOURCE_RINGBUF_8_UNDERFLOW [08:08] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_8_UNDERFLOW_MASK 0x00000100
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_8_UNDERFLOW_SHIFT 8

/* AUD_FMM_BF_ESR1_H :: MASK :: SOURCE_RINGBUF_7_UNDERFLOW [07:07] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_7_UNDERFLOW_MASK 0x00000080
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_7_UNDERFLOW_SHIFT 7

/* AUD_FMM_BF_ESR1_H :: MASK :: SOURCE_RINGBUF_6_UNDERFLOW [06:06] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_6_UNDERFLOW_MASK 0x00000040
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_6_UNDERFLOW_SHIFT 6

/* AUD_FMM_BF_ESR1_H :: MASK :: SOURCE_RINGBUF_5_UNDERFLOW [05:05] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_5_UNDERFLOW_MASK 0x00000020
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_5_UNDERFLOW_SHIFT 5

/* AUD_FMM_BF_ESR1_H :: MASK :: SOURCE_RINGBUF_4_UNDERFLOW [04:04] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_4_UNDERFLOW_MASK 0x00000010
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_4_UNDERFLOW_SHIFT 4

/* AUD_FMM_BF_ESR1_H :: MASK :: SOURCE_RINGBUF_3_UNDERFLOW [03:03] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_3_UNDERFLOW_MASK 0x00000008
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_3_UNDERFLOW_SHIFT 3

/* AUD_FMM_BF_ESR1_H :: MASK :: SOURCE_RINGBUF_2_UNDERFLOW [02:02] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_2_UNDERFLOW_MASK 0x00000004
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_2_UNDERFLOW_SHIFT 2

/* AUD_FMM_BF_ESR1_H :: MASK :: SOURCE_RINGBUF_1_UNDERFLOW [01:01] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_1_UNDERFLOW_MASK 0x00000002
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_1_UNDERFLOW_SHIFT 1

/* AUD_FMM_BF_ESR1_H :: MASK :: SOURCE_RINGBUF_0_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_0_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SOURCE_RINGBUF_0_UNDERFLOW_SHIFT 0

/***************************************************************************
 *MASK_SET - Mask Set Register
 ***************************************************************************/
/* AUD_FMM_BF_ESR1_H :: MASK_SET :: reserved0 [31:14] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_reserved0_MASK             0xffffc000
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_reserved0_SHIFT            14

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: DEST_RINGBUF_3_OVERFLOW [13:13] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_DEST_RINGBUF_3_OVERFLOW_MASK 0x00002000
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_DEST_RINGBUF_3_OVERFLOW_SHIFT 13

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: DEST_RINGBUF_2_OVERFLOW [12:12] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_DEST_RINGBUF_2_OVERFLOW_MASK 0x00001000
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_DEST_RINGBUF_2_OVERFLOW_SHIFT 12

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: DEST_RINGBUF_1_OVERFLOW [11:11] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_DEST_RINGBUF_1_OVERFLOW_MASK 0x00000800
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_DEST_RINGBUF_1_OVERFLOW_SHIFT 11

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: DEST_RINGBUF_0_OVERFLOW [10:10] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_DEST_RINGBUF_0_OVERFLOW_MASK 0x00000400
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_DEST_RINGBUF_0_OVERFLOW_SHIFT 10

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: SOURCE_RINGBUF_9_UNDERFLOW [09:09] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_9_UNDERFLOW_MASK 0x00000200
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_9_UNDERFLOW_SHIFT 9

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: SOURCE_RINGBUF_8_UNDERFLOW [08:08] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_8_UNDERFLOW_MASK 0x00000100
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_8_UNDERFLOW_SHIFT 8

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: SOURCE_RINGBUF_7_UNDERFLOW [07:07] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_7_UNDERFLOW_MASK 0x00000080
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_7_UNDERFLOW_SHIFT 7

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: SOURCE_RINGBUF_6_UNDERFLOW [06:06] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_6_UNDERFLOW_MASK 0x00000040
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_6_UNDERFLOW_SHIFT 6

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: SOURCE_RINGBUF_5_UNDERFLOW [05:05] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_5_UNDERFLOW_MASK 0x00000020
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_5_UNDERFLOW_SHIFT 5

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: SOURCE_RINGBUF_4_UNDERFLOW [04:04] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_4_UNDERFLOW_MASK 0x00000010
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_4_UNDERFLOW_SHIFT 4

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: SOURCE_RINGBUF_3_UNDERFLOW [03:03] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_3_UNDERFLOW_MASK 0x00000008
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_3_UNDERFLOW_SHIFT 3

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: SOURCE_RINGBUF_2_UNDERFLOW [02:02] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_2_UNDERFLOW_MASK 0x00000004
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_2_UNDERFLOW_SHIFT 2

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: SOURCE_RINGBUF_1_UNDERFLOW [01:01] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_1_UNDERFLOW_MASK 0x00000002
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_1_UNDERFLOW_SHIFT 1

/* AUD_FMM_BF_ESR1_H :: MASK_SET :: SOURCE_RINGBUF_0_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_0_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_SET_SOURCE_RINGBUF_0_UNDERFLOW_SHIFT 0

/***************************************************************************
 *MASK_CLEAR - Mask Clear Register
 ***************************************************************************/
/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: reserved0 [31:14] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_reserved0_MASK           0xffffc000
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_reserved0_SHIFT          14

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: DEST_RINGBUF_3_OVERFLOW [13:13] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_DEST_RINGBUF_3_OVERFLOW_MASK 0x00002000
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_DEST_RINGBUF_3_OVERFLOW_SHIFT 13

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: DEST_RINGBUF_2_OVERFLOW [12:12] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_DEST_RINGBUF_2_OVERFLOW_MASK 0x00001000
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_DEST_RINGBUF_2_OVERFLOW_SHIFT 12

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: DEST_RINGBUF_1_OVERFLOW [11:11] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_DEST_RINGBUF_1_OVERFLOW_MASK 0x00000800
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_DEST_RINGBUF_1_OVERFLOW_SHIFT 11

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: DEST_RINGBUF_0_OVERFLOW [10:10] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_DEST_RINGBUF_0_OVERFLOW_MASK 0x00000400
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_DEST_RINGBUF_0_OVERFLOW_SHIFT 10

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: SOURCE_RINGBUF_9_UNDERFLOW [09:09] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_9_UNDERFLOW_MASK 0x00000200
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_9_UNDERFLOW_SHIFT 9

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: SOURCE_RINGBUF_8_UNDERFLOW [08:08] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_8_UNDERFLOW_MASK 0x00000100
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_8_UNDERFLOW_SHIFT 8

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: SOURCE_RINGBUF_7_UNDERFLOW [07:07] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_7_UNDERFLOW_MASK 0x00000080
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_7_UNDERFLOW_SHIFT 7

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: SOURCE_RINGBUF_6_UNDERFLOW [06:06] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_6_UNDERFLOW_MASK 0x00000040
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_6_UNDERFLOW_SHIFT 6

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: SOURCE_RINGBUF_5_UNDERFLOW [05:05] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_5_UNDERFLOW_MASK 0x00000020
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_5_UNDERFLOW_SHIFT 5

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: SOURCE_RINGBUF_4_UNDERFLOW [04:04] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_4_UNDERFLOW_MASK 0x00000010
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_4_UNDERFLOW_SHIFT 4

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: SOURCE_RINGBUF_3_UNDERFLOW [03:03] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_3_UNDERFLOW_MASK 0x00000008
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_3_UNDERFLOW_SHIFT 3

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: SOURCE_RINGBUF_2_UNDERFLOW [02:02] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_2_UNDERFLOW_MASK 0x00000004
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_2_UNDERFLOW_SHIFT 2

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: SOURCE_RINGBUF_1_UNDERFLOW [01:01] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_1_UNDERFLOW_MASK 0x00000002
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_1_UNDERFLOW_SHIFT 1

/* AUD_FMM_BF_ESR1_H :: MASK_CLEAR :: SOURCE_RINGBUF_0_UNDERFLOW [00:00] */
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_0_UNDERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_BF_ESR1_H_MASK_CLEAR_SOURCE_RINGBUF_0_UNDERFLOW_SHIFT 0

#endif /* #ifndef BCHP_AUD_FMM_BF_ESR1_H_H__ */

/* End of File */
