
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/calculix_2655B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2503575 heartbeat IPC: 3.99429 cumulative IPC: 3.99429 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2503575 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 5943186 heartbeat IPC: 2.90731 cumulative IPC: 2.90731 (Simulation time: 0 hr 0 min 57 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 9600092 heartbeat IPC: 2.73455 cumulative IPC: 2.81828 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 13262845 heartbeat IPC: 2.73019 cumulative IPC: 2.78829 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17047361 heartbeat IPC: 2.64234 cumulative IPC: 2.75032 (Simulation time: 0 hr 2 min 28 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 21082780 heartbeat IPC: 2.47806 cumulative IPC: 2.69118 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 25199620 heartbeat IPC: 2.42905 cumulative IPC: 2.64363 (Simulation time: 0 hr 3 min 29 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 28992562 heartbeat IPC: 2.63648 cumulative IPC: 2.64261 (Simulation time: 0 hr 4 min 1 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 32692355 heartbeat IPC: 2.70285 cumulative IPC: 2.64999 (Simulation time: 0 hr 4 min 32 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 36261329 heartbeat IPC: 2.80193 cumulative IPC: 2.66605 (Simulation time: 0 hr 5 min 2 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 39762077 heartbeat IPC: 2.85653 cumulative IPC: 2.68395 (Simulation time: 0 hr 5 min 31 sec) 
Finished CPU 0 instructions: 100000001 cycles: 37258502 cumulative IPC: 2.68395 (Simulation time: 0 hr 5 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.68395 instructions: 100000001 cycles: 37258502
cpu0_DTLB TOTAL     ACCESS:   12581396  HIT:   12565851  MISS:      15545
cpu0_DTLB LOAD      ACCESS:   11995044  HIT:   11979543  MISS:      15501
cpu0_DTLB RFO       ACCESS:     586352  HIT:     586308  MISS:         44
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.1438 cycles
cpu0_ITLB TOTAL     ACCESS:    6289610  HIT:    6289610  MISS:          0
cpu0_ITLB LOAD      ACCESS:    6289610  HIT:    6289610  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       2858  HIT:       2858  MISS:          0
cpu0_L1I LOAD      ACCESS:       2858  HIT:       2858  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      15545  HIT:      13635  MISS:       1910
cpu0_STLB LOAD      ACCESS:      15501  HIT:      13593  MISS:       1908
cpu0_STLB RFO       ACCESS:         44  HIT:         42  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 204.503 cycles
cpu0_L1D TOTAL     ACCESS:   14108371  HIT:   12894878  MISS:    1213493
cpu0_L1D LOAD      ACCESS:   12549011  HIT:   11336829  MISS:    1212182
cpu0_L1D RFO       ACCESS:    1557480  HIT:    1556236  MISS:       1244
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1880  HIT:       1813  MISS:         67
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.0047 cycles
cpu0_L2C TOTAL     ACCESS:    1327973  HIT:    1058336  MISS:     269637
cpu0_L2C LOAD      ACCESS:    1212182  HIT:     942684  MISS:     269498
cpu0_L2C RFO       ACCESS:       1244  HIT:       1214  MISS:         30
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     114480  HIT:     114388  MISS:         92
cpu0_L2C TRANSLATION ACCESS:         67  HIT:         50  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 71.7643 cycles
LLC TOTAL     ACCESS:     335187  HIT:     213317  MISS:     121870
LLC LOAD      ACCESS:     269498  HIT:     148127  MISS:     121371
LLC RFO       ACCESS:         30  HIT:         21  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      65642  HIT:      65158  MISS:        484
LLC TRANSLATION ACCESS:         17  HIT:         11  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 112.331 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      86826  ROW_BUFFER_MISS:      34560
 DBUS AVG_CONGESTED_CYCLE:    3.79229
 WQ ROW_BUFFER_HIT:        591  ROW_BUFFER_MISS:        871  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.352% MPKI: 1.49459 Average ROB Occupancy at Mispredict: 218.838
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.49459
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

