Analysis & Synthesis report for mapped_controller
Wed Feb  9 17:58:39 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: custom_controller:CC0|flex_stp_sr:SHIFT_REG
 12. Parameter Settings for User Entity Instance: custom_controller:CC0|flex_counter:SYSTEM_COUNTER
 13. Parameter Settings for User Entity Instance: custom_controller:CC0|flex_counter:PULSE_LENGTH_COUNTER
 14. Port Connectivity Checks: "custom_controller:CC0|flex_counter:PULSE_LENGTH_COUNTER"
 15. Port Connectivity Checks: "custom_controller:CC0|flex_counter:SYSTEM_COUNTER"
 16. Port Connectivity Checks: "custom_controller:CC0|flex_stp_sr:SHIFT_REG"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb  9 17:58:39 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; mapped_controller                           ;
; Top-level Entity Name              ; mapped_controller                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 94                                          ;
;     Total combinational functions  ; 79                                          ;
;     Dedicated logic registers      ; 46                                          ;
; Total registers                    ; 46                                          ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                            ; mapped_controller  ; mapped_controller  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+---------------------------------------------+
; Parallel Compilation                        ;
+-------------------------------+-------------+
; Processors                    ; Number      ;
+-------------------------------+-------------+
; Number detected on machine    ; 2           ;
; Maximum allowed               ; 4           ;
;                               ;             ;
; Average used                  ; 1.00        ;
; Maximum used                  ; 4           ;
;                               ;             ;
; Usage by Processor            ; % Time Used ;
;     Processor 1               ; 100.0%      ;
;     Processor 2               ;   0.0%      ;
;     Processors 3-4 (overused) ;   0.0%      ;
+-------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; source/custom_controller.sv      ; yes             ; User SystemVerilog HDL File  ; /home/jared/496/custom-game-controller/source/custom_controller.sv ;         ;
; source/flex_counter.sv           ; yes             ; User SystemVerilog HDL File  ; /home/jared/496/custom-game-controller/source/flex_counter.sv      ;         ;
; source/flex_stp_sr.sv            ; yes             ; User SystemVerilog HDL File  ; /home/jared/496/custom-game-controller/source/flex_stp_sr.sv       ;         ;
; source/mapped_controller.sv      ; yes             ; User SystemVerilog HDL File  ; /home/jared/496/custom-game-controller/source/mapped_controller.sv ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 94           ;
;                                             ;              ;
; Total combinational functions               ; 79           ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 19           ;
;     -- 3 input functions                    ; 8            ;
;     -- <=2 input functions                  ; 52           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 51           ;
;     -- arithmetic mode                      ; 28           ;
;                                             ;              ;
; Total registers                             ; 46           ;
;     -- Dedicated logic registers            ; 46           ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 13           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 46           ;
; Total fan-out                               ; 365          ;
; Average fan-out                             ; 2.37         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                        ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+-------------------+--------------+
; |mapped_controller                        ; 79 (1)              ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 13   ; 0            ; |mapped_controller                                                         ; mapped_controller ; work         ;
;    |custom_controller:CC0|                ; 78 (13)             ; 46 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mapped_controller|custom_controller:CC0                                   ; custom_controller ; work         ;
;       |flex_counter:PULSE_LENGTH_COUNTER| ; 24 (24)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mapped_controller|custom_controller:CC0|flex_counter:PULSE_LENGTH_COUNTER ; flex_counter      ; work         ;
;       |flex_counter:SYSTEM_COUNTER|       ; 40 (40)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mapped_controller|custom_controller:CC0|flex_counter:SYSTEM_COUNTER       ; flex_counter      ; work         ;
;       |flex_stp_sr:SHIFT_REG|             ; 1 (1)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mapped_controller|custom_controller:CC0|flex_stp_sr:SHIFT_REG             ; flex_stp_sr       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 46    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 46    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Inverted Register Statistics                                          ;
+-------------------------------------------------------------+---------+
; Inverted Register                                           ; Fan out ;
+-------------------------------------------------------------+---------+
; custom_controller:CC0|buttons[0]                            ; 1       ;
; custom_controller:CC0|buttons[1]                            ; 1       ;
; custom_controller:CC0|buttons[2]                            ; 1       ;
; custom_controller:CC0|buttons[3]                            ; 1       ;
; custom_controller:CC0|buttons[4]                            ; 1       ;
; custom_controller:CC0|buttons[5]                            ; 1       ;
; custom_controller:CC0|buttons[6]                            ; 1       ;
; custom_controller:CC0|buttons[7]                            ; 1       ;
; custom_controller:CC0|flex_stp_sr:SHIFT_REG|parallel_out[0] ; 2       ;
; custom_controller:CC0|flex_stp_sr:SHIFT_REG|parallel_out[1] ; 2       ;
; custom_controller:CC0|flex_stp_sr:SHIFT_REG|parallel_out[2] ; 2       ;
; custom_controller:CC0|flex_stp_sr:SHIFT_REG|parallel_out[3] ; 2       ;
; custom_controller:CC0|flex_stp_sr:SHIFT_REG|parallel_out[4] ; 2       ;
; custom_controller:CC0|flex_stp_sr:SHIFT_REG|parallel_out[5] ; 2       ;
; custom_controller:CC0|flex_stp_sr:SHIFT_REG|parallel_out[6] ; 2       ;
; custom_controller:CC0|flex_stp_sr:SHIFT_REG|parallel_out[7] ; 1       ;
; Total number of inverted registers = 16                     ;         ;
+-------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mapped_controller|custom_controller:CC0|flex_counter:PULSE_LENGTH_COUNTER|count_out[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_controller:CC0|flex_stp_sr:SHIFT_REG ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NUM_BITS       ; 8     ; Signed Integer                                                  ;
; SHIFT_MSB      ; 1     ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_controller:CC0|flex_counter:SYSTEM_COUNTER ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; NUM_CNT_BITS   ; 20    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_controller:CC0|flex_counter:PULSE_LENGTH_COUNTER ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; NUM_CNT_BITS   ; 10    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "custom_controller:CC0|flex_counter:PULSE_LENGTH_COUNTER"                                                                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rollover_val[4..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; rollover_val[8..7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; rollover_val[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; rollover_val[9]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; rollover_val[6]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; rollover_val[5]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; count_out          ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; rollover_flag      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "custom_controller:CC0|flex_counter:SYSTEM_COUNTER"                                                                       ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clear                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; count_enable         ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rollover_val[19..18] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rollover_val[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rollover_val[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rollover_val[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rollover_val[17..16] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rollover_val[7..6]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rollover_val[15]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rollover_val[14]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rollover_val[11]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rollover_val[3]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rollover_val[2]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rollover_val[1]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rollover_val[0]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rollover_flag        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "custom_controller:CC0|flex_stp_sr:SHIFT_REG" ;
+--------------+-------+----------+---------------------------------------+
; Port         ; Type  ; Severity ; Details                               ;
+--------------+-------+----------+---------------------------------------+
; shift_enable ; Input ; Info     ; Stuck at VCC                          ;
+--------------+-------+----------+---------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 13                          ;
; cycloneiii_ff         ; 46                          ;
;     CLR               ; 46                          ;
; cycloneiii_io_obuf    ; 3                           ;
; cycloneiii_lcell_comb ; 87                          ;
;     arith             ; 28                          ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 59                          ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 19                          ;
;                       ;                             ;
; Max LUT depth         ; 5.90                        ;
; Average LUT depth     ; 3.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Feb  9 17:58:29 2022
Info: Command: quartus_map --64bit mapped_controller -c mapped_controller
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file source/custom_controller.sv
    Info (12023): Found entity 1: custom_controller File: /home/jared/496/custom-game-controller/source/custom_controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file source/test.sv
    Info (12023): Found entity 1: test File: /home/jared/496/custom-game-controller/source/test.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file source/flex_counter.sv
    Info (12023): Found entity 1: flex_counter File: /home/jared/496/custom-game-controller/source/flex_counter.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file source/flex_stp_sr.sv
    Info (12023): Found entity 1: flex_stp_sr File: /home/jared/496/custom-game-controller/source/flex_stp_sr.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file source/mapped_controller.sv
    Info (12023): Found entity 1: mapped_controller File: /home/jared/496/custom-game-controller/source/mapped_controller.sv Line: 10
Info (12127): Elaborating entity "mapped_controller" for the top level hierarchy
Info (12128): Elaborating entity "custom_controller" for hierarchy "custom_controller:CC0" File: /home/jared/496/custom-game-controller/source/mapped_controller.sv Line: 24
Info (12128): Elaborating entity "flex_stp_sr" for hierarchy "custom_controller:CC0|flex_stp_sr:SHIFT_REG" File: /home/jared/496/custom-game-controller/source/custom_controller.sv Line: 21
Info (12128): Elaborating entity "flex_counter" for hierarchy "custom_controller:CC0|flex_counter:SYSTEM_COUNTER" File: /home/jared/496/custom-game-controller/source/custom_controller.sv Line: 23
Warning (10230): Verilog HDL assignment warning at flex_counter.sv(46): truncated value with size 32 to match size of target (20) File: /home/jared/496/custom-game-controller/source/flex_counter.sv Line: 46
Info (12128): Elaborating entity "flex_counter" for hierarchy "custom_controller:CC0|flex_counter:PULSE_LENGTH_COUNTER" File: /home/jared/496/custom-game-controller/source/custom_controller.sv Line: 25
Warning (10230): Verilog HDL assignment warning at flex_counter.sv(46): truncated value with size 32 to match size of target (10) File: /home/jared/496/custom-game-controller/source/flex_counter.sv Line: 46
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver. File: /home/jared/496/custom-game-controller/source/mapped_controller.sv Line: 16
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: /home/jared/496/custom-game-controller/source/mapped_controller.sv Line: 16
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: /home/jared/496/custom-game-controller/source/mapped_controller.sv Line: 16
Info (13000): Registers with preset signals will power-up high File: /home/jared/496/custom-game-controller/source/custom_controller.sv Line: 38
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth" File: /home/jared/496/custom-game-controller/source/mapped_controller.sv Line: 16
    Warning (13010): Node "GPIO[1]~synth" File: /home/jared/496/custom-game-controller/source/mapped_controller.sv Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 107 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 94 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 430 megabytes
    Info: Processing ended: Wed Feb  9 17:58:39 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:14


