<stg><name>filter</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="5" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %x) nounwind, !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @filter_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
._crit_edge:1  %i_0 = phi i5 [ -4, %0 ], [ %add_ln23, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:2  %add_ln23 = add i5 %i_0, -1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge:3  %zext_ln23 = zext i5 %add_ln23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %x_ant_addr = getelementptr inbounds [29 x i16]* @x_ant, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="x_ant_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:5  %x_ant_load = load i16* %x_ant_addr, align 2

]]></Node>
<StgValue><ssdm name="x_ant_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge:6  %zext_ln23_1 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9  %x_coefs_addr = getelementptr [29 x i12]* @x_coefs, i64 0, i64 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="x_coefs_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="5">
<![CDATA[
._crit_edge:10  %x_coefs_load = load i12* %x_coefs_addr, align 2

]]></Node>
<StgValue><ssdm name="x_coefs_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:16  %icmp_ln27 = icmp eq i5 %add_ln23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge:5  %x_ant_load = load i16* %x_ant_addr, align 2

]]></Node>
<StgValue><ssdm name="x_ant_load"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:7  %x_ant_addr_1 = getelementptr inbounds [29 x i16]* @x_ant, i64 0, i64 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="x_ant_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
._crit_edge:8  store i16 %x_ant_load, i16* %x_ant_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="5">
<![CDATA[
._crit_edge:10  %x_coefs_load = load i12* %x_coefs_addr, align 2

]]></Node>
<StgValue><ssdm name="x_coefs_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="12">
<![CDATA[
._crit_edge:11  %zext_ln25 = zext i12 %x_coefs_load to i28

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="16">
<![CDATA[
._crit_edge:12  %zext_ln25_1 = zext i16 %x_ant_load to i28

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge:13  %mul_ln25 = mul i28 %zext_ln25_1, %zext_ln25

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %y_0 = phi i32 [ 0, %0 ], [ %y, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="28">
<![CDATA[
._crit_edge:14  %zext_ln25_2 = zext i28 %mul_ln25 to i32

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  %y = add nsw i32 %zext_ln25_2, %y_0

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:18  br i1 %icmp_ln27, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="28">
<![CDATA[
:0  %trunc_ln25 = trunc i28 %mul_ln25 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
:1  %trunc_ln25_1 = trunc i32 %y_0 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln25_1"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %add_ln32 = add i16 %trunc_ln25_1, %trunc_ln25

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="36" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:2  store i16 %x_read, i16* getelementptr inbounds ([29 x i16]* @x_ant, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %mul_ln32 = mul i16 479, %x_read

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln34 = add i16 %mul_ln32, %add_ln32

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16">
<![CDATA[
:6  ret i16 %add_ln34

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="48" name="x_ant" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_ant"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="x_coefs" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="x_coefs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="x" to="specbitsmap_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specbitsmap_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="59" from="filter_str" to="spectopmodule_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="61" from="_ssdm_op_Read.ap_auto.i16" to="x_read" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="x" to="x_read" fromId="47" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_63" to="i_0" fromId="63" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="br_ln20" to="i_0" fromId="11" toId="12">
</dataflow>
<dataflow id="66" from="add_ln23" to="i_0" fromId="13" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="br_ln27" to="i_0" fromId="32" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="68" from="i_0" to="add_ln23" fromId="12" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_69" to="add_ln23" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="add_ln23" to="zext_ln23" fromId="13" toId="14">
</dataflow>
<dataflow id="72" from="x_ant" to="x_ant_addr" fromId="48" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_73" to="x_ant_addr" fromId="73" toId="15">
</dataflow>
<dataflow id="75" from="zext_ln23" to="x_ant_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="76" from="x_ant_addr" to="x_ant_load" fromId="15" toId="16">
</dataflow>
<dataflow id="77" from="i_0" to="zext_ln23_1" fromId="12" toId="17">
</dataflow>
<dataflow id="78" from="x_coefs" to="x_coefs_addr" fromId="49" toId="18">
</dataflow>
<dataflow id="79" from="StgValue_73" to="x_coefs_addr" fromId="73" toId="18">
</dataflow>
<dataflow id="80" from="zext_ln23_1" to="x_coefs_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="81" from="x_coefs_addr" to="x_coefs_load" fromId="18" toId="19">
</dataflow>
<dataflow id="82" from="add_ln23" to="icmp_ln27" fromId="13" toId="20">
</dataflow>
<dataflow id="84" from="StgValue_83" to="icmp_ln27" fromId="83" toId="20">
</dataflow>
<dataflow id="85" from="x_ant_addr" to="x_ant_load" fromId="15" toId="21">
</dataflow>
<dataflow id="86" from="x_ant" to="x_ant_addr_1" fromId="48" toId="22">
</dataflow>
<dataflow id="87" from="StgValue_73" to="x_ant_addr_1" fromId="73" toId="22">
</dataflow>
<dataflow id="88" from="zext_ln23_1" to="x_ant_addr_1" fromId="17" toId="22">
</dataflow>
<dataflow id="89" from="x_ant_load" to="store_ln23" fromId="21" toId="23">
</dataflow>
<dataflow id="90" from="x_ant_addr_1" to="store_ln23" fromId="22" toId="23">
</dataflow>
<dataflow id="91" from="x_coefs_addr" to="x_coefs_load" fromId="18" toId="24">
</dataflow>
<dataflow id="92" from="x_coefs_load" to="zext_ln25" fromId="24" toId="25">
</dataflow>
<dataflow id="93" from="x_ant_load" to="zext_ln25_1" fromId="21" toId="26">
</dataflow>
<dataflow id="94" from="zext_ln25_1" to="mul_ln25" fromId="26" toId="27">
</dataflow>
<dataflow id="95" from="zext_ln25" to="mul_ln25" fromId="25" toId="27">
</dataflow>
<dataflow id="97" from="StgValue_96" to="y_0" fromId="96" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="br_ln20" to="y_0" fromId="11" toId="28">
</dataflow>
<dataflow id="99" from="y" to="y_0" fromId="30" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="br_ln27" to="y_0" fromId="32" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="101" from="mul_ln25" to="zext_ln25_2" fromId="27" toId="29">
</dataflow>
<dataflow id="102" from="zext_ln25_2" to="y" fromId="29" toId="30">
</dataflow>
<dataflow id="103" from="y_0" to="y" fromId="28" toId="30">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="104" toId="31">
</dataflow>
<dataflow id="107" from="StgValue_106" to="empty" fromId="106" toId="31">
</dataflow>
<dataflow id="108" from="StgValue_106" to="empty" fromId="106" toId="31">
</dataflow>
<dataflow id="109" from="StgValue_106" to="empty" fromId="106" toId="31">
</dataflow>
<dataflow id="110" from="icmp_ln27" to="br_ln27" fromId="20" toId="32">
</dataflow>
<dataflow id="111" from="mul_ln25" to="trunc_ln25" fromId="27" toId="33">
</dataflow>
<dataflow id="112" from="y_0" to="trunc_ln25_1" fromId="28" toId="34">
</dataflow>
<dataflow id="113" from="trunc_ln25_1" to="add_ln32" fromId="34" toId="35">
</dataflow>
<dataflow id="114" from="trunc_ln25" to="add_ln32" fromId="33" toId="35">
</dataflow>
<dataflow id="115" from="x_read" to="store_ln30" fromId="10" toId="36">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln30" fromId="116" toId="36">
</dataflow>
<dataflow id="119" from="StgValue_118" to="mul_ln32" fromId="118" toId="37">
</dataflow>
<dataflow id="120" from="x_read" to="mul_ln32" fromId="10" toId="37">
</dataflow>
<dataflow id="121" from="mul_ln32" to="add_ln34" fromId="37" toId="38">
</dataflow>
<dataflow id="122" from="add_ln32" to="add_ln34" fromId="35" toId="38">
</dataflow>
<dataflow id="123" from="add_ln34" to="ret_ln34" fromId="38" toId="39">
</dataflow>
<dataflow id="124" from="icmp_ln27" to="StgValue_5" fromId="20" toId="5">
</dataflow>
</dataflows>


</stg>
