# ğŸ”Œ UART-FIFO-Counter System

> SystemVerilog ê¸°ë°˜ ë°ì´í„° ì²˜ë¦¬ ì‹œìŠ¤í…œ - UART í†µì‹ , FIFO ë²„í¼ë§, Counter ì œì–´ë¥¼ í†µí•©í•œ FPGA ê¸°ë°˜ ë°ì´í„° ì²˜ë¦¬ ì‹œìŠ¤í…œ

![FPGA](https://img.shields.io/badge/FPGA-Basys3-red?style=flat-square)
![Language](https://img.shields.io/badge/Language-SystemVerilog-blue?style=flat-square)
![Tool](https://img.shields.io/badge/Tool-Vivado-orange?style=flat-square)

---

## ğŸ“‹ í”„ë¡œì íŠ¸ ê°œìš”

UART í†µì‹ ì„ í†µí•´ ìˆ˜ì‹ ëœ ë°ì´í„°ë¥¼ FIFOë¡œ ë²„í¼ë§í•˜ê³ , Counter ë° ì œì–´ ë¡œì§ì„ í†µí•´ ë°ì´í„°ë¥¼ ì²˜ë¦¬í•˜ëŠ” FPGA ê¸°ë°˜ ë°ì´í„° ì²˜ë¦¬ ì‹œìŠ¤í…œì…ë‹ˆë‹¤.

### ğŸ¯ ì£¼ìš” ëª©í‘œ
- UART RX/TX í†µì‹  ëª¨ë“ˆ ì„¤ê³„
- FIFO ê¸°ë°˜ ë°ì´í„° ë²„í¼ë§ êµ¬ì¡° êµ¬í˜„
- Counter ë° FSM ê¸°ë°˜ ë°ì´í„° ì œì–´ ë¡œì§ ì„¤ê³„
- SystemVerilog Testbenchë¥¼ í†µí•œ ê¸°ëŠ¥ ê²€ì¦

---

## âœ¨ ì£¼ìš” ê¸°ëŠ¥

### 1. UART í†µì‹  ëª¨ë“ˆ
- **UART RX/TX** í†µì‹  ëª¨ë“ˆ ì„¤ê³„
- **ëª¨ë“  ì„¤ê³„** ì™„ë£Œ í›„ ê²€ì¦

### 2. FIFO ë²„í¼ë§
- **FIFO ê¸°ë°˜** ë°ì´í„° ë²„í¼ë§ êµ¬ì¡°
- ë°ì´í„° **ì†ì‹¤ ì—†ì´** Counter ì œì–´ ì •ìƒ ë™ì‘

### 3. Counter & FSM
- **Counter ë° FSM** ê¸°ë°˜ ë°ì´í„° ì œì–´
- **UART â†’ FIFO â†’ Counter** ë°ì´í„° ì²˜ë¦¬ íŒŒì´í”„ë¼ì¸

### 4. ê²€ì¦ í™˜ê²½
- **UART ì—°ì† ë°ì´í„° ì…ë ¥ í™˜ê²½**ì—ì„œ FIFO ì˜¤ë²„í”Œë¡œìš° ì—†ì´ ì•ˆì •ì  ë™ì‘ í™•ì¸
- **FIFO ë²„í¼ë§**ì„ í†µí•´ ë°ì´í„° ì†ì‹¤ ì—†ì´ Counter ì œì–´ ì •ìƒ ë™ì‘ ê²€ì¦
- **UART-FIFO-Counter** ì „ì²´ ë°ì´í„° ê²½ë¡œë¥¼ FPGA í™˜ê²½ì—ì„œ ì•ˆì •ì ìœ¼ë¡œ ê²€ì¦

---

## ğŸ—ï¸ ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   UART RX   â”‚â”€â”€â”€â”€â–¶â”‚   FIFO   â”‚â”€â”€â”€â”€â–¶â”‚   Counter    â”‚â”€â”€â”€â”€â–¶â”‚  UART TX    â”‚
â”‚   Module    â”‚      â”‚  Buffer  â”‚      â”‚   & FSM      â”‚     â”‚   Module    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
      â–²                                                            â”‚
      â”‚                                                            â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          Data Flow Pipeline
```

### ğŸ“Š TOP Block Diagram
![Block Diagram](./images/top_block_diagram.png)
*(ì´ë¯¸ì§€ íŒŒì¼ì´ ìˆë‹¤ë©´ images í´ë”ì— ë„£ì–´ì£¼ì„¸ìš”)*

---

## ğŸ”§ ê°œë°œ í™˜ê²½

| í•­ëª© | ì‚¬ì–‘ |
|------|------|
| **Language** | SystemVerilog, Verilog |
| **Tool** | Vivado, VCS (Simulation) |
| **FPGA** | Basys3 (Xilinx) |
| **Testbench** | SystemVerilog Testbench |
| **Verification** | Functional Coverage, Mailbox |

---

## ğŸ“ˆ ì„±ëŠ¥ ì§€í‘œ

### âœ… ê²€ì¦ ê²°ê³¼
- **ì•½ 500íšŒ ëœë¤ ì‹œë®¬ë ˆì´ì…˜**ìœ¼ë¡œ Functional Coverage **99.7%** í™•ë³´
- **Counter ìµœëŒ€ 9999 ë²”ìœ„**ì—ì„œ ì •ìƒ ì¦ê°€/ê°ì†Œ/ì •ì§€ ë™ì‘ í™•ì¸
- ë²„íŠ¼ ë° PC Command ì…ë ¥ **(RUN/STOP, CLEAR, MODE, SETHZ)**ì— ë”°ë¼ ì¹´ìš´í„° ì œì–´
- **Golden/Actual** ë¹„êµ ìë™í™”ë¡œ **Pass/Fail ê²€ì¦ ì²´ê³„** í™•ë¦½

### ğŸ› Trouble Shooting

#### 1. ë¬¸ì œ: ë¬´í•œ ì‹œë®¬ë ˆì´ì…˜ ë°œìƒ ë¬¸ì œ
- **ì›ì¸**: Testbenchì—ì„œ **íŠ¸ëœì­ì…˜ ì¢…ë£Œ ì¡°ê±´ì´ ëª…í™•í•˜ì§€ ì•Šì•„** ì‹œë®¬ë ˆì´ì…˜ì´ ì¢…ë£Œë˜ì§€ ì•ŠìŒ
- **í•´ê²°**: **ì¡°ê±´ ê¸°ë°˜ ì¢…ë£Œ ì œì–´**ë¥¼ ì¶”ê°€í•´ ì‹œë®¬ë ˆì´ì…˜ ì •ìƒ ì¢…ë£Œë¡œ ê°œì„ 

#### 2. ë¬¸ì œ: ë‚˜ëˆ—ì…ˆ ì—°ì‚°ìœ¼ë¡œ ì¸í•œ ìì›/íƒ€ì´ë° ë¬¸ì œ
- **ì›ì¸**: Counter ì œì–´ ë¡œì§ì—ì„œ **ë‚˜ëˆ—ì…ˆ ì—°ì‚° ì‚¬ìš© ì‹œ LUT ì‚¬ìš©ëŸ‰ ì¦ê°€** ë° íƒ€ì´ë° ì´ìŠˆ ë°œìƒ
- **í•´ê²°**: **case ë¬¸** ê¸°ë°˜ ë¹„êµ êµ¬ì¡°ë¡œ ë³€ê²½í•˜ì—¬ **LUT ì‚¬ìš©ëŸ‰ ì•½ 30% ê°ì†Œ**

---

## ğŸ“ í”„ë¡œì íŠ¸ êµ¬ì¡°

```
UART-FIFO-Counter/
â”œâ”€â”€ rtl/                    # RTL ì†ŒìŠ¤ ì½”ë“œ
â”‚   â”œâ”€â”€ uart_rx.v
â”‚   â”œâ”€â”€ uart_tx.v
â”‚   â”œâ”€â”€ fifo.v
â”‚   â”œâ”€â”€ counter.v
â”‚   â”œâ”€â”€ fsm_controller.v
â”‚   â”œâ”€â”€ top.v
â”‚   â””â”€â”€ basys3.xdc
â”œâ”€â”€ tb/                     # Testbench íŒŒì¼
â”‚   â”œâ”€â”€ tb_top.sv
â”‚   â””â”€â”€ testbench.sv
â”œâ”€â”€ images/                 # ë¬¸ì„œìš© ì´ë¯¸ì§€
â””â”€â”€ README.md
```

---

## ğŸš€ ì‚¬ìš© ë°©ë²•

### 1. ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰
```bash
# VCS ì‹œë®¬ë ˆì´ì…˜
vcs -sverilog -full64 -R \
    rtl/*.v tb/tb_top.sv \
    -debug_access+all
```

### 2. FPGA í•©ì„±
```tcl
# Vivadoì—ì„œ
source build.tcl
```

### 3. PCì™€ FPGA í†µì‹ 
```bash
# Python ë“±ìœ¼ë¡œ Serial í†µì‹ 
# Baud Rate: 9600
# Data: 8bit, Stop: 1bit, Parity: None
```

---

## ğŸ“š ì°¸ê³  ìë£Œ

- [UART Protocol Specification](https://www.ti.com/lit/ug/sprugp1/sprugp1.pdf)
- [Basys3 Reference Manual](https://digilent.com/reference/programmable-logic/basys-3/reference-manual)
- SystemVerilog for Verification (Chris Spear)

---

## ğŸ‘¤ Author

**ì´ì„œì˜ (Lee Seoyoung)**
- ğŸ“§ Email: lsy1922@naver.com
- ğŸ”— GitHub: [@seoY0206](https://github.com/seoY0206)

---

## ğŸ“ License

This project is for educational purposes.

---

<div align="center">

**â­ ë„ì›€ì´ ë˜ì—ˆë‹¤ë©´ Starë¥¼ ëˆŒëŸ¬ì£¼ì„¸ìš”! â­**

</div>
