#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 11 22:56:17 2024
# Process ID: 17196
# Current directory: C:/Users/ThD/Desktop/com_con/DM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17896 C:\Users\ThD\Desktop\com_con\DM\SCPU_TOP.xpr
# Log file: C:/Users/ThD/Desktop/com_con/DM/vivado.log
# Journal file: C:/Users/ThD/Desktop/com_con/DM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Dec 11 22:59:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/synth_1/runme.log
[Wed Dec 11 22:59:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Dec 11 23:00:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/synth_1/runme.log
[Wed Dec 11 23:00:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Dec 11 23:03:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/synth_1/runme.log
[Wed Dec 11 23:03:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.664 ; gain = 4.418
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7D281A
set_property PROGRAM.FILE {C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/SCPU_TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/SCPU_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Dec 11 23:14:37 2024] Launched synth_1...
Run output will be captured here: C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/synth_1/runme.log
[Wed Dec 11 23:14:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2581.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2584.910 ; gain = 282.055
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/SCPU_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Wed Dec 11 23:22:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/synth_1/runme.log
[Wed Dec 11 23:22:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/SCPU_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/SCPU_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ThD/Desktop/com_con/DM/SCPU_TOP.runs/impl_1/SCPU_TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 23:27:44 2024...
