\hypertarget{union__hw__uart__c5}{}\section{\+\_\+hw\+\_\+uart\+\_\+c5 Union Reference}
\label{union__hw__uart__c5}\index{\+\_\+hw\+\_\+uart\+\_\+c5@{\+\_\+hw\+\_\+uart\+\_\+c5}}


H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+C5 -\/ U\+A\+RT Control Register 5 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+uart.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__uart__c5_1_1__hw__uart__c5__bitfields}{\+\_\+hw\+\_\+uart\+\_\+c5\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__uart__c5_ae64eb942ac109ce56783a4aaa3590d63}{}\label{union__hw__uart__c5_ae64eb942ac109ce56783a4aaa3590d63}

\item 
struct \hyperlink{struct__hw__uart__c5_1_1__hw__uart__c5__bitfields}{\+\_\+hw\+\_\+uart\+\_\+c5\+::\+\_\+hw\+\_\+uart\+\_\+c5\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__uart__c5_af9cf755d4099c12b9ad2720023fdcf8a}{}\label{union__hw__uart__c5_af9cf755d4099c12b9ad2720023fdcf8a}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+C5 -\/ U\+A\+RT Control Register 5 (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
