
module userInput (clk, reset, pressed, move);

	input logic clk, reset, pressed;
	output logic move;
	enum {off, on} ps, ns;
	
	always_comb begin
		case (ps)
			off: if(pressed) ns = on;
				else ns = off;  
			on: if (pressed) ns = on;
				else ns = off; 
		endcase
	end
	
	assign move = (ps == off) & pressed & ~reset;
	
	always_ff @(posedge clk) begin
		if (reset)
			ps <= off;
		else begin
			ps <= ns;
		end
	end
	
endmodule

module userInput_testbench();
	logic clk, reset, pressed;
	logic move;
	
	userInput dut (clk, reset, pressed, move);
	
	// Set up the clock.
	parameter CLOCK_PERIOD = 100;
	initial begin
		clk <= 0;
		forever#(CLOCK_PERIOD/2)clk <= ~clk;
	end
	
	// Set up the inputs to the design. Each line is a clock cycle.
	initial begin
		reset <= 0;	pressed <= 1; @(posedge clk);
										  @(posedge clk);
										  @(posedge clk); 
						pressed <= 0; @(posedge clk);
						pressed <= 1; @(posedge clk);
		reset <= 1;					  @(posedge clk);
										  @(posedge clk);
		reset <= 0; pressed <= 1; @(posedge clk);										  
						pressed <= 0; @(posedge clk);	
		reset <= 1;					  @(posedge clk);	
						pressed <= 1; @(posedge clk);
		$stop; // End the simulation.
	end
endmodule