v 20031231 1
L 300 100 700 100 3 0 0 0 -1 -1
L 300 0 300 800 3 0 0 0 -1 -1
A 700 400 300 270 180 3 0 0 0 -1 -1
V 1050 400 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1100 400 1300 400 1 0 1
{
T 1175 250 5 8 0 1 0 0 1
pinnumber=1
T 1175 250 5 8 0 1 0 0 1
pinseq=1
T 1125 450 5 8 0 1 0 0 1
pinlabel=OUT
T 1125 450 5 8 0 1 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 0 150 5 8 0 1 0 0 1
pinnumber=2
T 0 150 5 8 0 1 0 0 1
pinseq=2
T 350 125 9 8 0 1 0 0 1
pinlabel=IN0
T 100 75 5 8 0 1 0 2 1
pintype=in
}
P 300 300 0 300 1 0 1
{
T 0 350 5 8 0 1 0 0 1
pinnumber=3
T 0 350 5 8 0 1 0 0 1
pinseq=3
T 350 275 9 8 0 1 0 0 1
pinlabel=IN1
T 100 275 5 8 0 1 0 2 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 0 550 5 8 0 1 0 0 1
pinnumber=4
T 0 550 5 8 0 1 0 0 1
pinseq=4
T 350 425 9 8 0 1 0 0 1
pinlabel=IN3
T 100 475 5 8 0 1 0 2 1
pintype=in
}
P 300 700 0 700 1 0 1
{
T 0 750 5 8 0 1 0 0 1
pinnumber=5
T 0 750 5 8 0 1 0 0 1
pinseq=5
T 350 575 9 8 0 1 0 0 1
pinlabel=IN4
T 100 675 5 8 0 1 0 2 1
pintype=in
}
T 600 750 8 10 1 1 180 8 1
refdes=U?
T 600 1050 5 8 0 1 0 0 1
device=nand4
T 600 900 5 8 0 1 0 0 1
description=4 INPUT NAND GATE
L 300 700 700 700 3 0 0 0 -1 -1
T 600 1325 9 10 0 0 0 0 1
numslots=0
T 600 1175 9 10 0 0 0 0 1
footprint=unknown
