

================================================================
== Vivado HLS Report for 'Echo'
================================================================
* Date:           Wed Apr 24 10:43:49 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Echo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.60|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   54|   54|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 55


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 55
* Pipeline: 1
  Pipeline-0: II = 4, D = 55, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
* FSM state operations: 

 <State 1>: 6.28ns
ST_1: scale_read (19)  [1/1] 0.00ns
._crit_edge:6  %scale_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %scale)

ST_1: delay_read (20)  [1/1] 1.00ns
._crit_edge:7  %delay_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %delay)

ST_1: tmp_52 (27)  [2/2] 0.00ns  loc: src/Echo.cpp:52
._crit_edge:14  %tmp_52 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %change_V)

ST_1: tmp_9 (62)  [6/6] 6.28ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:1  %tmp_9 = sitofp i32 %scale_read to double


 <State 2>: 8.60ns
ST_2: tmp_52 (27)  [1/2] 0.00ns  loc: src/Echo.cpp:52
._crit_edge:14  %tmp_52 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %change_V)

ST_2: tmp_1 (28)  [1/1] 3.26ns  loc: src/Echo.cpp:56
._crit_edge:15  %tmp_1 = icmp eq i32 %tmp_52, 0

ST_2: writeBuffer_load (34)  [1/1] 0.00ns  loc: src/Echo.cpp:66
._crit_edge:21  %writeBuffer_load = load i32* @writeBuffer, align 4

ST_2: writeBuffer_load_s (41)  [1/1] 2.07ns  loc: src/Echo.cpp:56
._crit_edge:28  %writeBuffer_load_s = select i1 %tmp_1, i32 %writeBuffer_load, i32 0

ST_2: tmp_2 (42)  [1/1] 3.26ns  loc: src/Echo.cpp:66
._crit_edge:29  %tmp_2 = icmp slt i32 %writeBuffer_load_s, 48000

ST_2: tmp_9 (62)  [5/6] 6.28ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:1  %tmp_9 = sitofp i32 %scale_read to double


 <State 3>: 6.28ns
ST_3: tmp (47)  [2/2] 0.00ns  loc: src/Echo.cpp:68
:2  %tmp = call float @_ssdm_op_Read.axis.volatile.floatP(float* %value_in_V)

ST_3: tmp_9 (62)  [4/6] 6.28ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:1  %tmp_9 = sitofp i32 %scale_read to double


 <State 4>: 6.28ns
ST_4: readBuffer3_load (32)  [1/1] 0.00ns  loc: src/Echo.cpp:90
._crit_edge:19  %readBuffer3_load = load i32* @readBuffer3, align 4

ST_4: not_tmp_1 (36)  [1/1] 2.07ns  loc: src/Echo.cpp:56
._crit_edge:23  %not_tmp_1 = xor i1 %tmp_1, true

ST_4: readBuffer3_load_s (39)  [1/1] 2.07ns  loc: src/Echo.cpp:56
._crit_edge:26  %readBuffer3_load_s = select i1 %tmp_1, i32 %readBuffer3_load, i32 0

ST_4: StgValue_71 (43)  [1/1] 1.59ns  loc: src/Echo.cpp:66
._crit_edge:30  br i1 %tmp_2, label %0, label %._crit_edge9

ST_4: tmp_3 (45)  [1/1] 0.00ns  loc: src/Echo.cpp:68
:0  %tmp_3 = sext i32 %writeBuffer_load_s to i64

ST_4: buffer_addr_5 (46)  [1/1] 0.00ns  loc: src/Echo.cpp:68
:1  %buffer_addr_5 = getelementptr inbounds [48000 x float]* @buffer_r, i64 0, i64 %tmp_3

ST_4: tmp (47)  [1/2] 0.00ns  loc: src/Echo.cpp:68
:2  %tmp = call float @_ssdm_op_Read.axis.volatile.floatP(float* %value_in_V)

ST_4: StgValue_75 (48)  [1/1] 3.25ns  loc: src/Echo.cpp:68
:3  store float %tmp, float* %buffer_addr_5, align 4

ST_4: tmp_5 (49)  [1/1] 2.90ns  loc: src/Echo.cpp:69
:4  %tmp_5 = add nsw i32 %writeBuffer_load_s, 1

ST_4: StgValue_77 (50)  [1/1] 1.59ns  loc: src/Echo.cpp:71
:5  br label %._crit_edge9

ST_4: tmp_9 (62)  [3/6] 6.28ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:1  %tmp_9 = sitofp i32 %scale_read to double


 <State 5>: 8.60ns
ST_5: delayCount_load (29)  [1/1] 0.00ns  loc: src/Echo.cpp:74
._crit_edge:16  %delayCount_load = load i32* @delayCount, align 4

ST_5: readBuffer1_load (30)  [1/1] 0.00ns  loc: src/Echo.cpp:76
._crit_edge:17  %readBuffer1_load = load i32* @readBuffer1, align 4

ST_5: readBuffer2_load (31)  [1/1] 0.00ns  loc: src/Echo.cpp:83
._crit_edge:18  %readBuffer2_load = load i32* @readBuffer2, align 4

ST_5: delayCount_load_s (35)  [1/1] 2.07ns  loc: src/Echo.cpp:56
._crit_edge:22  %delayCount_load_s = select i1 %tmp_1, i32 %delayCount_load, i32 0

ST_5: readBuffer1_load_s (37)  [1/1] 2.07ns  loc: src/Echo.cpp:56
._crit_edge:24  %readBuffer1_load_s = select i1 %tmp_1, i32 %readBuffer1_load, i32 0

ST_5: readBuffer2_load_s (38)  [1/1] 2.07ns  loc: src/Echo.cpp:56
._crit_edge:25  %readBuffer2_load_s = select i1 %tmp_1, i32 %readBuffer2_load, i32 0

ST_5: writeBuffer_flag_1 (52)  [1/1] 0.00ns  loc: src/Echo.cpp:56
._crit_edge9:0  %writeBuffer_flag_1 = phi i1 [ true, %0 ], [ %not_tmp_1, %._crit_edge ]

ST_5: writeBuffer_new_1 (53)  [1/1] 0.00ns  loc: src/Echo.cpp:69
._crit_edge9:1  %writeBuffer_new_1 = phi i32 [ %tmp_5, %0 ], [ 0, %._crit_edge ]

ST_5: tmp_6 (54)  [1/1] 0.00ns  loc: src/Echo.cpp:69
._crit_edge9:2  %tmp_6 = phi i32 [ %tmp_5, %0 ], [ %writeBuffer_load_s, %._crit_edge ]

ST_5: tmp_7 (55)  [1/1] 3.26ns  loc: src/Echo.cpp:74
._crit_edge9:3  %tmp_7 = icmp sgt i32 %delayCount_load_s, %delay_read

ST_5: StgValue_89 (56)  [1/1] 0.00ns  loc: src/Echo.cpp:56
._crit_edge9:4  br i1 %writeBuffer_flag_1, label %mergeST9, label %._crit_edge9.new_ifconv

ST_5: StgValue_90 (58)  [1/1] 0.00ns  loc: src/Echo.cpp:62
mergeST9:0  store i32 %writeBuffer_new_1, i32* @writeBuffer, align 4

ST_5: tmp_8 (61)  [1/1] 3.26ns  loc: src/Echo.cpp:76
._crit_edge9.new_ifconv:0  %tmp_8 = icmp sgt i32 %readBuffer1_load_s, %tmp_6

ST_5: tmp_9 (62)  [2/6] 6.28ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:1  %tmp_9 = sitofp i32 %scale_read to double

ST_5: tmp_4 (64)  [1/1] 0.00ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:3  %tmp_4 = sext i32 %readBuffer1_load_s to i64

ST_5: buffer_addr (65)  [1/1] 0.00ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:4  %buffer_addr = getelementptr inbounds [48000 x float]* @buffer_r, i64 0, i64 %tmp_4

ST_5: buffer_load (66)  [2/2] 3.25ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:5  %buffer_load = load float* %buffer_addr, align 4

ST_5: tmp_13 (71)  [1/1] 2.90ns  loc: src/Echo.cpp:78
._crit_edge9.new_ifconv:10  %tmp_13 = add nsw i32 %readBuffer1_load_s, 1

ST_5: tmp_14 (75)  [1/1] 0.00ns  loc: src/Echo.cpp:76 (grouped into LUT with out node tmp_15)
._crit_edge9.new_ifconv:14  %tmp_14 = select i1 %tmp_8, i32 %readBuffer1_load_s, i32 %tmp_13

ST_5: tmp_15 (77)  [1/1] 3.26ns  loc: src/Echo.cpp:81 (out node of the LUT)
._crit_edge9.new_ifconv:16  %tmp_15 = icmp sgt i32 %tmp_14, %delay_read

ST_5: tmp_16 (78)  [1/1] 3.26ns  loc: src/Echo.cpp:83
._crit_edge9.new_ifconv:17  %tmp_16 = icmp sgt i32 %readBuffer2_load_s, %tmp_6

ST_5: tmp_18 (80)  [1/1] 0.00ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:19  %tmp_18 = sext i32 %readBuffer2_load_s to i64

ST_5: buffer_addr_1 (81)  [1/1] 0.00ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:20  %buffer_addr_1 = getelementptr inbounds [48000 x float]* @buffer_r, i64 0, i64 %tmp_18

ST_5: buffer_load_1 (82)  [2/2] 3.25ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:21  %buffer_load_1 = load float* %buffer_addr_1, align 4

ST_5: tmp_23 (88)  [1/1] 2.90ns  loc: src/Echo.cpp:85
._crit_edge9.new_ifconv:27  %tmp_23 = add nsw i32 %readBuffer2_load_s, 1

ST_5: tmp_24 (92)  [1/1] 0.00ns  loc: src/Echo.cpp:83 (grouped into LUT with out node tmp_25)
._crit_edge9.new_ifconv:31  %tmp_24 = select i1 %tmp_16, i32 %readBuffer2_load_s, i32 %tmp_23

ST_5: tmp_25 (94)  [1/1] 3.26ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:33  %tmp_25 = icmp sgt i32 %tmp_24, %delay_read

ST_5: tmp_26 (95)  [1/1] 3.26ns  loc: src/Echo.cpp:90
._crit_edge9.new_ifconv:34  %tmp_26 = icmp sgt i32 %readBuffer3_load_s, %tmp_6

ST_5: tmp_33 (105)  [1/1] 2.90ns  loc: src/Echo.cpp:92
._crit_edge9.new_ifconv:44  %tmp_33 = add nsw i32 %readBuffer3_load_s, 1

ST_5: tmp_34 (109)  [1/1] 2.07ns  loc: src/Echo.cpp:90
._crit_edge9.new_ifconv:48  %tmp_34 = select i1 %tmp_26, i32 %readBuffer3_load_s, i32 %tmp_33

ST_5: tmp_35 (111)  [1/1] 3.26ns  loc: src/Echo.cpp:95
._crit_edge9.new_ifconv:50  %tmp_35 = icmp sgt i32 %tmp_34, %delay_read

ST_5: tmp_44 (125)  [1/1] 3.26ns  loc: src/Echo.cpp:103
._crit_edge9.new_ifconv:64  %tmp_44 = icmp eq i32 %tmp_34, %tmp_6


 <State 6>: 8.28ns
ST_6: readBuffer4_load (33)  [1/1] 0.00ns  loc: src/Echo.cpp:97
._crit_edge:20  %readBuffer4_load = load i32* @readBuffer4, align 4

ST_6: readBuffer4_load_s (40)  [1/1] 2.07ns  loc: src/Echo.cpp:56
._crit_edge:27  %readBuffer4_load_s = select i1 %tmp_1, i32 %readBuffer4_load, i32 0

ST_6: tmp_9 (62)  [1/6] 6.28ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:1  %tmp_9 = sitofp i32 %scale_read to double

ST_6: buffer_load (66)  [1/2] 3.25ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:5  %buffer_load = load float* %buffer_addr, align 4

ST_6: not_tmp_8 (72)  [1/1] 0.00ns  loc: src/Echo.cpp:76 (grouped into LUT with out node readBuffer1_flag_1)
._crit_edge9.new_ifconv:11  %not_tmp_8 = xor i1 %tmp_8, true

ST_6: readBuffer1_flag_1 (73)  [1/1] 2.07ns  loc: src/Echo.cpp:76 (out node of the LUT)
._crit_edge9.new_ifconv:12  %readBuffer1_flag_1 = or i1 %not_tmp_8, %not_tmp_1

ST_6: readBuffer1_new_1 (74)  [1/1] 2.07ns  loc: src/Echo.cpp:76
._crit_edge9.new_ifconv:13  %readBuffer1_new_1 = select i1 %tmp_8, i32 0, i32 %tmp_13

ST_6: buffer_load_1 (82)  [1/2] 3.25ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:21  %buffer_load_1 = load float* %buffer_addr_1, align 4

ST_6: not_tmp_s (89)  [1/1] 0.00ns  loc: src/Echo.cpp:83 (grouped into LUT with out node readBuffer2_flag_1)
._crit_edge9.new_ifconv:28  %not_tmp_s = xor i1 %tmp_16, true

ST_6: readBuffer2_flag_1 (90)  [1/1] 2.07ns  loc: src/Echo.cpp:83 (out node of the LUT)
._crit_edge9.new_ifconv:29  %readBuffer2_flag_1 = or i1 %not_tmp_s, %not_tmp_1

ST_6: readBuffer2_new_1 (91)  [1/1] 2.07ns  loc: src/Echo.cpp:83
._crit_edge9.new_ifconv:30  %readBuffer2_new_1 = select i1 %tmp_16, i32 0, i32 %tmp_23

ST_6: tmp_28 (97)  [1/1] 0.00ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:36  %tmp_28 = sext i32 %readBuffer3_load_s to i64

ST_6: buffer_addr_2 (98)  [1/1] 0.00ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:37  %buffer_addr_2 = getelementptr inbounds [48000 x float]* @buffer_r, i64 0, i64 %tmp_28

ST_6: buffer_load_2 (99)  [2/2] 3.25ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:38  %buffer_load_2 = load float* %buffer_addr_2, align 4

ST_6: not_tmp_2 (106)  [1/1] 0.00ns  loc: src/Echo.cpp:90 (grouped into LUT with out node readBuffer3_flag_1)
._crit_edge9.new_ifconv:45  %not_tmp_2 = xor i1 %tmp_26, true

ST_6: readBuffer3_flag_1 (107)  [1/1] 2.07ns  loc: src/Echo.cpp:90 (out node of the LUT)
._crit_edge9.new_ifconv:46  %readBuffer3_flag_1 = or i1 %not_tmp_2, %not_tmp_1

ST_6: readBuffer3_new_1 (108)  [1/1] 2.07ns  loc: src/Echo.cpp:90
._crit_edge9.new_ifconv:47  %readBuffer3_new_1 = select i1 %tmp_26, i32 0, i32 %tmp_33

ST_6: tmp_36 (112)  [1/1] 3.26ns  loc: src/Echo.cpp:97
._crit_edge9.new_ifconv:51  %tmp_36 = icmp sgt i32 %readBuffer4_load_s, %tmp_6

ST_6: tmp_38 (114)  [1/1] 0.00ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:53  %tmp_38 = sext i32 %readBuffer4_load_s to i64

ST_6: buffer_addr_3 (115)  [1/1] 0.00ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:54  %buffer_addr_3 = getelementptr inbounds [48000 x float]* @buffer_r, i64 0, i64 %tmp_38

ST_6: buffer_load_3 (116)  [2/2] 3.25ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:55  %buffer_load_3 = load float* %buffer_addr_3, align 4

ST_6: tmp_43 (122)  [1/1] 2.90ns  loc: src/Echo.cpp:99
._crit_edge9.new_ifconv:61  %tmp_43 = add nsw i32 %readBuffer4_load_s, 1

ST_6: not_tmp_3 (123)  [1/1] 0.00ns  loc: src/Echo.cpp:97 (grouped into LUT with out node readBuffer4_flag_2)
._crit_edge9.new_ifconv:62  %not_tmp_3 = xor i1 %tmp_36, true

ST_6: p_readBuffer1_flag_1 (126)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node readBuffer1_flag_2)
._crit_edge9.new_ifconv:65  %p_readBuffer1_flag_1 = or i1 %tmp_44, %readBuffer1_flag_1

ST_6: p_readBuffer1_new_1 (127)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node readBuffer1_new_2)
._crit_edge9.new_ifconv:66  %p_readBuffer1_new_1 = select i1 %tmp_44, i32 0, i32 %readBuffer1_new_1

ST_6: p_readBuffer2_flag_1 (128)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node readBuffer2_flag_2)
._crit_edge9.new_ifconv:67  %p_readBuffer2_flag_1 = or i1 %tmp_44, %readBuffer2_flag_1

ST_6: p_readBuffer2_new_1 (129)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node readBuffer2_new_2)
._crit_edge9.new_ifconv:68  %p_readBuffer2_new_1 = select i1 %tmp_44, i32 0, i32 %readBuffer2_new_1

ST_6: p_readBuffer3_flag_1 (130)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node readBuffer3_flag_2)
._crit_edge9.new_ifconv:69  %p_readBuffer3_flag_1 = or i1 %tmp_44, %readBuffer3_flag_1

ST_6: p_readBuffer3_new_1 (131)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node readBuffer3_new_2)
._crit_edge9.new_ifconv:70  %p_readBuffer3_new_1 = select i1 %tmp_44, i32 0, i32 %readBuffer3_new_1

ST_6: tmp5 (132)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node readBuffer4_flag_2)
._crit_edge9.new_ifconv:71  %tmp5 = or i1 %tmp_44, %not_tmp_1

ST_6: p_readBuffer4_flag_1 (133)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node readBuffer4_flag_2)
._crit_edge9.new_ifconv:72  %p_readBuffer4_flag_1 = or i1 %tmp5, %not_tmp_3

ST_6: tmp_45 (134)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node readBuffer4_new_2)
._crit_edge9.new_ifconv:73  %tmp_45 = or i1 %tmp_44, %tmp_36

ST_6: p_readBuffer4_new_1 (135)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node readBuffer4_new_2)
._crit_edge9.new_ifconv:74  %p_readBuffer4_new_1 = select i1 %tmp_45, i32 0, i32 %tmp_43

ST_6: p_delayCount_load_s (136)  [1/1] 0.00ns  loc: src/Echo.cpp:103 (grouped into LUT with out node tmp_48)
._crit_edge9.new_ifconv:75  %p_delayCount_load_s = select i1 %tmp_44, i32 0, i32 %delayCount_load_s

ST_6: sel_tmp8 (137)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node readBuffer1_flag_2)
._crit_edge9.new_ifconv:76  %sel_tmp8 = select i1 %tmp_7, i1 %readBuffer1_flag_1, i1 %not_tmp_1

ST_6: sel_tmp9 (138)  [1/1] 2.07ns  loc: src/Echo.cpp:74
._crit_edge9.new_ifconv:77  %sel_tmp9 = and i1 %tmp_7, %tmp_15

ST_6: tmp6 (139)  [1/1] 0.00ns  loc: src/Echo.cpp:88 (grouped into LUT with out node sel_tmp)
._crit_edge9.new_ifconv:78  %tmp6 = and i1 %tmp_25, %tmp_35

ST_6: sel_tmp (140)  [1/1] 2.07ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:79  %sel_tmp = and i1 %tmp6, %sel_tmp9

ST_6: readBuffer1_flag_2 (141)  [1/1] 2.07ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:80  %readBuffer1_flag_2 = select i1 %sel_tmp, i1 %p_readBuffer1_flag_1, i1 %sel_tmp8

ST_6: sel_tmp1 (142)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node readBuffer1_new_2)
._crit_edge9.new_ifconv:81  %sel_tmp1 = select i1 %tmp_7, i32 %readBuffer1_new_1, i32 0

ST_6: readBuffer1_new_2 (143)  [1/1] 2.07ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:82  %readBuffer1_new_2 = select i1 %sel_tmp, i32 %p_readBuffer1_new_1, i32 %sel_tmp1

ST_6: sel_tmp2 (144)  [1/1] 0.00ns  loc: src/Echo.cpp:81 (grouped into LUT with out node sel_tmp3)
._crit_edge9.new_ifconv:83  %sel_tmp2 = xor i1 %tmp_15, true

ST_6: sel_tmp3 (145)  [1/1] 2.07ns  loc: src/Echo.cpp:74 (out node of the LUT)
._crit_edge9.new_ifconv:84  %sel_tmp3 = and i1 %tmp_7, %sel_tmp2

ST_6: sel_tmp4 (146)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node sel_tmp5)
._crit_edge9.new_ifconv:85  %sel_tmp4 = select i1 %sel_tmp3, i1 %not_tmp_1, i1 %readBuffer2_flag_1

ST_6: sel_tmp5 (147)  [1/1] 2.07ns  loc: src/Echo.cpp:74 (out node of the LUT)
._crit_edge9.new_ifconv:86  %sel_tmp5 = select i1 %tmp_7, i1 %sel_tmp4, i1 %not_tmp_1

ST_6: readBuffer2_flag_2 (148)  [1/1] 2.07ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:87  %readBuffer2_flag_2 = select i1 %sel_tmp, i1 %p_readBuffer2_flag_1, i1 %sel_tmp5

ST_6: sel_tmp6 (149)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node readBuffer2_new_2)
._crit_edge9.new_ifconv:88  %sel_tmp6 = select i1 %sel_tmp3, i32 0, i32 %readBuffer2_new_1

ST_6: sel_tmp7 (150)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node readBuffer2_new_2)
._crit_edge9.new_ifconv:89  %sel_tmp7 = select i1 %tmp_7, i32 %sel_tmp6, i32 0

ST_6: readBuffer2_new_2 (151)  [1/1] 2.07ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:90  %readBuffer2_new_2 = select i1 %sel_tmp, i32 %p_readBuffer2_new_1, i32 %sel_tmp7

ST_6: sel_tmp10 (152)  [1/1] 0.00ns  loc: src/Echo.cpp:88 (grouped into LUT with out node sel_tmp11)
._crit_edge9.new_ifconv:91  %sel_tmp10 = xor i1 %tmp_25, true

ST_6: sel_tmp11 (153)  [1/1] 2.07ns  loc: src/Echo.cpp:74 (out node of the LUT)
._crit_edge9.new_ifconv:92  %sel_tmp11 = and i1 %sel_tmp9, %sel_tmp10

ST_6: sel_tmp12 (154)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node sel_tmp13)
._crit_edge9.new_ifconv:93  %sel_tmp12 = select i1 %sel_tmp11, i1 %not_tmp_1, i1 %readBuffer3_flag_1

ST_6: sel_tmp13 (155)  [1/1] 2.07ns  loc: src/Echo.cpp:74 (out node of the LUT)
._crit_edge9.new_ifconv:94  %sel_tmp13 = select i1 %sel_tmp3, i1 %not_tmp_1, i1 %sel_tmp12

ST_6: sel_tmp14 (156)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node readBuffer3_flag_2)
._crit_edge9.new_ifconv:95  %sel_tmp14 = select i1 %tmp_7, i1 %sel_tmp13, i1 %not_tmp_1

ST_6: readBuffer3_flag_2 (157)  [1/1] 2.07ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:96  %readBuffer3_flag_2 = select i1 %sel_tmp, i1 %p_readBuffer3_flag_1, i1 %sel_tmp14

ST_6: tmp_46 (158)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node sel_tmp16)
._crit_edge9.new_ifconv:97  %tmp_46 = or i1 %sel_tmp3, %sel_tmp11

ST_6: sel_tmp15 (159)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node sel_tmp16)
._crit_edge9.new_ifconv:98  %sel_tmp15 = select i1 %tmp_46, i32 0, i32 %readBuffer3_new_1

ST_6: sel_tmp16 (160)  [1/1] 2.07ns  loc: src/Echo.cpp:74 (out node of the LUT)
._crit_edge9.new_ifconv:99  %sel_tmp16 = select i1 %tmp_7, i32 %sel_tmp15, i32 0

ST_6: readBuffer3_new_2 (161)  [1/1] 2.07ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:100  %readBuffer3_new_2 = select i1 %sel_tmp, i32 %p_readBuffer3_new_1, i32 %sel_tmp16

ST_6: readBuffer4_flag_2 (162)  [1/1] 2.07ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:101  %readBuffer4_flag_2 = select i1 %sel_tmp, i1 %p_readBuffer4_flag_1, i1 %not_tmp_1

ST_6: readBuffer4_new_2 (163)  [1/1] 2.07ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:102  %readBuffer4_new_2 = select i1 %sel_tmp, i32 %p_readBuffer4_new_1, i32 0

ST_6: tmp_47 (164)  [1/1] 0.00ns  loc: src/Echo.cpp:88 (grouped into LUT with out node tmp_48)
._crit_edge9.new_ifconv:103  %tmp_47 = select i1 %sel_tmp, i32 %p_delayCount_load_s, i32 %delayCount_load_s

ST_6: tmp_48 (169)  [1/1] 2.90ns  loc: src/Echo.cpp:116 (out node of the LUT)
._crit_edge9.new_ifconv:108  %tmp_48 = add nsw i32 %tmp_47, 1

ST_6: StgValue_174 (176)  [1/1] 0.00ns  loc: src/Echo.cpp:88
._crit_edge9.new_ifconv:115  br i1 %readBuffer4_flag_2, label %mergeST7, label %._crit_edge10.new8

ST_6: StgValue_175 (178)  [1/1] 0.00ns  loc: src/Echo.cpp:61
mergeST7:0  store i32 %readBuffer4_new_2, i32* @readBuffer4, align 4

ST_6: StgValue_176 (181)  [1/1] 0.00ns  loc: src/Echo.cpp:88
._crit_edge10.new8:0  br i1 %readBuffer3_flag_2, label %mergeST5, label %._crit_edge10.new6

ST_6: StgValue_177 (183)  [1/1] 0.00ns  loc: src/Echo.cpp:60
mergeST5:0  store i32 %readBuffer3_new_2, i32* @readBuffer3, align 4

ST_6: StgValue_178 (186)  [1/1] 0.00ns  loc: src/Echo.cpp:88
._crit_edge10.new6:0  br i1 %readBuffer2_flag_2, label %mergeST3, label %._crit_edge10.new4

ST_6: StgValue_179 (188)  [1/1] 0.00ns  loc: src/Echo.cpp:59
mergeST3:0  store i32 %readBuffer2_new_2, i32* @readBuffer2, align 4

ST_6: StgValue_180 (191)  [1/1] 0.00ns  loc: src/Echo.cpp:88
._crit_edge10.new4:0  br i1 %readBuffer1_flag_2, label %mergeST1, label %._crit_edge10.new2

ST_6: StgValue_181 (193)  [1/1] 0.00ns  loc: src/Echo.cpp:58
mergeST1:0  store i32 %readBuffer1_new_2, i32* @readBuffer1, align 4

ST_6: StgValue_182 (196)  [1/1] 0.00ns  loc: src/Echo.cpp:57
._crit_edge10.new2:0  store i32 %tmp_48, i32* @delayCount, align 4


 <State 7>: 7.79ns
ST_7: tmp_s (63)  [6/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:2  %tmp_s = fmul double %tmp_9, 5.000000e-01

ST_7: tmp_10 (67)  [1/1] 5.55ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:6  %tmp_10 = fpext float %buffer_load to double

ST_7: tmp_17 (79)  [6/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:18  %tmp_17 = fmul double %tmp_9, 2.500000e-01

ST_7: tmp_19 (83)  [1/1] 5.55ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:22  %tmp_19 = fpext float %buffer_load_1 to double

ST_7: buffer_load_2 (99)  [1/2] 3.25ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:38  %buffer_load_2 = load float* %buffer_addr_2, align 4

ST_7: buffer_load_3 (116)  [1/2] 3.25ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:55  %buffer_load_3 = load float* %buffer_addr_3, align 4

ST_7: tmp_49 (170)  [1/1] 2.90ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:109  %tmp_49 = add nsw i32 %tmp_6, -1

ST_7: tmp_50 (171)  [1/1] 0.00ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:110  %tmp_50 = sext i32 %tmp_49 to i64

ST_7: buffer_addr_4 (172)  [1/1] 0.00ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:111  %buffer_addr_4 = getelementptr inbounds [48000 x float]* @buffer_r, i64 0, i64 %tmp_50

ST_7: buffer_load_4 (173)  [2/2] 3.25ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:112  %buffer_load_4 = load float* %buffer_addr_4, align 4


 <State 8>: 7.79ns
ST_8: tmp_s (63)  [5/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:2  %tmp_s = fmul double %tmp_9, 5.000000e-01

ST_8: tmp_17 (79)  [5/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:18  %tmp_17 = fmul double %tmp_9, 2.500000e-01

ST_8: tmp_27 (96)  [6/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:35  %tmp_27 = fmul double %tmp_9, 1.250000e-01

ST_8: tmp_29 (100)  [1/1] 5.55ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:39  %tmp_29 = fpext float %buffer_load_2 to double

ST_8: tmp_37 (113)  [6/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:52  %tmp_37 = fmul double %tmp_9, 6.250000e-02

ST_8: buffer_load_4 (173)  [1/2] 3.25ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:112  %buffer_load_4 = load float* %buffer_addr_4, align 4


 <State 9>: 7.79ns
ST_9: tmp_s (63)  [4/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:2  %tmp_s = fmul double %tmp_9, 5.000000e-01

ST_9: tmp_17 (79)  [4/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:18  %tmp_17 = fmul double %tmp_9, 2.500000e-01

ST_9: tmp_27 (96)  [5/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:35  %tmp_27 = fmul double %tmp_9, 1.250000e-01

ST_9: tmp_37 (113)  [5/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:52  %tmp_37 = fmul double %tmp_9, 6.250000e-02

ST_9: tmp_39 (117)  [1/1] 5.55ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:56  %tmp_39 = fpext float %buffer_load_3 to double


 <State 10>: 7.79ns
ST_10: tmp_s (63)  [3/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:2  %tmp_s = fmul double %tmp_9, 5.000000e-01

ST_10: tmp_17 (79)  [3/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:18  %tmp_17 = fmul double %tmp_9, 2.500000e-01

ST_10: tmp_27 (96)  [4/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:35  %tmp_27 = fmul double %tmp_9, 1.250000e-01

ST_10: tmp_37 (113)  [4/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:52  %tmp_37 = fmul double %tmp_9, 6.250000e-02


 <State 11>: 7.79ns
ST_11: tmp_s (63)  [2/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:2  %tmp_s = fmul double %tmp_9, 5.000000e-01

ST_11: tmp_17 (79)  [2/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:18  %tmp_17 = fmul double %tmp_9, 2.500000e-01

ST_11: tmp_27 (96)  [3/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:35  %tmp_27 = fmul double %tmp_9, 1.250000e-01

ST_11: tmp_37 (113)  [3/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:52  %tmp_37 = fmul double %tmp_9, 6.250000e-02


 <State 12>: 7.79ns
ST_12: tmp_s (63)  [1/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:2  %tmp_s = fmul double %tmp_9, 5.000000e-01

ST_12: tmp_17 (79)  [1/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:18  %tmp_17 = fmul double %tmp_9, 2.500000e-01

ST_12: tmp_27 (96)  [2/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:35  %tmp_27 = fmul double %tmp_9, 1.250000e-01

ST_12: tmp_37 (113)  [2/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:52  %tmp_37 = fmul double %tmp_9, 6.250000e-02


 <State 13>: 7.79ns
ST_13: tmp_11 (68)  [6/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:7  %tmp_11 = fmul double %tmp_s, %tmp_10

ST_13: tmp_20 (84)  [6/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:23  %tmp_20 = fmul double %tmp_17, %tmp_19

ST_13: tmp_27 (96)  [1/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:35  %tmp_27 = fmul double %tmp_9, 1.250000e-01

ST_13: tmp_37 (113)  [1/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:52  %tmp_37 = fmul double %tmp_9, 6.250000e-02


 <State 14>: 7.79ns
ST_14: tmp_11 (68)  [5/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:7  %tmp_11 = fmul double %tmp_s, %tmp_10

ST_14: tmp_20 (84)  [5/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:23  %tmp_20 = fmul double %tmp_17, %tmp_19

ST_14: tmp_30 (101)  [6/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:40  %tmp_30 = fmul double %tmp_27, %tmp_29

ST_14: tmp_40 (118)  [6/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:57  %tmp_40 = fmul double %tmp_37, %tmp_39


 <State 15>: 7.79ns
ST_15: tmp_11 (68)  [4/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:7  %tmp_11 = fmul double %tmp_s, %tmp_10

ST_15: tmp_20 (84)  [4/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:23  %tmp_20 = fmul double %tmp_17, %tmp_19

ST_15: tmp_30 (101)  [5/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:40  %tmp_30 = fmul double %tmp_27, %tmp_29

ST_15: tmp_40 (118)  [5/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:57  %tmp_40 = fmul double %tmp_37, %tmp_39


 <State 16>: 7.79ns
ST_16: tmp_11 (68)  [3/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:7  %tmp_11 = fmul double %tmp_s, %tmp_10

ST_16: tmp_20 (84)  [3/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:23  %tmp_20 = fmul double %tmp_17, %tmp_19

ST_16: tmp_30 (101)  [4/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:40  %tmp_30 = fmul double %tmp_27, %tmp_29

ST_16: tmp_40 (118)  [4/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:57  %tmp_40 = fmul double %tmp_37, %tmp_39


 <State 17>: 7.79ns
ST_17: tmp_11 (68)  [2/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:7  %tmp_11 = fmul double %tmp_s, %tmp_10

ST_17: tmp_20 (84)  [2/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:23  %tmp_20 = fmul double %tmp_17, %tmp_19

ST_17: tmp_30 (101)  [3/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:40  %tmp_30 = fmul double %tmp_27, %tmp_29

ST_17: tmp_40 (118)  [3/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:57  %tmp_40 = fmul double %tmp_37, %tmp_39


 <State 18>: 7.79ns
ST_18: tmp_11 (68)  [1/6] 7.79ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:7  %tmp_11 = fmul double %tmp_s, %tmp_10

ST_18: tmp_20 (84)  [1/6] 7.79ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:23  %tmp_20 = fmul double %tmp_17, %tmp_19

ST_18: tmp_30 (101)  [2/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:40  %tmp_30 = fmul double %tmp_27, %tmp_29

ST_18: tmp_40 (118)  [2/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:57  %tmp_40 = fmul double %tmp_37, %tmp_39


 <State 19>: 8.23ns
ST_19: tmp_12 (69)  [5/5] 8.23ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:8  %tmp_12 = fadd double %tmp_11, 0.000000e+00

ST_19: tmp_30 (101)  [1/6] 7.79ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:40  %tmp_30 = fmul double %tmp_27, %tmp_29

ST_19: tmp_40 (118)  [1/6] 7.79ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:57  %tmp_40 = fmul double %tmp_37, %tmp_39


 <State 20>: 8.23ns
ST_20: tmp_12 (69)  [4/5] 8.23ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:8  %tmp_12 = fadd double %tmp_11, 0.000000e+00


 <State 21>: 8.23ns
ST_21: tmp_12 (69)  [3/5] 8.23ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:8  %tmp_12 = fadd double %tmp_11, 0.000000e+00


 <State 22>: 8.23ns
ST_22: tmp_12 (69)  [2/5] 8.23ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:8  %tmp_12 = fadd double %tmp_11, 0.000000e+00


 <State 23>: 8.23ns
ST_23: tmp_12 (69)  [1/5] 8.23ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:8  %tmp_12 = fadd double %tmp_11, 0.000000e+00


 <State 24>: 8.57ns
ST_24: outAccumulate (70)  [1/1] 6.50ns  loc: src/Echo.cpp:77
._crit_edge9.new_ifconv:9  %outAccumulate = fptrunc double %tmp_12 to float

ST_24: outAccumulate1 (76)  [1/1] 2.07ns  loc: src/Echo.cpp:76
._crit_edge9.new_ifconv:15  %outAccumulate1 = select i1 %tmp_8, float 0.000000e+00, float %outAccumulate


 <State 25>: 5.55ns
ST_25: tmp_21 (85)  [1/1] 5.55ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:24  %tmp_21 = fpext float %outAccumulate1 to double


 <State 26>: 8.23ns
ST_26: tmp_22 (86)  [5/5] 8.23ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:25  %tmp_22 = fadd double %tmp_21, %tmp_20


 <State 27>: 8.23ns
ST_27: tmp_22 (86)  [4/5] 8.23ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:25  %tmp_22 = fadd double %tmp_21, %tmp_20


 <State 28>: 8.23ns
ST_28: tmp_22 (86)  [3/5] 8.23ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:25  %tmp_22 = fadd double %tmp_21, %tmp_20


 <State 29>: 8.23ns
ST_29: tmp_22 (86)  [2/5] 8.23ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:25  %tmp_22 = fadd double %tmp_21, %tmp_20


 <State 30>: 8.23ns
ST_30: tmp_22 (86)  [1/5] 8.23ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:25  %tmp_22 = fadd double %tmp_21, %tmp_20


 <State 31>: 8.57ns
ST_31: outAccumulate_4 (87)  [1/1] 6.50ns  loc: src/Echo.cpp:84
._crit_edge9.new_ifconv:26  %outAccumulate_4 = fptrunc double %tmp_22 to float

ST_31: outAccumulate_1 (93)  [1/1] 2.07ns  loc: src/Echo.cpp:83
._crit_edge9.new_ifconv:32  %outAccumulate_1 = select i1 %tmp_16, float %outAccumulate1, float %outAccumulate_4


 <State 32>: 5.55ns
ST_32: tmp_31 (102)  [1/1] 5.55ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:41  %tmp_31 = fpext float %outAccumulate_1 to double


 <State 33>: 8.23ns
ST_33: tmp_32 (103)  [5/5] 8.23ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:42  %tmp_32 = fadd double %tmp_31, %tmp_30


 <State 34>: 8.23ns
ST_34: tmp_32 (103)  [4/5] 8.23ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:42  %tmp_32 = fadd double %tmp_31, %tmp_30


 <State 35>: 8.23ns
ST_35: tmp_32 (103)  [3/5] 8.23ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:42  %tmp_32 = fadd double %tmp_31, %tmp_30


 <State 36>: 8.23ns
ST_36: tmp_32 (103)  [2/5] 8.23ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:42  %tmp_32 = fadd double %tmp_31, %tmp_30


 <State 37>: 8.23ns
ST_37: tmp_32 (103)  [1/5] 8.23ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:42  %tmp_32 = fadd double %tmp_31, %tmp_30


 <State 38>: 8.57ns
ST_38: outAccumulate_5 (104)  [1/1] 6.50ns  loc: src/Echo.cpp:91
._crit_edge9.new_ifconv:43  %outAccumulate_5 = fptrunc double %tmp_32 to float

ST_38: outAccumulate_2 (110)  [1/1] 2.07ns  loc: src/Echo.cpp:90
._crit_edge9.new_ifconv:49  %outAccumulate_2 = select i1 %tmp_26, float %outAccumulate_1, float %outAccumulate_5


 <State 39>: 2.07ns
ST_39: sel_tmp17 (165)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node sel_tmp19)
._crit_edge9.new_ifconv:104  %sel_tmp17 = select i1 %sel_tmp11, float %outAccumulate_1, float %outAccumulate_2

ST_39: sel_tmp18 (166)  [1/1] 0.00ns  loc: src/Echo.cpp:74 (grouped into LUT with out node sel_tmp19)
._crit_edge9.new_ifconv:105  %sel_tmp18 = select i1 %sel_tmp3, float %outAccumulate1, float %sel_tmp17

ST_39: sel_tmp19 (167)  [1/1] 2.07ns  loc: src/Echo.cpp:74 (out node of the LUT)
._crit_edge9.new_ifconv:106  %sel_tmp19 = select i1 %tmp_7, float %sel_tmp18, float 0.000000e+00


 <State 40>: 0.00ns

 <State 41>: 0.00ns

 <State 42>: 5.55ns
ST_42: tmp_41 (119)  [1/1] 5.55ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:58  %tmp_41 = fpext float %outAccumulate_2 to double


 <State 43>: 0.00ns

 <State 44>: 8.23ns
ST_44: tmp_42 (120)  [5/5] 8.23ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:59  %tmp_42 = fadd double %tmp_41, %tmp_40


 <State 45>: 8.23ns
ST_45: tmp_42 (120)  [4/5] 8.23ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:59  %tmp_42 = fadd double %tmp_41, %tmp_40


 <State 46>: 8.23ns
ST_46: tmp_42 (120)  [3/5] 8.23ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:59  %tmp_42 = fadd double %tmp_41, %tmp_40


 <State 47>: 8.23ns
ST_47: tmp_42 (120)  [2/5] 8.23ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:59  %tmp_42 = fadd double %tmp_41, %tmp_40


 <State 48>: 8.23ns
ST_48: tmp_42 (120)  [1/5] 8.23ns  loc: src/Echo.cpp:98
._crit_edge9.new_ifconv:59  %tmp_42 = fadd double %tmp_41, %tmp_40


 <State 49>: 6.50ns
ST_49: outAccumulate_6 (121)  [1/1] 0.00ns  loc: src/Echo.cpp:98 (grouped into LUT with out node outAccumulate_7)
._crit_edge9.new_ifconv:60  %outAccumulate_6 = fptrunc double %tmp_42 to float

ST_49: outAccumulate_3 (124)  [1/1] 0.00ns  loc: src/Echo.cpp:97 (grouped into LUT with out node outAccumulate_7)
._crit_edge9.new_ifconv:63  %outAccumulate_3 = select i1 %tmp_36, float %outAccumulate_2, float %outAccumulate_6

ST_49: outAccumulate_7 (168)  [1/1] 6.50ns  loc: src/Echo.cpp:88 (out node of the LUT)
._crit_edge9.new_ifconv:107  %outAccumulate_7 = select i1 %sel_tmp, float %outAccumulate_3, float %sel_tmp19


 <State 50>: 7.26ns
ST_50: tmp_51 (174)  [5/5] 7.26ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:113  %tmp_51 = fadd float %buffer_load_4, %outAccumulate_7


 <State 51>: 7.26ns
ST_51: tmp_51 (174)  [4/5] 7.26ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:113  %tmp_51 = fadd float %buffer_load_4, %outAccumulate_7


 <State 52>: 7.26ns
ST_52: tmp_51 (174)  [3/5] 7.26ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:113  %tmp_51 = fadd float %buffer_load_4, %outAccumulate_7


 <State 53>: 7.26ns
ST_53: tmp_51 (174)  [2/5] 7.26ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:113  %tmp_51 = fadd float %buffer_load_4, %outAccumulate_7


 <State 54>: 7.26ns
ST_54: tmp_51 (174)  [1/5] 7.26ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:113  %tmp_51 = fadd float %buffer_load_4, %outAccumulate_7

ST_54: StgValue_282 (175)  [2/2] 0.00ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:114  call void @_ssdm_op_Write.axis.volatile.floatP(float* %value_out_V, float %tmp_51)


 <State 55>: 0.00ns
ST_55: StgValue_283 (13)  [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %change_V), !map !23

ST_55: StgValue_284 (14)  [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %value_in_V), !map !29

ST_55: StgValue_285 (15)  [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %value_out_V), !map !33

ST_55: StgValue_286 (16)  [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %delay), !map !37

ST_55: StgValue_287 (17)  [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %scale), !map !43

ST_55: StgValue_288 (18)  [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Echo_str) nounwind

ST_55: StgValue_289 (21)  [1/1] 0.00ns  loc: src/Echo.cpp:28
._crit_edge:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_55: StgValue_290 (22)  [1/1] 0.00ns  loc: src/Echo.cpp:29
._crit_edge:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_55: StgValue_291 (23)  [1/1] 0.00ns  loc: src/Echo.cpp:30
._crit_edge:10  call void (...)* @_ssdm_op_SpecInterface(i32 %delay, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_55: StgValue_292 (24)  [1/1] 0.00ns  loc: src/Echo.cpp:33
._crit_edge:11  call void (...)* @_ssdm_op_SpecInterface(i32* %change_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_55: StgValue_293 (25)  [1/1] 0.00ns  loc: src/Echo.cpp:34
._crit_edge:12  call void (...)* @_ssdm_op_SpecInterface(float* %value_in_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_55: StgValue_294 (26)  [1/1] 0.00ns  loc: src/Echo.cpp:35
._crit_edge:13  call void (...)* @_ssdm_op_SpecInterface(float* %value_out_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_55: StgValue_295 (59)  [1/1] 0.00ns
mergeST9:1  br label %._crit_edge9.new_ifconv

ST_55: StgValue_296 (175)  [1/2] 0.00ns  loc: src/Echo.cpp:118
._crit_edge9.new_ifconv:114  call void @_ssdm_op_Write.axis.volatile.floatP(float* %value_out_V, float %tmp_51)

ST_55: StgValue_297 (179)  [1/1] 0.00ns
mergeST7:1  br label %._crit_edge10.new8

ST_55: StgValue_298 (184)  [1/1] 0.00ns
mergeST5:1  br label %._crit_edge10.new6

ST_55: StgValue_299 (189)  [1/1] 0.00ns
mergeST3:1  br label %._crit_edge10.new4

ST_55: StgValue_300 (194)  [1/1] 0.00ns
mergeST1:1  br label %._crit_edge10.new2

ST_55: StgValue_301 (197)  [1/1] 0.00ns  loc: src/Echo.cpp:119
._crit_edge10.new2:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ change_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ value_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ value_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ delay]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delayCount]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readBuffer1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readBuffer2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readBuffer3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readBuffer4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ writeBuffer]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffer_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
scale_read           (read         ) [ 01111110000000000000000000000000000000000000000000000000]
delay_read           (read         ) [ 01111100000000000000000000000000000000000000000000000000]
tmp_52               (read         ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_1                (icmp         ) [ 01111110000000000000000000000000000000000000000000000000]
writeBuffer_load     (load         ) [ 00000000000000000000000000000000000000000000000000000000]
writeBuffer_load_s   (select       ) [ 01011100000000000000000000000000000000000000000000000000]
tmp_2                (icmp         ) [ 00011000000000000000000000000000000000000000000000000000]
readBuffer3_load     (load         ) [ 00000000000000000000000000000000000000000000000000000000]
not_tmp_1            (xor          ) [ 01101110000000000000000000000000000000000000000000000000]
readBuffer3_load_s   (select       ) [ 01100110000000000000000000000000000000000000000000000000]
StgValue_71          (br           ) [ 01001100000000000000000000000000000000000000000000000000]
tmp_3                (sext         ) [ 00000000000000000000000000000000000000000000000000000000]
buffer_addr_5        (getelementptr) [ 00000000000000000000000000000000000000000000000000000000]
tmp                  (read         ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_75          (store        ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_5                (add          ) [ 01001100000000000000000000000000000000000000000000000000]
StgValue_77          (br           ) [ 01001100000000000000000000000000000000000000000000000000]
delayCount_load      (load         ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer1_load     (load         ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer2_load     (load         ) [ 00000000000000000000000000000000000000000000000000000000]
delayCount_load_s    (select       ) [ 00100010000000000000000000000000000000000000000000000000]
readBuffer1_load_s   (select       ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer2_load_s   (select       ) [ 00000000000000000000000000000000000000000000000000000000]
writeBuffer_flag_1   (phi          ) [ 01111111111111111111111111111111111111111111111111111111]
writeBuffer_new_1    (phi          ) [ 01000100000000000000000000000000000000000000000000000000]
tmp_6                (phi          ) [ 01110111000000000000000000000000000000000000000000000000]
tmp_7                (icmp         ) [ 01111011111111111111111111111111111111110000000000000000]
StgValue_89          (br           ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_90          (store        ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_8                (icmp         ) [ 01111011111111111111111110000000000000000000000000000000]
tmp_4                (sext         ) [ 00000000000000000000000000000000000000000000000000000000]
buffer_addr          (getelementptr) [ 00100010000000000000000000000000000000000000000000000000]
tmp_13               (add          ) [ 00100010000000000000000000000000000000000000000000000000]
tmp_14               (select       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_15               (icmp         ) [ 00100010000000000000000000000000000000000000000000000000]
tmp_16               (icmp         ) [ 01111011111111111111111111111111000000000000000000000000]
tmp_18               (sext         ) [ 00000000000000000000000000000000000000000000000000000000]
buffer_addr_1        (getelementptr) [ 00100010000000000000000000000000000000000000000000000000]
tmp_23               (add          ) [ 00100010000000000000000000000000000000000000000000000000]
tmp_24               (select       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_25               (icmp         ) [ 00100010000000000000000000000000000000000000000000000000]
tmp_26               (icmp         ) [ 01111011111111111111111111111111111111100000000000000000]
tmp_33               (add          ) [ 00100010000000000000000000000000000000000000000000000000]
tmp_34               (select       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_35               (icmp         ) [ 00100010000000000000000000000000000000000000000000000000]
tmp_44               (icmp         ) [ 00100010000000000000000000000000000000000000000000000000]
readBuffer4_load     (load         ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer4_load_s   (select       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_9                (sitodp       ) [ 01111001111111000000000000000000000000000000000000000000]
buffer_load          (load         ) [ 00010001000000000000000000000000000000000000000000000000]
not_tmp_8            (xor          ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer1_flag_1   (or           ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer1_new_1    (select       ) [ 00000000000000000000000000000000000000000000000000000000]
buffer_load_1        (load         ) [ 00010001000000000000000000000000000000000000000000000000]
not_tmp_s            (xor          ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer2_flag_1   (or           ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer2_new_1    (select       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_28               (sext         ) [ 00000000000000000000000000000000000000000000000000000000]
buffer_addr_2        (getelementptr) [ 00010001000000000000000000000000000000000000000000000000]
not_tmp_2            (xor          ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer3_flag_1   (or           ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer3_new_1    (select       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_36               (icmp         ) [ 01111001111111111111111111111111111111111111111111000000]
tmp_38               (sext         ) [ 00000000000000000000000000000000000000000000000000000000]
buffer_addr_3        (getelementptr) [ 00010001000000000000000000000000000000000000000000000000]
tmp_43               (add          ) [ 00000000000000000000000000000000000000000000000000000000]
not_tmp_3            (xor          ) [ 00000000000000000000000000000000000000000000000000000000]
p_readBuffer1_flag_1 (or           ) [ 00000000000000000000000000000000000000000000000000000000]
p_readBuffer1_new_1  (select       ) [ 00000000000000000000000000000000000000000000000000000000]
p_readBuffer2_flag_1 (or           ) [ 00000000000000000000000000000000000000000000000000000000]
p_readBuffer2_new_1  (select       ) [ 00000000000000000000000000000000000000000000000000000000]
p_readBuffer3_flag_1 (or           ) [ 00000000000000000000000000000000000000000000000000000000]
p_readBuffer3_new_1  (select       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp5                 (or           ) [ 00000000000000000000000000000000000000000000000000000000]
p_readBuffer4_flag_1 (or           ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_45               (or           ) [ 00000000000000000000000000000000000000000000000000000000]
p_readBuffer4_new_1  (select       ) [ 00000000000000000000000000000000000000000000000000000000]
p_delayCount_load_s  (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp8             (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp9             (and          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp6                 (and          ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp              (and          ) [ 01111001111111111111111111111111111111111111111111000000]
readBuffer1_flag_2   (select       ) [ 01111011111111111111111111111111111111111111111111111111]
sel_tmp1             (select       ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer1_new_2    (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp2             (xor          ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp3             (and          ) [ 01111001111111111111111111111111111111110000000000000000]
sel_tmp4             (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp5             (select       ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer2_flag_2   (select       ) [ 01111011111111111111111111111111111111111111111111111111]
sel_tmp6             (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp7             (select       ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer2_new_2    (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp10            (xor          ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp11            (and          ) [ 01111001111111111111111111111111111111110000000000000000]
sel_tmp12            (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp13            (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp14            (select       ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer3_flag_2   (select       ) [ 01111011111111111111111111111111111111111111111111111111]
tmp_46               (or           ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp15            (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp16            (select       ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer3_new_2    (select       ) [ 00000000000000000000000000000000000000000000000000000000]
readBuffer4_flag_2   (select       ) [ 01111011111111111111111111111111111111111111111111111111]
readBuffer4_new_2    (select       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_47               (select       ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_48               (add          ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_174         (br           ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_175         (store        ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_176         (br           ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_177         (store        ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_178         (br           ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_179         (store        ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_180         (br           ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_181         (store        ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_182         (store        ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_10               (fpext        ) [ 01111000111111111110000000000000000000000000000000000000]
tmp_19               (fpext        ) [ 01111000111111111110000000000000000000000000000000000000]
buffer_load_2        (load         ) [ 00001000100000000000000000000000000000000000000000000000]
buffer_load_3        (load         ) [ 01001000110000000000000000000000000000000000000000000000]
tmp_49               (add          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_50               (sext         ) [ 00000000000000000000000000000000000000000000000000000000]
buffer_addr_4        (getelementptr) [ 00001000100000000000000000000000000000000000000000000000]
tmp_29               (fpext        ) [ 01111000011111111111000000000000000000000000000000000000]
buffer_load_4        (load         ) [ 01111000011111111111111111111111111111111111111111111110]
tmp_39               (fpext        ) [ 01111000001111111111000000000000000000000000000000000000]
tmp_s                (dmul         ) [ 01111000000001111110000000000000000000000000000000000000]
tmp_17               (dmul         ) [ 01111000000001111110000000000000000000000000000000000000]
tmp_27               (dmul         ) [ 01111000000000111111000000000000000000000000000000000000]
tmp_37               (dmul         ) [ 01111000000000111111000000000000000000000000000000000000]
tmp_11               (dmul         ) [ 01111000000000000001111100000000000000000000000000000000]
tmp_20               (dmul         ) [ 01111000000000000001111111111110000000000000000000000000]
tmp_30               (dmul         ) [ 01111000000000000000111111111111111111000000000000000000]
tmp_40               (dmul         ) [ 01111000000000000000111111111111111111111111111110000000]
tmp_12               (dadd         ) [ 00001000000000000000000010000000000000000000000000000000]
outAccumulate        (fptrunc      ) [ 00000000000000000000000000000000000000000000000000000000]
outAccumulate1       (select       ) [ 01111000000000000000000001111111111111110000000000000000]
tmp_21               (fpext        ) [ 01111000000000000000000000111110000000000000000000000000]
tmp_22               (dadd         ) [ 00010000000000000000000000000001000000000000000000000000]
outAccumulate_4      (fptrunc      ) [ 00000000000000000000000000000000000000000000000000000000]
outAccumulate_1      (select       ) [ 01111000000000000000000000000000111111110000000000000000]
tmp_31               (fpext        ) [ 01111000000000000000000000000000011111000000000000000000]
tmp_32               (dadd         ) [ 00100000000000000000000000000000000000100000000000000000]
outAccumulate_5      (fptrunc      ) [ 00000000000000000000000000000000000000000000000000000000]
outAccumulate_2      (select       ) [ 01111000000000000000000000000000000000011111111111000000]
sel_tmp17            (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp18            (select       ) [ 00000000000000000000000000000000000000000000000000000000]
sel_tmp19            (select       ) [ 01111000000000000000000000000000000000001111111111000000]
tmp_41               (fpext        ) [ 01111000000000000000000000000000000000000001111110000000]
tmp_42               (dadd         ) [ 01000000000000000000000000000000000000000000000001000000]
outAccumulate_6      (fptrunc      ) [ 00000000000000000000000000000000000000000000000000000000]
outAccumulate_3      (select       ) [ 00000000000000000000000000000000000000000000000000000000]
outAccumulate_7      (select       ) [ 01111000000000000000000000000000000000000000000000111110]
tmp_51               (fadd         ) [ 00010000000000000000000000000000000000000000000000000001]
StgValue_283         (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_284         (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_285         (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_286         (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_287         (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_288         (spectopmodule) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_289         (specpipeline ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_290         (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_291         (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_292         (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_293         (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_294         (specinterface) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_295         (br           ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_296         (write        ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_297         (br           ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_298         (br           ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_299         (br           ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_300         (br           ) [ 00000000000000000000000000000000000000000000000000000000]
StgValue_301         (ret          ) [ 00000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="change_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="change_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="value_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="value_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="delay">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="scale">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="delayCount">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="readBuffer1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readBuffer1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="readBuffer2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readBuffer2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="readBuffer3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readBuffer3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="readBuffer4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readBuffer4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="writeBuffer">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeBuffer"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Echo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="scale_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="delay_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_282/54 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buffer_addr_5_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_5/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="3" bw="16" slack="0"/>
<pin id="123" dir="0" index="4" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
<pin id="124" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_75/4 buffer_load/5 buffer_load_1/5 buffer_load_2/6 buffer_load_3/6 buffer_load_4/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buffer_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buffer_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="buffer_addr_2_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_2/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="buffer_addr_3_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_3/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="buffer_addr_4_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_4/7 "/>
</bind>
</comp>

<comp id="167" class="1005" name="writeBuffer_flag_1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="writeBuffer_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="writeBuffer_flag_1_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="1" slack="50"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="writeBuffer_flag_1/5 "/>
</bind>
</comp>

<comp id="179" class="1005" name="writeBuffer_new_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="writeBuffer_new_1 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="writeBuffer_new_1_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="writeBuffer_new_1/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_6_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_6_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="3"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="42"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_51/50 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="outAccumulate/24 outAccumulate_4/31 outAccumulate_5/38 outAccumulate_6/49 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_10/7 tmp_29/8 tmp_39/9 tmp_41/42 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_19/7 tmp_21/25 tmp_31/32 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_12/19 tmp_22/26 tmp_32/33 tmp_42/44 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_s/7 tmp_27/8 tmp_11/13 tmp_30/14 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_17/7 tmp_37/8 tmp_20/13 tmp_40/14 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load buffer_load_2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load_1 buffer_load_3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 tmp_22 tmp_32 tmp_42 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="writeBuffer_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeBuffer_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="writeBuffer_load_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="writeBuffer_load_s/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="17" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="readBuffer3_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readBuffer3_load/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="not_tmp_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="2"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_1/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="readBuffer3_load_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="2"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer3_load_s/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="delayCount_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delayCount_load/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="readBuffer1_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readBuffer1_load/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="readBuffer2_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readBuffer2_load/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="delayCount_load_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="3"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="delayCount_load_s/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="readBuffer1_load_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="3"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer1_load_s/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="readBuffer2_load_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="3"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer2_load_s/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_7_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="4"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="StgValue_90_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_13_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_14_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_15_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="4"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_16_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_18_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_23_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_24_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_25_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="4"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_26_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_33_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_34_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_35_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="4"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_44_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="readBuffer4_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readBuffer4_load/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="readBuffer4_load_s_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="4"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer4_load_s/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="not_tmp_8_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_8/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="readBuffer1_flag_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="2"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="readBuffer1_flag_1/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="readBuffer1_new_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="32" slack="1"/>
<pin id="457" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer1_new_1/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="not_tmp_s_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_s/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="readBuffer2_flag_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="2"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="readBuffer2_flag_1/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="readBuffer2_new_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="32" slack="1"/>
<pin id="473" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer2_new_1/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_28_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="2"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="not_tmp_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_2/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="readBuffer3_flag_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="2"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="readBuffer3_flag_1/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="readBuffer3_new_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="1"/>
<pin id="493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer3_new_1/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_36_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_38_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_43_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="not_tmp_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_3/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_readBuffer1_flag_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_readBuffer1_flag_1/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_readBuffer1_new_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_readBuffer1_new_1/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_readBuffer2_flag_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_readBuffer2_flag_1/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_readBuffer2_new_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="32" slack="0"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_readBuffer2_new_1/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_readBuffer3_flag_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_readBuffer3_flag_1/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_readBuffer3_new_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="32" slack="0"/>
<pin id="551" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_readBuffer3_new_1/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp5_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="1" slack="2"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_readBuffer4_flag_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_readBuffer4_flag_1/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_45_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_readBuffer4_new_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="32" slack="0"/>
<pin id="573" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_readBuffer4_new_1/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="p_delayCount_load_s_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="32" slack="1"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_delayCount_load_s/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sel_tmp8_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="2"/>
<pin id="587" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sel_tmp9_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="0" index="1" bw="1" slack="1"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp6_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="0" index="1" bw="1" slack="1"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sel_tmp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/6 "/>
</bind>
</comp>

<comp id="603" class="1004" name="readBuffer1_flag_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="49"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer1_flag_2/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sel_tmp1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="readBuffer1_new_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="32" slack="0"/>
<pin id="622" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer1_new_2/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sel_tmp2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sel_tmp3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sel_tmp4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="2"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sel_tmp5_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="1"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="1" slack="2"/>
<pin id="647" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="readBuffer2_flag_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="1" slack="49"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer2_flag_2/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sel_tmp6_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="0" index="2" bw="32" slack="0"/>
<pin id="661" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sel_tmp7_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp7/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="readBuffer2_new_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="0" index="2" bw="32" slack="0"/>
<pin id="676" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer2_new_2/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sel_tmp10_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp10/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sel_tmp11_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sel_tmp12_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="2"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp12/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sel_tmp13_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="2"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp13/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sel_tmp14_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="0" index="2" bw="1" slack="2"/>
<pin id="709" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp14/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="readBuffer3_flag_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="49"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer3_flag_2/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_46_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sel_tmp15_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp15/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sel_tmp16_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="0" index="2" bw="1" slack="0"/>
<pin id="737" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp16/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="readBuffer3_new_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="0" index="2" bw="32" slack="0"/>
<pin id="744" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer3_new_2/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="readBuffer4_flag_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="2"/>
<pin id="752" dir="1" index="3" bw="1" slack="49"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer4_flag_2/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="readBuffer4_new_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readBuffer4_new_2/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_47_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="0" index="2" bw="32" slack="1"/>
<pin id="767" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_48_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="StgValue_175_store_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/6 "/>
</bind>
</comp>

<comp id="782" class="1004" name="StgValue_177_store_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="StgValue_179_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="StgValue_181_store_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_181/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="StgValue_182_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_182/6 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_49_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="2"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_50_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_50/7 "/>
</bind>
</comp>

<comp id="817" class="1004" name="outAccumulate1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="19"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="0" index="2" bw="32" slack="0"/>
<pin id="821" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outAccumulate1/24 "/>
</bind>
</comp>

<comp id="824" class="1004" name="outAccumulate_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="26"/>
<pin id="826" dir="0" index="1" bw="32" slack="7"/>
<pin id="827" dir="0" index="2" bw="32" slack="0"/>
<pin id="828" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outAccumulate_1/31 "/>
</bind>
</comp>

<comp id="830" class="1004" name="outAccumulate_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="33"/>
<pin id="832" dir="0" index="1" bw="32" slack="7"/>
<pin id="833" dir="0" index="2" bw="32" slack="0"/>
<pin id="834" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outAccumulate_2/38 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sel_tmp17_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="33"/>
<pin id="838" dir="0" index="1" bw="32" slack="8"/>
<pin id="839" dir="0" index="2" bw="32" slack="1"/>
<pin id="840" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp17/39 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sel_tmp18_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="33"/>
<pin id="843" dir="0" index="1" bw="32" slack="15"/>
<pin id="844" dir="0" index="2" bw="32" slack="0"/>
<pin id="845" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp18/39 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sel_tmp19_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="34"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="0" index="2" bw="32" slack="0"/>
<pin id="851" dir="1" index="3" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp19/39 "/>
</bind>
</comp>

<comp id="854" class="1004" name="outAccumulate_3_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="43"/>
<pin id="856" dir="0" index="1" bw="32" slack="11"/>
<pin id="857" dir="0" index="2" bw="32" slack="0"/>
<pin id="858" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outAccumulate_3/49 "/>
</bind>
</comp>

<comp id="860" class="1004" name="outAccumulate_7_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="43"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="0" index="2" bw="32" slack="10"/>
<pin id="864" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outAccumulate_7/49 "/>
</bind>
</comp>

<comp id="866" class="1005" name="scale_read_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

<comp id="871" class="1005" name="delay_read_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="4"/>
<pin id="873" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="delay_read "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="2"/>
<pin id="881" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="writeBuffer_load_s_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="2"/>
<pin id="891" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="writeBuffer_load_s "/>
</bind>
</comp>

<comp id="896" class="1005" name="tmp_2_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="900" class="1005" name="not_tmp_1_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="readBuffer3_load_s_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readBuffer3_load_s "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_5_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="930" class="1005" name="delayCount_load_s_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="delayCount_load_s "/>
</bind>
</comp>

<comp id="936" class="1005" name="tmp_7_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_8_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="956" class="1005" name="buffer_addr_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="1"/>
<pin id="958" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_13_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_15_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="972" class="1005" name="tmp_16_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="979" class="1005" name="buffer_addr_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="16" slack="1"/>
<pin id="981" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_23_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_25_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="995" class="1005" name="tmp_26_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_33_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_35_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="tmp_44_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1014" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp_9_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="64" slack="1"/>
<pin id="1027" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="buffer_addr_2_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="1"/>
<pin id="1033" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_2 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_36_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="2"/>
<pin id="1038" dir="1" index="1" bw="1" slack="43"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="buffer_addr_3_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="1"/>
<pin id="1043" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_3 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="sel_tmp_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="2"/>
<pin id="1048" dir="1" index="1" bw="1" slack="43"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1051" class="1005" name="readBuffer1_flag_2_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="49"/>
<pin id="1053" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="readBuffer1_flag_2 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="sel_tmp3_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="33"/>
<pin id="1057" dir="1" index="1" bw="1" slack="33"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="readBuffer2_flag_2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="49"/>
<pin id="1062" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="readBuffer2_flag_2 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="sel_tmp11_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="33"/>
<pin id="1066" dir="1" index="1" bw="1" slack="33"/>
</pin_list>
<bind>
<opset="sel_tmp11 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="readBuffer3_flag_2_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="49"/>
<pin id="1071" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="readBuffer3_flag_2 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="readBuffer4_flag_2_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="49"/>
<pin id="1075" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="readBuffer4_flag_2 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_10_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="64" slack="6"/>
<pin id="1079" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_19_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="64" slack="6"/>
<pin id="1084" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="buffer_addr_4_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="1"/>
<pin id="1089" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_4 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_29_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="64" slack="6"/>
<pin id="1094" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="buffer_load_4_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="42"/>
<pin id="1099" dir="1" index="1" bw="32" slack="42"/>
</pin_list>
<bind>
<opset="buffer_load_4 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="tmp_39_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="64" slack="5"/>
<pin id="1104" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_s_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="1"/>
<pin id="1109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1112" class="1005" name="tmp_17_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="64" slack="1"/>
<pin id="1114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="tmp_27_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="64" slack="1"/>
<pin id="1119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="tmp_37_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="64" slack="1"/>
<pin id="1124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_11_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="64" slack="1"/>
<pin id="1129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp_20_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="64" slack="8"/>
<pin id="1134" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="tmp_30_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="64" slack="14"/>
<pin id="1139" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_40_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="25"/>
<pin id="1144" dir="1" index="1" bw="64" slack="25"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="outAccumulate1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="1"/>
<pin id="1149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outAccumulate1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_21_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="64" slack="1"/>
<pin id="1156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="outAccumulate_1_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outAccumulate_1 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp_31_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="64" slack="1"/>
<pin id="1168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="outAccumulate_2_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="1"/>
<pin id="1173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outAccumulate_2 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="sel_tmp19_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="10"/>
<pin id="1180" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sel_tmp19 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="tmp_41_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="64" slack="2"/>
<pin id="1185" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="outAccumulate_7_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="1"/>
<pin id="1190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outAccumulate_7 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="tmp_51_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="1"/>
<pin id="1195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="125"><net_src comp="98" pin="2"/><net_sink comp="118" pin=4"/></net>

<net id="126"><net_src comp="111" pin="3"/><net_sink comp="118" pin=3"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="118" pin=3"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="118" pin=3"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="199"><net_src comp="193" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="204"><net_src comp="200" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="80" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="118" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="243"><net_src comp="118" pin="5"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="249"><net_src comp="214" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="255"><net_src comp="92" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="251" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="275" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="12" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="300" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="304" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="308" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="312" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="183" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="319" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="193" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="319" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="359"><net_src comp="319" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="344" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="319" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="355" pin="2"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="326" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="193" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="326" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="389"><net_src comp="326" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="374" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="326" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="193" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="404" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="414" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="193" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="18" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="30" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="30" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="36" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="30" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="475" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="483"><net_src comp="36" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="30" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="436" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="190" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="436" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="510"><net_src comp="436" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="40" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="495" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="36" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="448" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="30" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="453" pin="3"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="464" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="30" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="469" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="484" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="30" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="489" pin="3"/><net_sink comp="547" pin=2"/></net>

<net id="562"><net_src comp="554" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="512" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="495" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="30" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="506" pin="2"/><net_sink comp="569" pin=2"/></net>

<net id="582"><net_src comp="30" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="448" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="601"><net_src comp="593" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="589" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="518" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="583" pin="3"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="453" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="30" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="597" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="523" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="611" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="36" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="464" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="597" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="530" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="643" pin="3"/><net_sink comp="649" pin=2"/></net>

<net id="662"><net_src comp="631" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="30" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="469" pin="3"/><net_sink comp="657" pin=2"/></net>

<net id="670"><net_src comp="657" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="671"><net_src comp="30" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="597" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="535" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="665" pin="3"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="36" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="589" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="484" pin="2"/><net_sink comp="691" pin=2"/></net>

<net id="703"><net_src comp="631" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="691" pin="3"/><net_sink comp="698" pin=2"/></net>

<net id="710"><net_src comp="698" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="597" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="542" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="705" pin="3"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="631" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="685" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="30" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="489" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="738"><net_src comp="725" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="739"><net_src comp="30" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="597" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="547" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="733" pin="3"/><net_sink comp="740" pin=2"/></net>

<net id="753"><net_src comp="597" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="558" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="760"><net_src comp="597" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="569" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="30" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="768"><net_src comp="597" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="577" pin="3"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="763" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="40" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="755" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="18" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="740" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="16" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="672" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="14" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="618" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="12" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="770" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="10" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="190" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="46" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="822"><net_src comp="54" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="823"><net_src comp="205" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="829"><net_src comp="205" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="835"><net_src comp="205" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="846"><net_src comp="836" pin="3"/><net_sink comp="841" pin=2"/></net>

<net id="852"><net_src comp="841" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="853"><net_src comp="54" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="859"><net_src comp="205" pin="1"/><net_sink comp="854" pin=2"/></net>

<net id="865"><net_src comp="854" pin="3"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="80" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="874"><net_src comp="86" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="878"><net_src comp="871" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="882"><net_src comp="251" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="886"><net_src comp="879" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="888"><net_src comp="879" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="892"><net_src comp="261" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="899"><net_src comp="269" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="279" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="910"><net_src comp="900" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="911"><net_src comp="900" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="912"><net_src comp="900" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="913"><net_src comp="900" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="914"><net_src comp="900" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="915"><net_src comp="900" pin="1"/><net_sink comp="748" pin=2"/></net>

<net id="919"><net_src comp="284" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="923"><net_src comp="916" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="927"><net_src comp="295" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="933"><net_src comp="312" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="939"><net_src comp="333" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="942"><net_src comp="936" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="943"><net_src comp="936" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="944"><net_src comp="936" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="945"><net_src comp="936" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="946"><net_src comp="936" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="947"><net_src comp="936" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="948"><net_src comp="936" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="952"><net_src comp="344" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="955"><net_src comp="949" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="959"><net_src comp="127" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="964"><net_src comp="355" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="969"><net_src comp="369" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="975"><net_src comp="374" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="982"><net_src comp="135" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="118" pin=3"/></net>

<net id="987"><net_src comp="385" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="992"><net_src comp="399" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="998"><net_src comp="404" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1005"><net_src comp="409" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1010"><net_src comp="421" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1015"><net_src comp="426" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1018"><net_src comp="1012" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1019"><net_src comp="1012" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1020"><net_src comp="1012" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1021"><net_src comp="1012" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1022"><net_src comp="1012" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1023"><net_src comp="1012" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1024"><net_src comp="1012" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1028"><net_src comp="231" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1034"><net_src comp="143" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1039"><net_src comp="495" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1044"><net_src comp="151" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="118" pin=3"/></net>

<net id="1049"><net_src comp="597" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1054"><net_src comp="603" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="631" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1063"><net_src comp="649" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="685" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1072"><net_src comp="711" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="748" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="208" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1085"><net_src comp="211" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1090"><net_src comp="159" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1095"><net_src comp="208" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1100"><net_src comp="118" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="1105"><net_src comp="208" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1110"><net_src comp="219" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1115"><net_src comp="224" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1120"><net_src comp="219" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1125"><net_src comp="224" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1130"><net_src comp="219" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1135"><net_src comp="224" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1140"><net_src comp="219" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1145"><net_src comp="224" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1150"><net_src comp="817" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1153"><net_src comp="1147" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1157"><net_src comp="211" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1162"><net_src comp="824" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1165"><net_src comp="1159" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1169"><net_src comp="211" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1174"><net_src comp="830" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="836" pin=2"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1177"><net_src comp="1171" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1181"><net_src comp="847" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="1186"><net_src comp="208" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1191"><net_src comp="860" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1196"><net_src comp="200" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="104" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: value_out_V | {55 }
	Port: delayCount | {6 }
	Port: readBuffer1 | {6 }
	Port: readBuffer2 | {6 }
	Port: readBuffer3 | {6 }
	Port: readBuffer4 | {6 }
	Port: writeBuffer | {5 }
	Port: buffer_r | {4 }
 - Input state : 
	Port: Echo : change_V | {1 }
	Port: Echo : value_in_V | {3 }
	Port: Echo : delay | {1 }
	Port: Echo : scale | {1 }
	Port: Echo : delayCount | {5 }
	Port: Echo : readBuffer1 | {5 }
	Port: Echo : readBuffer2 | {5 }
	Port: Echo : readBuffer3 | {4 }
	Port: Echo : readBuffer4 | {6 }
	Port: Echo : writeBuffer | {2 }
	Port: Echo : buffer_r | {5 6 7 8 }
  - Chain level:
	State 1
	State 2
		writeBuffer_load_s : 1
		tmp_2 : 2
	State 3
	State 4
		readBuffer3_load_s : 1
		buffer_addr_5 : 1
		StgValue_75 : 2
	State 5
		delayCount_load_s : 1
		readBuffer1_load_s : 1
		readBuffer2_load_s : 1
		tmp_7 : 2
		StgValue_89 : 1
		StgValue_90 : 1
		tmp_8 : 2
		tmp_4 : 2
		buffer_addr : 3
		buffer_load : 4
		tmp_13 : 2
		tmp_14 : 3
		tmp_15 : 4
		tmp_16 : 2
		tmp_18 : 2
		buffer_addr_1 : 3
		buffer_load_1 : 4
		tmp_23 : 2
		tmp_24 : 3
		tmp_25 : 4
		tmp_26 : 1
		tmp_34 : 2
		tmp_35 : 3
		tmp_44 : 3
	State 6
		readBuffer4_load_s : 1
		buffer_addr_2 : 1
		buffer_load_2 : 2
		tmp_36 : 2
		tmp_38 : 2
		buffer_addr_3 : 3
		buffer_load_3 : 4
		tmp_43 : 2
		not_tmp_3 : 3
		p_readBuffer1_new_1 : 1
		p_readBuffer2_new_1 : 1
		p_readBuffer3_new_1 : 1
		p_readBuffer4_flag_1 : 3
		tmp_45 : 3
		p_readBuffer4_new_1 : 3
		readBuffer1_flag_2 : 1
		sel_tmp1 : 1
		sel_tmp5 : 1
		readBuffer2_flag_2 : 2
		sel_tmp7 : 1
		readBuffer2_new_2 : 2
		sel_tmp13 : 1
		sel_tmp14 : 2
		readBuffer3_flag_2 : 3
		sel_tmp16 : 1
		readBuffer3_new_2 : 2
		readBuffer4_flag_2 : 3
		readBuffer4_new_2 : 4
		tmp_48 : 1
		StgValue_174 : 4
		StgValue_175 : 5
		StgValue_176 : 4
		StgValue_177 : 3
		StgValue_178 : 3
		StgValue_179 : 3
		StgValue_180 : 2
		StgValue_181 : 1
		StgValue_182 : 2
	State 7
		tmp_50 : 1
		buffer_addr_4 : 2
		buffer_load_4 : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		outAccumulate1 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		outAccumulate_1 : 1
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		outAccumulate_2 : 1
	State 39
		sel_tmp18 : 1
		sel_tmp19 : 2
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		outAccumulate_3 : 1
		outAccumulate_7 : 2
	State 50
	State 51
	State 52
	State 53
	State 54
		StgValue_282 : 1
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dmul   |          grp_fu_219         |    11   |   317   |   578   |
|          |          grp_fu_224         |    11   |   317   |   578   |
|----------|-----------------------------|---------|---------|---------|
|   dadd   |          grp_fu_214         |    3    |   445   |   1149  |
|----------|-----------------------------|---------|---------|---------|
|          |  writeBuffer_load_s_fu_261  |    0    |    0    |    32   |
|          |  readBuffer3_load_s_fu_284  |    0    |    0    |    32   |
|          |   delayCount_load_s_fu_312  |    0    |    0    |    32   |
|          |  readBuffer1_load_s_fu_319  |    0    |    0    |    32   |
|          |  readBuffer2_load_s_fu_326  |    0    |    0    |    32   |
|          |        tmp_14_fu_361        |    0    |    0    |    32   |
|          |        tmp_24_fu_391        |    0    |    0    |    32   |
|          |        tmp_34_fu_414        |    0    |    0    |    32   |
|          |  readBuffer4_load_s_fu_436  |    0    |    0    |    32   |
|          |   readBuffer1_new_1_fu_453  |    0    |    0    |    32   |
|          |   readBuffer2_new_1_fu_469  |    0    |    0    |    32   |
|          |   readBuffer3_new_1_fu_489  |    0    |    0    |    32   |
|          |  p_readBuffer1_new_1_fu_523 |    0    |    0    |    32   |
|          |  p_readBuffer2_new_1_fu_535 |    0    |    0    |    32   |
|          |  p_readBuffer3_new_1_fu_547 |    0    |    0    |    32   |
|          |  p_readBuffer4_new_1_fu_569 |    0    |    0    |    32   |
|          |  p_delayCount_load_s_fu_577 |    0    |    0    |    32   |
|          |       sel_tmp8_fu_583       |    0    |    0    |    2    |
|          |  readBuffer1_flag_2_fu_603  |    0    |    0    |    2    |
|          |       sel_tmp1_fu_611       |    0    |    0    |    32   |
|          |   readBuffer1_new_2_fu_618  |    0    |    0    |    32   |
|          |       sel_tmp4_fu_636       |    0    |    0    |    2    |
|  select  |       sel_tmp5_fu_643       |    0    |    0    |    2    |
|          |  readBuffer2_flag_2_fu_649  |    0    |    0    |    2    |
|          |       sel_tmp6_fu_657       |    0    |    0    |    32   |
|          |       sel_tmp7_fu_665       |    0    |    0    |    32   |
|          |   readBuffer2_new_2_fu_672  |    0    |    0    |    32   |
|          |       sel_tmp12_fu_691      |    0    |    0    |    2    |
|          |       sel_tmp13_fu_698      |    0    |    0    |    2    |
|          |       sel_tmp14_fu_705      |    0    |    0    |    2    |
|          |  readBuffer3_flag_2_fu_711  |    0    |    0    |    2    |
|          |       sel_tmp15_fu_725      |    0    |    0    |    32   |
|          |       sel_tmp16_fu_733      |    0    |    0    |    32   |
|          |   readBuffer3_new_2_fu_740  |    0    |    0    |    32   |
|          |  readBuffer4_flag_2_fu_748  |    0    |    0    |    2    |
|          |   readBuffer4_new_2_fu_755  |    0    |    0    |    32   |
|          |        tmp_47_fu_763        |    0    |    0    |    32   |
|          |    outAccumulate1_fu_817    |    0    |    0    |    32   |
|          |    outAccumulate_1_fu_824   |    0    |    0    |    32   |
|          |    outAccumulate_2_fu_830   |    0    |    0    |    32   |
|          |       sel_tmp17_fu_836      |    0    |    0    |    32   |
|          |       sel_tmp18_fu_841      |    0    |    0    |    32   |
|          |       sel_tmp19_fu_847      |    0    |    0    |    32   |
|          |    outAccumulate_3_fu_854   |    0    |    0    |    32   |
|          |    outAccumulate_7_fu_860   |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|  sitodp  |          grp_fu_231         |    0    |   412   |   645   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_5_fu_295        |    0    |   101   |    37   |
|          |        tmp_13_fu_355        |    0    |   101   |    37   |
|          |        tmp_23_fu_385        |    0    |   101   |    37   |
|    add   |        tmp_33_fu_409        |    0    |   101   |    37   |
|          |        tmp_43_fu_506        |    0    |   101   |    37   |
|          |        tmp_48_fu_770        |    0    |   101   |    37   |
|          |        tmp_49_fu_806        |    0    |   101   |    37   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_200         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |          grp_fu_208         |    0    |   100   |   138   |
|          |          grp_fu_211         |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|  fptrunc |          grp_fu_205         |    0    |   128   |   277   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_251        |    0    |    0    |    16   |
|          |         tmp_2_fu_269        |    0    |    0    |    16   |
|          |         tmp_7_fu_333        |    0    |    0    |    16   |
|          |         tmp_8_fu_344        |    0    |    0    |    16   |
|          |        tmp_15_fu_369        |    0    |    0    |    16   |
|   icmp   |        tmp_16_fu_374        |    0    |    0    |    16   |
|          |        tmp_25_fu_399        |    0    |    0    |    16   |
|          |        tmp_26_fu_404        |    0    |    0    |    16   |
|          |        tmp_35_fu_421        |    0    |    0    |    16   |
|          |        tmp_44_fu_426        |    0    |    0    |    16   |
|          |        tmp_36_fu_495        |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |  readBuffer1_flag_1_fu_448  |    0    |    0    |    2    |
|          |  readBuffer2_flag_1_fu_464  |    0    |    0    |    2    |
|          |  readBuffer3_flag_1_fu_484  |    0    |    0    |    2    |
|          | p_readBuffer1_flag_1_fu_518 |    0    |    0    |    2    |
|    or    | p_readBuffer2_flag_1_fu_530 |    0    |    0    |    2    |
|          | p_readBuffer3_flag_1_fu_542 |    0    |    0    |    2    |
|          |         tmp5_fu_554         |    0    |    0    |    2    |
|          | p_readBuffer4_flag_1_fu_558 |    0    |    0    |    2    |
|          |        tmp_45_fu_564        |    0    |    0    |    2    |
|          |        tmp_46_fu_719        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       not_tmp_1_fu_279      |    0    |    0    |    2    |
|          |       not_tmp_8_fu_443      |    0    |    0    |    2    |
|          |       not_tmp_s_fu_459      |    0    |    0    |    2    |
|    xor   |       not_tmp_2_fu_479      |    0    |    0    |    2    |
|          |       not_tmp_3_fu_512      |    0    |    0    |    2    |
|          |       sel_tmp2_fu_626       |    0    |    0    |    2    |
|          |       sel_tmp10_fu_680      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       sel_tmp9_fu_589       |    0    |    0    |    2    |
|          |         tmp6_fu_593         |    0    |    0    |    2    |
|    and   |        sel_tmp_fu_597       |    0    |    0    |    2    |
|          |       sel_tmp3_fu_631       |    0    |    0    |    2    |
|          |       sel_tmp11_fu_685      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |    scale_read_read_fu_80    |    0    |    0    |    0    |
|   read   |    delay_read_read_fu_86    |    0    |    0    |    0    |
|          |        grp_read_fu_92       |    0    |    0    |    0    |
|          |        grp_read_fu_98       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_104      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_3_fu_291        |    0    |    0    |    0    |
|          |         tmp_4_fu_350        |    0    |    0    |    0    |
|   sext   |        tmp_18_fu_380        |    0    |    0    |    0    |
|          |        tmp_28_fu_475        |    0    |    0    |    0    |
|          |        tmp_38_fu_501        |    0    |    0    |    0    |
|          |        tmp_50_fu_812        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    27   |   2731  |   5512  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|buffer_r|   128  |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   128  |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   buffer_addr_1_reg_979   |   16   |
|   buffer_addr_2_reg_1031  |   16   |
|   buffer_addr_3_reg_1041  |   16   |
|   buffer_addr_4_reg_1087  |   16   |
|    buffer_addr_reg_956    |   16   |
|   buffer_load_4_reg_1097  |   32   |
| delayCount_load_s_reg_930 |   32   |
|     delay_read_reg_871    |   32   |
|     not_tmp_1_reg_900     |    1   |
|  outAccumulate1_reg_1147  |   32   |
|  outAccumulate_1_reg_1159 |   32   |
|  outAccumulate_2_reg_1171 |   32   |
|  outAccumulate_7_reg_1188 |   32   |
|readBuffer1_flag_2_reg_1051|    1   |
|readBuffer2_flag_2_reg_1060|    1   |
|readBuffer3_flag_2_reg_1069|    1   |
| readBuffer3_load_s_reg_916|   32   |
|readBuffer4_flag_2_reg_1073|    1   |
|          reg_235          |   32   |
|          reg_240          |   32   |
|          reg_246          |   64   |
|     scale_read_reg_866    |   32   |
|     sel_tmp11_reg_1064    |    1   |
|     sel_tmp19_reg_1178    |   32   |
|     sel_tmp3_reg_1055     |    1   |
|      sel_tmp_reg_1046     |    1   |
|      tmp_10_reg_1077      |   64   |
|      tmp_11_reg_1127      |   64   |
|       tmp_13_reg_961      |   32   |
|       tmp_15_reg_966      |    1   |
|       tmp_16_reg_972      |    1   |
|      tmp_17_reg_1112      |   64   |
|      tmp_19_reg_1082      |   64   |
|       tmp_1_reg_879       |    1   |
|      tmp_20_reg_1132      |   64   |
|      tmp_21_reg_1154      |   64   |
|       tmp_23_reg_984      |   32   |
|       tmp_25_reg_989      |    1   |
|       tmp_26_reg_995      |    1   |
|      tmp_27_reg_1117      |   64   |
|      tmp_29_reg_1092      |   64   |
|       tmp_2_reg_896       |    1   |
|      tmp_30_reg_1137      |   64   |
|      tmp_31_reg_1166      |   64   |
|      tmp_33_reg_1002      |   32   |
|      tmp_35_reg_1007      |    1   |
|      tmp_36_reg_1036      |    1   |
|      tmp_37_reg_1122      |   64   |
|      tmp_39_reg_1102      |   64   |
|      tmp_40_reg_1142      |   64   |
|      tmp_41_reg_1183      |   64   |
|      tmp_44_reg_1012      |    1   |
|      tmp_51_reg_1193      |   32   |
|       tmp_5_reg_924       |   32   |
|       tmp_6_reg_190       |   32   |
|       tmp_7_reg_936       |    1   |
|       tmp_8_reg_949       |    1   |
|       tmp_9_reg_1025      |   64   |
|       tmp_s_reg_1107      |   64   |
| writeBuffer_flag_1_reg_167|    1   |
| writeBuffer_load_s_reg_889|   32   |
| writeBuffer_new_1_reg_179 |   32   |
+---------------------------+--------+
|           Total           |  1828  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_104      |  p2  |   2  |  32  |   64   ||    9    |
|      grp_access_fu_118     |  p0  |   6  |  16  |   96   ||    33   |
|      grp_access_fu_118     |  p3  |   5  |  16  |   80   ||    27   |
| writeBuffer_flag_1_reg_167 |  p0  |   2  |   1  |    2   ||    9    |
|         grp_fu_208         |  p0  |   3  |  32  |   96   ||    15   |
|         grp_fu_211         |  p0  |   3  |  32  |   96   ||    15   |
|         grp_fu_214         |  p0  |   4  |  64  |   256  ||    21   |
|         grp_fu_214         |  p1  |   4  |  64  |   256  ||    21   |
|         grp_fu_219         |  p0  |   3  |  64  |   192  ||    15   |
|         grp_fu_219         |  p1  |   4  |  64  |   256  ||    15   |
|         grp_fu_224         |  p0  |   3  |  64  |   192  ||    15   |
|         grp_fu_224         |  p1  |   4  |  64  |   256  ||    15   |
|         grp_fu_231         |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |  1906  ||  24.159 ||   219   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   27   |    -   |  2731  |  5512  |
|   Memory  |   128  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   24   |    -   |   219  |
|  Register |    -   |    -   |    -   |  1828  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   128  |   27   |   24   |  4559  |  5731  |
+-----------+--------+--------+--------+--------+--------+
