system.cpu.fetch.rateDist::total
system.mem_ctrls.rdQLenPdf::28
system.cpu.icache.overall_mshr_misses::total
system.mem_ctrls.avgQLat
system.cpu.commit.loads
system.cpu.rename.RunCycles
system.cpu.icache.avg_blocked_cycles::no_mshrs
system.l2.ReadSharedReq_hits::.cpu.data
system.clk_domain.clock
system.l2.ReadExReq_avg_mshr_miss_latency::total
system.cpu.iq.FU_type_0::FloatCmp
system.mem_ctrls.perBankRdBursts::0
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst
system.mem_ctrls.masterReadAccesses::.cpu.data
system.cpu.branchPred.condPredicted
system.cpu.iq.iqSquashedOperandsExamined
system.l2.demand_accesses::.cpu.data
system.mem_ctrls.wrQLenPdf::36
system.cpu.icache.demand_mshr_miss_latency::total
system.cpu.dcache.avg_blocked_cycles::no_targets
system.cpu.commit.op_class_0::SimdCvt
system.cpu.rename.RenamedInsts
system.l2.demand_avg_miss_latency::total
system.cpu.iew.wb_producers
system.cpu.iq.FU_type_0::FloatMemRead
system.mem_ctrls.wrPerTurnAround::mean
system.cpu.iq.FU_type_0::SimdCmp
system.cpu.icache.demand_mshr_hits::.cpu.inst
system.cpu.committedOps
system.cpu.dcache.tags.data_accesses
system.mem_ctrls.bytes_read::.cpu.data
system.cpu.iq.issued_per_cycle::5
system.cpu.dcache.tags.warmup_cycle
system.cpu.commit.op_class_0::FloatMemRead
system.l2.demand_miss_latency::.cpu.inst
system.cpu.commit.op_class_0::SimdFloatMult
system.mem_ctrls.perBankWrBursts::6
system.l2.overall_miss_latency::total
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst
system.cpu.commit.op_class_0::SimdAlu
system.cpu.iew.iewBlockCycles
system.mem_ctrls_1.totalIdleTime
system.l2.demand_mshr_miss_latency::.cpu.inst
system.mem_ctrls.rdPerTurnAround::stdev
system.cpu.dcache.WriteReq_hits::.cpu.data
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data
system.mem_ctrls.wrQLenPdf::16
system.cpu.icache.overall_mshr_hits::.cpu.inst
system.mem_ctrls_0.actEnergy
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side
system.l2.ReadCleanReq_avg_mshr_miss_latency::total
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED
system.l2.WritebackDirty_accesses::.writebacks
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED
system.cpu.icache.ReadReq_miss_latency::.cpu.inst
system.mem_ctrls.wrQLenPdf::23
system.l2.ReadSharedReq_miss_latency::.cpu.data
system.cpu.icache.overall_miss_latency::total
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data
system.l2.ReadExReq_mshr_miss_latency::total
system.membus.respLayer1.occupancy
system.mem_ctrls.avgWrBWSys
system.cpu.dcache.overall_misses::.cpu.data
system.cpu.numCycles
system.cpu.dcache.overall_misses::total
system.mem_ctrls.masterReadRate::.cpu.data
system.mem_ctrls.wrQLenPdf::5
system.cpu.icache.ReadReq_accesses::.cpu.inst
system.mem_ctrls_0.memoryStateTime::SREF
system.cpu.iq.issued_per_cycle::3
system.l2.overall_mshr_miss_latency::.cpu.inst
system.tol2bus.trans_dist::CleanEvict
system.l2.WritebackDirty_hits::total
system.cpu.dcache.ReadReq_hits::.cpu.data
system.membus.snoop_fanout::total
system.membus.pkt_count::total
system.mem_ctrls.bw_write::.writebacks
system.cpu.rename.UnblockCycles
host_mem_usage
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED
system.l2.demand_miss_latency::total
system.mem_ctrls_0.totalIdleTime
system.cpu.rename.fp_rename_lookups
system.l2.demand_hits::.cpu.data
system.tol2bus.snoop_filter.hit_multi_requests
system.mem_ctrls_1.refreshEnergy
system.cpu.commit.committed_per_cycle::3
system.mem_ctrls_1.actBackEnergy
system.cpu.rename.skidInsts
system.mem_ctrls.masterReadTotalLat::.cpu.inst
system.mem_ctrls_1.memoryStateTime::ACT
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst
system.mem_ctrls.bw_total::.writebacks
system.mem_ctrls.bw_write::total
system.mem_ctrls.avgWrBW
system.l2.ReadCleanReq_mshr_miss_latency::total
system.cpu.commit.op_class_0::IntDiv
system.mem_ctrls_0.memoryStateTime::ACT
system.l2.ReadExReq_mshr_miss_latency::.cpu.data
system.mem_ctrls.wrQLenPdf::15
host_tick_rate
system.cpu.iew.iewUnblockCycles
system.mem_ctrls_1.totalEnergy
system.l2.ReadExReq_miss_latency::total
system.cpu.branchPred.condIncorrect
system.membus.pkt_size::total
system.mem_ctrls.masterReadBytes::.cpu.data
system.mem_ctrls_1.readEnergy
system.cpu.iew.iewExecSquashedInsts
system.mem_ctrls.rdQLenPdf::5
system.l2.tags.tag_accesses
system.cpu.icache.demand_miss_latency::total
system.mem_ctrls_0.selfRefreshEnergy
system.cpu.iq.FU_type_0::SimdAlu
system.cpu.icache.ReadReq_miss_latency::total
system.l2.demand_mshr_miss_latency::.cpu.data
system.mem_ctrls_0.totalEnergy
system.mem_ctrls_1.memoryStateTime::REF
sim_ticks
system.cpu.commit.committed_per_cycle::6
system.cpu.dcache.demand_miss_latency::total
system.tol2bus.snoop_filter.hit_single_requests
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED
system.mem_ctrls_0.memoryStateTime::REF
system.cpu.iew.iewExecLoadInsts
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED
system.cpu.dtb.rdAccesses
final_tick
system.mem_ctrls_0.actBackEnergy
system.cpu.cc_regfile_writes
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED
system.membus.pwrStateResidencyTicks::UNDEFINED
system.cpu.dcache.overall_mshr_miss_latency::total
system.cpu.iq.FU_type_0::SimdMisc
system.mem_ctrls.avgWrQLen
system.cpu.dcache.demand_mshr_miss_latency::total
system.cpu.icache.demand_miss_latency::.cpu.inst
system.l2.tags.age_task_id_blocks_1024::3
system.cpu.dcache.ReadReq_accesses::total
system.l2.overall_mshr_miss_latency::.cpu.data
system.mem_ctrls.peakBW
system.cpu.dcache.demand_miss_latency::.cpu.data
system.l2.demand_miss_latency::.cpu.data
system.pwrStateResidencyTicks::UNDEFINED
system.cpu.commit.membars
system.cpu.iq.FU_type_0::MemRead
system.cpu.iew.predictedTakenIncorrect
system.l2.demand_mshr_miss_latency::total
system.cpu.dcache.ReadReq_accesses::.cpu.data
system.mem_ctrls.bw_read::total
system.mem_ctrls.masterReadTotalLat::.cpu.data
system.l2.ReadSharedReq_hits::total
system.cpu.commit.committed_per_cycle::1
system.cpu.iq.iqSquashedInstsIssued
system.cpu.iew.iewLSQFullEvents
system.tol2bus.pwrStateResidencyTicks::UNDEFINED
system.mem_ctrls.masterWriteAvgLat::.writebacks
system.mem_ctrls_1.selfRefreshEnergy
system.cpu.pwrStateResidencyTicks::ON
system.l2.overall_mshr_miss_latency::total
system.mem_ctrls.totGap
system.mem_ctrls.totQLat
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED
system.l2.pwrStateResidencyTicks::UNDEFINED
system.cpu.dcache.overall_miss_latency::.cpu.data
system.l2.overall_miss_latency::.cpu.data
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED
system.l2.tags.pwrStateResidencyTicks::UNDEFINED
system.mem_ctrls.bw_total::total
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED
system.mem_ctrls.bytesReadWrQ
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED
system.mem_ctrls.servicedByWrQ
system.mem_ctrls_0.refreshEnergy
system.mem_ctrls_1.actPowerDownEnergy
system.mem_ctrls_0.memoryStateTime::ACT_PDN
system.mem_ctrls_0.actPowerDownEnergy
system.mem_ctrls_1.memoryStateTime::ACT_PDN
