// SPDX-License-Identifier: Apache-2.0
/*
 * dts file for Xilinx KV260 bist
 *
 * (C) Copyright 2022 - 2024, Advanced Micro Devices, Inc.
 *
 */

/dts-v1/;
/plugin/;

&fpga_full {
	#address-cells = <2>;
	#size-cells = <2>;
	firmware-name = "kv260-bist.bit.bin";
	resets = <&zynqmp_reset 116>, <&zynqmp_reset 117>, <&zynqmp_reset 118>, <&zynqmp_reset 119>;
};

&amba {
	afi0: afi0 {
		compatible = "xlnx,afi-fpga";
		config-afi = <0 0>, <1 0>, <2 0>, <3 0>, <4 0>, <5 0>, <6 0>, <7 0>, <8 0>, <9 0>, <10 0>, <11 0>, <12 0>, <13 0>, <14 0x0>, <15 0x000>;
	};

	/* fpga clocks */
	pl0_ref_200M: pl0_ref_200M { /* clk_out1 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <6>;
		clock-mult = <12>;
	};

	pl0_ref_100M: pl0_ref_100M { /* clk_out2 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <12>;
		clock-mult = <12>;
	};

	pl0_ref_300M: pl0_ref_300M { /* clk_out3 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <4>;
		clock-mult = <12>;
	};

	pl0_ref_50M: pl0_ref_50M { /* clk_out4 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <24>;
		clock-mult = <12>;
	};

	axi_gpio: reset_gpio@80080000 {
		#gpio-cells = <2>;
		compatible = "xlnx,xps-gpio-1.00.a";
		clocks = <&pl0_ref_100M>;
		gpio-controller ;
		reg = < 0x0 0x80080000 0x0 0x10000 >;
		xlnx,all-inputs = <0x0>;
		xlnx,all-inputs-2 = <0x0>;
		xlnx,all-outputs = <0x1>;
		xlnx,all-outputs-2 = <0x0>;
		xlnx,dout-default = <0x0>;
		xlnx,dout-default-2 = <0x0>;
		xlnx,gpio-width = <0x4>;
		xlnx,gpio2-width = <0x20>;
		xlnx,interrupt-present = <0x0>;
		xlnx,is-dual = <0x0>;
		xlnx,tri-default = <0xffffffff>;
		xlnx,tri-default-2 = <0xffffffff>;
	};
	
	axi_gpio_pmod: gpio@80020000 {
		#gpio-cells = <2>;
		compatible = "xlnx,xps-gpio-1.00.a";
		clocks = <&pl0_ref_100M>;
		gpio-controller ;
		reg = < 0x0 0x80020000 0x0 0x10000 >;
		xlnx,all-inputs = <0x0>;
		xlnx,all-inputs-2 = <0x0>;
		xlnx,all-outputs = <0x0>;
		xlnx,all-outputs-2 = <0x0>;
		xlnx,dout-default = <0x0>;
		xlnx,dout-default-2 = <0x0>;
		xlnx,gpio-width = <0x8>;
		xlnx,gpio2-width = <0x20>;
		xlnx,interrupt-present = <0x0>;
		xlnx,is-dual = <0x0>;
		xlnx,tri-default = <0xffffffff>;
		xlnx,tri-default-2 = <0xffffffff>;
	};

	/* ar1335 isp mipi rx pipeline */
	ap1302_vdd: fixedregulator@0 {
		compatible = "regulator-fixed";
		regulator-name = "ap1302_vdd";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		enable-active-high;
	};

	ap1302_vaa: fixedregulator@1 {
		compatible = "regulator-fixed";
		regulator-name = "ap1302_vaa";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	ap1302_vddio: fixedregulator@2 {
		compatible = "regulator-fixed";
		regulator-name = "ap1302_vddio";
		regulator-min-microvolt = <1200000>;
		regulator-max-microvolt = <1200000>;
	};

	imx219_vana: imxfixedregulator@0 {
		compatible = "regulator-fixed";
		regulator-name = "imx219_vana";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		enable-active-high;
	};

	imx219_vdig: imxfixedregulator@1 {
		compatible = "regulator-fixed";
		regulator-name = "imx219_vdig";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	imx219_vddl: imxfixedregulator@2 {
		compatible = "regulator-fixed";
		regulator-name = "imx219_vddl";
		regulator-min-microvolt = <1200000>;
		regulator-max-microvolt = <1200000>;
	};

	ar1335_vddio: ar1335fixedregulator@0 {
		compatible = "regulator-fixed";
		regulator-name = "ar1335_vddio";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		enable-active-high;
	};

	ar1335_vdd: ar1335fixedregulator@1 {
		compatible = "regulator-fixed";
		regulator-name = "ar1335_vdd";
		regulator-min-microvolt = <1200000>;
		regulator-max-microvolt = <1200000>;
	};

	ar1335_vaa: ar1335fixedregulator@2 {
		compatible = "regulator-fixed";
		regulator-name = "ar1335_vaa";
		regulator-min-microvolt = <2700000>;
		regulator-max-microvolt = <2700000>;
	};

	axi_iic: i2c@80030000 {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "s_axi_aclk";
		clocks = <&pl0_ref_100M>;
		compatible = "xlnx,axi-iic-2.1", "xlnx,xps-iic-2.00.a";
		interrupt-names = "iic2intc_irpt";
		interrupt-parent = <&gic>;
		interrupts = <0 107 4>;
		reg = <0x0 0x80030000 0x0 0x10000>;

		i2c_mux: i2c-mux@74 {
			compatible = "nxp,pca9546";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x74>;
			i2c@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0>;
				ap1302: isp@3c {
					compatible = "onnn,ap1302";
					reg = <0x3c>;
					#address-cells = <1>;
					#size-cells = <0>;
					reset-gpios = <&axi_gpio 0 1>;
					clocks = <&si5332_2>; /* u17 - 48MHz clock - modelled in board dts */
					sensors {
						#address-cells = <1>;
						#size-cells = <0>;
						onnn,model = "onnn,ar1335";
						sensor@0 {
							reg = <0>;
							vdd-supply = <&ap1302_vdd>;
							vaa-supply = <&ap1302_vaa>;
							vddio-supply = <&ap1302_vddio>;
						};
					};
					ports {
						#address-cells = <1>;
						#size-cells = <0>;
						port@0 {
							reg = <2>;
							isp_out: endpoint {
								remote-endpoint = <&isp_csiss_in>;
								data-lanes = <1 2 3 4>;
							};
						};
					};
				};
			};
			i2c@1 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <1>;
				ar1335: sensor@36 {
					compatible = "ar1335";
					reg = <0x36>;
					#address-cells = <1>;
					#size-cells = <0>;
					reset-gpios = <&axi_gpio 2 0>;
					clocks = <&si5332_3>;
					clock-names = "extclk";
					vdd_io-supply = <&ar1335_vddio>;
					vdd-supply = <&ar1335_vdd>;
					vaa-supply = <&ar1335_vaa>;
					port {
						clock-lanes = <0>;
						ar1335_out: endpoint {
							remote-endpoint = <&ias_csiss_in>;
							data-lanes = <1 2 3 4>;
						};
					};
				};
			};
			i2c@2 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <2>;
				imx219: sensor@10 {
					compatible = "sony,imx219";
					reg = <0x10>;
					clocks = <&si5332_3>; /* u17 - 24Mhz clock - modelled in board dts */
					reset-gpios = <&axi_gpio 3 0>;
					VANA-supply = <&imx219_vana>;   /* 2.8v */
					VDIG-supply = <&imx219_vdig>;   /* 1.8v */
					VDDL-supply = <&imx219_vddl>;   /* 1.2v */
					port {
						imx219_0: endpoint {
							remote-endpoint = <&imx_csiss_in>;
							data-lanes = <1 2>;
							link-frequencies = /bits/ 64 <456000000>;
						};
					};
				};
			};
		};
	};

	isp_csiss: csiss@80000000 {
		compatible = "xlnx,mipi-csi2-rx-subsystem-5.0";
		reg = <0x0 0x80000000 0x0 0x10000>;
		clock-names = "lite_aclk", "dphy_clk_200M", "video_aclk";
		clocks = <&pl0_ref_100M>, <&pl0_ref_200M>, <&pl0_ref_300M>;
		interrupt-parent = <&gic>;
		interrupts = <0 104 4>;
		xlnx,csi-pxl-format = <0x18>;
		xlnx,axis-tdata-width = <32>;
		xlnx,max-lanes = <4>;
		xlnx,en-active-lanes;
		xlnx,vc = <4>;
		xlnx,ppc = <2>;
		xlnx,vfb;

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			port@1 {
				reg = <0x1>;
				xlnx,video-format = <0x3>;
				xlnx,video-width = <0x8>;

				isp_csiss_out: endpoint {
					remote-endpoint = <&isp_vcap_csi_in>;
				};
			};
			port@0 {
				reg = <0x0>;
				xlnx,video-format = <0x3>;
				xlnx,video-width = <0x8>;

				isp_csiss_in: endpoint {
					data-lanes = <1 2 3 4>;
					remote-endpoint = <&isp_out>;
				};
			};
		};
	};

	isp_fb_wr_csi: fb_wr@b0010000 {
		compatible = "xlnx,axi-frmbuf-wr-v2.1";
		reg = <0x0 0xb0010000 0x0 0x10000>;
		#dma-cells = <1>;
		interrupt-parent = <&gic>;
		interrupts = <0 105 4>;
		xlnx,vid-formats = "nv12";
		reset-gpios = <&gpio 78 1>;
		xlnx,dma-addr-width = <32>;
		xlnx,pixels-per-clock = <2>;
		xlnx,max-width = <3840>;
		xlnx,max-height = <2160>;
		clocks = <&pl0_ref_300M>;
		clock-names = "ap_clk";
	};

	isp_vcap_csi {
		compatible = "xlnx,video";
		dmas = <&isp_fb_wr_csi 0>;
		dma-names = "port0";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				direction = "input";

				isp_vcap_csi_in: endpoint {
					remote-endpoint = <&isp_csiss_out>;
				};
			};
		};
	};

	/* vcu encode/decode */
	vcu: vcu@80100000 {
		#address-cells = <2>;
		#clock-cells = <1>;
		#size-cells = <2>;
		clock-names = "pll_ref", "aclk", "vcu_core_enc", "vcu_mcu_enc", "vcu_core_dec", "vcu_mcu_dec";
		clocks = <&pl0_ref_50M>, <&pl0_ref_100M>, <&vcu 0>, <&vcu 1>, <&vcu 2>, <&vcu 3>;
		compatible = "xlnx,vcu-1.2", "xlnx,vcu";
		interrupt-names = "vcu_host_interrupt";
		interrupt-parent = <&gic>;
		interrupts = <0 106 4>;
		ranges;
		reg = <0x0 0x80140000 0x0 0x1000>, <0x0 0x80141000 0x0 0x1000>;
		reg-names = "vcu_slcr", "logicore";
		reset-gpios = <&gpio 85 0>;
		xlnx,skip-isolation;

		al5e: al5e@80100000 {
			compatible = "al,al5e-1.2", "al,al5e";
			interrupt-parent = <&gic>;
			interrupts = <0 106 4>;
			reg = <0x0 0x80100000 0x0 0x10000>;
		};

		al5d: al5d@80120000 {
			compatible = "al,al5d-1.2", "al,al5d";
			interrupt-parent = <&gic>;
			interrupts = <0 106 4>;
			reg = <0x0 0x80120000 0x0 0x10000>;
		};
	};

	imx_csiss_1: csiss@80050000 {
		compatible = "xlnx,mipi-csi2-rx-subsystem-5.0";
		reg = <0x0 0x80050000 0x0 0x10000>;
		clock-names = "lite_aclk", "dphy_clk_200M", "video_aclk";
		clocks = <&pl0_ref_100M>, <&pl0_ref_200M>, <&pl0_ref_300M>;
		interrupt-parent = <&gic>;
		interrupts = <0 92 4>;
		xlnx,csi-pxl-format = <0x2b>;
		xlnx,axis-tdata-width = <32>;
		xlnx,max-lanes = <2>;
		xlnx,en-active-lanes;
		xlnx,vc = <4>;
		xlnx,ppc = <1>;
		xlnx,vfb;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				xlnx,video-format = <0xc>;
				xlnx,video-width = <8>;
				xlnx,cfa-pattern = "rggb";

				imx_csiss_in: endpoint {
					data-lanes = <1 2>;
					remote-endpoint = <&imx219_0>;
				};
			};
			port@1 {
				reg = <1>;
				xlnx,video-format = <0xc>;
				xlnx,video-width = <8>;
				xlnx,cfa-pattern = "rggb";

				imx_csiss_out: endpoint {
					remote-endpoint = <&imx_demosaic_in>;
				};
			};
		};
	};

	imx_v_demosaic_0: v_demosaic@b0030000 {
		compatible = "xlnx,v-demosaic";
		reg = <0x0 0xb0030000 0x0 0x10000>;
		clocks = <&pl0_ref_300M>;
		reset-gpios = <&gpio 82 1>;
		xlnx,max-height = <1080>;
		xlnx,max-width = <1920>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				xlnx,video-width = <8>;
				xlnx,cfa-pattern = "rggb";

				imx_demosaic_in: endpoint {
					remote-endpoint = <&imx_csiss_out>;
				};
			};

			port@1 {
				reg = <1>;
				xlnx,video-width = <8>;

				imx_demosaic_out: endpoint {
					remote-endpoint = <&imx_scaler_in>;
				};
			};
		};
	};

	imx_scaler_1: scaler@b0080000 {
		compatible = "xlnx,v-vpss-scaler-2.2";
		reg = <0x0 0xb0080000 0x0 0x40000>;
		clock-names = "aclk_axis", "aclk_ctrl";
		clocks = <&pl0_ref_300M>, <&pl0_ref_300M>;
		xlnx,num-hori-taps = <6>;
		xlnx,num-vert-taps = <6>;
		xlnx,pix-per-clk = <1>;
		reset-gpios = <&gpio 83 1>;
		xlnx,max-height = <1080>;
		xlnx,max-width = <1920>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				xlnx,video-format = <0x2>;
				xlnx,video-width = <8>;

				imx_scaler_in: endpoint {
					remote-endpoint = <&imx_demosaic_out>;
				};
			};

			port@1 {
				reg = <1>;
				xlnx,video-format = <0x3>;
				xlnx,video-width = <8>;

				imx_scaler_out: endpoint {
					remote-endpoint = <&imx_vcap_csi_in>;
				};
			};
		};
	};

	imx_fb_wr_csi: fb_wr@b00c0000 {
		compatible = "xlnx,axi-frmbuf-wr-v2.1";
		reg = <0x0 0xb00c0000 0x0 0x10000>;
		#dma-cells = <1>;
		interrupt-parent = <&gic>;
		interrupts = <0 93 4>;
		reset-gpios = <&gpio 84 1>;
		xlnx,vid-formats = "nv12";
		xlnx,dma-addr-width = <32>;
		xlnx,pixels-per-clock = <1>;
		xlnx,max-height = <1080>;
		xlnx,max-width = <1920>;
		clocks = <&pl0_ref_300M>;
		clock-names = "ap_clk";
	};

	imx_vcap_csi {
		compatible = "xlnx,video";
		dmas = <&imx_fb_wr_csi 0>;
		dma-names = "port0";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				direction = "input";

				imx_vcap_csi_in: endpoint {
					remote-endpoint = <&imx_scaler_out>;
				};
			};
		};
	};

	ias_csiss_1: csiss@80010000 {
		compatible = "xlnx,mipi-csi2-rx-subsystem-5.0";
		reg = <0x0 0x80010000 0x0 0x10000>;
		clock-names = "lite_aclk", "dphy_clk_200M", "video_aclk";
		clocks = <&pl0_ref_100M>, <&pl0_ref_200M>, <&pl0_ref_300M>;
		interrupt-parent = <&gic>;
		interrupts = <0 89 4>;
		xlnx,csi-pxl-format = <0x2b>;
		xlnx,axis-tdata-width = <32>;
		xlnx,max-lanes = <4>;
		xlnx,en-active-lanes;
		xlnx,vc = <4>;
		xlnx,ppc = <2>;
		xlnx,vfb;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				xlnx,video-format = <0xc>;
				xlnx,video-width = <8>;
				xlnx,cfa-pattern = "rggb";
				ias_csiss_in: endpoint {
					data-lanes = <1 2 3 4>;
					remote-endpoint = <&ar1335_out>;
				};
			};
			port@1 {
				reg = <1>;
				xlnx,video-format = <0xc>;
				xlnx,video-width = <8>;
				xlnx,cfa-pattern = "rggb";
				ias_csiss_out: endpoint {
					remote-endpoint = <&ias_demosaic_in>;
				};
			};
		};
	};

	ias_v_demosaic_0: v_demosaic@b0000000 {
		compatible = "xlnx,v-demosaic";
		reg = <0x0 0xb0000000 0x0 0x10000>;
		clocks = <&pl0_ref_300M>;
		reset-gpios = <&gpio 79 1>;
		xlnx,max-height = <2160>;
		xlnx,max-width = <3840>;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				xlnx,video-width = <8>;
				xlnx,cfa-pattern = "rggb";
				ias_demosaic_in: endpoint {
					remote-endpoint = <&ias_csiss_out>;
				};
			};
			port@1 {
				reg = <1>;
				xlnx,video-width = <8>;
				ias_demosaic_out: endpoint {
					remote-endpoint = <&ias_scaler_in>;
				};
			};
		};
	};

	ias_scaler_1: scaler@b0040000 {
		compatible = "xlnx,v-vpss-scaler-2.2";
		reg = <0x0 0xb0040000 0x0 0x40000>;
		clock-names = "aclk_axis", "aclk_ctrl";
		clocks = <&pl0_ref_300M>, <&pl0_ref_300M>;
		xlnx,num-hori-taps = <6>;
		xlnx,num-vert-taps = <6>;
		xlnx,pix-per-clk = <2>;
		reset-gpios = <&gpio 80 1>;
		xlnx,max-height = <2160>;
		xlnx,max-width = <3840>;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				xlnx,video-format = <0x2>;
				xlnx,video-width = <8>;
				ias_scaler_in: endpoint {
					remote-endpoint = <&ias_demosaic_out>;
				};
			};
			port@1 {
				reg = <1>;
				xlnx,video-format = <0x3>;
				xlnx,video-width = <8>;
				ias_scaler_out: endpoint {
					remote-endpoint = <&ias_vcap_csi_in>;
				};
			};
		};
	};

	ias_fb_wr_csi: fb_wr@b0020000 {
		compatible = "xlnx,axi-frmbuf-wr-v2.1";
		reg = <0x0 0xb0020000 0x0 0x10000>;
		#dma-cells = <1>;
		interrupt-parent = <&gic>;
		interrupts = <0 90 4>;
		reset-gpios = <&gpio 81 1>;
		xlnx,vid-formats = "nv12";
		xlnx,dma-addr-width = <32>;
		xlnx,pixels-per-clock = <2>;
		xlnx,max-height = <2160>;
		xlnx,max-width = <3840>;
		clocks = <&pl0_ref_300M>;
		clock-names = "ap_clk";
	};

	ias_vcap_csi {
		compatible = "xlnx,video";
		dmas = <&ias_fb_wr_csi 0>;
		dma-names = "port0";
		ports {
			#address-cells = <1>;
			#size-cells = <0>;
			port@0 {
				reg = <0>;
				direction = "input";
				ias_vcap_csi_in: endpoint {
					remote-endpoint = <&ias_scaler_out>;
				};
			};
		};
	};
};
