

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat May  1 15:51:48 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   26|   26|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.78>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p" [dfg_199.c:7]   --->   Operation 27 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i16 %p_read" [dfg_199.c:18]   --->   Operation 28 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln18)   --->   "%xor_ln18 = xor i16 %p_read, i16 658" [dfg_199.c:18]   --->   Operation 29 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln18)   --->   "%zext_ln18_1 = zext i16 %xor_ln18" [dfg_199.c:18]   --->   Operation 30 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln18)   --->   "%or_ln18 = or i16 %p_read, i16 32152" [dfg_199.c:18]   --->   Operation 31 'or' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln18)   --->   "%or_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 11859, i16 %or_ln18" [dfg_199.c:18]   --->   Operation 32 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln18)   --->   "%sext_ln18 = sext i30 %or_ln" [dfg_199.c:18]   --->   Operation 33 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.49ns) (out node of the LUT)   --->   "%add_ln18 = add i31 %sext_ln18, i31 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 34 'add' 'add_ln18' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp_eq  i31 %add_ln18, i31 18571" [dfg_199.c:20]   --->   Operation 35 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%or_ln21 = or i16 %p_read, i16 64877" [dfg_199.c:21]   --->   Operation 36 'or' 'or_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln21)   --->   "%or_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %or_ln21" [dfg_199.c:21]   --->   Operation 37 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.10ns) (out node of the LUT)   --->   "%add_ln21 = add i17 %or_ln1, i17 49" [dfg_199.c:21]   --->   Operation 38 'add' 'add_ln21' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [21/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 39 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 40 [20/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 40 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.68>
ST_3 : Operation 41 [19/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 41 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.68>
ST_4 : Operation 42 [18/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 42 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 43 [17/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 43 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.68>
ST_6 : Operation 44 [16/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 44 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.68>
ST_7 : Operation 45 [15/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 45 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.68>
ST_8 : Operation 46 [14/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 46 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.68>
ST_9 : Operation 47 [13/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 47 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.68>
ST_10 : Operation 48 [12/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 48 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.68>
ST_11 : Operation 49 [11/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 49 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.68>
ST_12 : Operation 50 [10/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 50 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.68>
ST_13 : Operation 51 [9/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 51 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.68>
ST_14 : Operation 52 [8/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 52 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.68>
ST_15 : Operation 53 [7/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 53 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.68>
ST_16 : Operation 54 [6/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 54 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.68>
ST_17 : Operation 55 [5/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 55 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.68>
ST_18 : Operation 56 [4/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 56 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.68>
ST_19 : Operation 57 [3/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 57 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.68>
ST_20 : Operation 58 [2/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 58 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.68>
ST_21 : Operation 59 [1/21] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 %zext_ln18, i17 %add_ln21" [dfg_199.c:21]   --->   Operation 59 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.82>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %icmp_ln20" [dfg_199.c:21]   --->   Operation 60 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i17 %sdiv_ln21" [dfg_199.c:21]   --->   Operation 61 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (2.10ns)   --->   "%sub_ln21 = sub i18 744, i18 %sext_ln21" [dfg_199.c:21]   --->   Operation 62 'sub' 'sub_ln21' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 63 [5/5] (3.71ns)   --->   "%result = urem i18 %zext_ln21, i18 %sub_ln21" [dfg_199.c:20]   --->   Operation 63 'urem' 'result' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 18> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.71>
ST_23 : Operation 64 [4/5] (3.71ns)   --->   "%result = urem i18 %zext_ln21, i18 %sub_ln21" [dfg_199.c:20]   --->   Operation 64 'urem' 'result' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 18> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.71>
ST_24 : Operation 65 [3/5] (3.71ns)   --->   "%result = urem i18 %zext_ln21, i18 %sub_ln21" [dfg_199.c:20]   --->   Operation 65 'urem' 'result' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 18> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.71>
ST_25 : Operation 66 [2/5] (3.71ns)   --->   "%result = urem i18 %zext_ln21, i18 %sub_ln21" [dfg_199.c:20]   --->   Operation 66 'urem' 'result' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 18> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.71>
ST_26 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 68 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 68 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_7"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 73 [1/5] (3.71ns)   --->   "%result = urem i18 %zext_ln21, i18 %sub_ln21" [dfg_199.c:20]   --->   Operation 73 'urem' 'result' <Predicate = true> <Delay = 3.71> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 18> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i18 %result" [dfg_199.c:20]   --->   Operation 74 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln22 = ret i32 %zext_ln20" [dfg_199.c:22]   --->   Operation 75 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.79ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [9]  (0 ns)
	'or' operation ('or_ln21', dfg_199.c:21) [19]  (0 ns)
	'add' operation ('add_ln21', dfg_199.c:21) [21]  (2.11 ns)
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 2>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 3>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 4>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 5>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 6>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 7>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 8>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 9>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 10>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 11>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 12>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 13>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 14>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 15>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 16>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 17>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 18>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 19>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 20>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 21>: 3.68ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [22]  (3.68 ns)

 <State 22>: 5.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln21', dfg_199.c:21) [24]  (2.11 ns)
	'urem' operation ('result', dfg_199.c:20) [25]  (3.72 ns)

 <State 23>: 3.72ns
The critical path consists of the following:
	'urem' operation ('result', dfg_199.c:20) [25]  (3.72 ns)

 <State 24>: 3.72ns
The critical path consists of the following:
	'urem' operation ('result', dfg_199.c:20) [25]  (3.72 ns)

 <State 25>: 3.72ns
The critical path consists of the following:
	'urem' operation ('result', dfg_199.c:20) [25]  (3.72 ns)

 <State 26>: 3.72ns
The critical path consists of the following:
	'urem' operation ('result', dfg_199.c:20) [25]  (3.72 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
