<strong>verilog-template-map</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is shown below.<br/>
<br/>
  This variable may be risky if used as a file-local variable.<br/>
<br/>
Documentation:<br/>
Keymap used in Verilog mode for smart template operations.<br/>
<br/>
Value: (keymap<br/>
 (68 . verilog-sk-define-signal)<br/>
 (82 . verilog-sk-reg)<br/>
 (87 . verilog-sk-wire)<br/>
 (61 . verilog-sk-inout)<br/>
 (83 . verilog-sk-state-machine)<br/>
 (79 . verilog-sk-output)<br/>
 (73 . verilog-sk-input)<br/>
 (70 . verilog-sk-function)<br/>
 (65 . verilog-sk-assign)<br/>
 (47 . verilog-sk-comment)<br/>
 (58 . verilog-sk-else-if)<br/>
 (63 . verilog-sk-if)<br/>
 (122 . verilog-sk-casez)<br/>
 (120 . verilog-sk-casex)<br/>
 (119 . verilog-sk-while)<br/>
 (117 . verilog-sk-uvm-class)<br/>
 (116 . verilog-sk-task)<br/>
 (115 . verilog-sk-specify)<br/>
 (114 . verilog-sk-repeat)<br/>
 (112 . verilog-sk-primitive)<br/>
 (111 . verilog-sk-ovm-class)<br/>
 (109 . verilog-sk-module)<br/>
 (106 . verilog-sk-fork)<br/>
 (105 . verilog-sk-initial)<br/>
 (104 . verilog-sk-header)<br/>
 (103 . verilog-sk-generate)<br/>
 (102 . verilog-sk-for)<br/>
 (99 . verilog-sk-case)<br/>
 (98 . verilog-sk-begin)<br/>
 (97 . verilog-sk-always))<br/>
<br/>
