

================================================================
== Vivado HLS Report for 'KeyExpansion'
================================================================
* Date:           Thu Jul  6 16:11:17 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.337|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   90|   90|   90|   90|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 91
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%Key_addr_12 = getelementptr [16 x i8]* %Key, i64 0, i64 12" [c_src/aes.c:191]   --->   Operation 92 'getelementptr' 'Key_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (1.76ns)   --->   "%Key_load_12 = load i8* %Key_addr_12, align 1" [c_src/aes.c:191]   --->   Operation 93 'load' 'Key_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 94 [1/2] (1.76ns)   --->   "%Key_load_12 = load i8* %Key_addr_12, align 1" [c_src/aes.c:191]   --->   Operation 94 'load' 'Key_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%Key_addr_13 = getelementptr [16 x i8]* %Key, i64 0, i64 13" [c_src/aes.c:192]   --->   Operation 95 'getelementptr' 'Key_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.76ns)   --->   "%Key_load_13 = load i8* %Key_addr_13, align 1" [c_src/aes.c:192]   --->   Operation 96 'load' 'Key_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 97 [1/2] (1.76ns)   --->   "%Key_load_13 = load i8* %Key_addr_13, align 1" [c_src/aes.c:192]   --->   Operation 97 'load' 'Key_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%Key_addr_14 = getelementptr [16 x i8]* %Key, i64 0, i64 14" [c_src/aes.c:193]   --->   Operation 98 'getelementptr' 'Key_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (1.76ns)   --->   "%Key_load_14 = load i8* %Key_addr_14, align 1" [c_src/aes.c:193]   --->   Operation 99 'load' 'Key_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%RoundKey_addr_12 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 12" [c_src/aes.c:191]   --->   Operation 100 'getelementptr' 'RoundKey_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.77ns)   --->   "store i8 %Key_load_12, i8* %RoundKey_addr_12, align 1" [c_src/aes.c:191]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%RoundKey_addr_13 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 13" [c_src/aes.c:192]   --->   Operation 102 'getelementptr' 'RoundKey_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.77ns)   --->   "store i8 %Key_load_13, i8* %RoundKey_addr_13, align 1" [c_src/aes.c:192]   --->   Operation 103 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 104 [1/2] (1.76ns)   --->   "%Key_load_14 = load i8* %Key_addr_14, align 1" [c_src/aes.c:193]   --->   Operation 104 'load' 'Key_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%Key_addr_15 = getelementptr [16 x i8]* %Key, i64 0, i64 15" [c_src/aes.c:194]   --->   Operation 105 'getelementptr' 'Key_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (1.76ns)   --->   "%Key_load_15 = load i8* %Key_addr_15, align 1" [c_src/aes.c:194]   --->   Operation 106 'load' 'Key_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.54>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%Key_addr = getelementptr [16 x i8]* %Key, i64 0, i64 0" [c_src/aes.c:191]   --->   Operation 107 'getelementptr' 'Key_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (1.76ns)   --->   "%Key_load = load i8* %Key_addr, align 1" [c_src/aes.c:191]   --->   Operation 108 'load' 'Key_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%RoundKey_addr_14 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 14" [c_src/aes.c:193]   --->   Operation 109 'getelementptr' 'RoundKey_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (2.77ns)   --->   "store i8 %Key_load_14, i8* %RoundKey_addr_14, align 1" [c_src/aes.c:193]   --->   Operation 110 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 111 [1/2] (1.76ns)   --->   "%Key_load_15 = load i8* %Key_addr_15, align 1" [c_src/aes.c:194]   --->   Operation 111 'load' 'Key_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%RoundKey_addr_15 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 15" [c_src/aes.c:194]   --->   Operation 112 'getelementptr' 'RoundKey_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (2.77ns)   --->   "store i8 %Key_load_15, i8* %RoundKey_addr_15, align 1" [c_src/aes.c:194]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i8 %Key_load_13 to i64" [c_src/aes.c:225]   --->   Operation 114 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225" [c_src/aes.c:225]   --->   Operation 115 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:225]   --->   Operation 116 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 6.33>
ST_6 : Operation 117 [1/2] (1.76ns)   --->   "%Key_load = load i8* %Key_addr, align 1" [c_src/aes.c:191]   --->   Operation 117 'load' 'Key_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%RoundKey_addr = getelementptr [176 x i8]* %RoundKey, i64 0, i64 0" [c_src/aes.c:191]   --->   Operation 118 'getelementptr' 'RoundKey_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (2.77ns)   --->   "store i8 %Key_load, i8* %RoundKey_addr, align 1" [c_src/aes.c:191]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%Key_addr_1 = getelementptr [16 x i8]* %Key, i64 0, i64 1" [c_src/aes.c:192]   --->   Operation 120 'getelementptr' 'Key_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (1.76ns)   --->   "%Key_load_1 = load i8* %Key_addr_1, align 1" [c_src/aes.c:192]   --->   Operation 121 'load' 'Key_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 122 [1/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:225]   --->   Operation 122 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i8 %Key_load_14 to i64" [c_src/aes.c:226]   --->   Operation 123 'zext' 'zext_ln226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226" [c_src/aes.c:226]   --->   Operation 124 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [2/2] (2.77ns)   --->   "%sbox_load_1 = load i8* %sbox_addr_1, align 1" [c_src/aes.c:226]   --->   Operation 125 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246)   --->   "%xor_ln246_40 = xor i8 %Key_load, 1" [c_src/aes.c:246]   --->   Operation 126 'xor' 'xor_ln246_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246 = xor i8 %xor_ln246_40, %sbox_load" [c_src/aes.c:246]   --->   Operation 127 'xor' 'xor_ln246' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%RoundKey_addr_16 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 16" [c_src/aes.c:246]   --->   Operation 128 'getelementptr' 'RoundKey_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (2.77ns)   --->   "store i8 %xor_ln246, i8* %RoundKey_addr_16, align 1" [c_src/aes.c:246]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 7 <SV = 6> <Delay = 6.33>
ST_7 : Operation 130 [1/2] (1.76ns)   --->   "%Key_load_1 = load i8* %Key_addr_1, align 1" [c_src/aes.c:192]   --->   Operation 130 'load' 'Key_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%RoundKey_addr_1 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 1" [c_src/aes.c:192]   --->   Operation 131 'getelementptr' 'RoundKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (2.77ns)   --->   "store i8 %Key_load_1, i8* %RoundKey_addr_1, align 1" [c_src/aes.c:192]   --->   Operation 132 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%Key_addr_2 = getelementptr [16 x i8]* %Key, i64 0, i64 2" [c_src/aes.c:193]   --->   Operation 133 'getelementptr' 'Key_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [2/2] (1.76ns)   --->   "%Key_load_2 = load i8* %Key_addr_2, align 1" [c_src/aes.c:193]   --->   Operation 134 'load' 'Key_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 135 [1/2] (2.77ns)   --->   "%sbox_load_1 = load i8* %sbox_addr_1, align 1" [c_src/aes.c:226]   --->   Operation 135 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i8 %Key_load_15 to i64" [c_src/aes.c:227]   --->   Operation 136 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227" [c_src/aes.c:227]   --->   Operation 137 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [2/2] (2.77ns)   --->   "%sbox_load_2 = load i8* %sbox_addr_2, align 1" [c_src/aes.c:227]   --->   Operation 138 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 139 [1/1] (0.79ns)   --->   "%xor_ln247 = xor i8 %sbox_load_1, %Key_load_1" [c_src/aes.c:247]   --->   Operation 139 'xor' 'xor_ln247' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%RoundKey_addr_17 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 17" [c_src/aes.c:247]   --->   Operation 140 'getelementptr' 'RoundKey_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (2.77ns)   --->   "store i8 %xor_ln247, i8* %RoundKey_addr_17, align 1" [c_src/aes.c:247]   --->   Operation 141 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 8 <SV = 7> <Delay = 6.33>
ST_8 : Operation 142 [1/2] (1.76ns)   --->   "%Key_load_2 = load i8* %Key_addr_2, align 1" [c_src/aes.c:193]   --->   Operation 142 'load' 'Key_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%RoundKey_addr_2 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 2" [c_src/aes.c:193]   --->   Operation 143 'getelementptr' 'RoundKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (2.77ns)   --->   "store i8 %Key_load_2, i8* %RoundKey_addr_2, align 1" [c_src/aes.c:193]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%Key_addr_3 = getelementptr [16 x i8]* %Key, i64 0, i64 3" [c_src/aes.c:194]   --->   Operation 145 'getelementptr' 'Key_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [2/2] (1.76ns)   --->   "%Key_load_3 = load i8* %Key_addr_3, align 1" [c_src/aes.c:194]   --->   Operation 146 'load' 'Key_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 147 [1/2] (2.77ns)   --->   "%sbox_load_2 = load i8* %sbox_addr_2, align 1" [c_src/aes.c:227]   --->   Operation 147 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i8 %Key_load_12 to i64" [c_src/aes.c:228]   --->   Operation 148 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228" [c_src/aes.c:228]   --->   Operation 149 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [2/2] (2.77ns)   --->   "%sbox_load_3 = load i8* %sbox_addr_3, align 1" [c_src/aes.c:228]   --->   Operation 150 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 151 [1/1] (0.79ns)   --->   "%xor_ln248 = xor i8 %sbox_load_2, %Key_load_2" [c_src/aes.c:248]   --->   Operation 151 'xor' 'xor_ln248' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%RoundKey_addr_18 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 18" [c_src/aes.c:248]   --->   Operation 152 'getelementptr' 'RoundKey_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (2.77ns)   --->   "store i8 %xor_ln248, i8* %RoundKey_addr_18, align 1" [c_src/aes.c:248]   --->   Operation 153 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 9 <SV = 8> <Delay = 6.33>
ST_9 : Operation 154 [1/2] (1.76ns)   --->   "%Key_load_3 = load i8* %Key_addr_3, align 1" [c_src/aes.c:194]   --->   Operation 154 'load' 'Key_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%RoundKey_addr_3 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 3" [c_src/aes.c:194]   --->   Operation 155 'getelementptr' 'RoundKey_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (2.77ns)   --->   "store i8 %Key_load_3, i8* %RoundKey_addr_3, align 1" [c_src/aes.c:194]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%Key_addr_4 = getelementptr [16 x i8]* %Key, i64 0, i64 4" [c_src/aes.c:191]   --->   Operation 157 'getelementptr' 'Key_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [2/2] (1.76ns)   --->   "%Key_load_4 = load i8* %Key_addr_4, align 1" [c_src/aes.c:191]   --->   Operation 158 'load' 'Key_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 159 [1/2] (2.77ns)   --->   "%sbox_load_3 = load i8* %sbox_addr_3, align 1" [c_src/aes.c:228]   --->   Operation 159 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 160 [1/1] (0.79ns)   --->   "%xor_ln249 = xor i8 %sbox_load_3, %Key_load_3" [c_src/aes.c:249]   --->   Operation 160 'xor' 'xor_ln249' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%RoundKey_addr_19 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 19" [c_src/aes.c:249]   --->   Operation 161 'getelementptr' 'RoundKey_addr_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (2.77ns)   --->   "store i8 %xor_ln249, i8* %RoundKey_addr_19, align 1" [c_src/aes.c:249]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 10 <SV = 9> <Delay = 5.33>
ST_10 : Operation 163 [1/2] (1.76ns)   --->   "%Key_load_4 = load i8* %Key_addr_4, align 1" [c_src/aes.c:191]   --->   Operation 163 'load' 'Key_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%RoundKey_addr_4 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 4" [c_src/aes.c:191]   --->   Operation 164 'getelementptr' 'RoundKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (2.77ns)   --->   "store i8 %Key_load_4, i8* %RoundKey_addr_4, align 1" [c_src/aes.c:191]   --->   Operation 165 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%Key_addr_5 = getelementptr [16 x i8]* %Key, i64 0, i64 5" [c_src/aes.c:192]   --->   Operation 166 'getelementptr' 'Key_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [2/2] (1.76ns)   --->   "%Key_load_5 = load i8* %Key_addr_5, align 1" [c_src/aes.c:192]   --->   Operation 167 'load' 'Key_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 168 [1/1] (0.79ns)   --->   "%xor_ln246_1 = xor i8 %Key_load_4, %xor_ln246" [c_src/aes.c:246]   --->   Operation 168 'xor' 'xor_ln246_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%RoundKey_addr_20 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 20" [c_src/aes.c:246]   --->   Operation 169 'getelementptr' 'RoundKey_addr_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_1, i8* %RoundKey_addr_20, align 1" [c_src/aes.c:246]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 11 <SV = 10> <Delay = 5.33>
ST_11 : Operation 171 [1/2] (1.76ns)   --->   "%Key_load_5 = load i8* %Key_addr_5, align 1" [c_src/aes.c:192]   --->   Operation 171 'load' 'Key_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%RoundKey_addr_5 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 5" [c_src/aes.c:192]   --->   Operation 172 'getelementptr' 'RoundKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (2.77ns)   --->   "store i8 %Key_load_5, i8* %RoundKey_addr_5, align 1" [c_src/aes.c:192]   --->   Operation 173 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%Key_addr_6 = getelementptr [16 x i8]* %Key, i64 0, i64 6" [c_src/aes.c:193]   --->   Operation 174 'getelementptr' 'Key_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [2/2] (1.76ns)   --->   "%Key_load_6 = load i8* %Key_addr_6, align 1" [c_src/aes.c:193]   --->   Operation 175 'load' 'Key_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 176 [1/1] (0.79ns)   --->   "%xor_ln247_1 = xor i8 %Key_load_5, %xor_ln247" [c_src/aes.c:247]   --->   Operation 176 'xor' 'xor_ln247_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%RoundKey_addr_21 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 21" [c_src/aes.c:247]   --->   Operation 177 'getelementptr' 'RoundKey_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_1, i8* %RoundKey_addr_21, align 1" [c_src/aes.c:247]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 12 <SV = 11> <Delay = 5.33>
ST_12 : Operation 179 [1/2] (1.76ns)   --->   "%Key_load_6 = load i8* %Key_addr_6, align 1" [c_src/aes.c:193]   --->   Operation 179 'load' 'Key_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%RoundKey_addr_6 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 6" [c_src/aes.c:193]   --->   Operation 180 'getelementptr' 'RoundKey_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (2.77ns)   --->   "store i8 %Key_load_6, i8* %RoundKey_addr_6, align 1" [c_src/aes.c:193]   --->   Operation 181 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%Key_addr_7 = getelementptr [16 x i8]* %Key, i64 0, i64 7" [c_src/aes.c:194]   --->   Operation 182 'getelementptr' 'Key_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [2/2] (1.76ns)   --->   "%Key_load_7 = load i8* %Key_addr_7, align 1" [c_src/aes.c:194]   --->   Operation 183 'load' 'Key_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 184 [1/1] (0.79ns)   --->   "%xor_ln248_1 = xor i8 %Key_load_6, %xor_ln248" [c_src/aes.c:248]   --->   Operation 184 'xor' 'xor_ln248_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%RoundKey_addr_22 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 22" [c_src/aes.c:248]   --->   Operation 185 'getelementptr' 'RoundKey_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_1, i8* %RoundKey_addr_22, align 1" [c_src/aes.c:248]   --->   Operation 186 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 13 <SV = 12> <Delay = 5.33>
ST_13 : Operation 187 [1/2] (1.76ns)   --->   "%Key_load_7 = load i8* %Key_addr_7, align 1" [c_src/aes.c:194]   --->   Operation 187 'load' 'Key_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%RoundKey_addr_7 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 7" [c_src/aes.c:194]   --->   Operation 188 'getelementptr' 'RoundKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (2.77ns)   --->   "store i8 %Key_load_7, i8* %RoundKey_addr_7, align 1" [c_src/aes.c:194]   --->   Operation 189 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%Key_addr_8 = getelementptr [16 x i8]* %Key, i64 0, i64 8" [c_src/aes.c:191]   --->   Operation 190 'getelementptr' 'Key_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [2/2] (1.76ns)   --->   "%Key_load_8 = load i8* %Key_addr_8, align 1" [c_src/aes.c:191]   --->   Operation 191 'load' 'Key_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 192 [1/1] (0.79ns)   --->   "%xor_ln249_1 = xor i8 %Key_load_7, %xor_ln249" [c_src/aes.c:249]   --->   Operation 192 'xor' 'xor_ln249_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%RoundKey_addr_23 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 23" [c_src/aes.c:249]   --->   Operation 193 'getelementptr' 'RoundKey_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_1, i8* %RoundKey_addr_23, align 1" [c_src/aes.c:249]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 14 <SV = 13> <Delay = 5.33>
ST_14 : Operation 195 [1/2] (1.76ns)   --->   "%Key_load_8 = load i8* %Key_addr_8, align 1" [c_src/aes.c:191]   --->   Operation 195 'load' 'Key_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%RoundKey_addr_8 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 8" [c_src/aes.c:191]   --->   Operation 196 'getelementptr' 'RoundKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (2.77ns)   --->   "store i8 %Key_load_8, i8* %RoundKey_addr_8, align 1" [c_src/aes.c:191]   --->   Operation 197 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%Key_addr_9 = getelementptr [16 x i8]* %Key, i64 0, i64 9" [c_src/aes.c:192]   --->   Operation 198 'getelementptr' 'Key_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [2/2] (1.76ns)   --->   "%Key_load_9 = load i8* %Key_addr_9, align 1" [c_src/aes.c:192]   --->   Operation 199 'load' 'Key_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 200 [1/1] (0.79ns)   --->   "%xor_ln246_2 = xor i8 %Key_load_8, %xor_ln246_1" [c_src/aes.c:246]   --->   Operation 200 'xor' 'xor_ln246_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%RoundKey_addr_24 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 24" [c_src/aes.c:246]   --->   Operation 201 'getelementptr' 'RoundKey_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_2, i8* %RoundKey_addr_24, align 1" [c_src/aes.c:246]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 15 <SV = 14> <Delay = 5.33>
ST_15 : Operation 203 [1/2] (1.76ns)   --->   "%Key_load_9 = load i8* %Key_addr_9, align 1" [c_src/aes.c:192]   --->   Operation 203 'load' 'Key_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%RoundKey_addr_9 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 9" [c_src/aes.c:192]   --->   Operation 204 'getelementptr' 'RoundKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (2.77ns)   --->   "store i8 %Key_load_9, i8* %RoundKey_addr_9, align 1" [c_src/aes.c:192]   --->   Operation 205 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%Key_addr_10 = getelementptr [16 x i8]* %Key, i64 0, i64 10" [c_src/aes.c:193]   --->   Operation 206 'getelementptr' 'Key_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [2/2] (1.76ns)   --->   "%Key_load_10 = load i8* %Key_addr_10, align 1" [c_src/aes.c:193]   --->   Operation 207 'load' 'Key_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 208 [1/1] (0.79ns)   --->   "%xor_ln247_2 = xor i8 %Key_load_9, %xor_ln247_1" [c_src/aes.c:247]   --->   Operation 208 'xor' 'xor_ln247_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%RoundKey_addr_25 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 25" [c_src/aes.c:247]   --->   Operation 209 'getelementptr' 'RoundKey_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_2, i8* %RoundKey_addr_25, align 1" [c_src/aes.c:247]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 16 <SV = 15> <Delay = 5.33>
ST_16 : Operation 211 [1/2] (1.76ns)   --->   "%Key_load_10 = load i8* %Key_addr_10, align 1" [c_src/aes.c:193]   --->   Operation 211 'load' 'Key_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%RoundKey_addr_10 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 10" [c_src/aes.c:193]   --->   Operation 212 'getelementptr' 'RoundKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (2.77ns)   --->   "store i8 %Key_load_10, i8* %RoundKey_addr_10, align 1" [c_src/aes.c:193]   --->   Operation 213 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%Key_addr_11 = getelementptr [16 x i8]* %Key, i64 0, i64 11" [c_src/aes.c:194]   --->   Operation 214 'getelementptr' 'Key_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [2/2] (1.76ns)   --->   "%Key_load_11 = load i8* %Key_addr_11, align 1" [c_src/aes.c:194]   --->   Operation 215 'load' 'Key_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 216 [1/1] (0.79ns)   --->   "%xor_ln248_2 = xor i8 %Key_load_10, %xor_ln248_1" [c_src/aes.c:248]   --->   Operation 216 'xor' 'xor_ln248_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%RoundKey_addr_26 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 26" [c_src/aes.c:248]   --->   Operation 217 'getelementptr' 'RoundKey_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_2, i8* %RoundKey_addr_26, align 1" [c_src/aes.c:248]   --->   Operation 218 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 17 <SV = 16> <Delay = 5.33>
ST_17 : Operation 219 [1/2] (1.76ns)   --->   "%Key_load_11 = load i8* %Key_addr_11, align 1" [c_src/aes.c:194]   --->   Operation 219 'load' 'Key_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%RoundKey_addr_11 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 11" [c_src/aes.c:194]   --->   Operation 220 'getelementptr' 'RoundKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (2.77ns)   --->   "store i8 %Key_load_11, i8* %RoundKey_addr_11, align 1" [c_src/aes.c:194]   --->   Operation 221 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_17 : Operation 222 [1/1] (0.79ns)   --->   "%xor_ln249_2 = xor i8 %Key_load_11, %xor_ln249_1" [c_src/aes.c:249]   --->   Operation 222 'xor' 'xor_ln249_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%RoundKey_addr_27 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 27" [c_src/aes.c:249]   --->   Operation 223 'getelementptr' 'RoundKey_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_2, i8* %RoundKey_addr_27, align 1" [c_src/aes.c:249]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 18 <SV = 17> <Delay = 3.56>
ST_18 : Operation 225 [1/1] (0.79ns)   --->   "%xor_ln246_3 = xor i8 %Key_load_12, %xor_ln246_2" [c_src/aes.c:246]   --->   Operation 225 'xor' 'xor_ln246_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%RoundKey_addr_28 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 28" [c_src/aes.c:246]   --->   Operation 226 'getelementptr' 'RoundKey_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_3, i8* %RoundKey_addr_28, align 1" [c_src/aes.c:246]   --->   Operation 227 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_18 : Operation 228 [1/1] (0.79ns)   --->   "%xor_ln247_3 = xor i8 %Key_load_13, %xor_ln247_2" [c_src/aes.c:247]   --->   Operation 228 'xor' 'xor_ln247_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%RoundKey_addr_29 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 29" [c_src/aes.c:247]   --->   Operation 229 'getelementptr' 'RoundKey_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_3, i8* %RoundKey_addr_29, align 1" [c_src/aes.c:247]   --->   Operation 230 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i8 %xor_ln247_3 to i64" [c_src/aes.c:225]   --->   Operation 231 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_1" [c_src/aes.c:225]   --->   Operation 232 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [2/2] (2.77ns)   --->   "%sbox_load_4 = load i8* %sbox_addr_4, align 1" [c_src/aes.c:225]   --->   Operation 233 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln228_1 = zext i8 %xor_ln246_3 to i64" [c_src/aes.c:228]   --->   Operation 234 'zext' 'zext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_1" [c_src/aes.c:228]   --->   Operation 235 'getelementptr' 'sbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [2/2] (2.77ns)   --->   "%sbox_load_7 = load i8* %sbox_addr_7, align 1" [c_src/aes.c:228]   --->   Operation 236 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 19 <SV = 18> <Delay = 4.36>
ST_19 : Operation 237 [1/1] (0.79ns)   --->   "%xor_ln248_3 = xor i8 %Key_load_14, %xor_ln248_2" [c_src/aes.c:248]   --->   Operation 237 'xor' 'xor_ln248_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%RoundKey_addr_30 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 30" [c_src/aes.c:248]   --->   Operation 238 'getelementptr' 'RoundKey_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_3, i8* %RoundKey_addr_30, align 1" [c_src/aes.c:248]   --->   Operation 239 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_19 : Operation 240 [1/1] (0.79ns)   --->   "%xor_ln249_3 = xor i8 %Key_load_15, %xor_ln249_2" [c_src/aes.c:249]   --->   Operation 240 'xor' 'xor_ln249_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%RoundKey_addr_31 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 31" [c_src/aes.c:249]   --->   Operation 241 'getelementptr' 'RoundKey_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_3, i8* %RoundKey_addr_31, align 1" [c_src/aes.c:249]   --->   Operation 242 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_19 : Operation 243 [1/2] (2.77ns)   --->   "%sbox_load_4 = load i8* %sbox_addr_4, align 1" [c_src/aes.c:225]   --->   Operation 243 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i8 %xor_ln248_3 to i64" [c_src/aes.c:226]   --->   Operation 244 'zext' 'zext_ln226_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_1" [c_src/aes.c:226]   --->   Operation 245 'getelementptr' 'sbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [2/2] (2.77ns)   --->   "%sbox_load_5 = load i8* %sbox_addr_5, align 1" [c_src/aes.c:226]   --->   Operation 246 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i8 %xor_ln249_3 to i64" [c_src/aes.c:227]   --->   Operation 247 'zext' 'zext_ln227_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_1" [c_src/aes.c:227]   --->   Operation 248 'getelementptr' 'sbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [2/2] (2.77ns)   --->   "%sbox_load_6 = load i8* %sbox_addr_6, align 1" [c_src/aes.c:227]   --->   Operation 249 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 250 [1/2] (2.77ns)   --->   "%sbox_load_7 = load i8* %sbox_addr_7, align 1" [c_src/aes.c:228]   --->   Operation 250 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 251 [1/1] (0.79ns)   --->   "%xor_ln231 = xor i8 %sbox_load_4, 2" [c_src/aes.c:231]   --->   Operation 251 'xor' 'xor_ln231' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [1/1] (0.79ns)   --->   "%xor_ln246_4 = xor i8 %xor_ln231, %xor_ln246" [c_src/aes.c:246]   --->   Operation 252 'xor' 'xor_ln246_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 253 [1/1] (0.79ns)   --->   "%xor_ln249_4 = xor i8 %sbox_load_7, %xor_ln249" [c_src/aes.c:249]   --->   Operation 253 'xor' 'xor_ln249_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [1/1] (0.79ns)   --->   "%xor_ln246_5 = xor i8 %Key_load_4, %xor_ln231" [c_src/aes.c:246]   --->   Operation 254 'xor' 'xor_ln246_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 255 [1/1] (0.79ns)   --->   "%xor_ln249_5 = xor i8 %sbox_load_7, %Key_load_7" [c_src/aes.c:249]   --->   Operation 255 'xor' 'xor_ln249_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.33>
ST_20 : Operation 256 [1/2] (2.77ns)   --->   "%sbox_load_5 = load i8* %sbox_addr_5, align 1" [c_src/aes.c:226]   --->   Operation 256 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 257 [1/2] (2.77ns)   --->   "%sbox_load_6 = load i8* %sbox_addr_6, align 1" [c_src/aes.c:227]   --->   Operation 257 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%RoundKey_addr_32 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 32" [c_src/aes.c:246]   --->   Operation 258 'getelementptr' 'RoundKey_addr_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_4, i8* %RoundKey_addr_32, align 1" [c_src/aes.c:246]   --->   Operation 259 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_20 : Operation 260 [1/1] (0.79ns)   --->   "%xor_ln247_4 = xor i8 %sbox_load_5, %xor_ln247" [c_src/aes.c:247]   --->   Operation 260 'xor' 'xor_ln247_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%RoundKey_addr_33 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 33" [c_src/aes.c:247]   --->   Operation 261 'getelementptr' 'RoundKey_addr_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_4, i8* %RoundKey_addr_33, align 1" [c_src/aes.c:247]   --->   Operation 262 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_20 : Operation 263 [1/1] (0.79ns)   --->   "%xor_ln248_4 = xor i8 %sbox_load_6, %xor_ln248" [c_src/aes.c:248]   --->   Operation 263 'xor' 'xor_ln248_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.79ns)   --->   "%xor_ln247_5 = xor i8 %sbox_load_5, %Key_load_5" [c_src/aes.c:247]   --->   Operation 264 'xor' 'xor_ln247_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.79ns)   --->   "%xor_ln248_5 = xor i8 %sbox_load_6, %Key_load_6" [c_src/aes.c:248]   --->   Operation 265 'xor' 'xor_ln248_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.77>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%RoundKey_addr_34 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 34" [c_src/aes.c:248]   --->   Operation 266 'getelementptr' 'RoundKey_addr_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_4, i8* %RoundKey_addr_34, align 1" [c_src/aes.c:248]   --->   Operation 267 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%RoundKey_addr_35 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 35" [c_src/aes.c:249]   --->   Operation 268 'getelementptr' 'RoundKey_addr_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_4, i8* %RoundKey_addr_35, align 1" [c_src/aes.c:249]   --->   Operation 269 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 22 <SV = 21> <Delay = 2.77>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%RoundKey_addr_36 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 36" [c_src/aes.c:246]   --->   Operation 270 'getelementptr' 'RoundKey_addr_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_5, i8* %RoundKey_addr_36, align 1" [c_src/aes.c:246]   --->   Operation 271 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%RoundKey_addr_37 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 37" [c_src/aes.c:247]   --->   Operation 272 'getelementptr' 'RoundKey_addr_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 273 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_5, i8* %RoundKey_addr_37, align 1" [c_src/aes.c:247]   --->   Operation 273 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 23 <SV = 22> <Delay = 2.77>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%RoundKey_addr_38 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 38" [c_src/aes.c:248]   --->   Operation 274 'getelementptr' 'RoundKey_addr_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_5, i8* %RoundKey_addr_38, align 1" [c_src/aes.c:248]   --->   Operation 275 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "%RoundKey_addr_39 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 39" [c_src/aes.c:249]   --->   Operation 276 'getelementptr' 'RoundKey_addr_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_5, i8* %RoundKey_addr_39, align 1" [c_src/aes.c:249]   --->   Operation 277 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 24 <SV = 23> <Delay = 3.56>
ST_24 : Operation 278 [1/1] (0.79ns)   --->   "%xor_ln246_6 = xor i8 %xor_ln246_5, %xor_ln246_2" [c_src/aes.c:246]   --->   Operation 278 'xor' 'xor_ln246_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 279 [1/1] (0.00ns)   --->   "%RoundKey_addr_40 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 40" [c_src/aes.c:246]   --->   Operation 279 'getelementptr' 'RoundKey_addr_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 280 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_6, i8* %RoundKey_addr_40, align 1" [c_src/aes.c:246]   --->   Operation 280 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_24 : Operation 281 [1/1] (0.79ns)   --->   "%xor_ln247_6 = xor i8 %xor_ln247_5, %xor_ln247_2" [c_src/aes.c:247]   --->   Operation 281 'xor' 'xor_ln247_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%RoundKey_addr_41 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 41" [c_src/aes.c:247]   --->   Operation 282 'getelementptr' 'RoundKey_addr_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_6, i8* %RoundKey_addr_41, align 1" [c_src/aes.c:247]   --->   Operation 283 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 25 <SV = 24> <Delay = 3.56>
ST_25 : Operation 284 [1/1] (0.79ns)   --->   "%xor_ln248_6 = xor i8 %xor_ln248_5, %xor_ln248_2" [c_src/aes.c:248]   --->   Operation 284 'xor' 'xor_ln248_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%RoundKey_addr_42 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 42" [c_src/aes.c:248]   --->   Operation 285 'getelementptr' 'RoundKey_addr_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_6, i8* %RoundKey_addr_42, align 1" [c_src/aes.c:248]   --->   Operation 286 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_25 : Operation 287 [1/1] (0.79ns)   --->   "%xor_ln249_6 = xor i8 %xor_ln249_5, %xor_ln249_2" [c_src/aes.c:249]   --->   Operation 287 'xor' 'xor_ln249_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%RoundKey_addr_43 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 43" [c_src/aes.c:249]   --->   Operation 288 'getelementptr' 'RoundKey_addr_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 289 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_6, i8* %RoundKey_addr_43, align 1" [c_src/aes.c:249]   --->   Operation 289 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 26 <SV = 25> <Delay = 3.56>
ST_26 : Operation 290 [1/1] (0.79ns)   --->   "%xor_ln246_7 = xor i8 %Key_load_12, %xor_ln246_5" [c_src/aes.c:246]   --->   Operation 290 'xor' 'xor_ln246_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%RoundKey_addr_44 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 44" [c_src/aes.c:246]   --->   Operation 291 'getelementptr' 'RoundKey_addr_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_7, i8* %RoundKey_addr_44, align 1" [c_src/aes.c:246]   --->   Operation 292 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_26 : Operation 293 [1/1] (0.79ns)   --->   "%xor_ln247_7 = xor i8 %Key_load_13, %xor_ln247_5" [c_src/aes.c:247]   --->   Operation 293 'xor' 'xor_ln247_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%RoundKey_addr_45 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 45" [c_src/aes.c:247]   --->   Operation 294 'getelementptr' 'RoundKey_addr_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 295 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_7, i8* %RoundKey_addr_45, align 1" [c_src/aes.c:247]   --->   Operation 295 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 27 <SV = 26> <Delay = 3.56>
ST_27 : Operation 296 [1/1] (0.79ns)   --->   "%xor_ln248_7 = xor i8 %Key_load_14, %xor_ln248_5" [c_src/aes.c:248]   --->   Operation 296 'xor' 'xor_ln248_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%RoundKey_addr_46 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 46" [c_src/aes.c:248]   --->   Operation 297 'getelementptr' 'RoundKey_addr_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_7, i8* %RoundKey_addr_46, align 1" [c_src/aes.c:248]   --->   Operation 298 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_27 : Operation 299 [1/1] (0.79ns)   --->   "%xor_ln249_7 = xor i8 %Key_load_15, %xor_ln249_5" [c_src/aes.c:249]   --->   Operation 299 'xor' 'xor_ln249_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%RoundKey_addr_47 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 47" [c_src/aes.c:249]   --->   Operation 300 'getelementptr' 'RoundKey_addr_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_7, i8* %RoundKey_addr_47, align 1" [c_src/aes.c:249]   --->   Operation 301 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i8 %xor_ln247_7 to i64" [c_src/aes.c:225]   --->   Operation 302 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_2" [c_src/aes.c:225]   --->   Operation 303 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 304 [2/2] (2.77ns)   --->   "%sbox_load_8 = load i8* %sbox_addr_8, align 1" [c_src/aes.c:225]   --->   Operation 304 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln226_2 = zext i8 %xor_ln248_7 to i64" [c_src/aes.c:226]   --->   Operation 305 'zext' 'zext_ln226_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%sbox_addr_9 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_2" [c_src/aes.c:226]   --->   Operation 306 'getelementptr' 'sbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 307 [2/2] (2.77ns)   --->   "%sbox_load_9 = load i8* %sbox_addr_9, align 1" [c_src/aes.c:226]   --->   Operation 307 'load' 'sbox_load_9' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 28 <SV = 27> <Delay = 6.33>
ST_28 : Operation 308 [1/2] (2.77ns)   --->   "%sbox_load_8 = load i8* %sbox_addr_8, align 1" [c_src/aes.c:225]   --->   Operation 308 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 309 [1/2] (2.77ns)   --->   "%sbox_load_9 = load i8* %sbox_addr_9, align 1" [c_src/aes.c:226]   --->   Operation 309 'load' 'sbox_load_9' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln227_2 = zext i8 %xor_ln249_7 to i64" [c_src/aes.c:227]   --->   Operation 310 'zext' 'zext_ln227_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 311 [1/1] (0.00ns)   --->   "%sbox_addr_10 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_2" [c_src/aes.c:227]   --->   Operation 311 'getelementptr' 'sbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 312 [2/2] (2.77ns)   --->   "%sbox_load_10 = load i8* %sbox_addr_10, align 1" [c_src/aes.c:227]   --->   Operation 312 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln228_2 = zext i8 %xor_ln246_7 to i64" [c_src/aes.c:228]   --->   Operation 313 'zext' 'zext_ln228_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%sbox_addr_11 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_2" [c_src/aes.c:228]   --->   Operation 314 'getelementptr' 'sbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 315 [2/2] (2.77ns)   --->   "%sbox_load_11 = load i8* %sbox_addr_11, align 1" [c_src/aes.c:228]   --->   Operation 315 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_8)   --->   "%xor_ln246_41 = xor i8 %xor_ln246_4, 4" [c_src/aes.c:246]   --->   Operation 316 'xor' 'xor_ln246_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 317 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_8 = xor i8 %xor_ln246_41, %sbox_load_8" [c_src/aes.c:246]   --->   Operation 317 'xor' 'xor_ln246_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 318 [1/1] (0.00ns)   --->   "%RoundKey_addr_48 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 48" [c_src/aes.c:246]   --->   Operation 318 'getelementptr' 'RoundKey_addr_48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 319 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_8, i8* %RoundKey_addr_48, align 1" [c_src/aes.c:246]   --->   Operation 319 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_28 : Operation 320 [1/1] (0.79ns)   --->   "%xor_ln247_8 = xor i8 %sbox_load_9, %xor_ln247_4" [c_src/aes.c:247]   --->   Operation 320 'xor' 'xor_ln247_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 321 [1/1] (0.00ns)   --->   "%RoundKey_addr_49 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 49" [c_src/aes.c:247]   --->   Operation 321 'getelementptr' 'RoundKey_addr_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 322 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_8, i8* %RoundKey_addr_49, align 1" [c_src/aes.c:247]   --->   Operation 322 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 29 <SV = 28> <Delay = 6.33>
ST_29 : Operation 323 [1/2] (2.77ns)   --->   "%sbox_load_10 = load i8* %sbox_addr_10, align 1" [c_src/aes.c:227]   --->   Operation 323 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 324 [1/2] (2.77ns)   --->   "%sbox_load_11 = load i8* %sbox_addr_11, align 1" [c_src/aes.c:228]   --->   Operation 324 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 325 [1/1] (0.79ns)   --->   "%xor_ln248_8 = xor i8 %sbox_load_10, %xor_ln248_4" [c_src/aes.c:248]   --->   Operation 325 'xor' 'xor_ln248_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 326 [1/1] (0.00ns)   --->   "%RoundKey_addr_50 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 50" [c_src/aes.c:248]   --->   Operation 326 'getelementptr' 'RoundKey_addr_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 327 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_8, i8* %RoundKey_addr_50, align 1" [c_src/aes.c:248]   --->   Operation 327 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_29 : Operation 328 [1/1] (0.79ns)   --->   "%xor_ln249_8 = xor i8 %sbox_load_11, %xor_ln249_4" [c_src/aes.c:249]   --->   Operation 328 'xor' 'xor_ln249_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 329 [1/1] (0.00ns)   --->   "%RoundKey_addr_51 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 51" [c_src/aes.c:249]   --->   Operation 329 'getelementptr' 'RoundKey_addr_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 330 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_8, i8* %RoundKey_addr_51, align 1" [c_src/aes.c:249]   --->   Operation 330 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 30 <SV = 29> <Delay = 3.56>
ST_30 : Operation 331 [1/1] (0.79ns)   --->   "%xor_ln246_9 = xor i8 %xor_ln246_8, %xor_ln246_5" [c_src/aes.c:246]   --->   Operation 331 'xor' 'xor_ln246_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 332 [1/1] (0.00ns)   --->   "%RoundKey_addr_52 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 52" [c_src/aes.c:246]   --->   Operation 332 'getelementptr' 'RoundKey_addr_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 333 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_9, i8* %RoundKey_addr_52, align 1" [c_src/aes.c:246]   --->   Operation 333 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_30 : Operation 334 [1/1] (0.79ns)   --->   "%xor_ln247_9 = xor i8 %xor_ln247_8, %xor_ln247_5" [c_src/aes.c:247]   --->   Operation 334 'xor' 'xor_ln247_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 335 [1/1] (0.00ns)   --->   "%RoundKey_addr_53 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 53" [c_src/aes.c:247]   --->   Operation 335 'getelementptr' 'RoundKey_addr_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 336 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_9, i8* %RoundKey_addr_53, align 1" [c_src/aes.c:247]   --->   Operation 336 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 31 <SV = 30> <Delay = 3.56>
ST_31 : Operation 337 [1/1] (0.79ns)   --->   "%xor_ln248_9 = xor i8 %xor_ln248_8, %xor_ln248_5" [c_src/aes.c:248]   --->   Operation 337 'xor' 'xor_ln248_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 338 [1/1] (0.00ns)   --->   "%RoundKey_addr_54 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 54" [c_src/aes.c:248]   --->   Operation 338 'getelementptr' 'RoundKey_addr_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 339 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_9, i8* %RoundKey_addr_54, align 1" [c_src/aes.c:248]   --->   Operation 339 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_31 : Operation 340 [1/1] (0.79ns)   --->   "%xor_ln249_9 = xor i8 %xor_ln249_8, %xor_ln249_5" [c_src/aes.c:249]   --->   Operation 340 'xor' 'xor_ln249_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 341 [1/1] (0.00ns)   --->   "%RoundKey_addr_55 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 55" [c_src/aes.c:249]   --->   Operation 341 'getelementptr' 'RoundKey_addr_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 342 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_9, i8* %RoundKey_addr_55, align 1" [c_src/aes.c:249]   --->   Operation 342 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 32 <SV = 31> <Delay = 3.56>
ST_32 : Operation 343 [1/1] (0.79ns)   --->   "%xor_ln246_10 = xor i8 %xor_ln246_8, %xor_ln246_2" [c_src/aes.c:246]   --->   Operation 343 'xor' 'xor_ln246_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 344 [1/1] (0.00ns)   --->   "%RoundKey_addr_56 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 56" [c_src/aes.c:246]   --->   Operation 344 'getelementptr' 'RoundKey_addr_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 345 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_10, i8* %RoundKey_addr_56, align 1" [c_src/aes.c:246]   --->   Operation 345 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_32 : Operation 346 [1/1] (0.79ns)   --->   "%xor_ln247_10 = xor i8 %xor_ln247_8, %xor_ln247_2" [c_src/aes.c:247]   --->   Operation 346 'xor' 'xor_ln247_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 347 [1/1] (0.00ns)   --->   "%RoundKey_addr_57 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 57" [c_src/aes.c:247]   --->   Operation 347 'getelementptr' 'RoundKey_addr_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 348 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_10, i8* %RoundKey_addr_57, align 1" [c_src/aes.c:247]   --->   Operation 348 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 33 <SV = 32> <Delay = 3.56>
ST_33 : Operation 349 [1/1] (0.79ns)   --->   "%xor_ln248_10 = xor i8 %xor_ln248_8, %xor_ln248_2" [c_src/aes.c:248]   --->   Operation 349 'xor' 'xor_ln248_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 350 [1/1] (0.00ns)   --->   "%RoundKey_addr_58 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 58" [c_src/aes.c:248]   --->   Operation 350 'getelementptr' 'RoundKey_addr_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 351 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_10, i8* %RoundKey_addr_58, align 1" [c_src/aes.c:248]   --->   Operation 351 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_33 : Operation 352 [1/1] (0.79ns)   --->   "%xor_ln249_10 = xor i8 %xor_ln249_8, %xor_ln249_2" [c_src/aes.c:249]   --->   Operation 352 'xor' 'xor_ln249_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 353 [1/1] (0.00ns)   --->   "%RoundKey_addr_59 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 59" [c_src/aes.c:249]   --->   Operation 353 'getelementptr' 'RoundKey_addr_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 354 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_10, i8* %RoundKey_addr_59, align 1" [c_src/aes.c:249]   --->   Operation 354 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 34 <SV = 33> <Delay = 3.56>
ST_34 : Operation 355 [1/1] (0.79ns)   --->   "%xor_ln246_11 = xor i8 %xor_ln246_10, %xor_ln246_7" [c_src/aes.c:246]   --->   Operation 355 'xor' 'xor_ln246_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 356 [1/1] (0.00ns)   --->   "%RoundKey_addr_60 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 60" [c_src/aes.c:246]   --->   Operation 356 'getelementptr' 'RoundKey_addr_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 357 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_11, i8* %RoundKey_addr_60, align 1" [c_src/aes.c:246]   --->   Operation 357 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_34 : Operation 358 [1/1] (0.79ns)   --->   "%xor_ln247_11 = xor i8 %xor_ln247_10, %xor_ln247_7" [c_src/aes.c:247]   --->   Operation 358 'xor' 'xor_ln247_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 359 [1/1] (0.00ns)   --->   "%RoundKey_addr_61 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 61" [c_src/aes.c:247]   --->   Operation 359 'getelementptr' 'RoundKey_addr_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 360 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_11, i8* %RoundKey_addr_61, align 1" [c_src/aes.c:247]   --->   Operation 360 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_34 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i8 %xor_ln247_11 to i64" [c_src/aes.c:225]   --->   Operation 361 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 362 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_3" [c_src/aes.c:225]   --->   Operation 362 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 363 [2/2] (2.77ns)   --->   "%sbox_load_12 = load i8* %sbox_addr_12, align 1" [c_src/aes.c:225]   --->   Operation 363 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln228_3 = zext i8 %xor_ln246_11 to i64" [c_src/aes.c:228]   --->   Operation 364 'zext' 'zext_ln228_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 365 [1/1] (0.00ns)   --->   "%sbox_addr_15 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_3" [c_src/aes.c:228]   --->   Operation 365 'getelementptr' 'sbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 366 [2/2] (2.77ns)   --->   "%sbox_load_15 = load i8* %sbox_addr_15, align 1" [c_src/aes.c:228]   --->   Operation 366 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 35 <SV = 34> <Delay = 4.36>
ST_35 : Operation 367 [1/1] (0.79ns)   --->   "%xor_ln248_11 = xor i8 %xor_ln248_10, %xor_ln248_7" [c_src/aes.c:248]   --->   Operation 367 'xor' 'xor_ln248_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 368 [1/1] (0.00ns)   --->   "%RoundKey_addr_62 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 62" [c_src/aes.c:248]   --->   Operation 368 'getelementptr' 'RoundKey_addr_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 369 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_11, i8* %RoundKey_addr_62, align 1" [c_src/aes.c:248]   --->   Operation 369 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_35 : Operation 370 [1/1] (0.79ns)   --->   "%xor_ln249_11 = xor i8 %xor_ln249_10, %xor_ln249_7" [c_src/aes.c:249]   --->   Operation 370 'xor' 'xor_ln249_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 371 [1/1] (0.00ns)   --->   "%RoundKey_addr_63 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 63" [c_src/aes.c:249]   --->   Operation 371 'getelementptr' 'RoundKey_addr_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 372 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_11, i8* %RoundKey_addr_63, align 1" [c_src/aes.c:249]   --->   Operation 372 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_35 : Operation 373 [1/2] (2.77ns)   --->   "%sbox_load_12 = load i8* %sbox_addr_12, align 1" [c_src/aes.c:225]   --->   Operation 373 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln226_3 = zext i8 %xor_ln248_11 to i64" [c_src/aes.c:226]   --->   Operation 374 'zext' 'zext_ln226_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 375 [1/1] (0.00ns)   --->   "%sbox_addr_13 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_3" [c_src/aes.c:226]   --->   Operation 375 'getelementptr' 'sbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 376 [2/2] (2.77ns)   --->   "%sbox_load_13 = load i8* %sbox_addr_13, align 1" [c_src/aes.c:226]   --->   Operation 376 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln227_3 = zext i8 %xor_ln249_11 to i64" [c_src/aes.c:227]   --->   Operation 377 'zext' 'zext_ln227_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 378 [1/1] (0.00ns)   --->   "%sbox_addr_14 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_3" [c_src/aes.c:227]   --->   Operation 378 'getelementptr' 'sbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 379 [2/2] (2.77ns)   --->   "%sbox_load_14 = load i8* %sbox_addr_14, align 1" [c_src/aes.c:227]   --->   Operation 379 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 380 [1/2] (2.77ns)   --->   "%sbox_load_15 = load i8* %sbox_addr_15, align 1" [c_src/aes.c:228]   --->   Operation 380 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 381 [1/1] (0.79ns)   --->   "%xor_ln231_1 = xor i8 %sbox_load_12, 8" [c_src/aes.c:231]   --->   Operation 381 'xor' 'xor_ln231_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 382 [1/1] (0.79ns)   --->   "%xor_ln246_12 = xor i8 %xor_ln231_1, %xor_ln246_8" [c_src/aes.c:246]   --->   Operation 382 'xor' 'xor_ln246_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 383 [1/1] (0.79ns)   --->   "%xor_ln249_12 = xor i8 %sbox_load_15, %xor_ln249_8" [c_src/aes.c:249]   --->   Operation 383 'xor' 'xor_ln249_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 384 [1/1] (0.79ns)   --->   "%xor_ln246_13 = xor i8 %xor_ln231_1, %xor_ln246_5" [c_src/aes.c:246]   --->   Operation 384 'xor' 'xor_ln246_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 385 [1/1] (0.79ns)   --->   "%xor_ln249_13 = xor i8 %sbox_load_15, %xor_ln249_5" [c_src/aes.c:249]   --->   Operation 385 'xor' 'xor_ln249_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 386 [1/1] (0.79ns)   --->   "%xor_ln246_15 = xor i8 %Key_load_12, %xor_ln231_1" [c_src/aes.c:246]   --->   Operation 386 'xor' 'xor_ln246_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 387 [1/1] (0.79ns)   --->   "%xor_ln249_15 = xor i8 %sbox_load_15, %Key_load_15" [c_src/aes.c:249]   --->   Operation 387 'xor' 'xor_ln249_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.33>
ST_36 : Operation 388 [1/2] (2.77ns)   --->   "%sbox_load_13 = load i8* %sbox_addr_13, align 1" [c_src/aes.c:226]   --->   Operation 388 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 389 [1/2] (2.77ns)   --->   "%sbox_load_14 = load i8* %sbox_addr_14, align 1" [c_src/aes.c:227]   --->   Operation 389 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 390 [1/1] (0.00ns)   --->   "%RoundKey_addr_64 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 64" [c_src/aes.c:246]   --->   Operation 390 'getelementptr' 'RoundKey_addr_64' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 391 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_12, i8* %RoundKey_addr_64, align 1" [c_src/aes.c:246]   --->   Operation 391 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_36 : Operation 392 [1/1] (0.79ns)   --->   "%xor_ln247_12 = xor i8 %sbox_load_13, %xor_ln247_8" [c_src/aes.c:247]   --->   Operation 392 'xor' 'xor_ln247_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 393 [1/1] (0.00ns)   --->   "%RoundKey_addr_65 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 65" [c_src/aes.c:247]   --->   Operation 393 'getelementptr' 'RoundKey_addr_65' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 394 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_12, i8* %RoundKey_addr_65, align 1" [c_src/aes.c:247]   --->   Operation 394 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_36 : Operation 395 [1/1] (0.79ns)   --->   "%xor_ln248_12 = xor i8 %sbox_load_14, %xor_ln248_8" [c_src/aes.c:248]   --->   Operation 395 'xor' 'xor_ln248_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 396 [1/1] (0.79ns)   --->   "%xor_ln247_13 = xor i8 %sbox_load_13, %xor_ln247_5" [c_src/aes.c:247]   --->   Operation 396 'xor' 'xor_ln247_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 397 [1/1] (0.79ns)   --->   "%xor_ln248_13 = xor i8 %sbox_load_14, %xor_ln248_5" [c_src/aes.c:248]   --->   Operation 397 'xor' 'xor_ln248_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 398 [1/1] (0.79ns)   --->   "%xor_ln247_15 = xor i8 %sbox_load_13, %Key_load_13" [c_src/aes.c:247]   --->   Operation 398 'xor' 'xor_ln247_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 399 [1/1] (0.79ns)   --->   "%xor_ln248_15 = xor i8 %sbox_load_14, %Key_load_14" [c_src/aes.c:248]   --->   Operation 399 'xor' 'xor_ln248_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.77>
ST_37 : Operation 400 [1/1] (0.00ns)   --->   "%RoundKey_addr_66 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 66" [c_src/aes.c:248]   --->   Operation 400 'getelementptr' 'RoundKey_addr_66' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 401 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_12, i8* %RoundKey_addr_66, align 1" [c_src/aes.c:248]   --->   Operation 401 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_37 : Operation 402 [1/1] (0.00ns)   --->   "%RoundKey_addr_67 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 67" [c_src/aes.c:249]   --->   Operation 402 'getelementptr' 'RoundKey_addr_67' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 403 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_12, i8* %RoundKey_addr_67, align 1" [c_src/aes.c:249]   --->   Operation 403 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 38 <SV = 37> <Delay = 2.77>
ST_38 : Operation 404 [1/1] (0.00ns)   --->   "%RoundKey_addr_68 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 68" [c_src/aes.c:246]   --->   Operation 404 'getelementptr' 'RoundKey_addr_68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 405 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_13, i8* %RoundKey_addr_68, align 1" [c_src/aes.c:246]   --->   Operation 405 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_38 : Operation 406 [1/1] (0.00ns)   --->   "%RoundKey_addr_69 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 69" [c_src/aes.c:247]   --->   Operation 406 'getelementptr' 'RoundKey_addr_69' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 407 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_13, i8* %RoundKey_addr_69, align 1" [c_src/aes.c:247]   --->   Operation 407 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 39 <SV = 38> <Delay = 2.77>
ST_39 : Operation 408 [1/1] (0.00ns)   --->   "%RoundKey_addr_70 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 70" [c_src/aes.c:248]   --->   Operation 408 'getelementptr' 'RoundKey_addr_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 409 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_13, i8* %RoundKey_addr_70, align 1" [c_src/aes.c:248]   --->   Operation 409 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_39 : Operation 410 [1/1] (0.00ns)   --->   "%RoundKey_addr_71 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 71" [c_src/aes.c:249]   --->   Operation 410 'getelementptr' 'RoundKey_addr_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 411 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_13, i8* %RoundKey_addr_71, align 1" [c_src/aes.c:249]   --->   Operation 411 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 40 <SV = 39> <Delay = 3.56>
ST_40 : Operation 412 [1/1] (0.79ns)   --->   "%xor_ln246_14 = xor i8 %xor_ln246_13, %xor_ln246_10" [c_src/aes.c:246]   --->   Operation 412 'xor' 'xor_ln246_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 413 [1/1] (0.00ns)   --->   "%RoundKey_addr_72 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 72" [c_src/aes.c:246]   --->   Operation 413 'getelementptr' 'RoundKey_addr_72' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 414 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_14, i8* %RoundKey_addr_72, align 1" [c_src/aes.c:246]   --->   Operation 414 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_40 : Operation 415 [1/1] (0.79ns)   --->   "%xor_ln247_14 = xor i8 %xor_ln247_13, %xor_ln247_10" [c_src/aes.c:247]   --->   Operation 415 'xor' 'xor_ln247_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 416 [1/1] (0.00ns)   --->   "%RoundKey_addr_73 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 73" [c_src/aes.c:247]   --->   Operation 416 'getelementptr' 'RoundKey_addr_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 417 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_14, i8* %RoundKey_addr_73, align 1" [c_src/aes.c:247]   --->   Operation 417 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 41 <SV = 40> <Delay = 3.56>
ST_41 : Operation 418 [1/1] (0.79ns)   --->   "%xor_ln248_14 = xor i8 %xor_ln248_13, %xor_ln248_10" [c_src/aes.c:248]   --->   Operation 418 'xor' 'xor_ln248_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 419 [1/1] (0.00ns)   --->   "%RoundKey_addr_74 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 74" [c_src/aes.c:248]   --->   Operation 419 'getelementptr' 'RoundKey_addr_74' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 420 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_14, i8* %RoundKey_addr_74, align 1" [c_src/aes.c:248]   --->   Operation 420 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_41 : Operation 421 [1/1] (0.79ns)   --->   "%xor_ln249_14 = xor i8 %xor_ln249_13, %xor_ln249_10" [c_src/aes.c:249]   --->   Operation 421 'xor' 'xor_ln249_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 422 [1/1] (0.00ns)   --->   "%RoundKey_addr_75 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 75" [c_src/aes.c:249]   --->   Operation 422 'getelementptr' 'RoundKey_addr_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 423 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_14, i8* %RoundKey_addr_75, align 1" [c_src/aes.c:249]   --->   Operation 423 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 42 <SV = 41> <Delay = 2.77>
ST_42 : Operation 424 [1/1] (0.00ns)   --->   "%RoundKey_addr_76 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 76" [c_src/aes.c:246]   --->   Operation 424 'getelementptr' 'RoundKey_addr_76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 425 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_15, i8* %RoundKey_addr_76, align 1" [c_src/aes.c:246]   --->   Operation 425 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_42 : Operation 426 [1/1] (0.00ns)   --->   "%RoundKey_addr_77 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 77" [c_src/aes.c:247]   --->   Operation 426 'getelementptr' 'RoundKey_addr_77' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 427 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_15, i8* %RoundKey_addr_77, align 1" [c_src/aes.c:247]   --->   Operation 427 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 43 <SV = 42> <Delay = 2.77>
ST_43 : Operation 428 [1/1] (0.00ns)   --->   "%RoundKey_addr_78 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 78" [c_src/aes.c:248]   --->   Operation 428 'getelementptr' 'RoundKey_addr_78' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 429 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_15, i8* %RoundKey_addr_78, align 1" [c_src/aes.c:248]   --->   Operation 429 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_43 : Operation 430 [1/1] (0.00ns)   --->   "%RoundKey_addr_79 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 79" [c_src/aes.c:249]   --->   Operation 430 'getelementptr' 'RoundKey_addr_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 431 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_15, i8* %RoundKey_addr_79, align 1" [c_src/aes.c:249]   --->   Operation 431 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_43 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln225_4 = zext i8 %xor_ln247_15 to i64" [c_src/aes.c:225]   --->   Operation 432 'zext' 'zext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 433 [1/1] (0.00ns)   --->   "%sbox_addr_16 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_4" [c_src/aes.c:225]   --->   Operation 433 'getelementptr' 'sbox_addr_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 434 [2/2] (2.77ns)   --->   "%sbox_load_16 = load i8* %sbox_addr_16, align 1" [c_src/aes.c:225]   --->   Operation 434 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln226_4 = zext i8 %xor_ln248_15 to i64" [c_src/aes.c:226]   --->   Operation 435 'zext' 'zext_ln226_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 436 [1/1] (0.00ns)   --->   "%sbox_addr_17 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_4" [c_src/aes.c:226]   --->   Operation 436 'getelementptr' 'sbox_addr_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 437 [2/2] (2.77ns)   --->   "%sbox_load_17 = load i8* %sbox_addr_17, align 1" [c_src/aes.c:226]   --->   Operation 437 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 44 <SV = 43> <Delay = 6.33>
ST_44 : Operation 438 [1/2] (2.77ns)   --->   "%sbox_load_16 = load i8* %sbox_addr_16, align 1" [c_src/aes.c:225]   --->   Operation 438 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 439 [1/2] (2.77ns)   --->   "%sbox_load_17 = load i8* %sbox_addr_17, align 1" [c_src/aes.c:226]   --->   Operation 439 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln227_4 = zext i8 %xor_ln249_15 to i64" [c_src/aes.c:227]   --->   Operation 440 'zext' 'zext_ln227_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 441 [1/1] (0.00ns)   --->   "%sbox_addr_18 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_4" [c_src/aes.c:227]   --->   Operation 441 'getelementptr' 'sbox_addr_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 442 [2/2] (2.77ns)   --->   "%sbox_load_18 = load i8* %sbox_addr_18, align 1" [c_src/aes.c:227]   --->   Operation 442 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln228_4 = zext i8 %xor_ln246_15 to i64" [c_src/aes.c:228]   --->   Operation 443 'zext' 'zext_ln228_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 444 [1/1] (0.00ns)   --->   "%sbox_addr_19 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_4" [c_src/aes.c:228]   --->   Operation 444 'getelementptr' 'sbox_addr_19' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 445 [2/2] (2.77ns)   --->   "%sbox_load_19 = load i8* %sbox_addr_19, align 1" [c_src/aes.c:228]   --->   Operation 445 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_16)   --->   "%xor_ln246_42 = xor i8 %xor_ln246_12, 16" [c_src/aes.c:246]   --->   Operation 446 'xor' 'xor_ln246_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 447 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_16 = xor i8 %xor_ln246_42, %sbox_load_16" [c_src/aes.c:246]   --->   Operation 447 'xor' 'xor_ln246_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 448 [1/1] (0.00ns)   --->   "%RoundKey_addr_80 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 80" [c_src/aes.c:246]   --->   Operation 448 'getelementptr' 'RoundKey_addr_80' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 449 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_16, i8* %RoundKey_addr_80, align 1" [c_src/aes.c:246]   --->   Operation 449 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_44 : Operation 450 [1/1] (0.79ns)   --->   "%xor_ln247_16 = xor i8 %sbox_load_17, %xor_ln247_12" [c_src/aes.c:247]   --->   Operation 450 'xor' 'xor_ln247_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 451 [1/1] (0.00ns)   --->   "%RoundKey_addr_81 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 81" [c_src/aes.c:247]   --->   Operation 451 'getelementptr' 'RoundKey_addr_81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 452 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_16, i8* %RoundKey_addr_81, align 1" [c_src/aes.c:247]   --->   Operation 452 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 45 <SV = 44> <Delay = 6.33>
ST_45 : Operation 453 [1/2] (2.77ns)   --->   "%sbox_load_18 = load i8* %sbox_addr_18, align 1" [c_src/aes.c:227]   --->   Operation 453 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 454 [1/2] (2.77ns)   --->   "%sbox_load_19 = load i8* %sbox_addr_19, align 1" [c_src/aes.c:228]   --->   Operation 454 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 455 [1/1] (0.79ns)   --->   "%xor_ln248_16 = xor i8 %sbox_load_18, %xor_ln248_12" [c_src/aes.c:248]   --->   Operation 455 'xor' 'xor_ln248_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 456 [1/1] (0.00ns)   --->   "%RoundKey_addr_82 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 82" [c_src/aes.c:248]   --->   Operation 456 'getelementptr' 'RoundKey_addr_82' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 457 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_16, i8* %RoundKey_addr_82, align 1" [c_src/aes.c:248]   --->   Operation 457 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_45 : Operation 458 [1/1] (0.79ns)   --->   "%xor_ln249_16 = xor i8 %sbox_load_19, %xor_ln249_12" [c_src/aes.c:249]   --->   Operation 458 'xor' 'xor_ln249_16' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 459 [1/1] (0.00ns)   --->   "%RoundKey_addr_83 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 83" [c_src/aes.c:249]   --->   Operation 459 'getelementptr' 'RoundKey_addr_83' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 460 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_16, i8* %RoundKey_addr_83, align 1" [c_src/aes.c:249]   --->   Operation 460 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 46 <SV = 45> <Delay = 3.56>
ST_46 : Operation 461 [1/1] (0.79ns)   --->   "%xor_ln246_17 = xor i8 %xor_ln246_16, %xor_ln246_13" [c_src/aes.c:246]   --->   Operation 461 'xor' 'xor_ln246_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 462 [1/1] (0.00ns)   --->   "%RoundKey_addr_84 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 84" [c_src/aes.c:246]   --->   Operation 462 'getelementptr' 'RoundKey_addr_84' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 463 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_17, i8* %RoundKey_addr_84, align 1" [c_src/aes.c:246]   --->   Operation 463 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_46 : Operation 464 [1/1] (0.79ns)   --->   "%xor_ln247_17 = xor i8 %xor_ln247_16, %xor_ln247_13" [c_src/aes.c:247]   --->   Operation 464 'xor' 'xor_ln247_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 465 [1/1] (0.00ns)   --->   "%RoundKey_addr_85 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 85" [c_src/aes.c:247]   --->   Operation 465 'getelementptr' 'RoundKey_addr_85' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 466 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_17, i8* %RoundKey_addr_85, align 1" [c_src/aes.c:247]   --->   Operation 466 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 47 <SV = 46> <Delay = 3.56>
ST_47 : Operation 467 [1/1] (0.79ns)   --->   "%xor_ln248_17 = xor i8 %xor_ln248_16, %xor_ln248_13" [c_src/aes.c:248]   --->   Operation 467 'xor' 'xor_ln248_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 468 [1/1] (0.00ns)   --->   "%RoundKey_addr_86 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 86" [c_src/aes.c:248]   --->   Operation 468 'getelementptr' 'RoundKey_addr_86' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 469 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_17, i8* %RoundKey_addr_86, align 1" [c_src/aes.c:248]   --->   Operation 469 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_47 : Operation 470 [1/1] (0.79ns)   --->   "%xor_ln249_17 = xor i8 %xor_ln249_16, %xor_ln249_13" [c_src/aes.c:249]   --->   Operation 470 'xor' 'xor_ln249_17' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 471 [1/1] (0.00ns)   --->   "%RoundKey_addr_87 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 87" [c_src/aes.c:249]   --->   Operation 471 'getelementptr' 'RoundKey_addr_87' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 472 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_17, i8* %RoundKey_addr_87, align 1" [c_src/aes.c:249]   --->   Operation 472 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 48 <SV = 47> <Delay = 3.56>
ST_48 : Operation 473 [1/1] (0.79ns)   --->   "%xor_ln246_18 = xor i8 %xor_ln246_16, %xor_ln246_10" [c_src/aes.c:246]   --->   Operation 473 'xor' 'xor_ln246_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 474 [1/1] (0.00ns)   --->   "%RoundKey_addr_88 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 88" [c_src/aes.c:246]   --->   Operation 474 'getelementptr' 'RoundKey_addr_88' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 475 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_18, i8* %RoundKey_addr_88, align 1" [c_src/aes.c:246]   --->   Operation 475 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_48 : Operation 476 [1/1] (0.79ns)   --->   "%xor_ln247_18 = xor i8 %xor_ln247_16, %xor_ln247_10" [c_src/aes.c:247]   --->   Operation 476 'xor' 'xor_ln247_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 477 [1/1] (0.00ns)   --->   "%RoundKey_addr_89 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 89" [c_src/aes.c:247]   --->   Operation 477 'getelementptr' 'RoundKey_addr_89' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 478 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_18, i8* %RoundKey_addr_89, align 1" [c_src/aes.c:247]   --->   Operation 478 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 49 <SV = 48> <Delay = 3.56>
ST_49 : Operation 479 [1/1] (0.79ns)   --->   "%xor_ln248_18 = xor i8 %xor_ln248_16, %xor_ln248_10" [c_src/aes.c:248]   --->   Operation 479 'xor' 'xor_ln248_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 480 [1/1] (0.00ns)   --->   "%RoundKey_addr_90 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 90" [c_src/aes.c:248]   --->   Operation 480 'getelementptr' 'RoundKey_addr_90' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 481 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_18, i8* %RoundKey_addr_90, align 1" [c_src/aes.c:248]   --->   Operation 481 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_49 : Operation 482 [1/1] (0.79ns)   --->   "%xor_ln249_18 = xor i8 %xor_ln249_16, %xor_ln249_10" [c_src/aes.c:249]   --->   Operation 482 'xor' 'xor_ln249_18' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 483 [1/1] (0.00ns)   --->   "%RoundKey_addr_91 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 91" [c_src/aes.c:249]   --->   Operation 483 'getelementptr' 'RoundKey_addr_91' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 484 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_18, i8* %RoundKey_addr_91, align 1" [c_src/aes.c:249]   --->   Operation 484 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 50 <SV = 49> <Delay = 3.56>
ST_50 : Operation 485 [1/1] (0.79ns)   --->   "%xor_ln246_19 = xor i8 %xor_ln246_18, %xor_ln246_15" [c_src/aes.c:246]   --->   Operation 485 'xor' 'xor_ln246_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 486 [1/1] (0.00ns)   --->   "%RoundKey_addr_92 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 92" [c_src/aes.c:246]   --->   Operation 486 'getelementptr' 'RoundKey_addr_92' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 487 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_19, i8* %RoundKey_addr_92, align 1" [c_src/aes.c:246]   --->   Operation 487 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_50 : Operation 488 [1/1] (0.79ns)   --->   "%xor_ln247_19 = xor i8 %xor_ln247_18, %xor_ln247_15" [c_src/aes.c:247]   --->   Operation 488 'xor' 'xor_ln247_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 489 [1/1] (0.00ns)   --->   "%RoundKey_addr_93 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 93" [c_src/aes.c:247]   --->   Operation 489 'getelementptr' 'RoundKey_addr_93' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 490 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_19, i8* %RoundKey_addr_93, align 1" [c_src/aes.c:247]   --->   Operation 490 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_50 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln225_5 = zext i8 %xor_ln247_19 to i64" [c_src/aes.c:225]   --->   Operation 491 'zext' 'zext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 492 [1/1] (0.00ns)   --->   "%sbox_addr_20 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_5" [c_src/aes.c:225]   --->   Operation 492 'getelementptr' 'sbox_addr_20' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 493 [2/2] (2.77ns)   --->   "%sbox_load_20 = load i8* %sbox_addr_20, align 1" [c_src/aes.c:225]   --->   Operation 493 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_50 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln228_5 = zext i8 %xor_ln246_19 to i64" [c_src/aes.c:228]   --->   Operation 494 'zext' 'zext_ln228_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 495 [1/1] (0.00ns)   --->   "%sbox_addr_23 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_5" [c_src/aes.c:228]   --->   Operation 495 'getelementptr' 'sbox_addr_23' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 496 [2/2] (2.77ns)   --->   "%sbox_load_23 = load i8* %sbox_addr_23, align 1" [c_src/aes.c:228]   --->   Operation 496 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 51 <SV = 50> <Delay = 4.36>
ST_51 : Operation 497 [1/1] (0.79ns)   --->   "%xor_ln248_19 = xor i8 %xor_ln248_18, %xor_ln248_15" [c_src/aes.c:248]   --->   Operation 497 'xor' 'xor_ln248_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 498 [1/1] (0.00ns)   --->   "%RoundKey_addr_94 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 94" [c_src/aes.c:248]   --->   Operation 498 'getelementptr' 'RoundKey_addr_94' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 499 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_19, i8* %RoundKey_addr_94, align 1" [c_src/aes.c:248]   --->   Operation 499 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_51 : Operation 500 [1/1] (0.79ns)   --->   "%xor_ln249_19 = xor i8 %xor_ln249_18, %xor_ln249_15" [c_src/aes.c:249]   --->   Operation 500 'xor' 'xor_ln249_19' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 501 [1/1] (0.00ns)   --->   "%RoundKey_addr_95 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 95" [c_src/aes.c:249]   --->   Operation 501 'getelementptr' 'RoundKey_addr_95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 502 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_19, i8* %RoundKey_addr_95, align 1" [c_src/aes.c:249]   --->   Operation 502 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_51 : Operation 503 [1/2] (2.77ns)   --->   "%sbox_load_20 = load i8* %sbox_addr_20, align 1" [c_src/aes.c:225]   --->   Operation 503 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln226_5 = zext i8 %xor_ln248_19 to i64" [c_src/aes.c:226]   --->   Operation 504 'zext' 'zext_ln226_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 505 [1/1] (0.00ns)   --->   "%sbox_addr_21 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_5" [c_src/aes.c:226]   --->   Operation 505 'getelementptr' 'sbox_addr_21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 506 [2/2] (2.77ns)   --->   "%sbox_load_21 = load i8* %sbox_addr_21, align 1" [c_src/aes.c:226]   --->   Operation 506 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln227_5 = zext i8 %xor_ln249_19 to i64" [c_src/aes.c:227]   --->   Operation 507 'zext' 'zext_ln227_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 508 [1/1] (0.00ns)   --->   "%sbox_addr_22 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_5" [c_src/aes.c:227]   --->   Operation 508 'getelementptr' 'sbox_addr_22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 509 [2/2] (2.77ns)   --->   "%sbox_load_22 = load i8* %sbox_addr_22, align 1" [c_src/aes.c:227]   --->   Operation 509 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 510 [1/2] (2.77ns)   --->   "%sbox_load_23 = load i8* %sbox_addr_23, align 1" [c_src/aes.c:228]   --->   Operation 510 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_51 : Operation 511 [1/1] (0.79ns)   --->   "%xor_ln231_2 = xor i8 %sbox_load_20, 32" [c_src/aes.c:231]   --->   Operation 511 'xor' 'xor_ln231_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 512 [1/1] (0.79ns)   --->   "%xor_ln246_20 = xor i8 %xor_ln231_2, %xor_ln246_16" [c_src/aes.c:246]   --->   Operation 512 'xor' 'xor_ln246_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 513 [1/1] (0.79ns)   --->   "%xor_ln249_20 = xor i8 %sbox_load_23, %xor_ln249_16" [c_src/aes.c:249]   --->   Operation 513 'xor' 'xor_ln249_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 514 [1/1] (0.79ns)   --->   "%xor_ln246_21 = xor i8 %xor_ln231_2, %xor_ln246_13" [c_src/aes.c:246]   --->   Operation 514 'xor' 'xor_ln246_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 515 [1/1] (0.79ns)   --->   "%xor_ln249_21 = xor i8 %sbox_load_23, %xor_ln249_13" [c_src/aes.c:249]   --->   Operation 515 'xor' 'xor_ln249_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.33>
ST_52 : Operation 516 [1/2] (2.77ns)   --->   "%sbox_load_21 = load i8* %sbox_addr_21, align 1" [c_src/aes.c:226]   --->   Operation 516 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 517 [1/2] (2.77ns)   --->   "%sbox_load_22 = load i8* %sbox_addr_22, align 1" [c_src/aes.c:227]   --->   Operation 517 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_52 : Operation 518 [1/1] (0.00ns)   --->   "%RoundKey_addr_96 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 96" [c_src/aes.c:246]   --->   Operation 518 'getelementptr' 'RoundKey_addr_96' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 519 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_20, i8* %RoundKey_addr_96, align 1" [c_src/aes.c:246]   --->   Operation 519 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_52 : Operation 520 [1/1] (0.79ns)   --->   "%xor_ln247_20 = xor i8 %sbox_load_21, %xor_ln247_16" [c_src/aes.c:247]   --->   Operation 520 'xor' 'xor_ln247_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 521 [1/1] (0.00ns)   --->   "%RoundKey_addr_97 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 97" [c_src/aes.c:247]   --->   Operation 521 'getelementptr' 'RoundKey_addr_97' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 522 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_20, i8* %RoundKey_addr_97, align 1" [c_src/aes.c:247]   --->   Operation 522 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_52 : Operation 523 [1/1] (0.79ns)   --->   "%xor_ln248_20 = xor i8 %sbox_load_22, %xor_ln248_16" [c_src/aes.c:248]   --->   Operation 523 'xor' 'xor_ln248_20' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 524 [1/1] (0.79ns)   --->   "%xor_ln247_21 = xor i8 %sbox_load_21, %xor_ln247_13" [c_src/aes.c:247]   --->   Operation 524 'xor' 'xor_ln247_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 525 [1/1] (0.79ns)   --->   "%xor_ln248_21 = xor i8 %sbox_load_22, %xor_ln248_13" [c_src/aes.c:248]   --->   Operation 525 'xor' 'xor_ln248_21' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.77>
ST_53 : Operation 526 [1/1] (0.00ns)   --->   "%RoundKey_addr_98 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 98" [c_src/aes.c:248]   --->   Operation 526 'getelementptr' 'RoundKey_addr_98' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 527 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_20, i8* %RoundKey_addr_98, align 1" [c_src/aes.c:248]   --->   Operation 527 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_53 : Operation 528 [1/1] (0.00ns)   --->   "%RoundKey_addr_99 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 99" [c_src/aes.c:249]   --->   Operation 528 'getelementptr' 'RoundKey_addr_99' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 529 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_20, i8* %RoundKey_addr_99, align 1" [c_src/aes.c:249]   --->   Operation 529 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 54 <SV = 53> <Delay = 2.77>
ST_54 : Operation 530 [1/1] (0.00ns)   --->   "%RoundKey_addr_100 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 100" [c_src/aes.c:246]   --->   Operation 530 'getelementptr' 'RoundKey_addr_100' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 531 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_21, i8* %RoundKey_addr_100, align 1" [c_src/aes.c:246]   --->   Operation 531 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_54 : Operation 532 [1/1] (0.00ns)   --->   "%RoundKey_addr_101 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 101" [c_src/aes.c:247]   --->   Operation 532 'getelementptr' 'RoundKey_addr_101' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 533 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_21, i8* %RoundKey_addr_101, align 1" [c_src/aes.c:247]   --->   Operation 533 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 55 <SV = 54> <Delay = 2.77>
ST_55 : Operation 534 [1/1] (0.00ns)   --->   "%RoundKey_addr_102 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 102" [c_src/aes.c:248]   --->   Operation 534 'getelementptr' 'RoundKey_addr_102' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 535 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_21, i8* %RoundKey_addr_102, align 1" [c_src/aes.c:248]   --->   Operation 535 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_55 : Operation 536 [1/1] (0.00ns)   --->   "%RoundKey_addr_103 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 103" [c_src/aes.c:249]   --->   Operation 536 'getelementptr' 'RoundKey_addr_103' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 537 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_21, i8* %RoundKey_addr_103, align 1" [c_src/aes.c:249]   --->   Operation 537 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 56 <SV = 55> <Delay = 3.56>
ST_56 : Operation 538 [1/1] (0.79ns)   --->   "%xor_ln246_22 = xor i8 %xor_ln246_21, %xor_ln246_18" [c_src/aes.c:246]   --->   Operation 538 'xor' 'xor_ln246_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 539 [1/1] (0.00ns)   --->   "%RoundKey_addr_104 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 104" [c_src/aes.c:246]   --->   Operation 539 'getelementptr' 'RoundKey_addr_104' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 540 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_22, i8* %RoundKey_addr_104, align 1" [c_src/aes.c:246]   --->   Operation 540 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_56 : Operation 541 [1/1] (0.79ns)   --->   "%xor_ln247_22 = xor i8 %xor_ln247_21, %xor_ln247_18" [c_src/aes.c:247]   --->   Operation 541 'xor' 'xor_ln247_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 542 [1/1] (0.00ns)   --->   "%RoundKey_addr_105 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 105" [c_src/aes.c:247]   --->   Operation 542 'getelementptr' 'RoundKey_addr_105' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 543 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_22, i8* %RoundKey_addr_105, align 1" [c_src/aes.c:247]   --->   Operation 543 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 57 <SV = 56> <Delay = 3.56>
ST_57 : Operation 544 [1/1] (0.79ns)   --->   "%xor_ln248_22 = xor i8 %xor_ln248_21, %xor_ln248_18" [c_src/aes.c:248]   --->   Operation 544 'xor' 'xor_ln248_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 545 [1/1] (0.00ns)   --->   "%RoundKey_addr_106 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 106" [c_src/aes.c:248]   --->   Operation 545 'getelementptr' 'RoundKey_addr_106' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 546 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_22, i8* %RoundKey_addr_106, align 1" [c_src/aes.c:248]   --->   Operation 546 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_57 : Operation 547 [1/1] (0.79ns)   --->   "%xor_ln249_22 = xor i8 %xor_ln249_21, %xor_ln249_18" [c_src/aes.c:249]   --->   Operation 547 'xor' 'xor_ln249_22' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 548 [1/1] (0.00ns)   --->   "%RoundKey_addr_107 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 107" [c_src/aes.c:249]   --->   Operation 548 'getelementptr' 'RoundKey_addr_107' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 549 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_22, i8* %RoundKey_addr_107, align 1" [c_src/aes.c:249]   --->   Operation 549 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 58 <SV = 57> <Delay = 3.56>
ST_58 : Operation 550 [1/1] (0.79ns)   --->   "%xor_ln246_23 = xor i8 %xor_ln246_21, %xor_ln246_15" [c_src/aes.c:246]   --->   Operation 550 'xor' 'xor_ln246_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 551 [1/1] (0.00ns)   --->   "%RoundKey_addr_108 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 108" [c_src/aes.c:246]   --->   Operation 551 'getelementptr' 'RoundKey_addr_108' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 552 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_23, i8* %RoundKey_addr_108, align 1" [c_src/aes.c:246]   --->   Operation 552 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_58 : Operation 553 [1/1] (0.79ns)   --->   "%xor_ln247_23 = xor i8 %xor_ln247_21, %xor_ln247_15" [c_src/aes.c:247]   --->   Operation 553 'xor' 'xor_ln247_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 554 [1/1] (0.00ns)   --->   "%RoundKey_addr_109 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 109" [c_src/aes.c:247]   --->   Operation 554 'getelementptr' 'RoundKey_addr_109' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 555 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_23, i8* %RoundKey_addr_109, align 1" [c_src/aes.c:247]   --->   Operation 555 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 59 <SV = 58> <Delay = 3.56>
ST_59 : Operation 556 [1/1] (0.79ns)   --->   "%xor_ln248_23 = xor i8 %xor_ln248_21, %xor_ln248_15" [c_src/aes.c:248]   --->   Operation 556 'xor' 'xor_ln248_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 557 [1/1] (0.00ns)   --->   "%RoundKey_addr_110 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 110" [c_src/aes.c:248]   --->   Operation 557 'getelementptr' 'RoundKey_addr_110' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 558 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_23, i8* %RoundKey_addr_110, align 1" [c_src/aes.c:248]   --->   Operation 558 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_59 : Operation 559 [1/1] (0.79ns)   --->   "%xor_ln249_23 = xor i8 %xor_ln249_21, %xor_ln249_15" [c_src/aes.c:249]   --->   Operation 559 'xor' 'xor_ln249_23' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 560 [1/1] (0.00ns)   --->   "%RoundKey_addr_111 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 111" [c_src/aes.c:249]   --->   Operation 560 'getelementptr' 'RoundKey_addr_111' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 561 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_23, i8* %RoundKey_addr_111, align 1" [c_src/aes.c:249]   --->   Operation 561 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_59 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln225_6 = zext i8 %xor_ln247_23 to i64" [c_src/aes.c:225]   --->   Operation 562 'zext' 'zext_ln225_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 563 [1/1] (0.00ns)   --->   "%sbox_addr_24 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_6" [c_src/aes.c:225]   --->   Operation 563 'getelementptr' 'sbox_addr_24' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 564 [2/2] (2.77ns)   --->   "%sbox_load_24 = load i8* %sbox_addr_24, align 1" [c_src/aes.c:225]   --->   Operation 564 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_59 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln226_6 = zext i8 %xor_ln248_23 to i64" [c_src/aes.c:226]   --->   Operation 565 'zext' 'zext_ln226_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 566 [1/1] (0.00ns)   --->   "%sbox_addr_25 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_6" [c_src/aes.c:226]   --->   Operation 566 'getelementptr' 'sbox_addr_25' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 567 [2/2] (2.77ns)   --->   "%sbox_load_25 = load i8* %sbox_addr_25, align 1" [c_src/aes.c:226]   --->   Operation 567 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 60 <SV = 59> <Delay = 6.33>
ST_60 : Operation 568 [1/2] (2.77ns)   --->   "%sbox_load_24 = load i8* %sbox_addr_24, align 1" [c_src/aes.c:225]   --->   Operation 568 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 569 [1/2] (2.77ns)   --->   "%sbox_load_25 = load i8* %sbox_addr_25, align 1" [c_src/aes.c:226]   --->   Operation 569 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln227_6 = zext i8 %xor_ln249_23 to i64" [c_src/aes.c:227]   --->   Operation 570 'zext' 'zext_ln227_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 571 [1/1] (0.00ns)   --->   "%sbox_addr_26 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_6" [c_src/aes.c:227]   --->   Operation 571 'getelementptr' 'sbox_addr_26' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 572 [2/2] (2.77ns)   --->   "%sbox_load_26 = load i8* %sbox_addr_26, align 1" [c_src/aes.c:227]   --->   Operation 572 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln228_6 = zext i8 %xor_ln246_23 to i64" [c_src/aes.c:228]   --->   Operation 573 'zext' 'zext_ln228_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 574 [1/1] (0.00ns)   --->   "%sbox_addr_27 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_6" [c_src/aes.c:228]   --->   Operation 574 'getelementptr' 'sbox_addr_27' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 575 [2/2] (2.77ns)   --->   "%sbox_load_27 = load i8* %sbox_addr_27, align 1" [c_src/aes.c:228]   --->   Operation 575 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_60 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_24)   --->   "%xor_ln246_43 = xor i8 %xor_ln246_20, 64" [c_src/aes.c:246]   --->   Operation 576 'xor' 'xor_ln246_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 577 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_24 = xor i8 %xor_ln246_43, %sbox_load_24" [c_src/aes.c:246]   --->   Operation 577 'xor' 'xor_ln246_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 578 [1/1] (0.00ns)   --->   "%RoundKey_addr_112 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 112" [c_src/aes.c:246]   --->   Operation 578 'getelementptr' 'RoundKey_addr_112' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 579 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_24, i8* %RoundKey_addr_112, align 1" [c_src/aes.c:246]   --->   Operation 579 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_60 : Operation 580 [1/1] (0.79ns)   --->   "%xor_ln247_24 = xor i8 %sbox_load_25, %xor_ln247_20" [c_src/aes.c:247]   --->   Operation 580 'xor' 'xor_ln247_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 581 [1/1] (0.00ns)   --->   "%RoundKey_addr_113 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 113" [c_src/aes.c:247]   --->   Operation 581 'getelementptr' 'RoundKey_addr_113' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 582 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_24, i8* %RoundKey_addr_113, align 1" [c_src/aes.c:247]   --->   Operation 582 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 61 <SV = 60> <Delay = 6.33>
ST_61 : Operation 583 [1/2] (2.77ns)   --->   "%sbox_load_26 = load i8* %sbox_addr_26, align 1" [c_src/aes.c:227]   --->   Operation 583 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 584 [1/2] (2.77ns)   --->   "%sbox_load_27 = load i8* %sbox_addr_27, align 1" [c_src/aes.c:228]   --->   Operation 584 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_61 : Operation 585 [1/1] (0.79ns)   --->   "%xor_ln248_24 = xor i8 %sbox_load_26, %xor_ln248_20" [c_src/aes.c:248]   --->   Operation 585 'xor' 'xor_ln248_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 586 [1/1] (0.00ns)   --->   "%RoundKey_addr_114 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 114" [c_src/aes.c:248]   --->   Operation 586 'getelementptr' 'RoundKey_addr_114' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 587 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_24, i8* %RoundKey_addr_114, align 1" [c_src/aes.c:248]   --->   Operation 587 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_61 : Operation 588 [1/1] (0.79ns)   --->   "%xor_ln249_24 = xor i8 %sbox_load_27, %xor_ln249_20" [c_src/aes.c:249]   --->   Operation 588 'xor' 'xor_ln249_24' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 589 [1/1] (0.00ns)   --->   "%RoundKey_addr_115 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 115" [c_src/aes.c:249]   --->   Operation 589 'getelementptr' 'RoundKey_addr_115' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 590 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_24, i8* %RoundKey_addr_115, align 1" [c_src/aes.c:249]   --->   Operation 590 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 62 <SV = 61> <Delay = 3.56>
ST_62 : Operation 591 [1/1] (0.79ns)   --->   "%xor_ln246_25 = xor i8 %xor_ln246_24, %xor_ln246_21" [c_src/aes.c:246]   --->   Operation 591 'xor' 'xor_ln246_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 592 [1/1] (0.00ns)   --->   "%RoundKey_addr_116 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 116" [c_src/aes.c:246]   --->   Operation 592 'getelementptr' 'RoundKey_addr_116' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 593 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_25, i8* %RoundKey_addr_116, align 1" [c_src/aes.c:246]   --->   Operation 593 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_62 : Operation 594 [1/1] (0.79ns)   --->   "%xor_ln247_25 = xor i8 %xor_ln247_24, %xor_ln247_21" [c_src/aes.c:247]   --->   Operation 594 'xor' 'xor_ln247_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 595 [1/1] (0.00ns)   --->   "%RoundKey_addr_117 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 117" [c_src/aes.c:247]   --->   Operation 595 'getelementptr' 'RoundKey_addr_117' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 596 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_25, i8* %RoundKey_addr_117, align 1" [c_src/aes.c:247]   --->   Operation 596 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 63 <SV = 62> <Delay = 3.56>
ST_63 : Operation 597 [1/1] (0.79ns)   --->   "%xor_ln248_25 = xor i8 %xor_ln248_24, %xor_ln248_21" [c_src/aes.c:248]   --->   Operation 597 'xor' 'xor_ln248_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 598 [1/1] (0.00ns)   --->   "%RoundKey_addr_118 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 118" [c_src/aes.c:248]   --->   Operation 598 'getelementptr' 'RoundKey_addr_118' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 599 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_25, i8* %RoundKey_addr_118, align 1" [c_src/aes.c:248]   --->   Operation 599 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_63 : Operation 600 [1/1] (0.79ns)   --->   "%xor_ln249_25 = xor i8 %xor_ln249_24, %xor_ln249_21" [c_src/aes.c:249]   --->   Operation 600 'xor' 'xor_ln249_25' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 601 [1/1] (0.00ns)   --->   "%RoundKey_addr_119 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 119" [c_src/aes.c:249]   --->   Operation 601 'getelementptr' 'RoundKey_addr_119' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 602 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_25, i8* %RoundKey_addr_119, align 1" [c_src/aes.c:249]   --->   Operation 602 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 64 <SV = 63> <Delay = 3.56>
ST_64 : Operation 603 [1/1] (0.79ns)   --->   "%xor_ln246_26 = xor i8 %xor_ln246_24, %xor_ln246_18" [c_src/aes.c:246]   --->   Operation 603 'xor' 'xor_ln246_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 604 [1/1] (0.00ns)   --->   "%RoundKey_addr_120 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 120" [c_src/aes.c:246]   --->   Operation 604 'getelementptr' 'RoundKey_addr_120' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 605 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_26, i8* %RoundKey_addr_120, align 1" [c_src/aes.c:246]   --->   Operation 605 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_64 : Operation 606 [1/1] (0.79ns)   --->   "%xor_ln247_26 = xor i8 %xor_ln247_24, %xor_ln247_18" [c_src/aes.c:247]   --->   Operation 606 'xor' 'xor_ln247_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 607 [1/1] (0.00ns)   --->   "%RoundKey_addr_121 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 121" [c_src/aes.c:247]   --->   Operation 607 'getelementptr' 'RoundKey_addr_121' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 608 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_26, i8* %RoundKey_addr_121, align 1" [c_src/aes.c:247]   --->   Operation 608 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 65 <SV = 64> <Delay = 3.56>
ST_65 : Operation 609 [1/1] (0.79ns)   --->   "%xor_ln248_26 = xor i8 %xor_ln248_24, %xor_ln248_18" [c_src/aes.c:248]   --->   Operation 609 'xor' 'xor_ln248_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 610 [1/1] (0.00ns)   --->   "%RoundKey_addr_122 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 122" [c_src/aes.c:248]   --->   Operation 610 'getelementptr' 'RoundKey_addr_122' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 611 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_26, i8* %RoundKey_addr_122, align 1" [c_src/aes.c:248]   --->   Operation 611 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_65 : Operation 612 [1/1] (0.79ns)   --->   "%xor_ln249_26 = xor i8 %xor_ln249_24, %xor_ln249_18" [c_src/aes.c:249]   --->   Operation 612 'xor' 'xor_ln249_26' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 613 [1/1] (0.00ns)   --->   "%RoundKey_addr_123 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 123" [c_src/aes.c:249]   --->   Operation 613 'getelementptr' 'RoundKey_addr_123' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 614 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_26, i8* %RoundKey_addr_123, align 1" [c_src/aes.c:249]   --->   Operation 614 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 66 <SV = 65> <Delay = 3.56>
ST_66 : Operation 615 [1/1] (0.79ns)   --->   "%xor_ln246_27 = xor i8 %xor_ln246_26, %xor_ln246_23" [c_src/aes.c:246]   --->   Operation 615 'xor' 'xor_ln246_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 616 [1/1] (0.00ns)   --->   "%RoundKey_addr_124 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 124" [c_src/aes.c:246]   --->   Operation 616 'getelementptr' 'RoundKey_addr_124' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 617 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_27, i8* %RoundKey_addr_124, align 1" [c_src/aes.c:246]   --->   Operation 617 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_66 : Operation 618 [1/1] (0.79ns)   --->   "%xor_ln247_27 = xor i8 %xor_ln247_26, %xor_ln247_23" [c_src/aes.c:247]   --->   Operation 618 'xor' 'xor_ln247_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 619 [1/1] (0.00ns)   --->   "%RoundKey_addr_125 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 125" [c_src/aes.c:247]   --->   Operation 619 'getelementptr' 'RoundKey_addr_125' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 620 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_27, i8* %RoundKey_addr_125, align 1" [c_src/aes.c:247]   --->   Operation 620 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_66 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln225_7 = zext i8 %xor_ln247_27 to i64" [c_src/aes.c:225]   --->   Operation 621 'zext' 'zext_ln225_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 622 [1/1] (0.00ns)   --->   "%sbox_addr_28 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_7" [c_src/aes.c:225]   --->   Operation 622 'getelementptr' 'sbox_addr_28' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 623 [2/2] (2.77ns)   --->   "%sbox_load_28 = load i8* %sbox_addr_28, align 1" [c_src/aes.c:225]   --->   Operation 623 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_66 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln228_7 = zext i8 %xor_ln246_27 to i64" [c_src/aes.c:228]   --->   Operation 624 'zext' 'zext_ln228_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 625 [1/1] (0.00ns)   --->   "%sbox_addr_31 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_7" [c_src/aes.c:228]   --->   Operation 625 'getelementptr' 'sbox_addr_31' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 626 [2/2] (2.77ns)   --->   "%sbox_load_31 = load i8* %sbox_addr_31, align 1" [c_src/aes.c:228]   --->   Operation 626 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 67 <SV = 66> <Delay = 4.36>
ST_67 : Operation 627 [1/1] (0.79ns)   --->   "%xor_ln248_27 = xor i8 %xor_ln248_26, %xor_ln248_23" [c_src/aes.c:248]   --->   Operation 627 'xor' 'xor_ln248_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 628 [1/1] (0.00ns)   --->   "%RoundKey_addr_126 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 126" [c_src/aes.c:248]   --->   Operation 628 'getelementptr' 'RoundKey_addr_126' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 629 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_27, i8* %RoundKey_addr_126, align 1" [c_src/aes.c:248]   --->   Operation 629 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_67 : Operation 630 [1/1] (0.79ns)   --->   "%xor_ln249_27 = xor i8 %xor_ln249_26, %xor_ln249_23" [c_src/aes.c:249]   --->   Operation 630 'xor' 'xor_ln249_27' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 631 [1/1] (0.00ns)   --->   "%RoundKey_addr_127 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 127" [c_src/aes.c:249]   --->   Operation 631 'getelementptr' 'RoundKey_addr_127' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 632 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_27, i8* %RoundKey_addr_127, align 1" [c_src/aes.c:249]   --->   Operation 632 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_67 : Operation 633 [1/2] (2.77ns)   --->   "%sbox_load_28 = load i8* %sbox_addr_28, align 1" [c_src/aes.c:225]   --->   Operation 633 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln226_7 = zext i8 %xor_ln248_27 to i64" [c_src/aes.c:226]   --->   Operation 634 'zext' 'zext_ln226_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 635 [1/1] (0.00ns)   --->   "%sbox_addr_29 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_7" [c_src/aes.c:226]   --->   Operation 635 'getelementptr' 'sbox_addr_29' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 636 [2/2] (2.77ns)   --->   "%sbox_load_29 = load i8* %sbox_addr_29, align 1" [c_src/aes.c:226]   --->   Operation 636 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln227_7 = zext i8 %xor_ln249_27 to i64" [c_src/aes.c:227]   --->   Operation 637 'zext' 'zext_ln227_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 638 [1/1] (0.00ns)   --->   "%sbox_addr_30 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_7" [c_src/aes.c:227]   --->   Operation 638 'getelementptr' 'sbox_addr_30' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 639 [2/2] (2.77ns)   --->   "%sbox_load_30 = load i8* %sbox_addr_30, align 1" [c_src/aes.c:227]   --->   Operation 639 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 640 [1/2] (2.77ns)   --->   "%sbox_load_31 = load i8* %sbox_addr_31, align 1" [c_src/aes.c:228]   --->   Operation 640 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_67 : Operation 641 [1/1] (0.79ns)   --->   "%xor_ln231_3 = xor i8 %sbox_load_28, -128" [c_src/aes.c:231]   --->   Operation 641 'xor' 'xor_ln231_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 642 [1/1] (0.79ns)   --->   "%xor_ln246_28 = xor i8 %xor_ln231_3, %xor_ln246_24" [c_src/aes.c:246]   --->   Operation 642 'xor' 'xor_ln246_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 643 [1/1] (0.79ns)   --->   "%xor_ln249_28 = xor i8 %sbox_load_31, %xor_ln249_24" [c_src/aes.c:249]   --->   Operation 643 'xor' 'xor_ln249_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 644 [1/1] (0.79ns)   --->   "%xor_ln246_29 = xor i8 %xor_ln231_3, %xor_ln246_21" [c_src/aes.c:246]   --->   Operation 644 'xor' 'xor_ln246_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 645 [1/1] (0.79ns)   --->   "%xor_ln249_29 = xor i8 %sbox_load_31, %xor_ln249_21" [c_src/aes.c:249]   --->   Operation 645 'xor' 'xor_ln249_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 646 [1/1] (0.79ns)   --->   "%xor_ln246_31 = xor i8 %xor_ln231_3, %xor_ln246_15" [c_src/aes.c:246]   --->   Operation 646 'xor' 'xor_ln246_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 647 [1/1] (0.79ns)   --->   "%xor_ln249_31 = xor i8 %sbox_load_31, %xor_ln249_15" [c_src/aes.c:249]   --->   Operation 647 'xor' 'xor_ln249_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.33>
ST_68 : Operation 648 [1/2] (2.77ns)   --->   "%sbox_load_29 = load i8* %sbox_addr_29, align 1" [c_src/aes.c:226]   --->   Operation 648 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 649 [1/2] (2.77ns)   --->   "%sbox_load_30 = load i8* %sbox_addr_30, align 1" [c_src/aes.c:227]   --->   Operation 649 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_68 : Operation 650 [1/1] (0.00ns)   --->   "%RoundKey_addr_128 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 128" [c_src/aes.c:246]   --->   Operation 650 'getelementptr' 'RoundKey_addr_128' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 651 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_28, i8* %RoundKey_addr_128, align 1" [c_src/aes.c:246]   --->   Operation 651 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_68 : Operation 652 [1/1] (0.79ns)   --->   "%xor_ln247_28 = xor i8 %sbox_load_29, %xor_ln247_24" [c_src/aes.c:247]   --->   Operation 652 'xor' 'xor_ln247_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 653 [1/1] (0.00ns)   --->   "%RoundKey_addr_129 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 129" [c_src/aes.c:247]   --->   Operation 653 'getelementptr' 'RoundKey_addr_129' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 654 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_28, i8* %RoundKey_addr_129, align 1" [c_src/aes.c:247]   --->   Operation 654 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_68 : Operation 655 [1/1] (0.79ns)   --->   "%xor_ln248_28 = xor i8 %sbox_load_30, %xor_ln248_24" [c_src/aes.c:248]   --->   Operation 655 'xor' 'xor_ln248_28' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 656 [1/1] (0.79ns)   --->   "%xor_ln247_29 = xor i8 %sbox_load_29, %xor_ln247_21" [c_src/aes.c:247]   --->   Operation 656 'xor' 'xor_ln247_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 657 [1/1] (0.79ns)   --->   "%xor_ln248_29 = xor i8 %sbox_load_30, %xor_ln248_21" [c_src/aes.c:248]   --->   Operation 657 'xor' 'xor_ln248_29' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 658 [1/1] (0.79ns)   --->   "%xor_ln247_31 = xor i8 %sbox_load_29, %xor_ln247_15" [c_src/aes.c:247]   --->   Operation 658 'xor' 'xor_ln247_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 659 [1/1] (0.79ns)   --->   "%xor_ln248_31 = xor i8 %sbox_load_30, %xor_ln248_15" [c_src/aes.c:248]   --->   Operation 659 'xor' 'xor_ln248_31' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.77>
ST_69 : Operation 660 [1/1] (0.00ns)   --->   "%RoundKey_addr_130 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 130" [c_src/aes.c:248]   --->   Operation 660 'getelementptr' 'RoundKey_addr_130' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 661 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_28, i8* %RoundKey_addr_130, align 1" [c_src/aes.c:248]   --->   Operation 661 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_69 : Operation 662 [1/1] (0.00ns)   --->   "%RoundKey_addr_131 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 131" [c_src/aes.c:249]   --->   Operation 662 'getelementptr' 'RoundKey_addr_131' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 663 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_28, i8* %RoundKey_addr_131, align 1" [c_src/aes.c:249]   --->   Operation 663 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 70 <SV = 69> <Delay = 2.77>
ST_70 : Operation 664 [1/1] (0.00ns)   --->   "%RoundKey_addr_132 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 132" [c_src/aes.c:246]   --->   Operation 664 'getelementptr' 'RoundKey_addr_132' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 665 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_29, i8* %RoundKey_addr_132, align 1" [c_src/aes.c:246]   --->   Operation 665 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_70 : Operation 666 [1/1] (0.00ns)   --->   "%RoundKey_addr_133 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 133" [c_src/aes.c:247]   --->   Operation 666 'getelementptr' 'RoundKey_addr_133' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 667 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_29, i8* %RoundKey_addr_133, align 1" [c_src/aes.c:247]   --->   Operation 667 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 71 <SV = 70> <Delay = 2.77>
ST_71 : Operation 668 [1/1] (0.00ns)   --->   "%RoundKey_addr_134 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 134" [c_src/aes.c:248]   --->   Operation 668 'getelementptr' 'RoundKey_addr_134' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 669 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_29, i8* %RoundKey_addr_134, align 1" [c_src/aes.c:248]   --->   Operation 669 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_71 : Operation 670 [1/1] (0.00ns)   --->   "%RoundKey_addr_135 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 135" [c_src/aes.c:249]   --->   Operation 670 'getelementptr' 'RoundKey_addr_135' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 671 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_29, i8* %RoundKey_addr_135, align 1" [c_src/aes.c:249]   --->   Operation 671 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 72 <SV = 71> <Delay = 3.56>
ST_72 : Operation 672 [1/1] (0.79ns)   --->   "%xor_ln246_30 = xor i8 %xor_ln246_29, %xor_ln246_26" [c_src/aes.c:246]   --->   Operation 672 'xor' 'xor_ln246_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 673 [1/1] (0.00ns)   --->   "%RoundKey_addr_136 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 136" [c_src/aes.c:246]   --->   Operation 673 'getelementptr' 'RoundKey_addr_136' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 674 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_30, i8* %RoundKey_addr_136, align 1" [c_src/aes.c:246]   --->   Operation 674 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_72 : Operation 675 [1/1] (0.79ns)   --->   "%xor_ln247_30 = xor i8 %xor_ln247_29, %xor_ln247_26" [c_src/aes.c:247]   --->   Operation 675 'xor' 'xor_ln247_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 676 [1/1] (0.00ns)   --->   "%RoundKey_addr_137 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 137" [c_src/aes.c:247]   --->   Operation 676 'getelementptr' 'RoundKey_addr_137' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 677 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_30, i8* %RoundKey_addr_137, align 1" [c_src/aes.c:247]   --->   Operation 677 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 73 <SV = 72> <Delay = 3.56>
ST_73 : Operation 678 [1/1] (0.79ns)   --->   "%xor_ln248_30 = xor i8 %xor_ln248_29, %xor_ln248_26" [c_src/aes.c:248]   --->   Operation 678 'xor' 'xor_ln248_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 679 [1/1] (0.00ns)   --->   "%RoundKey_addr_138 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 138" [c_src/aes.c:248]   --->   Operation 679 'getelementptr' 'RoundKey_addr_138' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 680 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_30, i8* %RoundKey_addr_138, align 1" [c_src/aes.c:248]   --->   Operation 680 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_73 : Operation 681 [1/1] (0.79ns)   --->   "%xor_ln249_30 = xor i8 %xor_ln249_29, %xor_ln249_26" [c_src/aes.c:249]   --->   Operation 681 'xor' 'xor_ln249_30' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 682 [1/1] (0.00ns)   --->   "%RoundKey_addr_139 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 139" [c_src/aes.c:249]   --->   Operation 682 'getelementptr' 'RoundKey_addr_139' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 683 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_30, i8* %RoundKey_addr_139, align 1" [c_src/aes.c:249]   --->   Operation 683 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 74 <SV = 73> <Delay = 2.77>
ST_74 : Operation 684 [1/1] (0.00ns)   --->   "%RoundKey_addr_140 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 140" [c_src/aes.c:246]   --->   Operation 684 'getelementptr' 'RoundKey_addr_140' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 685 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_31, i8* %RoundKey_addr_140, align 1" [c_src/aes.c:246]   --->   Operation 685 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_74 : Operation 686 [1/1] (0.00ns)   --->   "%RoundKey_addr_141 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 141" [c_src/aes.c:247]   --->   Operation 686 'getelementptr' 'RoundKey_addr_141' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 687 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_31, i8* %RoundKey_addr_141, align 1" [c_src/aes.c:247]   --->   Operation 687 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 75 <SV = 74> <Delay = 2.77>
ST_75 : Operation 688 [1/1] (0.00ns)   --->   "%RoundKey_addr_142 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 142" [c_src/aes.c:248]   --->   Operation 688 'getelementptr' 'RoundKey_addr_142' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 689 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_31, i8* %RoundKey_addr_142, align 1" [c_src/aes.c:248]   --->   Operation 689 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_75 : Operation 690 [1/1] (0.00ns)   --->   "%RoundKey_addr_143 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 143" [c_src/aes.c:249]   --->   Operation 690 'getelementptr' 'RoundKey_addr_143' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 691 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_31, i8* %RoundKey_addr_143, align 1" [c_src/aes.c:249]   --->   Operation 691 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_75 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln225_8 = zext i8 %xor_ln247_31 to i64" [c_src/aes.c:225]   --->   Operation 692 'zext' 'zext_ln225_8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 693 [1/1] (0.00ns)   --->   "%sbox_addr_32 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_8" [c_src/aes.c:225]   --->   Operation 693 'getelementptr' 'sbox_addr_32' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 694 [2/2] (2.77ns)   --->   "%sbox_load_32 = load i8* %sbox_addr_32, align 1" [c_src/aes.c:225]   --->   Operation 694 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_75 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln226_8 = zext i8 %xor_ln248_31 to i64" [c_src/aes.c:226]   --->   Operation 695 'zext' 'zext_ln226_8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 696 [1/1] (0.00ns)   --->   "%sbox_addr_33 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_8" [c_src/aes.c:226]   --->   Operation 696 'getelementptr' 'sbox_addr_33' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 697 [2/2] (2.77ns)   --->   "%sbox_load_33 = load i8* %sbox_addr_33, align 1" [c_src/aes.c:226]   --->   Operation 697 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 76 <SV = 75> <Delay = 6.33>
ST_76 : Operation 698 [1/2] (2.77ns)   --->   "%sbox_load_32 = load i8* %sbox_addr_32, align 1" [c_src/aes.c:225]   --->   Operation 698 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 699 [1/2] (2.77ns)   --->   "%sbox_load_33 = load i8* %sbox_addr_33, align 1" [c_src/aes.c:226]   --->   Operation 699 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln227_8 = zext i8 %xor_ln249_31 to i64" [c_src/aes.c:227]   --->   Operation 700 'zext' 'zext_ln227_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 701 [1/1] (0.00ns)   --->   "%sbox_addr_34 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_8" [c_src/aes.c:227]   --->   Operation 701 'getelementptr' 'sbox_addr_34' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 702 [2/2] (2.77ns)   --->   "%sbox_load_34 = load i8* %sbox_addr_34, align 1" [c_src/aes.c:227]   --->   Operation 702 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln228_8 = zext i8 %xor_ln246_31 to i64" [c_src/aes.c:228]   --->   Operation 703 'zext' 'zext_ln228_8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 704 [1/1] (0.00ns)   --->   "%sbox_addr_35 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_8" [c_src/aes.c:228]   --->   Operation 704 'getelementptr' 'sbox_addr_35' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 705 [2/2] (2.77ns)   --->   "%sbox_load_35 = load i8* %sbox_addr_35, align 1" [c_src/aes.c:228]   --->   Operation 705 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_76 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln246_32)   --->   "%xor_ln246_44 = xor i8 %xor_ln246_28, 27" [c_src/aes.c:246]   --->   Operation 706 'xor' 'xor_ln246_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 707 [1/1] (0.79ns) (out node of the LUT)   --->   "%xor_ln246_32 = xor i8 %xor_ln246_44, %sbox_load_32" [c_src/aes.c:246]   --->   Operation 707 'xor' 'xor_ln246_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 708 [1/1] (0.00ns)   --->   "%RoundKey_addr_144 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 144" [c_src/aes.c:246]   --->   Operation 708 'getelementptr' 'RoundKey_addr_144' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 709 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_32, i8* %RoundKey_addr_144, align 1" [c_src/aes.c:246]   --->   Operation 709 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_76 : Operation 710 [1/1] (0.79ns)   --->   "%xor_ln247_32 = xor i8 %sbox_load_33, %xor_ln247_28" [c_src/aes.c:247]   --->   Operation 710 'xor' 'xor_ln247_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 711 [1/1] (0.00ns)   --->   "%RoundKey_addr_145 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 145" [c_src/aes.c:247]   --->   Operation 711 'getelementptr' 'RoundKey_addr_145' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 712 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_32, i8* %RoundKey_addr_145, align 1" [c_src/aes.c:247]   --->   Operation 712 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 77 <SV = 76> <Delay = 6.33>
ST_77 : Operation 713 [1/2] (2.77ns)   --->   "%sbox_load_34 = load i8* %sbox_addr_34, align 1" [c_src/aes.c:227]   --->   Operation 713 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 714 [1/2] (2.77ns)   --->   "%sbox_load_35 = load i8* %sbox_addr_35, align 1" [c_src/aes.c:228]   --->   Operation 714 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_77 : Operation 715 [1/1] (0.79ns)   --->   "%xor_ln248_32 = xor i8 %sbox_load_34, %xor_ln248_28" [c_src/aes.c:248]   --->   Operation 715 'xor' 'xor_ln248_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 716 [1/1] (0.00ns)   --->   "%RoundKey_addr_146 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 146" [c_src/aes.c:248]   --->   Operation 716 'getelementptr' 'RoundKey_addr_146' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 717 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_32, i8* %RoundKey_addr_146, align 1" [c_src/aes.c:248]   --->   Operation 717 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_77 : Operation 718 [1/1] (0.79ns)   --->   "%xor_ln249_32 = xor i8 %sbox_load_35, %xor_ln249_28" [c_src/aes.c:249]   --->   Operation 718 'xor' 'xor_ln249_32' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 719 [1/1] (0.00ns)   --->   "%RoundKey_addr_147 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 147" [c_src/aes.c:249]   --->   Operation 719 'getelementptr' 'RoundKey_addr_147' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 720 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_32, i8* %RoundKey_addr_147, align 1" [c_src/aes.c:249]   --->   Operation 720 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 78 <SV = 77> <Delay = 3.56>
ST_78 : Operation 721 [1/1] (0.79ns)   --->   "%xor_ln246_33 = xor i8 %xor_ln246_32, %xor_ln246_29" [c_src/aes.c:246]   --->   Operation 721 'xor' 'xor_ln246_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 722 [1/1] (0.00ns)   --->   "%RoundKey_addr_148 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 148" [c_src/aes.c:246]   --->   Operation 722 'getelementptr' 'RoundKey_addr_148' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 723 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_33, i8* %RoundKey_addr_148, align 1" [c_src/aes.c:246]   --->   Operation 723 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_78 : Operation 724 [1/1] (0.79ns)   --->   "%xor_ln247_33 = xor i8 %xor_ln247_32, %xor_ln247_29" [c_src/aes.c:247]   --->   Operation 724 'xor' 'xor_ln247_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 725 [1/1] (0.00ns)   --->   "%RoundKey_addr_149 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 149" [c_src/aes.c:247]   --->   Operation 725 'getelementptr' 'RoundKey_addr_149' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 726 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_33, i8* %RoundKey_addr_149, align 1" [c_src/aes.c:247]   --->   Operation 726 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 79 <SV = 78> <Delay = 3.56>
ST_79 : Operation 727 [1/1] (0.79ns)   --->   "%xor_ln248_33 = xor i8 %xor_ln248_32, %xor_ln248_29" [c_src/aes.c:248]   --->   Operation 727 'xor' 'xor_ln248_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 728 [1/1] (0.00ns)   --->   "%RoundKey_addr_150 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 150" [c_src/aes.c:248]   --->   Operation 728 'getelementptr' 'RoundKey_addr_150' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 729 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_33, i8* %RoundKey_addr_150, align 1" [c_src/aes.c:248]   --->   Operation 729 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_79 : Operation 730 [1/1] (0.79ns)   --->   "%xor_ln249_33 = xor i8 %xor_ln249_32, %xor_ln249_29" [c_src/aes.c:249]   --->   Operation 730 'xor' 'xor_ln249_33' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 731 [1/1] (0.00ns)   --->   "%RoundKey_addr_151 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 151" [c_src/aes.c:249]   --->   Operation 731 'getelementptr' 'RoundKey_addr_151' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 732 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_33, i8* %RoundKey_addr_151, align 1" [c_src/aes.c:249]   --->   Operation 732 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 80 <SV = 79> <Delay = 3.56>
ST_80 : Operation 733 [1/1] (0.79ns)   --->   "%xor_ln246_34 = xor i8 %xor_ln246_32, %xor_ln246_26" [c_src/aes.c:246]   --->   Operation 733 'xor' 'xor_ln246_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 734 [1/1] (0.00ns)   --->   "%RoundKey_addr_152 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 152" [c_src/aes.c:246]   --->   Operation 734 'getelementptr' 'RoundKey_addr_152' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 735 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_34, i8* %RoundKey_addr_152, align 1" [c_src/aes.c:246]   --->   Operation 735 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_80 : Operation 736 [1/1] (0.79ns)   --->   "%xor_ln247_34 = xor i8 %xor_ln247_32, %xor_ln247_26" [c_src/aes.c:247]   --->   Operation 736 'xor' 'xor_ln247_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 737 [1/1] (0.00ns)   --->   "%RoundKey_addr_153 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 153" [c_src/aes.c:247]   --->   Operation 737 'getelementptr' 'RoundKey_addr_153' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 738 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_34, i8* %RoundKey_addr_153, align 1" [c_src/aes.c:247]   --->   Operation 738 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 81 <SV = 80> <Delay = 3.56>
ST_81 : Operation 739 [1/1] (0.79ns)   --->   "%xor_ln248_34 = xor i8 %xor_ln248_32, %xor_ln248_26" [c_src/aes.c:248]   --->   Operation 739 'xor' 'xor_ln248_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 740 [1/1] (0.00ns)   --->   "%RoundKey_addr_154 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 154" [c_src/aes.c:248]   --->   Operation 740 'getelementptr' 'RoundKey_addr_154' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 741 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_34, i8* %RoundKey_addr_154, align 1" [c_src/aes.c:248]   --->   Operation 741 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_81 : Operation 742 [1/1] (0.79ns)   --->   "%xor_ln249_34 = xor i8 %xor_ln249_32, %xor_ln249_26" [c_src/aes.c:249]   --->   Operation 742 'xor' 'xor_ln249_34' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 743 [1/1] (0.00ns)   --->   "%RoundKey_addr_155 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 155" [c_src/aes.c:249]   --->   Operation 743 'getelementptr' 'RoundKey_addr_155' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 744 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_34, i8* %RoundKey_addr_155, align 1" [c_src/aes.c:249]   --->   Operation 744 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 82 <SV = 81> <Delay = 3.56>
ST_82 : Operation 745 [1/1] (0.79ns)   --->   "%xor_ln246_35 = xor i8 %xor_ln246_34, %xor_ln246_31" [c_src/aes.c:246]   --->   Operation 745 'xor' 'xor_ln246_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 746 [1/1] (0.00ns)   --->   "%RoundKey_addr_156 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 156" [c_src/aes.c:246]   --->   Operation 746 'getelementptr' 'RoundKey_addr_156' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 747 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_35, i8* %RoundKey_addr_156, align 1" [c_src/aes.c:246]   --->   Operation 747 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_82 : Operation 748 [1/1] (0.79ns)   --->   "%xor_ln247_35 = xor i8 %xor_ln247_34, %xor_ln247_31" [c_src/aes.c:247]   --->   Operation 748 'xor' 'xor_ln247_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 749 [1/1] (0.00ns)   --->   "%RoundKey_addr_157 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 157" [c_src/aes.c:247]   --->   Operation 749 'getelementptr' 'RoundKey_addr_157' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 750 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_35, i8* %RoundKey_addr_157, align 1" [c_src/aes.c:247]   --->   Operation 750 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_82 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln225_9 = zext i8 %xor_ln247_35 to i64" [c_src/aes.c:225]   --->   Operation 751 'zext' 'zext_ln225_9' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 752 [1/1] (0.00ns)   --->   "%sbox_addr_36 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln225_9" [c_src/aes.c:225]   --->   Operation 752 'getelementptr' 'sbox_addr_36' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 753 [2/2] (2.77ns)   --->   "%sbox_load_36 = load i8* %sbox_addr_36, align 1" [c_src/aes.c:225]   --->   Operation 753 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_82 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln228_9 = zext i8 %xor_ln246_35 to i64" [c_src/aes.c:228]   --->   Operation 754 'zext' 'zext_ln228_9' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 755 [1/1] (0.00ns)   --->   "%sbox_addr_39 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln228_9" [c_src/aes.c:228]   --->   Operation 755 'getelementptr' 'sbox_addr_39' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 756 [2/2] (2.77ns)   --->   "%sbox_load_39 = load i8* %sbox_addr_39, align 1" [c_src/aes.c:228]   --->   Operation 756 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 83 <SV = 82> <Delay = 4.36>
ST_83 : Operation 757 [1/1] (0.79ns)   --->   "%xor_ln248_35 = xor i8 %xor_ln248_34, %xor_ln248_31" [c_src/aes.c:248]   --->   Operation 757 'xor' 'xor_ln248_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 758 [1/1] (0.00ns)   --->   "%RoundKey_addr_158 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 158" [c_src/aes.c:248]   --->   Operation 758 'getelementptr' 'RoundKey_addr_158' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 759 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_35, i8* %RoundKey_addr_158, align 1" [c_src/aes.c:248]   --->   Operation 759 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_83 : Operation 760 [1/1] (0.79ns)   --->   "%xor_ln249_35 = xor i8 %xor_ln249_34, %xor_ln249_31" [c_src/aes.c:249]   --->   Operation 760 'xor' 'xor_ln249_35' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 761 [1/1] (0.00ns)   --->   "%RoundKey_addr_159 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 159" [c_src/aes.c:249]   --->   Operation 761 'getelementptr' 'RoundKey_addr_159' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 762 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_35, i8* %RoundKey_addr_159, align 1" [c_src/aes.c:249]   --->   Operation 762 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_83 : Operation 763 [1/2] (2.77ns)   --->   "%sbox_load_36 = load i8* %sbox_addr_36, align 1" [c_src/aes.c:225]   --->   Operation 763 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln226_9 = zext i8 %xor_ln248_35 to i64" [c_src/aes.c:226]   --->   Operation 764 'zext' 'zext_ln226_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 765 [1/1] (0.00ns)   --->   "%sbox_addr_37 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln226_9" [c_src/aes.c:226]   --->   Operation 765 'getelementptr' 'sbox_addr_37' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 766 [2/2] (2.77ns)   --->   "%sbox_load_37 = load i8* %sbox_addr_37, align 1" [c_src/aes.c:226]   --->   Operation 766 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln227_9 = zext i8 %xor_ln249_35 to i64" [c_src/aes.c:227]   --->   Operation 767 'zext' 'zext_ln227_9' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 768 [1/1] (0.00ns)   --->   "%sbox_addr_38 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln227_9" [c_src/aes.c:227]   --->   Operation 768 'getelementptr' 'sbox_addr_38' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 769 [2/2] (2.77ns)   --->   "%sbox_load_38 = load i8* %sbox_addr_38, align 1" [c_src/aes.c:227]   --->   Operation 769 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 770 [1/2] (2.77ns)   --->   "%sbox_load_39 = load i8* %sbox_addr_39, align 1" [c_src/aes.c:228]   --->   Operation 770 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_83 : Operation 771 [1/1] (0.79ns)   --->   "%xor_ln231_4 = xor i8 %sbox_load_36, 54" [c_src/aes.c:231]   --->   Operation 771 'xor' 'xor_ln231_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 772 [1/1] (0.79ns)   --->   "%xor_ln246_36 = xor i8 %xor_ln231_4, %xor_ln246_32" [c_src/aes.c:246]   --->   Operation 772 'xor' 'xor_ln246_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 773 [1/1] (0.79ns)   --->   "%xor_ln249_36 = xor i8 %sbox_load_39, %xor_ln249_32" [c_src/aes.c:249]   --->   Operation 773 'xor' 'xor_ln249_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 774 [1/1] (0.79ns)   --->   "%xor_ln246_37 = xor i8 %xor_ln231_4, %xor_ln246_29" [c_src/aes.c:246]   --->   Operation 774 'xor' 'xor_ln246_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 775 [1/1] (0.79ns)   --->   "%xor_ln249_37 = xor i8 %sbox_load_39, %xor_ln249_29" [c_src/aes.c:249]   --->   Operation 775 'xor' 'xor_ln249_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.33>
ST_84 : Operation 776 [1/2] (2.77ns)   --->   "%sbox_load_37 = load i8* %sbox_addr_37, align 1" [c_src/aes.c:226]   --->   Operation 776 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 777 [1/2] (2.77ns)   --->   "%sbox_load_38 = load i8* %sbox_addr_38, align 1" [c_src/aes.c:227]   --->   Operation 777 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_84 : Operation 778 [1/1] (0.00ns)   --->   "%RoundKey_addr_160 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 160" [c_src/aes.c:246]   --->   Operation 778 'getelementptr' 'RoundKey_addr_160' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 779 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_36, i8* %RoundKey_addr_160, align 1" [c_src/aes.c:246]   --->   Operation 779 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_84 : Operation 780 [1/1] (0.79ns)   --->   "%xor_ln247_36 = xor i8 %sbox_load_37, %xor_ln247_32" [c_src/aes.c:247]   --->   Operation 780 'xor' 'xor_ln247_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 781 [1/1] (0.00ns)   --->   "%RoundKey_addr_161 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 161" [c_src/aes.c:247]   --->   Operation 781 'getelementptr' 'RoundKey_addr_161' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 782 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_36, i8* %RoundKey_addr_161, align 1" [c_src/aes.c:247]   --->   Operation 782 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_84 : Operation 783 [1/1] (0.79ns)   --->   "%xor_ln248_36 = xor i8 %sbox_load_38, %xor_ln248_32" [c_src/aes.c:248]   --->   Operation 783 'xor' 'xor_ln248_36' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 784 [1/1] (0.79ns)   --->   "%xor_ln247_37 = xor i8 %sbox_load_37, %xor_ln247_29" [c_src/aes.c:247]   --->   Operation 784 'xor' 'xor_ln247_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 785 [1/1] (0.79ns)   --->   "%xor_ln248_37 = xor i8 %sbox_load_38, %xor_ln248_29" [c_src/aes.c:248]   --->   Operation 785 'xor' 'xor_ln248_37' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.77>
ST_85 : Operation 786 [1/1] (0.00ns)   --->   "%RoundKey_addr_162 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 162" [c_src/aes.c:248]   --->   Operation 786 'getelementptr' 'RoundKey_addr_162' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 787 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_36, i8* %RoundKey_addr_162, align 1" [c_src/aes.c:248]   --->   Operation 787 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_85 : Operation 788 [1/1] (0.00ns)   --->   "%RoundKey_addr_163 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 163" [c_src/aes.c:249]   --->   Operation 788 'getelementptr' 'RoundKey_addr_163' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 789 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_36, i8* %RoundKey_addr_163, align 1" [c_src/aes.c:249]   --->   Operation 789 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 86 <SV = 85> <Delay = 2.77>
ST_86 : Operation 790 [1/1] (0.00ns)   --->   "%RoundKey_addr_164 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 164" [c_src/aes.c:246]   --->   Operation 790 'getelementptr' 'RoundKey_addr_164' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 791 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_37, i8* %RoundKey_addr_164, align 1" [c_src/aes.c:246]   --->   Operation 791 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_86 : Operation 792 [1/1] (0.00ns)   --->   "%RoundKey_addr_165 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 165" [c_src/aes.c:247]   --->   Operation 792 'getelementptr' 'RoundKey_addr_165' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 793 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_37, i8* %RoundKey_addr_165, align 1" [c_src/aes.c:247]   --->   Operation 793 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_86 : Operation 794 [1/1] (0.79ns)   --->   "%xor_ln246_38 = xor i8 %xor_ln246_37, %xor_ln246_34" [c_src/aes.c:246]   --->   Operation 794 'xor' 'xor_ln246_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 795 [1/1] (0.79ns)   --->   "%xor_ln247_38 = xor i8 %xor_ln247_37, %xor_ln247_34" [c_src/aes.c:247]   --->   Operation 795 'xor' 'xor_ln247_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 796 [1/1] (0.79ns)   --->   "%xor_ln246_39 = xor i8 %xor_ln246_37, %xor_ln246_31" [c_src/aes.c:246]   --->   Operation 796 'xor' 'xor_ln246_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 797 [1/1] (0.79ns)   --->   "%xor_ln247_39 = xor i8 %xor_ln247_37, %xor_ln247_31" [c_src/aes.c:247]   --->   Operation 797 'xor' 'xor_ln247_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 2.77>
ST_87 : Operation 798 [1/1] (0.00ns)   --->   "%RoundKey_addr_166 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 166" [c_src/aes.c:248]   --->   Operation 798 'getelementptr' 'RoundKey_addr_166' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 799 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_37, i8* %RoundKey_addr_166, align 1" [c_src/aes.c:248]   --->   Operation 799 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_87 : Operation 800 [1/1] (0.00ns)   --->   "%RoundKey_addr_167 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 167" [c_src/aes.c:249]   --->   Operation 800 'getelementptr' 'RoundKey_addr_167' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 801 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_37, i8* %RoundKey_addr_167, align 1" [c_src/aes.c:249]   --->   Operation 801 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_87 : Operation 802 [1/1] (0.79ns)   --->   "%xor_ln248_38 = xor i8 %xor_ln248_37, %xor_ln248_34" [c_src/aes.c:248]   --->   Operation 802 'xor' 'xor_ln248_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 803 [1/1] (0.79ns)   --->   "%xor_ln249_38 = xor i8 %xor_ln249_37, %xor_ln249_34" [c_src/aes.c:249]   --->   Operation 803 'xor' 'xor_ln249_38' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 804 [1/1] (0.79ns)   --->   "%xor_ln248_39 = xor i8 %xor_ln248_37, %xor_ln248_31" [c_src/aes.c:248]   --->   Operation 804 'xor' 'xor_ln248_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 805 [1/1] (0.79ns)   --->   "%xor_ln249_39 = xor i8 %xor_ln249_37, %xor_ln249_31" [c_src/aes.c:249]   --->   Operation 805 'xor' 'xor_ln249_39' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.77>
ST_88 : Operation 806 [1/1] (0.00ns)   --->   "%RoundKey_addr_168 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 168" [c_src/aes.c:246]   --->   Operation 806 'getelementptr' 'RoundKey_addr_168' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 807 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_38, i8* %RoundKey_addr_168, align 1" [c_src/aes.c:246]   --->   Operation 807 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_88 : Operation 808 [1/1] (0.00ns)   --->   "%RoundKey_addr_169 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 169" [c_src/aes.c:247]   --->   Operation 808 'getelementptr' 'RoundKey_addr_169' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 809 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_38, i8* %RoundKey_addr_169, align 1" [c_src/aes.c:247]   --->   Operation 809 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 89 <SV = 88> <Delay = 2.77>
ST_89 : Operation 810 [1/1] (0.00ns)   --->   "%RoundKey_addr_170 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 170" [c_src/aes.c:248]   --->   Operation 810 'getelementptr' 'RoundKey_addr_170' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 811 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_38, i8* %RoundKey_addr_170, align 1" [c_src/aes.c:248]   --->   Operation 811 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_89 : Operation 812 [1/1] (0.00ns)   --->   "%RoundKey_addr_171 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 171" [c_src/aes.c:249]   --->   Operation 812 'getelementptr' 'RoundKey_addr_171' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 813 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_38, i8* %RoundKey_addr_171, align 1" [c_src/aes.c:249]   --->   Operation 813 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 90 <SV = 89> <Delay = 2.77>
ST_90 : Operation 814 [1/1] (0.00ns)   --->   "%RoundKey_addr_172 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 172" [c_src/aes.c:246]   --->   Operation 814 'getelementptr' 'RoundKey_addr_172' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 815 [1/1] (2.77ns)   --->   "store i8 %xor_ln246_39, i8* %RoundKey_addr_172, align 1" [c_src/aes.c:246]   --->   Operation 815 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_90 : Operation 816 [1/1] (0.00ns)   --->   "%RoundKey_addr_173 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 173" [c_src/aes.c:247]   --->   Operation 816 'getelementptr' 'RoundKey_addr_173' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 817 [1/1] (2.77ns)   --->   "store i8 %xor_ln247_39, i8* %RoundKey_addr_173, align 1" [c_src/aes.c:247]   --->   Operation 817 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 91 <SV = 90> <Delay = 2.77>
ST_91 : Operation 818 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %Key, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)"   --->   Operation 818 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 819 [1/1] (0.00ns)   --->   "%RoundKey_addr_174 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 174" [c_src/aes.c:248]   --->   Operation 819 'getelementptr' 'RoundKey_addr_174' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 820 [1/1] (2.77ns)   --->   "store i8 %xor_ln248_39, i8* %RoundKey_addr_174, align 1" [c_src/aes.c:248]   --->   Operation 820 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_91 : Operation 821 [1/1] (0.00ns)   --->   "%RoundKey_addr_175 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 175" [c_src/aes.c:249]   --->   Operation 821 'getelementptr' 'RoundKey_addr_175' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 822 [1/1] (2.77ns)   --->   "store i8 %xor_ln249_39, i8* %RoundKey_addr_175, align 1" [c_src/aes.c:249]   --->   Operation 822 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_91 : Operation 823 [1/1] (0.00ns)   --->   "ret void" [c_src/aes.c:251]   --->   Operation 823 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('Key_addr_12', c_src/aes.c:191) [53]  (0 ns)
	'load' operation ('Key_load_12', c_src/aes.c:191) on array 'Key' [54]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('Key_load_12', c_src/aes.c:191) on array 'Key' [54]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	'load' operation ('Key_load_13', c_src/aes.c:192) on array 'Key' [58]  (1.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_12', c_src/aes.c:191) [55]  (0 ns)
	'store' operation ('store_ln191', c_src/aes.c:191) of variable 'Key_load_12', c_src/aes.c:191 on array 'RoundKey' [56]  (2.77 ns)

 <State 5>: 4.54ns
The critical path consists of the following:
	'load' operation ('Key_load_15', c_src/aes.c:194) on array 'Key' [66]  (1.77 ns)
	'store' operation ('store_ln194', c_src/aes.c:194) of variable 'Key_load_15', c_src/aes.c:194 on array 'RoundKey' [68]  (2.77 ns)

 <State 6>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load', c_src/aes.c:225) on array 'sbox' [71]  (2.77 ns)
	'xor' operation ('xor_ln246', c_src/aes.c:246) [82]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246', c_src/aes.c:246 on array 'RoundKey' [84]  (2.77 ns)

 <State 7>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_1', c_src/aes.c:226) on array 'sbox' [74]  (2.77 ns)
	'xor' operation ('xor_ln247', c_src/aes.c:247) [85]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247', c_src/aes.c:247 on array 'RoundKey' [87]  (2.77 ns)

 <State 8>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_2', c_src/aes.c:227) on array 'sbox' [77]  (2.77 ns)
	'xor' operation ('xor_ln248', c_src/aes.c:248) [88]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248', c_src/aes.c:248 on array 'RoundKey' [90]  (2.77 ns)

 <State 9>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_3', c_src/aes.c:228) on array 'sbox' [80]  (2.77 ns)
	'xor' operation ('xor_ln249', c_src/aes.c:249) [91]  (0.795 ns)
	'store' operation ('store_ln249', c_src/aes.c:249) of variable 'xor_ln249', c_src/aes.c:249 on array 'RoundKey' [93]  (2.77 ns)

 <State 10>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_4', c_src/aes.c:191) on array 'Key' [22]  (1.77 ns)
	'xor' operation ('xor_ln246_1', c_src/aes.c:246) [94]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_1', c_src/aes.c:246 on array 'RoundKey' [96]  (2.77 ns)

 <State 11>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_5', c_src/aes.c:192) on array 'Key' [26]  (1.77 ns)
	'xor' operation ('xor_ln247_1', c_src/aes.c:247) [97]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247_1', c_src/aes.c:247 on array 'RoundKey' [99]  (2.77 ns)

 <State 12>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_6', c_src/aes.c:193) on array 'Key' [30]  (1.77 ns)
	'xor' operation ('xor_ln248_1', c_src/aes.c:248) [100]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_1', c_src/aes.c:248 on array 'RoundKey' [102]  (2.77 ns)

 <State 13>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_7', c_src/aes.c:194) on array 'Key' [34]  (1.77 ns)
	'xor' operation ('xor_ln249_1', c_src/aes.c:249) [103]  (0.795 ns)
	'store' operation ('store_ln249', c_src/aes.c:249) of variable 'xor_ln249_1', c_src/aes.c:249 on array 'RoundKey' [105]  (2.77 ns)

 <State 14>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_8', c_src/aes.c:191) on array 'Key' [38]  (1.77 ns)
	'xor' operation ('xor_ln246_2', c_src/aes.c:246) [106]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_2', c_src/aes.c:246 on array 'RoundKey' [108]  (2.77 ns)

 <State 15>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_9', c_src/aes.c:192) on array 'Key' [42]  (1.77 ns)
	'xor' operation ('xor_ln247_2', c_src/aes.c:247) [109]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247_2', c_src/aes.c:247 on array 'RoundKey' [111]  (2.77 ns)

 <State 16>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_10', c_src/aes.c:193) on array 'Key' [46]  (1.77 ns)
	'xor' operation ('xor_ln248_2', c_src/aes.c:248) [112]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_2', c_src/aes.c:248 on array 'RoundKey' [114]  (2.77 ns)

 <State 17>: 5.33ns
The critical path consists of the following:
	'load' operation ('Key_load_11', c_src/aes.c:194) on array 'Key' [50]  (1.77 ns)
	'xor' operation ('xor_ln249_2', c_src/aes.c:249) [115]  (0.795 ns)
	'store' operation ('store_ln249', c_src/aes.c:249) of variable 'xor_ln249_2', c_src/aes.c:249 on array 'RoundKey' [117]  (2.77 ns)

 <State 18>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_3', c_src/aes.c:246) [118]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_3', c_src/aes.c:246 on array 'RoundKey' [120]  (2.77 ns)

 <State 19>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_4', c_src/aes.c:225) on array 'sbox' [132]  (2.77 ns)
	'xor' operation ('xor_ln231', c_src/aes.c:231) [142]  (0.795 ns)
	'xor' operation ('xor_ln246_4', c_src/aes.c:246) [143]  (0.795 ns)

 <State 20>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_5', c_src/aes.c:226) on array 'sbox' [135]  (2.77 ns)
	'xor' operation ('xor_ln247_4', c_src/aes.c:247) [146]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247_4', c_src/aes.c:247 on array 'RoundKey' [148]  (2.77 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_34', c_src/aes.c:248) [150]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_4', c_src/aes.c:248 on array 'RoundKey' [151]  (2.77 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_36', c_src/aes.c:246) [156]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_5', c_src/aes.c:246 on array 'RoundKey' [157]  (2.77 ns)

 <State 23>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_38', c_src/aes.c:248) [162]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_5', c_src/aes.c:248 on array 'RoundKey' [163]  (2.77 ns)

 <State 24>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_6', c_src/aes.c:246) [167]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_6', c_src/aes.c:246 on array 'RoundKey' [169]  (2.77 ns)

 <State 25>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_6', c_src/aes.c:248) [173]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_6', c_src/aes.c:248 on array 'RoundKey' [175]  (2.77 ns)

 <State 26>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_7', c_src/aes.c:246) [179]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_7', c_src/aes.c:246 on array 'RoundKey' [181]  (2.77 ns)

 <State 27>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_7', c_src/aes.c:248) [185]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_7', c_src/aes.c:248 on array 'RoundKey' [187]  (2.77 ns)

 <State 28>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_8', c_src/aes.c:225) on array 'sbox' [193]  (2.77 ns)
	'xor' operation ('xor_ln246_8', c_src/aes.c:246) [204]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_8', c_src/aes.c:246 on array 'RoundKey' [206]  (2.77 ns)

 <State 29>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_10', c_src/aes.c:227) on array 'sbox' [199]  (2.77 ns)
	'xor' operation ('xor_ln248_8', c_src/aes.c:248) [210]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_8', c_src/aes.c:248 on array 'RoundKey' [212]  (2.77 ns)

 <State 30>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_9', c_src/aes.c:246) [216]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_9', c_src/aes.c:246 on array 'RoundKey' [218]  (2.77 ns)

 <State 31>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_9', c_src/aes.c:248) [222]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_9', c_src/aes.c:248 on array 'RoundKey' [224]  (2.77 ns)

 <State 32>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_10', c_src/aes.c:246) [228]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_10', c_src/aes.c:246 on array 'RoundKey' [230]  (2.77 ns)

 <State 33>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_10', c_src/aes.c:248) [234]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_10', c_src/aes.c:248 on array 'RoundKey' [236]  (2.77 ns)

 <State 34>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_11', c_src/aes.c:246) [240]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_11', c_src/aes.c:246 on array 'RoundKey' [242]  (2.77 ns)

 <State 35>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_12', c_src/aes.c:225) on array 'sbox' [254]  (2.77 ns)
	'xor' operation ('xor_ln231_1', c_src/aes.c:231) [264]  (0.795 ns)
	'xor' operation ('xor_ln246_12', c_src/aes.c:246) [265]  (0.795 ns)

 <State 36>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_13', c_src/aes.c:226) on array 'sbox' [257]  (2.77 ns)
	'xor' operation ('xor_ln247_12', c_src/aes.c:247) [268]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247_12', c_src/aes.c:247 on array 'RoundKey' [270]  (2.77 ns)

 <State 37>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_66', c_src/aes.c:248) [272]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_12', c_src/aes.c:248 on array 'RoundKey' [273]  (2.77 ns)

 <State 38>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_68', c_src/aes.c:246) [278]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_13', c_src/aes.c:246 on array 'RoundKey' [279]  (2.77 ns)

 <State 39>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_70', c_src/aes.c:248) [284]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_13', c_src/aes.c:248 on array 'RoundKey' [285]  (2.77 ns)

 <State 40>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_14', c_src/aes.c:246) [289]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_14', c_src/aes.c:246 on array 'RoundKey' [291]  (2.77 ns)

 <State 41>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_14', c_src/aes.c:248) [295]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_14', c_src/aes.c:248 on array 'RoundKey' [297]  (2.77 ns)

 <State 42>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_76', c_src/aes.c:246) [302]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_15', c_src/aes.c:246 on array 'RoundKey' [303]  (2.77 ns)

 <State 43>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_78', c_src/aes.c:248) [308]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_15', c_src/aes.c:248 on array 'RoundKey' [309]  (2.77 ns)

 <State 44>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_16', c_src/aes.c:225) on array 'sbox' [315]  (2.77 ns)
	'xor' operation ('xor_ln246_16', c_src/aes.c:246) [326]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_16', c_src/aes.c:246 on array 'RoundKey' [328]  (2.77 ns)

 <State 45>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_18', c_src/aes.c:227) on array 'sbox' [321]  (2.77 ns)
	'xor' operation ('xor_ln248_16', c_src/aes.c:248) [332]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_16', c_src/aes.c:248 on array 'RoundKey' [334]  (2.77 ns)

 <State 46>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_17', c_src/aes.c:246) [338]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_17', c_src/aes.c:246 on array 'RoundKey' [340]  (2.77 ns)

 <State 47>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_17', c_src/aes.c:248) [344]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_17', c_src/aes.c:248 on array 'RoundKey' [346]  (2.77 ns)

 <State 48>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_18', c_src/aes.c:246) [350]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_18', c_src/aes.c:246 on array 'RoundKey' [352]  (2.77 ns)

 <State 49>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_18', c_src/aes.c:248) [356]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_18', c_src/aes.c:248 on array 'RoundKey' [358]  (2.77 ns)

 <State 50>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_19', c_src/aes.c:246) [362]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_19', c_src/aes.c:246 on array 'RoundKey' [364]  (2.77 ns)

 <State 51>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_20', c_src/aes.c:225) on array 'sbox' [376]  (2.77 ns)
	'xor' operation ('xor_ln231_2', c_src/aes.c:231) [386]  (0.795 ns)
	'xor' operation ('xor_ln246_20', c_src/aes.c:246) [387]  (0.795 ns)

 <State 52>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_21', c_src/aes.c:226) on array 'sbox' [379]  (2.77 ns)
	'xor' operation ('xor_ln247_20', c_src/aes.c:247) [390]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247_20', c_src/aes.c:247 on array 'RoundKey' [392]  (2.77 ns)

 <State 53>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_98', c_src/aes.c:248) [394]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_20', c_src/aes.c:248 on array 'RoundKey' [395]  (2.77 ns)

 <State 54>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_100', c_src/aes.c:246) [400]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_21', c_src/aes.c:246 on array 'RoundKey' [401]  (2.77 ns)

 <State 55>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_102', c_src/aes.c:248) [406]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_21', c_src/aes.c:248 on array 'RoundKey' [407]  (2.77 ns)

 <State 56>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_22', c_src/aes.c:246) [411]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_22', c_src/aes.c:246 on array 'RoundKey' [413]  (2.77 ns)

 <State 57>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_22', c_src/aes.c:248) [417]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_22', c_src/aes.c:248 on array 'RoundKey' [419]  (2.77 ns)

 <State 58>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_23', c_src/aes.c:246) [423]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_23', c_src/aes.c:246 on array 'RoundKey' [425]  (2.77 ns)

 <State 59>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_23', c_src/aes.c:248) [429]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_23', c_src/aes.c:248 on array 'RoundKey' [431]  (2.77 ns)

 <State 60>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_24', c_src/aes.c:225) on array 'sbox' [437]  (2.77 ns)
	'xor' operation ('xor_ln246_24', c_src/aes.c:246) [448]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_24', c_src/aes.c:246 on array 'RoundKey' [450]  (2.77 ns)

 <State 61>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_26', c_src/aes.c:227) on array 'sbox' [443]  (2.77 ns)
	'xor' operation ('xor_ln248_24', c_src/aes.c:248) [454]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_24', c_src/aes.c:248 on array 'RoundKey' [456]  (2.77 ns)

 <State 62>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_25', c_src/aes.c:246) [460]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_25', c_src/aes.c:246 on array 'RoundKey' [462]  (2.77 ns)

 <State 63>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_25', c_src/aes.c:248) [466]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_25', c_src/aes.c:248 on array 'RoundKey' [468]  (2.77 ns)

 <State 64>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_26', c_src/aes.c:246) [472]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_26', c_src/aes.c:246 on array 'RoundKey' [474]  (2.77 ns)

 <State 65>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_26', c_src/aes.c:248) [478]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_26', c_src/aes.c:248 on array 'RoundKey' [480]  (2.77 ns)

 <State 66>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_27', c_src/aes.c:246) [484]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_27', c_src/aes.c:246 on array 'RoundKey' [486]  (2.77 ns)

 <State 67>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_28', c_src/aes.c:225) on array 'sbox' [498]  (2.77 ns)
	'xor' operation ('xor_ln231_3', c_src/aes.c:231) [508]  (0.795 ns)
	'xor' operation ('xor_ln246_28', c_src/aes.c:246) [509]  (0.795 ns)

 <State 68>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_29', c_src/aes.c:226) on array 'sbox' [501]  (2.77 ns)
	'xor' operation ('xor_ln247_28', c_src/aes.c:247) [512]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247_28', c_src/aes.c:247 on array 'RoundKey' [514]  (2.77 ns)

 <State 69>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_130', c_src/aes.c:248) [516]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_28', c_src/aes.c:248 on array 'RoundKey' [517]  (2.77 ns)

 <State 70>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_132', c_src/aes.c:246) [522]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_29', c_src/aes.c:246 on array 'RoundKey' [523]  (2.77 ns)

 <State 71>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_134', c_src/aes.c:248) [528]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_29', c_src/aes.c:248 on array 'RoundKey' [529]  (2.77 ns)

 <State 72>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_30', c_src/aes.c:246) [533]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_30', c_src/aes.c:246 on array 'RoundKey' [535]  (2.77 ns)

 <State 73>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_30', c_src/aes.c:248) [539]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_30', c_src/aes.c:248 on array 'RoundKey' [541]  (2.77 ns)

 <State 74>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_140', c_src/aes.c:246) [546]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_31', c_src/aes.c:246 on array 'RoundKey' [547]  (2.77 ns)

 <State 75>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_142', c_src/aes.c:248) [552]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_31', c_src/aes.c:248 on array 'RoundKey' [553]  (2.77 ns)

 <State 76>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_32', c_src/aes.c:225) on array 'sbox' [559]  (2.77 ns)
	'xor' operation ('xor_ln246_32', c_src/aes.c:246) [570]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_32', c_src/aes.c:246 on array 'RoundKey' [572]  (2.77 ns)

 <State 77>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_34', c_src/aes.c:227) on array 'sbox' [565]  (2.77 ns)
	'xor' operation ('xor_ln248_32', c_src/aes.c:248) [576]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_32', c_src/aes.c:248 on array 'RoundKey' [578]  (2.77 ns)

 <State 78>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_33', c_src/aes.c:246) [582]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_33', c_src/aes.c:246 on array 'RoundKey' [584]  (2.77 ns)

 <State 79>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_33', c_src/aes.c:248) [588]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_33', c_src/aes.c:248 on array 'RoundKey' [590]  (2.77 ns)

 <State 80>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_34', c_src/aes.c:246) [594]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_34', c_src/aes.c:246 on array 'RoundKey' [596]  (2.77 ns)

 <State 81>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln248_34', c_src/aes.c:248) [600]  (0.795 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_34', c_src/aes.c:248 on array 'RoundKey' [602]  (2.77 ns)

 <State 82>: 3.57ns
The critical path consists of the following:
	'xor' operation ('xor_ln246_35', c_src/aes.c:246) [606]  (0.795 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_35', c_src/aes.c:246 on array 'RoundKey' [608]  (2.77 ns)

 <State 83>: 4.36ns
The critical path consists of the following:
	'load' operation ('sbox_load_36', c_src/aes.c:225) on array 'sbox' [620]  (2.77 ns)
	'xor' operation ('xor_ln231_4', c_src/aes.c:231) [630]  (0.795 ns)
	'xor' operation ('xor_ln246_36', c_src/aes.c:246) [631]  (0.795 ns)

 <State 84>: 6.34ns
The critical path consists of the following:
	'load' operation ('sbox_load_37', c_src/aes.c:226) on array 'sbox' [623]  (2.77 ns)
	'xor' operation ('xor_ln247_36', c_src/aes.c:247) [634]  (0.795 ns)
	'store' operation ('store_ln247', c_src/aes.c:247) of variable 'xor_ln247_36', c_src/aes.c:247 on array 'RoundKey' [636]  (2.77 ns)

 <State 85>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_162', c_src/aes.c:248) [638]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_36', c_src/aes.c:248 on array 'RoundKey' [639]  (2.77 ns)

 <State 86>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_164', c_src/aes.c:246) [644]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_37', c_src/aes.c:246 on array 'RoundKey' [645]  (2.77 ns)

 <State 87>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_166', c_src/aes.c:248) [650]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_37', c_src/aes.c:248 on array 'RoundKey' [651]  (2.77 ns)

 <State 88>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_168', c_src/aes.c:246) [656]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_38', c_src/aes.c:246 on array 'RoundKey' [657]  (2.77 ns)

 <State 89>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_170', c_src/aes.c:248) [662]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_38', c_src/aes.c:248 on array 'RoundKey' [663]  (2.77 ns)

 <State 90>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_172', c_src/aes.c:246) [668]  (0 ns)
	'store' operation ('store_ln246', c_src/aes.c:246) of variable 'xor_ln246_39', c_src/aes.c:246 on array 'RoundKey' [669]  (2.77 ns)

 <State 91>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_addr_174', c_src/aes.c:248) [674]  (0 ns)
	'store' operation ('store_ln248', c_src/aes.c:248) of variable 'xor_ln248_39', c_src/aes.c:248 on array 'RoundKey' [675]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
