
(* HW_HANDOFF = "design_1_versal_cips_0_0.hwdef" *) 

(* DONT_TOUCH = "TRUE" *)
module versal_cips_v2_1_3_versal_cips #(
  parameter C_SUBCORE_NAME = "gt_quad_base",
  parameter C_VIP_SUBCORE_NAME = "versal_cips_ps_vip",
  parameter C_CORE_NAME = "versal_cips_0",
  parameter C_SIM_DEVICE = "VERSAL_AI_CORE",
  parameter C_SD0_DATA_WIDTH = 8,
  parameter C_SD1_DATA_WIDTH = 8,
  parameter C_M_AXI_GP0_DATA_WIDTH = 128,
  parameter C_M_AXI_GP2_DATA_WIDTH = 128,
  parameter C_S_AXI_GP0_DATA_WIDTH = 128,
  parameter C_S_AXI_GP2_DATA_WIDTH = 128,
  parameter C_S_AXI_GP4_DATA_WIDTH = 128,
  parameter C_S_AXI_ACP_DATA_WIDTH = 128,
  parameter C_S_AXI_ACE_DATA_WIDTH = 128,
  parameter C_PS_NOC_CCI_DATA_WIDTH = 128,
  parameter C_PS_NOC_NCI_DATA_WIDTH = 128,
  parameter C_NOC_PS_CCI_DATA_WIDTH = 128,
  parameter C_PS_NOC_PCI_DATA_WIDTH = 128,
  parameter C_NOC_PS_PCI_DATA_WIDTH = 128,
  parameter C_PS_NOC_PMC_DATA_WIDTH = 128,
  parameter C_NOC_PS_PMC_DATA_WIDTH = 128,
  parameter C_PS_NOC_RPU_DATA_WIDTH = 128,
  parameter C_DIFF_RW_CLK_S_AXI_GP0 = 0,
  parameter C_DIFF_RW_CLK_S_AXI_GP2 = 0,
  parameter C_DIFF_RW_CLK_S_AXI_GP4 = 0,
  parameter C_PS_EMIO_GPIO_WIDTH = 32,
  parameter C_PMC_EMIO_GPIO_WIDTH = 64,
  parameter C_PMC_NOC_ADDR_WIDTH = 64,
  parameter C_PMC_NOC_DATA_WIDTH = 128,
  parameter C_NOC_PMC_ADDR_WIDTH = 64,
  parameter C_NOC_PMC_DATA_WIDTH = 128,
  parameter C_NUM_F2P0_INTR_INPUTS = 1,
  parameter C_NUM_F2P1_INTR_INPUTS = 1,
  parameter C_ACE_LITE = 0,
  parameter C_AXI4_EXT_USER_BITS = 0,
  parameter C_CPM_USE_MODES = 0,
  parameter C_CPM_PCIE0_MODES = "PCIE",
  parameter C_CPM_PCIE1_MODES = "PCIE",
  parameter C_CPM_PCIE1_LINK_SPEED_FOR_POWER = "GEN1",
  parameter C_CPM_PCIE0_LINK_SPEED_FOR_POWER = "GEN1",
  parameter C_CPM_PCIE1_MODE_FOR_POWER = "NONE",
  parameter C_CPM_PCIE0_MODE_FOR_POWER = "NONE",
  parameter C_CPM_PCIE_CHANNELS_FOR_POWER = 0,
  parameter C_CPM_PCIE1_LINK_WIDTH_FOR_POWER = 0,
  parameter C_CPM_PCIE0_LINK_WIDTH_FOR_POWER = 0,

  parameter C_CPM_PCIE0_USER_CLK_FREQ = "250_MHz",
  parameter C_CPM_PCIE1_USER_CLK_FREQ = "500_MHz",
  parameter C_CPM_PCIE0_AXISTEN_IF_WIDTH = 512,
  parameter C_CPM_PCIE1_AXISTEN_IF_WIDTH = 256,
  parameter C_CPM_PCIE0_PF0_MSI_ENABLED = 0,
  parameter C_CPM_PCIE1_PF0_MSI_ENABLED = 0,
  parameter C_CPM_PCIE0_TL_PF_ENABLE_REG = 0,
  parameter C_CPM_PCIE0_PF0_SRIOV_CAP_TOTAL_VF = 0,
  parameter C_CPM_PCIE0_PF1_SRIOV_CAP_TOTAL_VF = 0,
  parameter C_CPM_PCIE0_PF2_SRIOV_CAP_TOTAL_VF = 0,
  parameter C_CPM_PCIE0_PF3_SRIOV_CAP_TOTAL_VF = 0,
  parameter C_CPM_PCIE0_PF0_SRIOV_FIRST_VF_OFFSET = 4,
  parameter C_CPM_PCIE0_PF1_SRIOV_FIRST_VF_OFFSET = 4,
  parameter C_CPM_PCIE0_PF2_SRIOV_FIRST_VF_OFFSET = 4,
  parameter C_CPM_PCIE0_PF3_SRIOV_FIRST_VF_OFFSET = 4,
  parameter C_CPM_PCIE0_SRIOV_CAP_ENABLE = 0,
  parameter C_CPM_PCIE1_SRIOV_CAP_ENABLE = 0,
  parameter C_CPM_PCIE0_ARI_CAP_ENABLE = 0,
  parameter C_CPM_PCIE1_ARI_CAP_ENABLE = 0,
  parameter C_CPM_PCIE0_PF0_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE0_PF1_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE0_PF2_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE0_PF3_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE0_PF0_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE0_PF1_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE0_PF2_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE0_PF3_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE0_VFG0_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE0_VFG1_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE0_VFG2_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE0_VFG3_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE0_VFG0_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE0_VFG1_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE0_VFG2_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE0_VFG3_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE0_PF0_PASID_CAP_ON = 0,
  parameter C_CPM_PCIE0_PL_UPSTREAM_FACING = 1,
  parameter C_CPM_PCIE0_NUM_USR_IRQ = 1,
  parameter C_CPM_PCIE0_AXIS_CC_TUSER_WIDTH = 81,
  parameter C_CPM_PCIE0_AXIS_RC_TUSER_WIDTH = 161,
  parameter C_CPM_PCIE0_AXIS_RQ_TUSER_WIDTH = 183,
  parameter C_CPM_PCIE0_AXIS_CQ_TUSER_WIDTH = 229,

  parameter C_CPM_PCIE1_TL_PF_ENABLE_REG = 0,
  parameter C_CPM_PCIE1_PF0_SRIOV_CAP_TOTAL_VF = 0,
  parameter C_CPM_PCIE1_PF1_SRIOV_CAP_TOTAL_VF = 0,
  parameter C_CPM_PCIE1_PF2_SRIOV_CAP_TOTAL_VF = 0,
  parameter C_CPM_PCIE1_PF3_SRIOV_CAP_TOTAL_VF = 0,
  parameter C_CPM_PCIE1_PF0_SRIOV_FIRST_VF_OFFSET = 4,
  parameter C_CPM_PCIE1_PF1_SRIOV_FIRST_VF_OFFSET = 4,
  parameter C_CPM_PCIE1_PF2_SRIOV_FIRST_VF_OFFSET = 4,
  parameter C_CPM_PCIE1_PF3_SRIOV_FIRST_VF_OFFSET = 4,

  parameter C_CPM_PCIE1_PF0_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE1_PF1_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE1_PF2_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE1_PF3_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE1_PF0_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE1_PF1_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE1_PF2_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE1_PF3_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE1_VFG0_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE1_VFG1_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE1_VFG2_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE1_VFG3_ATS_CAP_ON = 0,
  parameter C_CPM_PCIE1_PF0_PASID_CAP_ON = 0,
  parameter C_CPM_PCIE1_VFG0_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE1_VFG1_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE1_VFG2_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE1_VFG3_PRI_CAP_ON = 0,
  parameter C_CPM_PCIE1_PL_UPSTREAM_FACING = 1,
  parameter C_CPM_PCIE1_AXIS_CC_TUSER_WIDTH = 81,
  parameter C_CPM_PCIE1_AXIS_RC_TUSER_WIDTH = 161,
  parameter C_CPM_PCIE1_AXIS_RQ_TUSER_WIDTH = 183,
  parameter C_CPM_PCIE1_AXIS_CQ_TUSER_WIDTH = 229,
  

  parameter C_CPM_PCIE0_FUNCTIONAL_MODE = "DMA",
  parameter C_XDEVICE = "everest1",
  parameter C_SPP_PSPMC_TO_CORE_WIDTH = 20000,
  parameter C_SPP_PSPMC_FROM_CORE_WIDTH = 20000,

  parameter C_CPM_PERIPHERAL_EN = 0,
  parameter C_CPM_PCIE0_CONTROLLER_ENABLE = 0,
  parameter C_CPM_PCIE1_CONTROLLER_ENABLE = 0,
  parameter C_PS_ENABLE_HSDP = 0,
  parameter C_PS_HSDP_MODE = "NONE",

  parameter C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH = 8,
  parameter C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH = 8,
  parameter C_PS_TRACE_WIDTH = 32,
  parameter C_PS_HSDP_INGRESS_TRAFFIC = "JTAG",
  
  parameter [31:0] C_XPIPE_0_CLKDLY_CFG = 32'h00000000,
  parameter [31:0] C_XPIPE_0_CLK_CFG = 32'h00000000,
  parameter [0:0]  C_XPIPE_0_INSTANTIATED = 1'b1,
  parameter        C_XPIPE_0_LINK0_CFG = "DISABLE",
  parameter        C_XPIPE_0_LINK1_CFG = "DISABLE",
  parameter        C_XPIPE_0_LOC = "QUAD0",
  parameter [1:0]  C_XPIPE_0_MODE = 2'b00,
  parameter [15:0] C_XPIPE_0_REG_CFG = 16'h0000,
  parameter [31:0] C_XPIPE_0_RSVD = 32'h00000000,
  
  parameter [31:0] C_XPIPE_1_CLKDLY_CFG = 32'h00000000,
  parameter [31:0] C_XPIPE_1_CLK_CFG = 32'h00000000,
  parameter [0:0]  C_XPIPE_1_INSTANTIATED = 1'b1,
  parameter        C_XPIPE_1_LINK0_CFG = "DISABLE",
  parameter        C_XPIPE_1_LINK1_CFG = "DISABLE",
  parameter        C_XPIPE_1_LOC = "QUAD0",
  parameter [1:0]  C_XPIPE_1_MODE = 2'b00,
  parameter [15:0] C_XPIPE_1_REG_CFG = 16'h0000,
  parameter [31:0] C_XPIPE_1_RSVD = 32'h00000000,

  parameter [31:0] C_XPIPE_2_CLKDLY_CFG = 32'h00000000,
  parameter [31:0] C_XPIPE_2_CLK_CFG = 32'h00000000,
  parameter [0:0]  C_XPIPE_2_INSTANTIATED = 1'b1,
  parameter        C_XPIPE_2_LINK0_CFG = "DISABLE",
  parameter        C_XPIPE_2_LINK1_CFG = "DISABLE",
  parameter        C_XPIPE_2_LOC = "QUAD0",
  parameter [1:0]  C_XPIPE_2_MODE = 2'b00,
  parameter [15:0] C_XPIPE_2_REG_CFG = 16'h0000,
  parameter [31:0] C_XPIPE_2_RSVD = 32'h00000000,

  parameter [31:0] C_XPIPE_3_CLKDLY_CFG = 32'h00000000,
  parameter [31:0] C_XPIPE_3_CLK_CFG = 32'h00000000,
  parameter [0:0]  C_XPIPE_3_INSTANTIATED = 1'b1,
  parameter        C_XPIPE_3_LINK0_CFG = "DISABLE",
  parameter        C_XPIPE_3_LINK1_CFG = "DISABLE",
  parameter        C_XPIPE_3_LOC = "QUAD0",
  parameter [1:0]  C_XPIPE_3_MODE = 2'b00,
  parameter [15:0] C_XPIPE_3_REG_CFG = 16'h0000,
  parameter [31:0] C_XPIPE_3_RSVD = 32'h00000000,

  parameter C_PMCPL_IRO_CLK_BUF = "true",
  parameter C_PMCPL_CLK0_BUF = "true",
  parameter C_PMCPL_CLK1_BUF = "true",
  parameter C_PMCPL_CLK2_BUF = "true",
  parameter C_PMCPL_CLK3_BUF = "true"

//#

)

(
  output mio_pl_18,
  output mio_pl_19,
  output mio_pl_24,
  output mio_pl_25,
  output mio_pl_38,
  output mio_pl_39,
  output dummy,

  output lpd_dma0_cack,
  output lpd_dma1_cack,
  output lpd_dma2_cack,
  output lpd_dma3_cack,
  output lpd_dma4_cack,
  output lpd_dma5_cack,
  output lpd_dma6_cack,
  output lpd_dma7_cack,

  output lpd_dma0_tvld,
  output lpd_dma1_tvld,
  output lpd_dma2_tvld,
  output lpd_dma3_tvld,
  output lpd_dma4_tvld,
  output lpd_dma5_tvld,
  output lpd_dma6_tvld,
  output lpd_dma7_tvld,

//output dp_audio_ref_clk,
//output dp_video_ref_clk,
  output canfd0_phy_tx,
  output canfd1_phy_tx,

  output [1:0] gem0_dma_bus_width,
  output  gem0_fifo_dma_tx_end_tog,
  output [93:0] gem0_tsu_timer_cnt,
  output [7:0] gem0_gmii_tx_d,
  output  gem0_gmii_tx_en,
  output  gem0_gmii_tx_err,
  output  gem0_mdio_mdc,
  output  gem0_mdio_o,
  output  gem0_mdio_t_n,
  output [7:0] gem0_fifo_rx_w_data,
  output  gem0_fifo_rx_w_eop,
  output  gem0_fifo_rx_w_err,
  output  gem0_fifo_rx_w_flush,
  output  gem0_fifo_rx_w_sop,
  output [44:0] gem0_fifo_rx_w_status,
  output  gem0_fifo_rx_w_wr,
  output [3:0] emio_enet0_speed_mode,
  output [1:0]gem0_fifo_tx_r_rd,
  output [3:0] gem0_fifo_tx_r_status,

  output [1:0] emio_enet1_dma_bus_width,
  output  gem1_fifo_dma_tx_end_tog,
  output [7:0] gem1_gmii_tx_d,
  output  gem1_gmii_tx_en,
  output  gem1_gmii_tx_err,
  output  gem1_mdio_mdc,
  output  gem1_mdio_o,
  output  gem1_mdio_t_n,
  output [7:0] gem1_fifo_rx_w_data,
  output  gem1_fifo_rx_w_eop,
  output  gem1_fifo_rx_w_err,
  output  gem1_fifo_rx_w_flush,
  output  gem1_fifo_rx_w_sop,
  output [44:0] gem1_fifo_rx_w_status,
  output  gem1_fifo_rx_w_wr,
  output [3:0] emio_enet1_speed_mode,
  output [1:0] gem1_fifo_tx_r_rd,
  output [3:0] gem1_fifo_tx_r_status,

  output  gem0_ptp_delay_req_rx,
  output  gem0_ptp_delay_req_tx,
  output  gem0_ptp_pdelay_req_rx,
  output  gem0_ptp_pdelay_req_tx,
  output  gem0_ptp_pdelay_resp_rx,
  output  gem0_ptp_pdelay_resp_tx,
  output  gem0_ptp_rx_sof,
  output  gem0_ptp_sync_frame_rx,
  output  gem0_ptp_sync_frame_tx,
  output  gem0_tsu_timer_cmp_val,
  output  emio_gem0_tx_r_fixed_lat,
  output  gem0_ptp_tx_sof,

  output  gem1_ptp_delay_req_rx,
  output  gem1_ptp_delay_req_tx,
  output  gem1_ptp_pdelay_req_rx,
  output  gem1_ptp_pdelay_req_tx,
  output  gem1_ptp_pdelay_resp_rx,
  output  gem1_ptp_pdelay_resp_tx,
  output  gem1_ptp_rx_sof,
  output  gem1_ptp_sync_frame_rx,
  output  gem1_ptp_sync_frame_tx,
  output  gem1_tsu_timer_cmp_val,
  output  emio_gem1_tx_r_fixed_lat,
  output  gem1_ptp_tx_sof,

  output  i2c0_scl_o,
  output  i2c0_scl_t,
  output  i2c0_sda_o,
  output  i2c0_sda_tn,

  output  i2c1_scl_o,
  output  i2c1_scl_t,
  output  i2c1_sda_o,
  output  i2c1_sda_tn,

  output  pmc_i2c_scl_oen,
  output  pmc_i2c_scl_out,
  output  pmc_i2c_sda_oen,
  output  pmc_i2c_sda_out,
  input   pmc_i2c_scl_in,
  input   pmc_i2c_sda_in,

  output  spi0_m_o,
  output  spi0_m_o_t_n,
  output  spi0_sclk_o,
  output  spi0_sclk_t_n,
  output  spi0_s_o,
  output  spi0_ss_n_t_n,
  output [2:0] spi0_ss_o_n,
  output  spi0_s_t_n,

  output  spi1_m_o,
  output  spi1_m_o_t_n,
  output  spi1_sclk_o,
  output  spi1_sclk_t_n,
  output  spi1_s_o,
  output  spi1_ss_n_t_n,
  output [2:0] spi1_ss_o_n,
  output  spi1_s_t_n,

  output [2:0] ttc0_waveo,
  output [2:0] ttc1_waveo,
  output [2:0] ttc2_waveo,
  output [2:0] ttc3_waveo,

  output emio_u2dsport_vbus_ctrl_usb3_0,
//output emio_u2dsport_vbus_ctrl_usb3_1,
//output emio_u3dsport_vbus_ctrl_usb3_0,
//output emio_u3dsport_vbus_ctrl_usb3_1,

  output uart0_sir_outn,
  output uart0_dtrn,
  output uart0_out1n,
  output uart0_out2n,
  output uart0_rtsn,
  output uart0_txd,

  input  uart0_ctsn,
  input  uart0_dcdn,
  input  uart0_dsrn,
  input  uart0_rin,
  input  uart0_rxd,
  input  fmio_uart0_sir_in,

  output uart1_sir_outn,
  output uart1_dtrn,
  output uart1_out1n,
  output uart1_out2n,
  output uart1_rtsn,
  output uart1_txd,

  input  uart1_ctsn,
  input  uart1_dcdn,
  input  uart1_dsrn,
  input  uart1_rin,
  input  uart1_rxd,
  input  fmio_uart1_sir_in,

  output  emio_wdt0rsto,
  output  emio_wdt1rsto,

  output [C_PS_EMIO_GPIO_WIDTH-1:0] lpd_gpio_o,
  output [C_PS_EMIO_GPIO_WIDTH-1:0] lpd_gpio_tn,
  input  [C_PS_EMIO_GPIO_WIDTH-1:0] lpd_gpio_i,

  output [C_PMC_EMIO_GPIO_WIDTH-1:0] pmc_gpio_oen,
  output [C_PMC_EMIO_GPIO_WIDTH-1:0] pmc_gpio_out,
  input  [C_PMC_EMIO_GPIO_WIDTH-1:0] pmc_gpio_in,

  output pl0_sem,
  output pl1_sem,
  output pl2_sem,
  output pl3_sem,

  output       sd0_buspwr,
  output [2:0] sd0_busvolt_sel,
  output       sd0_dll_test_clk0,
  output       sd0_dll_test_clk_rx,
  output       sd0_dll_test_clk_tx,
  output [7:0] sd0_dll_test_out,
  output       sd0_led_ctrl,
  output       sd0_clk,
  output       sd0_cmd_oe,
  output       sd0_cmd_out,
  output [C_SD0_DATA_WIDTH-1:0] sd0_data_oe,   // change
  output [C_SD0_DATA_WIDTH-1:0] sd0_data_out,   // change
  input  [3:0] sd0_dll_test_in,
  input        sd0_cd_n,
  input        sd0_cmd_in,
  input  [C_SD0_DATA_WIDTH-1:0] sd0_data_in, //change
  input        sd0_wp,

  output       sd1_bus_pwr,
  output [2:0] sd1_busvolt_sel,
  output       sd1_dll_test_clk0,
  output       sd1_dll_test_clk_rx,
  output       sd1_dll_test_clk_tx,
  output [7:0] sd1_dll_test_out,
  output       sd1_led_ctrl,
  output       sd1_clk,
  output       sd1_cmd_oe,
  output       sd1_cmd_out,
  output [C_SD1_DATA_WIDTH-1:0] sd1_data_oe,
  output [C_SD1_DATA_WIDTH-1:0] sd1_data_out,
  input  [3:0] sd1_dll_test_in,
  input        sd1_cd_n,
  input        sd1_cmd_in,
  input  [C_SD1_DATA_WIDTH-1:0] sd1_data_in,
  input        sd1_wp,

  output         noc_fpd_cci_axi0_arready,
  output         noc_fpd_cci_axi0_awready,
  output [1:0]   noc_fpd_cci_axi0_bresp,
  output [15:0]  noc_fpd_cci_axi0_buser,
  output         noc_fpd_cci_axi0_bvalid,
  output [127:0] noc_fpd_cci_axi0_rdata,
  output         noc_fpd_cci_axi0_rlast,
  output [1:0]   noc_fpd_cci_axi0_rresp,
  output [16:0]  noc_fpd_cci_axi0_ruser,
  output         noc_fpd_cci_axi0_rvalid,
  output         noc_fpd_cci_axi0_wready,
  output [1:0]   noc_fpd_cci_axi0_bid,
  output [1:0]   noc_fpd_cci_axi0_rid,

  output         noc_fpd_cci_axi1_arready,
  output         noc_fpd_cci_axi1_awready,
  output [1:0]   noc_fpd_cci_axi1_bresp,
  output [15:0]  noc_fpd_cci_axi1_buser,
  output         noc_fpd_cci_axi1_bvalid,
  output [127:0] noc_fpd_cci_axi1_rdata,
  output         noc_fpd_cci_axi1_rlast,
  output [1:0]   noc_fpd_cci_axi1_rresp,
  output [16:0]  noc_fpd_cci_axi1_ruser,
  output         noc_fpd_cci_axi1_rvalid,
  output         noc_fpd_cci_axi1_wready,
  output [1:0]   noc_fpd_cci_axi1_bid,
  output [1:0]   noc_fpd_cci_axi1_rid,

  output         noc_fpd_axi_axi0_arready,
  output         noc_fpd_axi_axi0_awready,
  output [1:0]   noc_fpd_axi_axi0_bid,
  output [1:0]   noc_fpd_axi_axi0_bresp,
  output [15:0]  noc_fpd_axi_axi0_buser,
  output         noc_fpd_axi_axi0_bvalid,
  output [127:0] noc_fpd_axi_axi0_rdata,
  output [1:0]   noc_fpd_axi_axi0_rid,
  output         noc_fpd_axi_axi0_rlast,
  output [1:0]   noc_fpd_axi_axi0_rresp,
  output [16:0]  noc_fpd_axi_axi0_ruser,
  output         noc_fpd_axi_axi0_rvalid,
  output         noc_fpd_axi_axi0_wready,

  output         noc_fpd_axi_axi1_arready,
  output         noc_fpd_axi_axi1_awready,
  output [1:0]   noc_fpd_axi_axi1_bid,
  output [1:0]   noc_fpd_axi_axi1_bresp,
  output [15:0]  noc_fpd_axi_axi1_buser,
  output         noc_fpd_axi_axi1_bvalid,
  output [127:0] noc_fpd_axi_axi1_rdata,
  output [1:0]   noc_fpd_axi_axi1_rid,
  output         noc_fpd_axi_axi1_rlast,
  output [1:0]   noc_fpd_axi_axi1_rresp,
  output [16:0]  noc_fpd_axi_axi1_ruser,
  output         noc_fpd_axi_axi1_rvalid,
  output         noc_fpd_axi_axi1_wready,

  output         noc_cpm_pcie_axi0_arready,
  output         noc_cpm_pcie_axi0_awready,
  output [1:0]   noc_cpm_pcie_axi0_bresp,
  output [15:0]  noc_cpm_pcie_axi0_buser,
  output         noc_cpm_pcie_axi0_bvalid,
  output [127:0] noc_cpm_pcie_axi0_rdata,
  output         noc_cpm_pcie_axi0_rlast,
  output [1:0]   noc_cpm_pcie_axi0_rresp,
  output [16:0]  noc_cpm_pcie_axi0_ruser,
  output         noc_cpm_pcie_axi0_rvalid,
  output         noc_cpm_pcie_axi0_wready,

  output  debug_seu_crcerror,
  output  debug_seu_eccerror,
  output  debug_seu_endofcalib,
  output  debug_seu_halted,
  output  debug_seu_heartbeat,

  output [1:0]   noc_cpm_pcie_axi0_bid,
  output [1:0]   noc_cpm_pcie_axi0_rid,
  output [63:0]  fpd_cci_noc_axi0_araddr,
  output [1:0]   fpd_cci_noc_axi0_arburst,
  output [3:0]   fpd_cci_noc_axi0_arcache,
  output [15:0]  fpd_cci_noc_axi0_arid,
  output [7:0]   fpd_cci_noc_axi0_arlen,
  output         fpd_cci_noc_axi0_arlock,
  output [2:0]   fpd_cci_noc_axi0_arprot,
  output [3:0]   fpd_cci_noc_axi0_arqos,
  output [3:0]   if_ps_noc_cci_axi0_arregion,
  output [2:0]   fpd_cci_noc_axi0_arsize,
  output [17:0]  fpd_cci_noc_axi0_aruser,
  output         fpd_cci_noc_axi0_arvalid,
  output [63:0]  fpd_cci_noc_axi0_awaddr,
  output [1:0]   fpd_cci_noc_axi0_awburst,
  output [3:0]   fpd_cci_noc_axi0_awcache,
  output [15:0]  fpd_cci_noc_axi0_awid,
  output [7:0]   fpd_cci_noc_axi0_awlen,
  output         fpd_cci_noc_axi0_awlock,
  output [2:0]   fpd_cci_noc_axi0_awprot,
  output [3:0]   fpd_cci_noc_axi0_awqos,
  output [3:0]   if_ps_noc_cci_axi0_awregion,
  output [2:0]   fpd_cci_noc_axi0_awsize,
  output [17:0]  fpd_cci_noc_axi0_awuser,
  output         fpd_cci_noc_axi0_awvalid,
  output         fpd_cci_noc_axi0_bready,
  output         fpd_cci_noc_axi0_rready,
  output [127:0] fpd_cci_noc_axi0_wdata,
  output [15:0]  if_ps_noc_cci_axi0_wid,
  output         fpd_cci_noc_axi0_wlast,
  output [15:0]  fpd_cci_noc_axi0_wstrb,
  output [16:0]  fpd_cci_noc_axi0_wuser,
  output         fpd_cci_noc_axi0_wvalid,
  output [63:0]  fpd_cci_noc_axi1_araddr,
  output [1:0]   fpd_cci_noc_axi1_arburst,
  output [3:0]   fpd_cci_noc_axi1_arcache,
  output [15:0]  fpd_cci_noc_axi1_arid,
  output [7:0]   fpd_cci_noc_axi1_arlen,
  output         fpd_cci_noc_axi1_arlock,
  output [2:0]   fpd_cci_noc_axi1_arprot,
  output [3:0]   fpd_cci_noc_axi1_arqos,
  output [3:0]   if_ps_noc_cci_axi1_arregion,
  output [2:0]   fpd_cci_noc_axi1_arsize,
  output [17:0]  fpd_cci_noc_axi1_aruser,
  output         fpd_cci_noc_axi1_arvalid,
  output [63:0]  fpd_cci_noc_axi1_awaddr,
  output [1:0]   fpd_cci_noc_axi1_awburst,
  output [3:0]   fpd_cci_noc_axi1_awcache,
  output [15:0]  fpd_cci_noc_axi1_awid,
  output [7:0]   fpd_cci_noc_axi1_awlen,
  output         fpd_cci_noc_axi1_awlock,
  output [2:0]   fpd_cci_noc_axi1_awprot,
  output [3:0]   fpd_cci_noc_axi1_awqos,
  output [3:0]   if_ps_noc_cci_axi1_awregion,
  output [2:0]   fpd_cci_noc_axi1_awsize,
  output [17:0]  fpd_cci_noc_axi1_awuser,
  output         fpd_cci_noc_axi1_awvalid,
  output         fpd_cci_noc_axi1_bready,
  output         fpd_cci_noc_axi1_rready,
  output [127:0] fpd_cci_noc_axi1_wdata,
  output [15:0]  if_ps_noc_cci_axi1_wid,
  output         fpd_cci_noc_axi1_wlast,
  output [15:0]  fpd_cci_noc_axi1_wstrb,
  output [16:0]  fpd_cci_noc_axi1_wuser,
  output         fpd_cci_noc_axi1_wvalid,
  output [63:0]  fpd_cci_noc_axi2_araddr,
  output [1:0]   fpd_cci_noc_axi2_arburst,
  output [3:0]   fpd_cci_noc_axi2_arcache,
  output [15:0]  fpd_cci_noc_axi2_arid,
  output [7:0]   fpd_cci_noc_axi2_arlen,
  output         fpd_cci_noc_axi2_arlock,
  output [2:0]   fpd_cci_noc_axi2_arprot,
  output [3:0]   fpd_cci_noc_axi2_arqos,
  output [3:0]   if_ps_noc_cci_axi2_arregion,
  output [2:0]   fpd_cci_noc_axi2_arsize,
  output [17:0]  fpd_cci_noc_axi2_aruser,
  output         fpd_cci_noc_axi2_arvalid,
  output [63:0]  fpd_cci_noc_axi2_awaddr,
  output [1:0]   fpd_cci_noc_axi2_awburst,
  output [3:0]   fpd_cci_noc_axi2_awcache,
  output [15:0]  fpd_cci_noc_axi2_awid,
  output [7:0]   fpd_cci_noc_axi2_awlen,
  output         fpd_cci_noc_axi2_awlock,
  output [2:0]   fpd_cci_noc_axi2_awprot,
  output [3:0]   fpd_cci_noc_axi2_awqos,
  output [3:0]   if_ps_noc_cci_axi2_awregion,
  output [2:0]   fpd_cci_noc_axi2_awsize,
  output [17:0]  fpd_cci_noc_axi2_awuser,
  output         fpd_cci_noc_axi2_awvalid,
  output         fpd_cci_noc_axi2_bready,
  output         fpd_cci_noc_axi2_rready,
  output [127:0] fpd_cci_noc_axi2_wdata,
  output [15:0]  if_ps_noc_cci_axi2_wid,
  output         fpd_cci_noc_axi2_wlast,
  output [15:0]  fpd_cci_noc_axi2_wstrb,
  output [16:0]  fpd_cci_noc_axi2_wuser,
  output         fpd_cci_noc_axi2_wvalid,
  output [63:0]  fpd_cci_noc_axi3_araddr,
  output [1:0]   fpd_cci_noc_axi3_arburst,
  output [3:0]   fpd_cci_noc_axi3_arcache,
  output [15:0]  fpd_cci_noc_axi3_arid,
  output [7:0]   fpd_cci_noc_axi3_arlen,
  output         fpd_cci_noc_axi3_arlock,
  output [2:0]   fpd_cci_noc_axi3_arprot,
  output [3:0]   fpd_cci_noc_axi3_arqos,
  output [3:0]   if_ps_noc_cci_axi3_arregion,
  output [2:0]   fpd_cci_noc_axi3_arsize,
  output [17:0]  fpd_cci_noc_axi3_aruser,
  output         fpd_cci_noc_axi3_arvalid,
  output [63:0]  fpd_cci_noc_axi3_awaddr,
  output [1:0]   fpd_cci_noc_axi3_awburst,
  output [3:0]   fpd_cci_noc_axi3_awcache,
  output [15:0]  fpd_cci_noc_axi3_awid,
  output [7:0]   fpd_cci_noc_axi3_awlen,
  output         fpd_cci_noc_axi3_awlock,
  output [2:0]   fpd_cci_noc_axi3_awprot,
  output [3:0]   fpd_cci_noc_axi3_awqos,
  output [3:0]   if_ps_noc_cci_axi3_awregion,
  output [2:0]   fpd_cci_noc_axi3_awsize,
  output [17:0]  fpd_cci_noc_axi3_awuser,
  output         fpd_cci_noc_axi3_awvalid,
  output         fpd_cci_noc_axi3_bready,
  output         fpd_cci_noc_axi3_rready,
  output [127:0] fpd_cci_noc_axi3_wdata,
  output [15:0]  if_ps_noc_cci_axi3_wid,
  output         fpd_cci_noc_axi3_wlast,
  output [15:0]  fpd_cci_noc_axi3_wstrb,
  output [16:0]  fpd_cci_noc_axi3_wuser,
  output         fpd_cci_noc_axi3_wvalid,
  output [63:0]  fpd_axi_noc_axi0_araddr,
  output [1:0]   fpd_axi_noc_axi0_arburst,
  output [3:0]   fpd_axi_noc_axi0_arcache,
  output [15:0]  fpd_axi_noc_axi0_arid,
  output [7:0]   fpd_axi_noc_axi0_arlen,
  output         fpd_axi_noc_axi0_arlock,
  output [2:0]   fpd_axi_noc_axi0_arprot,
  output [3:0]   fpd_axi_noc_axi0_arqos,
  output [3:0]   if_ps_noc_nci_axi0_arregion,
  output [2:0]   fpd_axi_noc_axi0_arsize,
  output [17:0]  fpd_axi_noc_axi0_aruser,
  output         fpd_axi_noc_axi0_arvalid,
  output [63:0]  fpd_axi_noc_axi0_awaddr,
  output [1:0]   fpd_axi_noc_axi0_awburst,
  output [3:0]   fpd_axi_noc_axi0_awcache,
  output [15:0]  fpd_axi_noc_axi0_awid,
  output [7:0]   fpd_axi_noc_axi0_awlen,
  output         fpd_axi_noc_axi0_awlock,
  output [2:0]   fpd_axi_noc_axi0_awprot,
  output [3:0]   fpd_axi_noc_axi0_awqos,
  output [3:0]   if_ps_noc_nci_axi0_awregion,
  output [2:0]   fpd_axi_noc_axi0_awsize,
  output [17:0]  fpd_axi_noc_axi0_awuser,
  output         fpd_axi_noc_axi0_awvalid,
  output         fpd_axi_noc_axi0_bready,
  output         fpd_axi_noc_axi0_rready,
  output [127:0] fpd_axi_noc_axi0_wdata,
  output [15:0]  if_ps_noc_nci_axi0_wid,
  output         fpd_axi_noc_axi0_wlast,
  output [15:0]  fpd_axi_noc_axi0_wstrb,
  output [16:0]  if_ps_noc_nci_axi0_wuser,
  output         fpd_axi_noc_axi0_wvalid,
  output [63:0]  fpd_axi_noc_axi1_araddr,
  output [1:0]   fpd_axi_noc_axi1_arburst,
  output [3:0]   fpd_axi_noc_axi1_arcache,
  output [15:0]  fpd_axi_noc_axi1_arid,
  output [7:0]   fpd_axi_noc_axi1_arlen,
  output         fpd_axi_noc_axi1_arlock,
  output [2:0]   fpd_axi_noc_axi1_arprot,
  output [3:0]   fpd_axi_noc_axi1_arqos,
  output [3:0]   if_ps_noc_nci_axi1_arregion,
  output [2:0]   fpd_axi_noc_axi1_arsize,
  output [17:0]  fpd_axi_noc_axi1_aruser,
  output         fpd_axi_noc_axi1_arvalid,
  output [63:0]  fpd_axi_noc_axi1_awaddr,
  output [1:0]   fpd_axi_noc_axi1_awburst,
  output [3:0]   fpd_axi_noc_axi1_awcache,
  output [15:0]  fpd_axi_noc_axi1_awid,
  output [7:0]   fpd_axi_noc_axi1_awlen,
  output         fpd_axi_noc_axi1_awlock,
  output [2:0]   fpd_axi_noc_axi1_awprot,
  output [3:0]   fpd_axi_noc_axi1_awqos,
  output [3:0]   if_ps_noc_nci_axi1_awregion,
  output [2:0]   fpd_axi_noc_axi1_awsize,
  output [17:0]  fpd_axi_noc_axi1_awuser,
  output         fpd_axi_noc_axi1_awvalid,
  output         fpd_axi_noc_axi1_bready,
  output         fpd_axi_noc_axi1_rready,
  output [127:0] fpd_axi_noc_axi1_wdata,
  output [15:0]  if_ps_noc_nci_axi1_wid,
  output         fpd_axi_noc_axi1_wlast,
  output [15:0]  fpd_axi_noc_axi1_wstrb,
  output [16:0]  if_ps_noc_nci_axi1_wuser,
  output         fpd_axi_noc_axi1_wvalid,
  output [63:0]  cpm_pcie_noc_axi0_araddr,
  output [1:0]   cpm_pcie_noc_axi0_arburst,
  output [3:0]   cpm_pcie_noc_axi0_arcache,
  output [15:0]  cpm_pcie_noc_axi0_arid,
  output [7:0]   cpm_pcie_noc_axi0_arlen,
  output         cpm_pcie_noc_axi0_arlock,
  output [2:0]   cpm_pcie_noc_axi0_arprot,
  output [3:0]   cpm_pcie_noc_axi0_arqos,
  output [3:0]   if_ps_noc_pci_axi0_arregion,
  output [2:0]   cpm_pcie_noc_axi0_arsize,
  output [17:0]  cpm_pcie_noc_axi0_aruser,
  output         cpm_pcie_noc_axi0_arvalid,
  output [63:0]  cpm_pcie_noc_axi0_awaddr,
  output [1:0]   cpm_pcie_noc_axi0_awburst,
  output [3:0]   cpm_pcie_noc_axi0_awcache,
  output [15:0]  cpm_pcie_noc_axi0_awid,
  output [7:0]   cpm_pcie_noc_axi0_awlen,
  output         cpm_pcie_noc_axi0_awlock,
  output [2:0]   cpm_pcie_noc_axi0_awprot,
  output [3:0]   cpm_pcie_noc_axi0_awqos,
  output [3:0]   if_ps_noc_pci_axi0_awregion,
  output [2:0]   cpm_pcie_noc_axi0_awsize,
  output [17:0]  cpm_pcie_noc_axi0_awuser,
  output         cpm_pcie_noc_axi0_awvalid,
  output         cpm_pcie_noc_axi0_bready,
  output         cpm_pcie_noc_axi0_rready,
  output [127:0] cpm_pcie_noc_axi0_wdata,
  output [15:0]  if_ps_noc_pci_axi0_wid,
  output         cpm_pcie_noc_axi0_wlast,
  output [15:0]  cpm_pcie_noc_axi0_wstrb,
  output [16:0]  if_ps_noc_pci_axi0_wuser,
  output         cpm_pcie_noc_axi0_wvalid,
  output [63:0]  cpm_pcie_noc_axi1_araddr,
  output [1:0]   cpm_pcie_noc_axi1_arburst,
  output [3:0]   cpm_pcie_noc_axi1_arcache,
  output [15:0]  cpm_pcie_noc_axi1_arid,
  output [7:0]   cpm_pcie_noc_axi1_arlen,
  output         cpm_pcie_noc_axi1_arlock,
  output [2:0]   cpm_pcie_noc_axi1_arprot,
  output [3:0]   cpm_pcie_noc_axi1_arqos,
  output [3:0]   if_ps_noc_pci_axi1_arregion,
  output [2:0]   cpm_pcie_noc_axi1_arsize,
  output [17:0]  cpm_pcie_noc_axi1_aruser,
  output         cpm_pcie_noc_axi1_arvalid,
  output [63:0]  cpm_pcie_noc_axi1_awaddr,
  output [1:0]   cpm_pcie_noc_axi1_awburst,
  output [3:0]   cpm_pcie_noc_axi1_awcache,
  output [15:0]  cpm_pcie_noc_axi1_awid,
  output [7:0]   cpm_pcie_noc_axi1_awlen,
  output         cpm_pcie_noc_axi1_awlock,
  output [2:0]   cpm_pcie_noc_axi1_awprot,
  output [3:0]   cpm_pcie_noc_axi1_awqos,
  output [3:0]   if_ps_noc_pci_axi1_awregion,
  output [2:0]   cpm_pcie_noc_axi1_awsize,
  output [17:0]  cpm_pcie_noc_axi1_awuser,
  output         cpm_pcie_noc_axi1_awvalid,
  output         cpm_pcie_noc_axi1_bready,
  output         cpm_pcie_noc_axi1_rready,
  output [127:0] cpm_pcie_noc_axi1_wdata,
  output [15:0]  if_ps_noc_pci_axi1_wid,
  output         cpm_pcie_noc_axi1_wlast,
  output [15:0]  cpm_pcie_noc_axi1_wstrb,
  output [16:0]  if_ps_noc_pci_axi1_wuser,
  output         cpm_pcie_noc_axi1_wvalid,
  output [63:0]  noc_lpd_axi_axi0_araddr,
  output [1:0]   noc_lpd_axi_axi0_arburst,
  output [3:0]   noc_lpd_axi_axi0_arcache,
  output [15:0]  noc_lpd_axi_axi0_arid,
  output [7:0]   noc_lpd_axi_axi0_arlen,
  output         noc_lpd_axi_axi0_arlock,
  output [2:0]   noc_lpd_axi_axi0_arprot,
  output [3:0]   noc_lpd_axi_axi0_arqos,
  output [3:0]   if_ps_noc_rpu_axi0_arregion,
  output [2:0]   noc_lpd_axi_axi0_arsize,
  output [17:0]  noc_lpd_axi_axi0_aruser,
  output         noc_lpd_axi_axi0_arvalid,
  output [63:0]  noc_lpd_axi_axi0_awaddr,
  output [1:0]   noc_lpd_axi_axi0_awburst,
  output [3:0]   noc_lpd_axi_axi0_awcache,
  output [15:0]  noc_lpd_axi_axi0_awid,
  output [7:0]   noc_lpd_axi_axi0_awlen,
  output         noc_lpd_axi_axi0_awlock,
  output [2:0]   noc_lpd_axi_axi0_awprot,
  output [3:0]   noc_lpd_axi_axi0_awqos,
  output [3:0]   if_ps_noc_rpu_axi0_awregion,
  output [2:0]   noc_lpd_axi_axi0_awsize,
  output [17:0]  noc_lpd_axi_axi0_awuser,
  output         noc_lpd_axi_axi0_awvalid,
  output         noc_lpd_axi_axi0_bready,
  output         noc_lpd_axi_axi0_rready,
  output [127:0] noc_lpd_axi_axi0_wdata,
  output [15:0]  if_ps_noc_rpu_axi0_wid,
  output         noc_lpd_axi_axi0_wlast,
  output [15:0]  noc_lpd_axi_axi0_wstrb,
  output [16:0]  if_ps_noc_rpu_axi0_wuser,
  output         noc_lpd_axi_axi0_wvalid,

  output [43:0] m_axi_fpd_araddr,
  output [1:0]  m_axi_fpd_arburst,
  output [3:0]  m_axi_fpd_arcache,
  output [15:0] m_axi_fpd_arid,
  output [7:0]  m_axi_fpd_arlen,
  output        m_axi_fpd_arlock,
  output [2:0]  m_axi_fpd_arprot,
  output [3:0]  m_axi_fpd_arqos,
  output [2:0]  m_axi_fpd_arsize,
  output [15:0] m_axi_fpd_aruser,
  output        m_axi_fpd_arvalid,
  output [43:0] m_axi_fpd_awaddr,
  output [1:0]  m_axi_fpd_awburst,
  output [3:0]  m_axi_fpd_awcache,
  output [15:0] m_axi_fpd_awid,
  output [7:0]  m_axi_fpd_awlen,
  output        m_axi_fpd_awlock,
  output [2:0]  m_axi_fpd_awprot,
  output [3:0]  m_axi_fpd_awqos,
  output [2:0]  m_axi_fpd_awsize,
  output [15:0] m_axi_fpd_awuser,
  output        m_axi_fpd_awvalid,
  output        m_axi_fpd_bready,
  output        m_axi_fpd_rready,
  output [C_M_AXI_GP0_DATA_WIDTH-1:0] m_axi_fpd_wdata,
  output        m_axi_fpd_wlast,
  output [(C_M_AXI_GP0_DATA_WIDTH/8)-1:0] m_axi_fpd_wstrb,
  output        m_axi_fpd_wvalid,
  output [43:0] m_axi_lpd_araddr,
  output [1:0]  m_axi_lpd_arburst,
  output [3:0]  m_axi_lpd_arcache,
  output [15:0] m_axi_lpd_arid,
  output [7:0]  m_axi_lpd_arlen,
  output        m_axi_lpd_arlock,
  output [2:0]  m_axi_lpd_arprot,
  output [3:0]  m_axi_lpd_arqos,
  output [2:0]  m_axi_lpd_arsize,
  output [15:0] m_axi_lpd_aruser,
  output        m_axi_lpd_arvalid,
  output [43:0] m_axi_lpd_awaddr,
  output [1:0]  m_axi_lpd_awburst,
  output [3:0]  m_axi_lpd_awcache,
  output [15:0] m_axi_lpd_awid,
  output [7:0]  m_axi_lpd_awlen,
  output        m_axi_lpd_awlock,
  output [2:0]  m_axi_lpd_awprot,
  output [3:0]  m_axi_lpd_awqos,
  output [2:0]  m_axi_lpd_awsize,
  output [15:0] m_axi_lpd_awuser,
  output        m_axi_lpd_awvalid,
  output        m_axi_lpd_bready,
  output        m_axi_lpd_rready,
  output [C_M_AXI_GP2_DATA_WIDTH-1:0] m_axi_lpd_wdata,
  output        m_axi_lpd_wlast,
  output [(C_M_AXI_GP2_DATA_WIDTH/8)-1:0] m_axi_lpd_wstrb,
  output        m_axi_lpd_wvalid,

//output  noc_clk,
//output  noc_rstn,
//output  npi_clk,
//output  npi_rstn,
  output  rtc_clk,
  output  pl0_ref_clk,
  output  pl1_ref_clk,
  output  pl2_ref_clk,
  output  pl3_ref_clk,
  output  pmc_iro_clk,
  output  pmu_aib_afi_fm_fpd_req,
  output  pmu_aib_afi_fm_lpd_req,
  output [46:0] pmu_error_to_pl,
  output  noc_fpd_cci_axi0_clk,
  output  noc_fpd_cci_axi1_clk,
  output  noc_fpd_axi_axi0_clk,
  output  noc_fpd_axi_axi1_clk,
  output  noc_cpm_pcie_axi0_clk,

  input         atb_clk,
  input  [1:0]  atbtbytes,
  input  [31:0] pl_ps_atdata,
  input  [6:0]  pl_ps_atid,
  input         pl_ps_atvalid,
  output        pspl_atready,

  output  apu_event_o,
//output [31:0] ps_pl_irq_fpd,
//output [99:0] ps_pl_irq_lpd,
//output [63:0] ps_pl_irq_pmc,

  //PS PL Interrupts below
  output ps_pl_irq_perfmonirq0_rpu_pl,
  output ps_pl_irq_perfmonirq1_rpu_pl,
  output ps_pl_irq_lpd_ocm_isr_lpd,
  output ps_pl_irq_lpd_rpu0_critical_err,
  output ps_pl_irq_lpd_rpu1_critical_err,
  output ps_pl_irq_lpd_gpio_lpd,
  output ps_pl_irq_lpd_i2c0,
  output ps_pl_irq_lpd_i2c1,
  output ps_pl_irq_lpd_spi0,
  output ps_pl_irq_lpd_spi1,
  output ps_pl_irq_lpd_uart0,
  output ps_pl_irq_lpd_uart1,
  output ps_pl_irq_lpd_can0,
  output ps_pl_irq_lpd_can1,
  output [3:0] ps_pl_irq_lpd_usb2_interrupt,
  output ps_pl_irq_lpd_usb2_otg_interrupt,
  output ps_pl_irq_lpd_ipi_pmc,
  output ps_pl_irq_lpd_ipi_pmc_nobuf,
  output ps_pl_irq_lpd_ipi_psm,
  output ps_pl_irq_lpd_ipi_ipi0,
  output ps_pl_irq_lpd_ipi_ipi1,
  output ps_pl_irq_lpd_ipi_ipi2,
  output ps_pl_irq_lpd_ipi_ipi3,
  output ps_pl_irq_lpd_ipi_ipi4,
  output ps_pl_irq_lpd_ipi_ipi5,
  output ps_pl_irq_lpd_ipi_ipi6,
  output [2:0] ps_pl_irq_lpd_ttc0,
  output [2:0] ps_pl_irq_lpd_ttc1,
  output [2:0] ps_pl_irq_lpd_ttc2,
  output [2:0] ps_pl_irq_lpd_ttc3,
  output ps_pl_irq_lpd_wwdt,
  output ps_pl_irq_lpd_psm_mb,
  output ps_pl_irq_lpd_xppu_err_interrupt,
  output ps_pl_irq_lpd_int_ir_status,
  output ps_pl_irq_lpd_ams_isr,
  output ps_pl_irq_lpd_gem1,
  output ps_pl_irq_lpd_gem0_wol,
  output ps_pl_irq_lpd_gem2,
  output ps_pl_irq_lpd_gem1_wol,
  output [7:0] ps_pl_irq_lpd_dma,
  output ps_pl_irq_lpd_xmpu_err_interrupt,
  output ps_pl_irq_lpd_wwdt_reset_pending,
  output ps_pl_irq_lpd_gwdt_ws0,
  output ps_pl_irq_lpd_gwdt_ws1,
  output ps_pl_irq_lpd_cpm_ps_isr_misc,
  output ps_pl_irq_lpd_cpm_ps_isr_corr,
  output ps_pl_irq_lpd_usb2_core_pme_generation,
  output ps_pl_irq_lpd_cpm_ps_isr_uncorr,
  output ps_pl_irq_lpd_ocm2_lpd,
  output ps_pl_irq_lpd_ocm2_lpd_uncor_err,
//output [7:0] pl_ps0,

  //FPD
//output [7:0] pl_ps1,
  output ps_pl_irq_fpd_wd,
  output ps_pl_irq_fpd_ams_isr_fpd,
  output ps_pl_irq_fpd_fpd_psm_tz_err,
  output ps_pl_irq_fpd_apu_gic_l2err,
  output ps_pl_irq_fpd_apu_gic_exterr,
  output ps_pl_irq_fpd_apu_gic_regs,
  output ps_pl_irq_fpd_cci_isr,
  output ps_pl_irq_fpd_smmu_isr,
  output ps_pl_irq_fpd_gwdt_ws1,
  output ps_pl_irq_fpd_wwdt_reset_pending,
  output ps_pl_irq_fpd_gwdt_ws2,

  //PMC
  output ps_pl_irq_pmc_cfu_interrupt,
  output ps_pl_irq_pmc_cframe_seu_interrupt,
  output ps_pl_irq_pmc_gpio_pmc,
  output ps_pl_irq_pmc_i2c,
  output ps_pl_irq_pmc_ospi,
  output ps_pl_irq_pmc_qspi,
  output ps_pl_irq_pmc_sd0_axi,
  output ps_pl_irq_pmc_sd0_axi_wkup,
  output ps_pl_irq_pmc_sd1_axi,
  output ps_pl_irq_pmc_sd1_axi_wkup,
  output ps_pl_irq_pmc_debug,
  output ps_pl_irq_pmc_dma0,
  output ps_pl_irq_pmc_dma1,
  output ps_pl_irq_pmc_int_ir_status,
  output ps_pl_irq_pmc_xppu,
  output ps_pl_irq_pmc_xmpu,
  output ps_pl_irq_pmc_sbi,
  output ps_pl_irq_pmc_aes,
  output ps_pl_irq_pmc_ecdsa_rsa,
  output ps_pl_irq_pmc_efuse_isr,
  output ps_pl_irq_pmc_sha,
  output ps_pl_irq_pmc_trng,
  output ps_pl_irq_pmc_rtc_alarm_int,
  output ps_pl_irq_pmc_rtc_seconds_int,
  output [1:0] ps_pl_irq_pmc_sysmon_interrupt,
  output [11:0] ps_pl_irq_pmc_npi_interrupt_out,
  output ps_pl_irq_pmc_ocm_isr,
  output ps_pl_irq_pmc_vccint_glitch_detect,
//PS PL interrupts above

  output [1:0] apu_event_standby_wfe,
  output [1:0] apu_event_standby_wfi,
  output reg trace_ctrl,
  output reg [C_PS_TRACE_WIDTH-1:0] trace_data,
  output reg trace_clk,
  output [3:0] ps_pl_trigack,
  output [3:0] ps_pl_trigger,
  output fpd_cci_noc_axi0_clk,
  output fpd_cci_noc_axi1_clk,
  output fpd_cci_noc_axi2_clk,
  output fpd_cci_noc_axi3_clk,
  output fpd_axi_noc_axi0_clk,
  output fpd_axi_noc_axi1_clk,
  output ps_ps_noc_nci_axi2_clk,
  output cpm_pcie_noc_axi0_clk,
  output cpm_pcie_noc_axi1_clk,
  output lpd_axi_noc_clk,
  output lpd_rpu_event_o0,
  output lpd_rpu_event_o1,

  output [43:0] s_ace_fpd_acaddr,
  output [2:0]  s_ace_fpd_acprot,
  output [3:0]  s_ace_fpd_acsnoop,
  output        s_ace_fpd_acvalid,
  output        s_ace_fpd_arready,
  output        s_ace_fpd_awready,
  output [5:0]  s_ace_fpd_bid,
  output [1:0]  s_ace_fpd_bresp,
  output        s_ace_fpd_buser,
  output        s_ace_fpd_bvalid,
  output        s_ace_fpd_cdready,
  output        s_ace_fpd_crready,
  output [C_S_AXI_ACE_DATA_WIDTH-1:0] s_ace_fpd_rdata,
  output [5:0]  s_ace_fpd_rid,
  output        s_ace_fpd_rlast,
  output [3:0]  s_ace_fpd_rresp,
  output        s_ace_fpd_ruser,
  output        s_ace_fpd_rvalid,
  output        s_ace_fpd_wready,

  output        s_acp_fpd_arready,
  output        s_acp_fpd_awready,
  output [4:0]  s_acp_fpd_bid,
  output [1:0]  s_acp_fpd_bresp,
  output        s_acp_fpd_bvalid,
  output [C_S_AXI_ACP_DATA_WIDTH-1:0] s_acp_fpd_rdata,
  output [4:0]  s_acp_fpd_rid,
  output        s_acp_fpd_rlast,
  output [1:0]  s_acp_fpd_rresp,
  output        s_acp_fpd_rvalid,
  output        s_acp_fpd_wready,
  output        s_axi_fpd_arready,
  output        s_axi_fpd_awready,
  output [5:0]  s_axi_fpd_bid,
  output [1:0]  s_axi_fpd_bresp,
  output        s_axi_fpd_bvalid,
  output [3:0]  s_axi_fpd_racount,
  output [7:0]  s_axi_fpd_rcount,
  output [C_S_AXI_GP0_DATA_WIDTH-1:0] s_axi_fpd_rdata,
  output [5:0]  s_axi_fpd_rid,
  output        s_axi_fpd_rlast,
  output [1:0]  s_axi_fpd_rresp,
  output        s_axi_fpd_rvalid,
  output [3:0]  s_axi_fpd_wacount,
  output [7:0]  s_axi_fpd_wcount,
  output        s_axi_fpd_wready,

  output       s_axi_gp2_arready,
  output       s_axi_gp2_awready,
  output [5:0] s_axi_gp2_bid,
  output [1:0] s_axi_gp2_bresp,
  output       s_axi_gp2_bvalid,
  output [3:0] s_axi_gp2_racount,
  output [7:0] s_axi_gp2_rcount,
  output [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_rdata,
  output [5:0] s_axi_gp2_rid,
  output       s_axi_gp2_rlast,
  output [1:0] s_axi_gp2_rresp,
  output       s_axi_gp2_rvalid,
  output [3:0] s_axi_gp2_wacount,
  output [7:0] s_axi_gp2_wcount,
  output       s_axi_gp2_wready,

  output        s_axi_lpd_arready,
  output        s_axi_lpd_awready,
  output [5:0]  s_axi_lpd_bid,
  output [1:0]  s_axi_lpd_bresp,
  output        s_axi_lpd_bvalid,
  output [3:0]  s_axi_lpd_racount,
  output [7:0]  s_axi_lpd_rcount,
  output [C_S_AXI_GP4_DATA_WIDTH-1:0] s_axi_lpd_rdata,
  output [5:0]  s_axi_lpd_rid,
  output        s_axi_lpd_rlast,
  output [1:0]  s_axi_lpd_rresp,
  output        s_axi_lpd_rvalid,
  output [3:0]  s_axi_lpd_wacount,
  output [7:0]  s_axi_lpd_wcount,
  output        s_axi_lpd_wready,
  inout  [25:0] pss_pad_lpdmio,

//input  [7:0]  adma_fci_clk,

  input  lpd_dma_clk0,
  input  lpd_dma_clk1,
  input  lpd_dma_clk2,
  input  lpd_dma_clk3,
  input  lpd_dma_clk4,
  input  lpd_dma_clk5,
  input  lpd_dma_clk6,
  input  lpd_dma_clk7,

  input  aib_pmu_afi_fm_fpd_ack,
  input  aib_pmu_afi_fm_lpd_ack,

  input  canfd0_phy_rx,
  input  canfd1_phy_rx,

  input  gem0_fifo_dma_tx_status_tog,
  input  gem0_ext_int_in,
  input  gem0_gmii_col,
  input  gem0_gmii_crs,
  input  gem0_gmii_rx_clk,
  input  [7:0] gem0_gmii_rx_d,
  input  gem0_gmii_rx_dv,
  input  gem0_gmii_rx_err,
  input  gem0_gmii_tx_clk,
  input  gem0_mdio_i,
  input  gem0_fifo_rx_w_overflow,
  input  gem0_fifo_tx_r_control,
  input  [7:0] gem0_fifo_tx_r_data,
  input  [1:0] gem0_fifo_tx_r_data_rdy,
  input  gem0_fifo_tx_r_eop,
  input  gem0_fifo_tx_r_err,
  input  gem0_fifo_tx_r_flushed,
  input  gem0_fifo_tx_r_sop,
  input  gem0_fifo_tx_r_underflow,
  input  gem0_fifo_tx_r_valid,

  input  gem1_fifo_dma_tx_status_tog,
  input  emio_enet1_ext_int_in,
  input  gem1_gmii_col,
  input  gem1_gmii_crs,
  input  gem1_gmii_rx_clk,
  input  [7:0] gem1_gmii_rx_d,
  input  gem1_gmii_rx_dv,
  input  gem1_gmii_rx_err,
  input  gem1_gmii_tx_clk,
  input  gem1_mdio_i,
  input  gem1_fifo_rx_w_overflow,
  input  gem1_fifo_tx_r_control,
  input  [7:0] gem1_fifo_tx_r_data,
  input  [1:0] gem1_fifo_tx_r_data_rdy,
  input  gem1_fifo_tx_r_eop,
  input  gem1_fifo_tx_r_err,
  input  gem1_fifo_tx_r_flushed,
  input  gem1_fifo_tx_r_sop,
  input  gem1_fifo_tx_r_underflow,
  input  gem1_fifo_tx_r_valid,
  input  emio_enet_tsu_clk,
  input  [1:0] gem0_tsu_inc_ctrl,
  input  [1:0] gem1_tsu_inc_ctrl,

  input  emio_hub_port_overcrnt_usb2_0,
//input  emio_hub_port_overcrnt_usb2_1,
//input  emio_hub_port_overcrnt_usb3_0,
//input  emio_hub_port_overcrnt_usb3_1,

  input  i2c0_scl_i,
  input  i2c0_sda_i,
  input  i2c1_scl_i,
  input  i2c1_sda_i,

  input  spi0_m_i,
  input  spi0_sclk_i,
  input  spi0_s_i,
  input  spi0_ss_i_n,
  input  spi1_m_i,
  input  spi1_sclk_i,
  input  spi1_s_i,
  input  spi1_ss_i_n,

  input  [2:0] ttc0_clk,
  input  [2:0] ttc1_clk,
  input  [2:0] ttc2_clk,
  input  [2:0] ttc3_clk,

  input  emio_wdt0_clk_i,
  input  emio_wdt1_clk_i,
  input  fmio_gem0_fifo_rx_clk_from_pl,
  input  fmio_gem0_fifo_tx_clk_from_pl,
  input  fmio_gem0_signal_detect,
  input  fmio_gem1_fifo_rx_clk_from_pl,
  input  fmio_gem1_fifo_tx_clk_from_pl,
  input  fmio_gem_tsu_clk_from_pl,
  input  fmio_gem1_signal_detect,
  input  fmio_gemtsuclkfrompl,

  output fmio_gem_tsu_clk_to_pl,
  output gem1_fifo_rx_clk_to_pl,
  output gem1_fifo_tx_clk_to_pl,
  output gem0_fifo_rx_clk_to_pl,
  output gem0_fifo_tx_clk_to_pl,

  input  fmioi2csclin,
  input  fmioi2csdain,

  input  sd0_rx_clk,
  input  sd1_rx_clk,
//input  [31:0] ftm_gpi,

  input  [63:0]   noc_fpd_cci_axi0_araddr,
  input  [1:0]    noc_fpd_cci_axi0_arburst,
  input  [3:0]    noc_fpd_cci_axi0_arcache,
  input  [7:0]    noc_fpd_cci_axi0_arlen,
  input           noc_fpd_cci_axi0_arlock,
  input  [2:0]    noc_fpd_cci_axi0_arprot,
  input  [3:0]    noc_fpd_cci_axi0_arqos,
  input  [3:0]    noc_fpd_cci_axi0_arregion,
  input  [2:0]    noc_fpd_cci_axi0_arsize,
  input  [17:0]   noc_fpd_cci_axi0_aruser,
  input           noc_fpd_cci_axi0_arvalid,
  input  [63:0]   noc_fpd_cci_axi0_awaddr,
  input  [1:0]    noc_fpd_cci_axi0_awburst,
  input  [3:0]    noc_fpd_cci_axi0_awcache,
  input  [7:0]    noc_fpd_cci_axi0_awlen,
  input           noc_fpd_cci_axi0_awlock,
  input  [2:0]    noc_fpd_cci_axi0_awprot,
  input  [3:0]    noc_fpd_cci_axi0_awqos,
  input  [3:0]    noc_fpd_cci_axi0_awregion,
  input  [2:0]    noc_fpd_cci_axi0_awsize,
  input  [17:0]   noc_fpd_cci_axi0_awuser,
  input           noc_fpd_cci_axi0_awvalid,
  input           noc_fpd_cci_axi0_bready,
  input           noc_fpd_cci_axi0_rready,
  input  [127:0]  noc_fpd_cci_axi0_wdata,
  input           noc_fpd_cci_axi0_wlast,
  input  [15:0]   noc_fpd_cci_axi0_wstrb,
  input  [16:0]   noc_fpd_cci_axi0_wuser,
  input           noc_fpd_cci_axi0_wvalid,
  input  [1:0]    noc_fpd_cci_axi0_arid,
  input  [1:0]    noc_fpd_cci_axi0_awid,
  input  [3:0]    noc_fpd_cci_axi0_wid,

  input  [1:0]    noc_fpd_cci_axi1_arid,
  input  [1:0]    noc_fpd_cci_axi1_awid,
  input  [3:0]    noc_fpd_cci_axi1_wid,
  input  [63:0]   noc_fpd_cci_axi1_araddr,
  input  [1:0]    noc_fpd_cci_axi1_arburst,
  input  [3:0]    noc_fpd_cci_axi1_arcache,
  input  [7:0]    noc_fpd_cci_axi1_arlen,
  input           noc_fpd_cci_axi1_arlock,
  input  [2:0]    noc_fpd_cci_axi1_arprot,
  input  [3:0]    noc_fpd_cci_axi1_arqos,
  input  [3:0]    noc_fpd_cci_axi1_arregion,
  input  [2:0]    noc_fpd_cci_axi1_arsize,
  input  [17:0]   noc_fpd_cci_axi1_aruser,
  input           noc_fpd_cci_axi1_arvalid,
  input  [63:0]   noc_fpd_cci_axi1_awaddr,
  input  [1:0]    noc_fpd_cci_axi1_awburst,
  input  [3:0]    noc_fpd_cci_axi1_awcache,
  input  [7:0]    noc_fpd_cci_axi1_awlen,
  input           noc_fpd_cci_axi1_awlock,
  input  [2:0]    noc_fpd_cci_axi1_awprot,
  input  [3:0]    noc_fpd_cci_axi1_awqos,
  input  [3:0]    noc_fpd_cci_axi1_awregion,
  input  [2:0]    noc_fpd_cci_axi1_awsize,
  input  [17:0]   noc_fpd_cci_axi1_awuser,
  input           noc_fpd_cci_axi1_awvalid,
  input           noc_fpd_cci_axi1_bready,
  input           noc_fpd_cci_axi1_rready,
  input  [127:0]  noc_fpd_cci_axi1_wdata,
  input           noc_fpd_cci_axi1_wlast,
  input  [15:0]   noc_fpd_cci_axi1_wstrb,
  input  [16:0]   noc_fpd_cci_axi1_wuser,
  input           noc_fpd_cci_axi1_wvalid,

  input  [63:0]   noc_fpd_axi_axi0_araddr,
  input  [1:0]    noc_fpd_axi_axi0_arburst,
  input  [3:0]    noc_fpd_axi_axi0_arcache,
  input  [1:0]    noc_fpd_axi_axi0_arid,
  input  [7:0]    noc_fpd_axi_axi0_arlen,
  input           noc_fpd_axi_axi0_arlock,
  input  [2:0]    noc_fpd_axi_axi0_arprot,
  input  [3:0]    noc_fpd_axi_axi0_arqos,
  input  [3:0]    noc_fpd_axi_axi0_arregion,
  input  [2:0]    noc_fpd_axi_axi0_arsize,
  input  [17:0]   noc_fpd_axi_axi0_aruser,
  input           noc_fpd_axi_axi0_arvalid,
  input  [63:0]   noc_fpd_axi_axi0_awaddr,
  input  [1:0]    noc_fpd_axi_axi0_awburst,
  input  [3:0]    noc_fpd_axi_axi0_awcache,
  input  [1:0]    noc_fpd_axi_axi0_awid,
  input  [7:0]    noc_fpd_axi_axi0_awlen,
  input           noc_fpd_axi_axi0_awlock,
  input  [2:0]    noc_fpd_axi_axi0_awprot,
  input  [3:0]    noc_fpd_axi_axi0_awqos,
  input  [3:0]    noc_fpd_axi_axi0_awregion,
  input  [2:0]    noc_fpd_axi_axi0_awsize,
  input  [17:0]   noc_fpd_axi_axi0_awuser,
  input           noc_fpd_axi_axi0_awvalid,
  input           noc_fpd_axi_axi0_bready,
  input           noc_fpd_axi_axi0_rready,
  input  [127:0]  noc_fpd_axi_axi0_wdata,
  input  [3:0]    noc_fpd_axi_axi0_wid,
  input           noc_fpd_axi_axi0_wlast,
  input  [15:0]   noc_fpd_axi_axi0_wstrb,
  input  [16:0]   noc_fpd_axi_axi0_wuser,
  input           noc_fpd_axi_axi0_wvalid,

  input  [63:0]   noc_fpd_axi_axi1_araddr,
  input  [1:0]    noc_fpd_axi_axi1_arburst,
  input  [3:0]    noc_fpd_axi_axi1_arcache,
  input  [1:0]    noc_fpd_axi_axi1_arid,
  input  [7:0]    noc_fpd_axi_axi1_arlen,
  input           noc_fpd_axi_axi1_arlock,
  input  [2:0]    noc_fpd_axi_axi1_arprot,
  input  [3:0]    noc_fpd_axi_axi1_arqos,
  input  [3:0]    noc_fpd_axi_axi1_arregion,
  input  [2:0]    noc_fpd_axi_axi1_arsize,
  input  [17:0]   noc_fpd_axi_axi1_aruser,
  input           noc_fpd_axi_axi1_arvalid,
  input  [63:0]   noc_fpd_axi_axi1_awaddr,
  input  [1:0]    noc_fpd_axi_axi1_awburst,
  input  [3:0]    noc_fpd_axi_axi1_awcache,
  input  [1:0]    noc_fpd_axi_axi1_awid,
  input  [7:0]    noc_fpd_axi_axi1_awlen,
  input           noc_fpd_axi_axi1_awlock,
  input  [2:0]    noc_fpd_axi_axi1_awprot,
  input  [3:0]    noc_fpd_axi_axi1_awqos,
  input  [3:0]    noc_fpd_axi_axi1_awregion,
  input  [2:0]    noc_fpd_axi_axi1_awsize,
  input  [17:0]   noc_fpd_axi_axi1_awuser,
  input           noc_fpd_axi_axi1_awvalid,
  input           noc_fpd_axi_axi1_bready,
  input           noc_fpd_axi_axi1_rready,
  input  [127:0]  noc_fpd_axi_axi1_wdata,
  input           noc_fpd_axi_axi1_wlast,
  input  [15:0]   noc_fpd_axi_axi1_wstrb,
  input  [16:0]   noc_fpd_axi_axi1_wuser,
  input  [3:0]    noc_fpd_axi_axi1_wid,
  input           noc_fpd_axi_axi1_wvalid,

  input  [63:0]   noc_cpm_pcie_axi0_araddr,
  input  [1:0]    noc_cpm_pcie_axi0_arburst,
  input  [3:0]    noc_cpm_pcie_axi0_arcache,
  input  [1:0]    noc_cpm_pcie_axi0_arid,
  input  [7:0]    noc_cpm_pcie_axi0_arlen,
  input           noc_cpm_pcie_axi0_arlock,
  input  [2:0]    noc_cpm_pcie_axi0_arprot,
  input  [3:0]    noc_cpm_pcie_axi0_arqos,
  input  [3:0]    noc_cpm_pcie_axi0_arregion,
  input  [2:0]    noc_cpm_pcie_axi0_arsize,
  input  [17:0]   noc_cpm_pcie_axi0_aruser,
  input           noc_cpm_pcie_axi0_arvalid,
  input  [63:0]   noc_cpm_pcie_axi0_awaddr,
  input  [1:0]    noc_cpm_pcie_axi0_awburst,
  input  [3:0]    noc_cpm_pcie_axi0_awcache,
  input  [1:0]    noc_cpm_pcie_axi0_awid,
  input  [7:0]    noc_cpm_pcie_axi0_awlen,
  input           noc_cpm_pcie_axi0_awlock,
  input  [2:0]    noc_cpm_pcie_axi0_awprot,
  input  [3:0]    noc_cpm_pcie_axi0_awqos,
  input  [3:0]    noc_cpm_pcie_axi0_awregion,
  input  [2:0]    noc_cpm_pcie_axi0_awsize,
  input  [17:0]   noc_cpm_pcie_axi0_awuser,
  input           noc_cpm_pcie_axi0_awvalid,
  input           noc_cpm_pcie_axi0_bready,
  input           noc_cpm_pcie_axi0_rready,
  input  [127:0]  noc_cpm_pcie_axi0_wdata,
  input  [3:0]    noc_cpm_pcie_axi0_wid,
  input           noc_cpm_pcie_axi0_wlast,
  input  [15:0]   noc_cpm_pcie_axi0_wstrb,
  input  [16:0]   if_noc_ps_pci_axi0_wuser,
  input           noc_cpm_pcie_axi0_wvalid,

  input           fpd_cci_noc_axi0_arready,
  input           fpd_cci_noc_axi0_awready,
  input  [15:0]   fpd_cci_noc_axi0_bid,
  input  [1:0]    fpd_cci_noc_axi0_bresp,
  input  [15:0]   if_ps_noc_cci_axi0_buser,
  input           fpd_cci_noc_axi0_bvalid,
  input  [127:0]  fpd_cci_noc_axi0_rdata,
  input  [15:0]   fpd_cci_noc_axi0_rid,
  input           fpd_cci_noc_axi0_rlast,
  input  [1:0]    fpd_cci_noc_axi0_rresp,
  input  [16:0]   if_ps_noc_cci_axi0_ruser,
  input           fpd_cci_noc_axi0_rvalid,
  input           fpd_cci_noc_axi0_wready,

  input           fpd_cci_noc_axi1_arready,
  input           fpd_cci_noc_axi1_awready,
  input  [15:0]   fpd_cci_noc_axi1_bid,
  input  [1:0]    fpd_cci_noc_axi1_bresp,
  input  [15:0]   if_ps_noc_cci_axi1_buser,
  input           fpd_cci_noc_axi1_bvalid,
  input  [127:0]  fpd_cci_noc_axi1_rdata,
  input  [15:0]   fpd_cci_noc_axi1_rid,
  input           fpd_cci_noc_axi1_rlast,
  input  [1:0]    fpd_cci_noc_axi1_rresp,
  input  [16:0]   if_ps_noc_cci_axi1_ruser,
  input           fpd_cci_noc_axi1_rvalid,
  input           fpd_cci_noc_axi1_wready,

  input           fpd_cci_noc_axi2_arready,
  input           fpd_cci_noc_axi2_awready,
  input  [15:0]   fpd_cci_noc_axi2_bid,
  input  [1:0]    fpd_cci_noc_axi2_bresp,
  input  [15:0]   if_ps_noc_cci_axi2_buser,
  input           fpd_cci_noc_axi2_bvalid,
  input  [127:0]  fpd_cci_noc_axi2_rdata,
  input  [15:0]   fpd_cci_noc_axi2_rid,
  input           fpd_cci_noc_axi2_rlast,
  input  [1:0]    fpd_cci_noc_axi2_rresp,
  input  [16:0]   if_ps_noc_cci_axi2_ruser,
  input           fpd_cci_noc_axi2_rvalid,
  input           fpd_cci_noc_axi2_wready,

  input           fpd_cci_noc_axi3_arready,
  input           fpd_cci_noc_axi3_awready,
  input  [15:0]   fpd_cci_noc_axi3_bid,
  input  [1:0]    fpd_cci_noc_axi3_bresp,
  input  [15:0]   if_ps_noc_cci_axi3_buser,
  input           fpd_cci_noc_axi3_bvalid,
  input  [127:0]  fpd_cci_noc_axi3_rdata,
  input  [15:0]   fpd_cci_noc_axi3_rid,
  input           fpd_cci_noc_axi3_rlast,
  input  [1:0]    fpd_cci_noc_axi3_rresp,
  input  [16:0]   if_ps_noc_cci_axi3_ruser,
  input           fpd_cci_noc_axi3_rvalid,
  input           fpd_cci_noc_axi3_wready,

  input           fpd_axi_noc_axi0_arready,
  input           fpd_axi_noc_axi0_awready,
  input  [15:0]   fpd_axi_noc_axi0_bid,
  input  [1:0]    fpd_axi_noc_axi0_bresp,
  input  [15:0]   if_ps_noc_nci_axi0_buser,
  input           fpd_axi_noc_axi0_bvalid,
  input  [127:0]  fpd_axi_noc_axi0_rdata,
  input  [15:0]   fpd_axi_noc_axi0_rid,
  input           fpd_axi_noc_axi0_rlast,
  input  [1:0]    fpd_axi_noc_axi0_rresp,
  input  [16:0]   if_ps_noc_nci_axi0_ruser,
  input           fpd_axi_noc_axi0_rvalid,
  input           fpd_axi_noc_axi0_wready,

  input           fpd_axi_noc_axi1_arready,
  input           fpd_axi_noc_axi1_awready,
  input  [15:0]   fpd_axi_noc_axi1_bid,
  input  [1:0]    fpd_axi_noc_axi1_bresp,
  input  [15:0]   if_ps_noc_nci_axi1_buser,
  input           fpd_axi_noc_axi1_bvalid,
  input  [127:0]  fpd_axi_noc_axi1_rdata,
  input  [15:0]   fpd_axi_noc_axi1_rid,
  input           fpd_axi_noc_axi1_rlast,
  input  [1:0]    fpd_axi_noc_axi1_rresp,
  input  [16:0]   if_ps_noc_nci_axi1_ruser,
  input           fpd_axi_noc_axi1_rvalid,
  input           fpd_axi_noc_axi1_wready,

  input           cpm_pcie_noc_axi0_arready,
  input           cpm_pcie_noc_axi0_awready,
  input  [15:0]   cpm_pcie_noc_axi0_bid,
  input  [1:0]    cpm_pcie_noc_axi0_bresp,
  input  [15:0]   if_ps_noc_pci_axi0_buser,
  input           cpm_pcie_noc_axi0_bvalid,
  input  [127:0]  cpm_pcie_noc_axi0_rdata,
  input  [15:0]   cpm_pcie_noc_axi0_rid,
  input           cpm_pcie_noc_axi0_rlast,
  input  [1:0]    cpm_pcie_noc_axi0_rresp,
  input  [16:0]   if_ps_noc_pci_axi0_ruser,
  input           cpm_pcie_noc_axi0_rvalid,
  input           cpm_pcie_noc_axi0_wready,

  input           cpm_pcie_noc_axi1_arready,
  input           cpm_pcie_noc_axi1_awready,
  input  [15:0]   cpm_pcie_noc_axi1_bid,
  input  [1:0]    cpm_pcie_noc_axi1_bresp,
  input  [15:0]   if_ps_noc_pci_axi1_buser,
  input           cpm_pcie_noc_axi1_bvalid,
  input  [127:0]  cpm_pcie_noc_axi1_rdata,
  input  [15:0]   cpm_pcie_noc_axi1_rid,
  input           cpm_pcie_noc_axi1_rlast,
  input  [1:0]    cpm_pcie_noc_axi1_rresp,
  input  [16:0]   if_ps_noc_pci_axi1_ruser,
  input           cpm_pcie_noc_axi1_rvalid,
  input           cpm_pcie_noc_axi1_wready,

  input           noc_lpd_axi_axi0_arready,
  input           noc_lpd_axi_axi0_awready,
  input  [15:0]   noc_lpd_axi_axi0_bid,
  input  [1:0]    noc_lpd_axi_axi0_bresp,
  input  [15:0]   if_ps_noc_rpu_axi0_buser,
  input           noc_lpd_axi_axi0_bvalid,
  input  [127:0]  noc_lpd_axi_axi0_rdata,
  input  [15:0]   noc_lpd_axi_axi0_rid,
  input           noc_lpd_axi_axi0_rlast,
  input  [1:0]    noc_lpd_axi_axi0_rresp,
  input  [16:0]   if_ps_noc_rpu_axi0_ruser,
  input           noc_lpd_axi_axi0_rvalid,
  input           noc_lpd_axi_axi0_wready,

  input         m_axi_fpd_aclk,
  input         m_axi_fpd_arready,
  input         m_axi_fpd_awready,
  input  [15:0] m_axi_fpd_bid,
  input  [1:0]  m_axi_fpd_bresp,
  input         m_axi_fpd_bvalid,
  input  [C_M_AXI_GP0_DATA_WIDTH-1:0] m_axi_fpd_rdata,
  input  [15:0] m_axi_fpd_rid,
  input         m_axi_fpd_rlast,
  input  [1:0]  m_axi_fpd_rresp,
  input         m_axi_fpd_rvalid,
  input         m_axi_fpd_wready,
  input         m_axi_lpd_aclk,
  input         m_axi_lpd_arready,
  input         m_axi_lpd_awready,
  input  [15:0] m_axi_lpd_bid,
  input  [1:0]  m_axi_lpd_bresp,
  input         m_axi_lpd_bvalid,
  input  [C_M_AXI_GP2_DATA_WIDTH-1:0] m_axi_lpd_rdata,
  input  [15:0] m_axi_lpd_rid,
  input         m_axi_lpd_rlast,
  input  [1:0]  m_axi_lpd_rresp,
  input         m_axi_lpd_rvalid,
  input         m_axi_lpd_wready,

  input  lpd_rpu_fiq0n,
  input  lpd_rpu_fiq1n,
  input  lpd_rpu_irq0n,
  input  lpd_rpu_irq1n,

  input  lpd_dma0_cvld,
  input  lpd_dma1_cvld,
  input  lpd_dma2_cvld,
  input  lpd_dma3_cvld,
  input  lpd_dma4_cvld,
  input  lpd_dma5_cvld,
  input  lpd_dma6_cvld,
  input  lpd_dma7_cvld,

  input  lpd_dma0_tack,
  input  lpd_dma1_tack,
  input  lpd_dma2_tack,
  input  lpd_dma3_tack,
  input  lpd_dma4_tack,
  input  lpd_dma5_tack,
  input  lpd_dma6_tack,
  input  lpd_dma7_tack,

  input  s_ace_fpd_aclk,
  input  s_acp_fpd_inact,

  input  pl_config_done,
  input  [3:0] pl_fpga_stop,
  input  pl_fpd_aux_ref_clk,
  input  pl_lpd_aux_ref_clk,
  input  pl_pmc_aux_ref_clk,
  input  [1:0] pl_ps_apu_gic_fiq,
  input  [1:0] pl_ps_apu_gic_irq,

  input  apu_event_i,

  input  pl_ps_irq0,
  input  pl_ps_irq1,
  input  pl_ps_irq2,
  input  pl_ps_irq3,
  input  pl_ps_irq4,
  input  pl_ps_irq5,
  input  pl_ps_irq6,
  input  pl_ps_irq7,
  input  pl_ps_irq8,
  input  pl_ps_irq9,
  input  pl_ps_irq10,
  input  pl_ps_irq11,
  input  pl_ps_irq12,
  input  pl_ps_irq13,
  input  pl_ps_irq14,
  input  pl_ps_irq15,

  input  trace_ref_clk,

  input  ps_pl_trig0_ack,
  input  ps_pl_trig1_ack,
  input  ps_pl_trig2_ack,
  input  ps_pl_trig3_ack,

  input  pl_ps_trig0_req,
  input  pl_ps_trig1_req,
  input  pl_ps_trig2_req,
  input  pl_ps_trig3_req,

  output pl_ps_trig0_ack,
  output pl_ps_trig1_ack,
  output pl_ps_trig2_ack,
  output pl_ps_trig3_ack,

  output ps_pl_trig0_req,
  output ps_pl_trig1_req,
  output ps_pl_trig2_req,
  output ps_pl_trig3_req,

  input  [3:0] pl_ps_trigack,
  input  [3:0] pl_ps_trigger,

  input  [3:0] pmu_error_from_pl,

  input  lpd_rpu_event_i0,
  input  lpd_rpu_event_i1,

  input           s_ace_fpd_acready,
  input  [43:0]   s_ace_fpd_araddr,
  input  [1:0]    s_ace_fpd_arbar,
  input  [1:0]    s_ace_fpd_arburst,
  input  [3:0]    s_ace_fpd_arcache,
  input  [1:0]    s_ace_fpd_ardomain,
  input  [5:0]    s_ace_fpd_arid,
  input  [7:0]    s_ace_fpd_arlen,
  input           s_ace_fpd_arlock,
  input  [2:0]    s_ace_fpd_arprot,
  input  [3:0]    s_ace_fpd_arqos,
  input  [3:0]    s_ace_fpd_arregion,
  input  [2:0]    s_ace_fpd_arsize,
  input  [3:0]    s_ace_fpd_arsnoop,
  input  [15:0]   s_ace_fpd_aruser,
  input           s_ace_fpd_arvalid,
  input  [43:0]   s_ace_fpd_awaddr,
  input  [1:0]    s_ace_fpd_awbar,
  input  [1:0]    s_ace_fpd_awburst,
  input  [3:0]    s_ace_fpd_awcache,
  input  [1:0]    s_ace_fpd_awdomain,
  input  [5:0]    s_ace_fpd_awid,
  input  [7:0]    s_ace_fpd_awlen,
  input           s_ace_fpd_awlock,
  input  [2:0]    s_ace_fpd_awprot,
  input  [3:0]    s_ace_fpd_awqos,
  input  [3:0]    s_ace_fpd_awregion,
  input  [2:0]    s_ace_fpd_awsize,
  input  [2:0]    s_ace_fpd_awsnoop,
  input  [15:0]   s_ace_fpd_awuser,
  input           s_ace_fpd_awvalid,
  input           s_ace_fpd_bready,
  input  [127:0]  s_ace_fpd_cddata,
  input           s_ace_fpd_cdlast,
  input           s_ace_fpd_cdvalid,
  input  [4:0]    s_ace_fpd_crresp,
  input           s_ace_fpd_crvalid,
  input           s_ace_fpd_rack,
  input           s_ace_fpd_rready,
  input           s_ace_fpd_wack,
  input  [C_S_AXI_ACE_DATA_WIDTH-1:0] s_ace_fpd_wdata,
  input           s_ace_fpd_wlast,
  input  [(C_S_AXI_ACE_DATA_WIDTH/8)-1:0] s_ace_fpd_wstrb,
  input           s_ace_fpd_wuser,
  input           s_ace_fpd_wvalid,

  input           s_acp_fpd_aclk,
  input  [43:0]   s_acp_fpd_araddr,
//input  [1:0]    s_acp_fpd_arburst,
  input  [3:0]    s_acp_fpd_arcache,
  input  [4:0]    s_acp_fpd_arid,
  input  [7:0]    s_acp_fpd_arlen,
//input           s_acp_fpd_arlock,
  input  [2:0]    s_acp_fpd_arprot,
//input  [3:0]    s_acp_fpd_arqos,
//input  [2:0]    s_acp_fpd_arsize,
  input  [1:0]    s_acp_fpd_aruser,
  input           s_acp_fpd_arvalid,
  input  [43:0]   s_acp_fpd_awaddr,
//input  [1:0]    s_acp_fpd_awburst,
  input  [3:0]    s_acp_fpd_awcache,
  input  [4:0]    s_acp_fpd_awid,
  input  [7:0]    s_acp_fpd_awlen,
//input           s_acp_fpd_awlock,
  input  [2:0]    s_acp_fpd_awprot,
//input  [3:0]    s_acp_fpd_awqos,
//input  [2:0]    s_acp_fpd_awsize,
  input  [1:0]    s_acp_fpd_awuser,
  input           s_acp_fpd_awvalid,
  input           s_acp_fpd_bready,
  input           s_acp_fpd_rready,
  input  [C_S_AXI_ACP_DATA_WIDTH-1:0] s_acp_fpd_wdata,
  input           s_acp_fpd_wlast,
  input  [(C_S_AXI_ACP_DATA_WIDTH/8)-1:0] s_acp_fpd_wstrb,
  input           s_acp_fpd_wvalid,

  input  [48:0]   s_axi_fpd_araddr,
  input  [1:0]    s_axi_fpd_arburst,
  input  [3:0]    s_axi_fpd_arcache,
  input  [5:0]    s_axi_fpd_arid,
  input  [7:0]    s_axi_fpd_arlen,
  input           s_axi_fpd_arlock,
  input  [2:0]    s_axi_fpd_arprot,
  input  [3:0]    s_axi_fpd_arqos,
  input  [2:0]    s_axi_fpd_arsize,
  input  [9:0]    s_axi_fpd_aruser,
  input           s_axi_fpd_arvalid,
  input  [48:0]   s_axi_fpd_awaddr,
  input  [1:0]    s_axi_fpd_awburst,
  input  [3:0]    s_axi_fpd_awcache,
  input  [5:0]    s_axi_fpd_awid,
  input  [7:0]    s_axi_fpd_awlen,
  input           s_axi_fpd_awlock,
  input  [2:0]    s_axi_fpd_awprot,
  input  [3:0]    s_axi_fpd_awqos,
  input  [2:0]    s_axi_fpd_awsize,
  input  [9:0]    s_axi_fpd_awuser,
  input           s_axi_fpd_awvalid,
  input           s_axi_fpd_bready,
  input           s_axi_fpd_rclk,
  input           s_axi_fpd_rready,
  input           s_axi_fpd_wclk,
  input  [C_S_AXI_GP0_DATA_WIDTH-1:0] s_axi_fpd_wdata,
  input           s_axi_fpd_wlast,
  input  [(C_S_AXI_GP0_DATA_WIDTH/8)-1:0] s_axi_fpd_wstrb,
  input           s_axi_fpd_wvalid,
  input           s_axi_fpd_aclk,

  input  [48:0]   s_axi_gp2_araddr,
  input  [1:0]    s_axi_gp2_arburst,
  input  [3:0]    s_axi_gp2_arcache,
  input  [5:0]    s_axi_gp2_arid,
  input  [7:0]    s_axi_gp2_arlen,
  input           s_axi_gp2_arlock,
  input  [2:0]    s_axi_gp2_arprot,
  input  [3:0]    s_axi_gp2_arqos,
  input  [2:0]    s_axi_gp2_arsize,
  input  [17:0]   s_axi_gp2_aruser,
  input           s_axi_gp2_arvalid,
  input  [48:0]   s_axi_gp2_awaddr,
  input  [1:0]    s_axi_gp2_awburst,
  input  [3:0]    s_axi_gp2_awcache,
  input  [5:0]    s_axi_gp2_awid,
  input  [7:0]    s_axi_gp2_awlen,
  input           s_axi_gp2_awlock,
  input  [2:0]    s_axi_gp2_awprot,
  input  [3:0]    s_axi_gp2_awqos,
  input  [2:0]    s_axi_gp2_awsize,
  input  [17:0]   s_axi_gp2_awuser,
  input           s_axi_gp2_awvalid,
  input           s_axi_gp2_bready,
  input           s_axi_gp2_rclk,
  input           s_axi_gp2_rready,
  input           s_axi_gp2_wclk,
  input  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_wdata,
  input           s_axi_gp2_wlast,
  input  [(C_S_AXI_GP2_DATA_WIDTH/8)-1:0] s_axi_gp2_wstrb,
  input           s_axi_gp2_wvalid,
  input           s_axi_gp2_aclk,

  output          s_cci_fpd_arready,
  output          s_cci_fpd_awready,
  output [5:0]    s_cci_fpd_bid,
  output [1:0]    s_cci_fpd_bresp,
  output          s_cci_fpd_bvalid,
  output [3:0]    s_cci_fpd_racount,
  output [7:0]    s_cci_fpd_rcount,
  output [C_S_AXI_GP2_DATA_WIDTH-1:0] s_cci_fpd_rdata,
  output [5:0]    s_cci_fpd_rid,
  output          s_cci_fpd_rlast,
  output [1:0]    s_cci_fpd_rresp,
  output          s_cci_fpd_rvalid,
  output [3:0]    s_cci_fpd_wacount,
  output [7:0]    s_cci_fpd_wcount,
  output          s_cci_fpd_wready,
  input  [48:0]   s_cci_fpd_araddr,
  input  [1:0]    s_cci_fpd_arburst,
  input  [3:0]    s_cci_fpd_arcache,
  input  [5:0]    s_cci_fpd_arid,
  input  [7:0]    s_cci_fpd_arlen,
  input           s_cci_fpd_arlock,
  input  [2:0]    s_cci_fpd_arprot,
  input  [3:0]    s_cci_fpd_arqos,
  input  [2:0]    s_cci_fpd_arsize,
  input  [9:0]   s_cci_fpd_aruser,
  input           s_cci_fpd_arvalid,
  input  [48:0]   s_cci_fpd_awaddr,
  input  [1:0]    s_cci_fpd_awburst,
  input  [3:0]    s_cci_fpd_awcache,
  input  [5:0]    s_cci_fpd_awid,
  input  [7:0]    s_cci_fpd_awlen,
  input           s_cci_fpd_awlock,
  input  [2:0]    s_cci_fpd_awprot,
  input  [3:0]    s_cci_fpd_awqos,
  input  [2:0]    s_cci_fpd_awsize,
  input  [9:0]   s_cci_fpd_awuser,
  input           s_cci_fpd_awvalid,
  input           s_cci_fpd_bready,
  input           s_cci_fpd_rclk,
  input           s_cci_fpd_rready,
  input           s_cci_fpd_wclk,
  input  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_cci_fpd_wdata,
  input           s_cci_fpd_wlast,
  input  [(C_S_AXI_GP2_DATA_WIDTH/8)-1:0] s_cci_fpd_wstrb,
  input           s_cci_fpd_wvalid,
  input           s_cci_fpd_aclk,
  input  [1:0]    s_cci_fpd_ardomain,
  input  [3:0]    s_cci_fpd_arsnoop,
//input  [9:0]    s_cci_fpd_smid,
  input  [1:0]    s_cci_fpd_awdomain,
  input  [2:0 ]   s_cci_fpd_awsnoop,

  input  [48:0]   s_axi_lpd_araddr,
  input  [1:0]    s_axi_lpd_arburst,
  input  [3:0]    s_axi_lpd_arcache,
  input  [5:0]    s_axi_lpd_arid,
  input  [7:0]    s_axi_lpd_arlen,
  input           s_axi_lpd_arlock,
  input  [2:0]    s_axi_lpd_arprot,
  input  [3:0]    s_axi_lpd_arqos,
  input  [2:0]    s_axi_lpd_arsize,
  input  [10:0]   s_axi_lpd_aruser,
  input           s_axi_lpd_arvalid,
  input  [48:0]   s_axi_lpd_awaddr,
  input  [1:0]    s_axi_lpd_awburst,
  input  [3:0]    s_axi_lpd_awcache,
  input  [5:0]    s_axi_lpd_awid,
  input  [7:0]    s_axi_lpd_awlen,
  input           s_axi_lpd_awlock,
  input  [2:0]    s_axi_lpd_awprot,
  input  [3:0]    s_axi_lpd_awqos,
  input  [2:0]    s_axi_lpd_awsize,
  input  [10:0]   s_axi_lpd_awuser,
  input           s_axi_lpd_awvalid,
  input           s_axi_lpd_bready,
  input           s_axi_lpd_rclk,
  input           s_axi_lpd_rready,
  input           s_axi_lpd_wclk,
  input  [C_S_AXI_GP4_DATA_WIDTH-1:0] s_axi_lpd_wdata,
  input           s_axi_lpd_wlast,
  input  [(C_S_AXI_GP4_DATA_WIDTH/8)-1:0] s_axi_lpd_wstrb,
  input           s_axi_lpd_wvalid,
  input           s_axi_lpd_aclk,

  //PMC_NOC ports below
  (* DONT_TOUCH = "TRUE" *) output [63:0]   pmc_noc_axi0_araddr,
  (* DONT_TOUCH = "TRUE" *) output [1:0]    pmc_noc_axi0_arburst,
  (* DONT_TOUCH = "TRUE" *) output [3:0]    pmc_noc_axi0_arcache,
  (* DONT_TOUCH = "TRUE" *) output [15:0]   pmc_noc_axi0_arid,
  (* DONT_TOUCH = "TRUE" *) output [7:0]    pmc_noc_axi0_arlen,
  (* DONT_TOUCH = "TRUE" *) output [0:0]    pmc_noc_axi0_arlock,
  (* DONT_TOUCH = "TRUE" *) output [2:0]    pmc_noc_axi0_arprot,
  (* DONT_TOUCH = "TRUE" *) output [3:0]    pmc_noc_axi0_arqos,
  (* DONT_TOUCH = "TRUE" *) output [3:0]    pmc_noc_axi0_arregion,
  (* DONT_TOUCH = "TRUE" *) output [2:0]    pmc_noc_axi0_arsize,
  (* DONT_TOUCH = "TRUE" *) output [17:0]   pmc_noc_axi0_aruser,
  (* DONT_TOUCH = "TRUE" *) output          pmc_noc_axi0_arvalid,
  (* DONT_TOUCH = "TRUE" *) output [63:0]   pmc_noc_axi0_awaddr,
  (* DONT_TOUCH = "TRUE" *) output [1:0]    pmc_noc_axi0_awburst,
  (* DONT_TOUCH = "TRUE" *) output [3:0]    pmc_noc_axi0_awcache,
  (* DONT_TOUCH = "TRUE" *) output [15:0]   pmc_noc_axi0_awid,
  (* DONT_TOUCH = "TRUE" *) output [7:0]    pmc_noc_axi0_awlen,
  (* DONT_TOUCH = "TRUE" *) output [0:0]    pmc_noc_axi0_awlock,
  (* DONT_TOUCH = "TRUE" *) output [2:0]    pmc_noc_axi0_awprot,
  (* DONT_TOUCH = "TRUE" *) output [3:0]    pmc_noc_axi0_awqos,
  (* DONT_TOUCH = "TRUE" *) output [3:0]    pmc_noc_axi0_awregion,
  (* DONT_TOUCH = "TRUE" *) output [2:0]    pmc_noc_axi0_awsize,
  (* DONT_TOUCH = "TRUE" *) output [17:0]   pmc_noc_axi0_awuser,
  (* DONT_TOUCH = "TRUE" *) output          pmc_noc_axi0_awvalid,
  (* DONT_TOUCH = "TRUE" *) output          pmc_noc_axi0_bready,
  (* DONT_TOUCH = "TRUE" *) output          pmc_noc_axi0_rready,
  (* DONT_TOUCH = "TRUE" *) output [127:0]  pmc_noc_axi0_wdata,
  (* DONT_TOUCH = "TRUE" *) output [15:0]   pmc_noc_axi0_wid,
  (* DONT_TOUCH = "TRUE" *) output          pmc_noc_axi0_wlast,
  (* DONT_TOUCH = "TRUE" *) output [15:0]   pmc_noc_axi0_wstrb,
  (* DONT_TOUCH = "TRUE" *) output [16:0]   pmc_noc_axi0_wuser,
  (* DONT_TOUCH = "TRUE" *) output          pmc_noc_axi0_wvalid,
  (* DONT_TOUCH = "TRUE" *) output          pmc_axi_noc_axi0_clk,
  (* DONT_TOUCH = "TRUE" *) input           pmc_noc_axi0_arready,
  (* DONT_TOUCH = "TRUE" *) input           pmc_noc_axi0_awready,
  (* DONT_TOUCH = "TRUE" *) input  [15:0]   pmc_noc_axi0_bid,
  (* DONT_TOUCH = "TRUE" *) input  [1:0]    pmc_noc_axi0_bresp,
  (* DONT_TOUCH = "TRUE" *) input  [15:0]   pmc_noc_axi0_buser,
  (* DONT_TOUCH = "TRUE" *) input           pmc_noc_axi0_bvalid,
  (* DONT_TOUCH = "TRUE" *) input  [127:0]  pmc_noc_axi0_rdata,
  (* DONT_TOUCH = "TRUE" *) input  [15:0]   pmc_noc_axi0_rid,
  (* DONT_TOUCH = "TRUE" *) input  [0:0]    pmc_noc_axi0_rlast,
  (* DONT_TOUCH = "TRUE" *) input  [1:0]    pmc_noc_axi0_rresp,
  (* DONT_TOUCH = "TRUE" *) input  [16:0]   pmc_noc_axi0_ruser,
  (* DONT_TOUCH = "TRUE" *) input           pmc_noc_axi0_rvalid,
  (* DONT_TOUCH = "TRUE" *) input           pmc_noc_axi0_wready,
  //PMC_NOC ports above

  //NOC_pmc ports below
  output          noc_pmc_axi0_arready,
  output          noc_pmc_axi0_awready,
  output [1:0]    noc_pmc_axi0_bid,
  output [1:0]    noc_pmc_axi0_bresp,
  output [15:0]   noc_pmc_axi0_buser,
  output          noc_pmc_axi0_bvalid,
  output [127:0]  noc_pmc_axi0_rdata,
  output [1:0]    noc_pmc_axi0_rid,
  output [0:0]    noc_pmc_axi0_rlast,
  output [1:0]    noc_pmc_axi0_rresp,
  output [16:0]   noc_pmc_axi0_ruser,
  output          noc_pmc_axi0_rvalid,
  output          noc_pmc_axi0_wready,
  output          noc_pmc_axi_axi0_clk,
  input  [63:0]   noc_pmc_axi0_araddr,
  input  [1:0]    noc_pmc_axi0_arburst,
  input  [3:0]    noc_pmc_axi0_arcache,
  input  [1:0]    noc_pmc_axi0_arid,
  input  [7:0]    noc_pmc_axi0_arlen,
  input  [0:0]    noc_pmc_axi0_arlock,
  input  [2:0]    noc_pmc_axi0_arprot,
  input  [3:0]    noc_pmc_axi0_arqos,
  input  [3:0]    noc_pmc_axi0_arregion,
  input  [2:0]    noc_pmc_axi0_arsize,
  input  [17:0]   noc_pmc_axi0_aruser,
  input           noc_pmc_axi0_arvalid,
  input  [63:0]   noc_pmc_axi0_awaddr,
  input  [1:0]    noc_pmc_axi0_awburst,
  input  [3:0]    noc_pmc_axi0_awcache,
  input  [1:0]    noc_pmc_axi0_awid,
  input  [7:0]    noc_pmc_axi0_awlen,
  input  [0:0]    noc_pmc_axi0_awlock,
  input  [2:0]    noc_pmc_axi0_awprot,
  input  [3:0]    noc_pmc_axi0_awqos,
  input  [3:0]    noc_pmc_axi0_awregion,
  input  [2:0]    noc_pmc_axi0_awsize,
  input  [17:0]   noc_pmc_axi0_awuser,
  input           noc_pmc_axi0_awvalid,
  input           noc_pmc_axi0_bready,
  input           noc_pmc_axi0_rready,
  input  [127:0]  noc_pmc_axi0_wdata,
  input  [3:0]    noc_pmc_axi0_wid,
  input           noc_pmc_axi0_wlast,
  input  [15:0]   noc_pmc_axi0_wstrb,
  input  [16:0]   noc_pmc_axi0_wuser,
  input           noc_pmc_axi0_wvalid,
//NOC_PMC ports above

  input  [59:0] stm_event,

  //BSCAN0 ports
  output  bscan_user1_usr_capture,
  output  bscan_user1_usr_drck,
  output  bscan_user1_usr_reset,
  output  bscan_user1_usr_runtest,
  output  bscan_user1_usr_sel,
  output  bscan_user1_usr_shift,
  output  bscan_user1_usr_tck,
  output  bscan_user1_usr_tdi,
  output  bscan_user1_usr_tms,
  output  bscan_user1_usr_update,
  input   bscan_user1_usr_tdo,

  //BSCAN1 ports
  output  bscan_user2_usr_capture,
  output  bscan_user2_usr_drck,
  output  bscan_user2_usr_reset,
  output  bscan_user2_usr_runtest,
  output  bscan_user2_usr_sel,
  output  bscan_user2_usr_shift,
  output  bscan_user2_usr_tck,
  output  bscan_user2_usr_tdi,
  output  bscan_user2_usr_tms,
  output  bscan_user2_usr_update,
  input   bscan_user2_usr_tdo,

  //BSCAN2 ports
  output  bscan_user3_usr_capture,
  output  bscan_user3_usr_drck,
  output  bscan_user3_usr_reset,
  output  bscan_user3_usr_runtest,
  output  bscan_user3_usr_sel,
  output  bscan_user3_usr_shift,
  output  bscan_user3_usr_tck,
  output  bscan_user3_usr_tdi,
  output  bscan_user3_usr_tms,
  output  bscan_user3_usr_update,
  input   bscan_user3_usr_tdo,

  //BSCAN3 ports
  output  bscan_user4_usr_capture,
  output  bscan_user4_usr_drck,
  output  bscan_user4_usr_reset,
  output  bscan_user4_usr_runtest,
  output  bscan_user4_usr_sel,
  output  bscan_user4_usr_shift,
  output  bscan_user4_usr_tck,
  output  bscan_user4_usr_tdi,
  output  bscan_user4_usr_tms,
  output  bscan_user4_usr_update,
  input   bscan_user4_usr_tdo,

  output [63:0] s_axis_hsdp_egress_tdata,
  output [7:0]  s_axis_hsdp_egress_tkeep,
  output        s_axis_hsdp_egress_tlast,
  output [11:0] s_axis_hsdp_egress_tuser,
  output        s_axis_hsdp_egress_tvalid,
  output        s_axis_hsdp_ingress_tready,
  input         hsdp_ref_clk,
  input         s_axis_hsdp_egress_tready,
  input  [63:0] s_axis_hsdp_ingress_tdata,
  input  [7:0]  s_axis_hsdp_ingress_tkeep,
  input         s_axis_hsdp_ingress_tlast,
  input         s_axis_hsdp_ingress_tvalid,

  output pl0_resetn,
  output pl1_resetn,
  output pl2_resetn,
  output pl3_resetn,

  input  [C_SPP_PSPMC_FROM_CORE_WIDTH-1:0]  ps_pmc_from_core,
  output [C_SPP_PSPMC_TO_CORE_WIDTH-1:0]    ps_pmc_to_core,

  output [127:0] dbg0,
  output [15:0]  dbg0_ext,
  output [127:0] dbg1,
  output [15:0]  dbg1_ext,
  output [127:0] dbg2,
  output [15:0]  dbg2_ext,
  output [127:0] dbg3,
  output [15:0]  dbg3_ext,
  output [127:0] dbg4,
  output [15:0]  dbg4_ext,
  input  [31:0]  dbg_sel,

  // Start up
  output eos,
  input  usrgsrb,
  input  usrgtsb,

  // Capture ports
  input  captureb,
  input  captureclk,

  // SMMU ports
  input         m_smmu_arready,
  input         m_smmu_awready,
  input         m_smmu_bready,
  input         m_smmu_rready,
  output [47:0] m_smmu_araddr,
  output [3:0]  m_smmu_arcache,
  output [7:0]  m_smmu_arid,
  output        m_smmu_arvalid,
  output [47:0] m_smmu_awaddr,
  output [3:0]  m_smmu_awcache,
  output [7:0]  m_smmu_awid,
  output        m_smmu_awvalid,
  output [7:0]  m_smmu_bid,
  output [1:0]  m_smmu_bresp,
  output        m_smmu_bvalid,
  output        m_smmu_rerr,
  output [7:0]  m_smmu_rid,
  output        m_smmu_rns,
  output [1:0]  m_smmu_rresp,
  output        m_smmu_rvalid,
  output        m_smmu_werr,
  output        m_smmu_wns,

  output pl_ref_clk_mux_monitor,

  output        s_smmu_arready,
  output        s_smmu_awready,
  output        s_smmu_comprdready,
  output        s_smmu_compwrready,
  input  [48:0] s_smmu_araddr,
  input  [3:0]  s_smmu_arcache,
  input  [7:0]  s_smmu_arid,
  input         s_smmu_arvalid,
  input  [48:0] s_smmu_awaddr,
  input  [3:0]  s_smmu_awcache,
  input  [7:0]  s_smmu_awid,
  input         s_smmu_awvalid,
  input         smmu_ref_clk,
  input  [7:0]  s_smmu_comprdid,
  input         s_smmu_comprdval,
  input  [7:0]  s_smmu_compwrid,
  input         s_smmu_compwrval,
  input         s_smmu_rns,
  input  [9:0]  s_smmu_rsmid,
  input         s_smmu_wns,
  input  [9:0]  s_smmu_wsmid,

//output mjtag_tdo,
//input  mjtag_tck,
//input  mjtag_tdi,
//input  mjtag_tms,

  // SYSMON ports
  output pmc_pl_sysmon_i2c_scl_trib,
  output pmc_pl_sysmon_i2c_sda_trib,
  output pmc_pl_sysmon_i2c_smb_alert_trib,
  input  pmc_pl_sysmon_i2c_scl_input,
  input  pmc_pl_sysmon_i2c_sda_input,

  output [9:0]  pmc_pl_sysmon_root_alarm,
  output [3:0]  pmc_pl_sysmon_root_new_data,

  // CPM ports
  output pcie0_user_clk,
  output pcie1_user_clk,
  output pcie0_user_reset,
  output pcie1_user_reset,
  output pcie0_user_lnk_up,
  output pcie1_user_lnk_up,

  output dma0_axi_aresetn,
  input  dma0_soft_resetn,

  output dma0_irq,
  input  cpm_irq0,
  input  cpm_irq1,
  output cpm_cor_irq,
  output cpm_misc_irq,
  output cpm_uncor_irq,

  input  pcie0_edr_datarate_change_ack,
  output pcie0_edr_datarate_change_req,
  output pcie0_edr_enable,

  input  pcie1_edr_datarate_change_ack,
  output pcie1_edr_datarate_change_req,
  output pcie1_edr_enable,

  input  pcie0_cfg_err_cor_in,
  output pcie0_cfg_err_cor_out,
  output pcie0_cfg_err_fatal_out,
  output pcie0_cfg_err_nonfatal_out,
  input  pcie0_cfg_err_uncor_in,

  input  pcie1_cfg_err_cor_in,
  output pcie1_cfg_err_cor_out,
  output pcie1_cfg_err_fatal_out,
  output pcie1_cfg_err_nonfatal_out,
  input  pcie1_cfg_err_uncor_in,

  output [7:0]  pcie0_cfg_ext_function_number,
  input  [31:0] pcie0_cfg_ext_read_data,
  input         pcie0_cfg_ext_read_data_valid,
  output        pcie0_cfg_ext_read_received,
  output [9:0]  pcie0_cfg_ext_register_number,
  output        pcie0_cfg_ext_tag_enable,
  output [3:0]  pcie0_cfg_ext_write_byte_enable,
  output [31:0] pcie0_cfg_ext_write_data,
  output        pcie0_cfg_ext_write_received,

  output [7:0]  pcie1_cfg_ext_function_number,
  input  [31:0] pcie1_cfg_ext_read_data,
  input         pcie1_cfg_ext_read_data_valid,
  output        pcie1_cfg_ext_read_received,
  output [9:0]  pcie1_cfg_ext_register_number,
  output        pcie1_cfg_ext_tag_enable,
  output [3:0]  pcie1_cfg_ext_write_byte_enable,
  output [31:0] pcie1_cfg_ext_write_data,
  output        pcie1_cfg_ext_write_received,

  output [11:0] pcie0_cfg_fc_cpld,
  output [1:0]  pcie0_cfg_fc_cpld_scale,
  output [7:0]  pcie0_cfg_fc_cplh,
  output [1:0]  pcie0_cfg_fc_cplh_scale,
  output [11:0] pcie0_cfg_fc_npd,
  output [1:0]  pcie0_cfg_fc_npd_scale,
  output [7:0]  pcie0_cfg_fc_nph,
  output [1:0]  pcie0_cfg_fc_nph_scale,
  output [11:0] pcie0_cfg_fc_pd,
  output [1:0]  pcie0_cfg_fc_pd_scale,
  output [7:0]  pcie0_cfg_fc_ph,
  output [1:0]  pcie0_cfg_fc_ph_scale,
  input  [2:0]  pcie0_cfg_fc_sel,
  input         pcie0_cfg_fc_vc_sel,

  output [11:0] pcie1_cfg_fc_npd,
  output [1:0]  pcie1_cfg_fc_npd_scale,
  output [7:0]  pcie1_cfg_fc_nph,
  output [1:0]  pcie1_cfg_fc_nph_scale,
  output [11:0] pcie1_cfg_fc_pd,
  output [1:0]  pcie1_cfg_fc_pd_scale,
  output [7:0]  pcie1_cfg_fc_ph,
  output [1:0]  pcie1_cfg_fc_ph_scale,
  input  [2:0]  pcie1_cfg_fc_sel,
  input         pcie1_cfg_fc_vc_sel,

  input  [3:0]  pcie0_cfg_interrupt_int,
  input  [3:0]  pcie0_cfg_interrupt_pending,
  output        pcie0_cfg_interrupt_sent,

  input  [3:0]  pcie1_cfg_interrupt_int,
  input  [3:0]  pcie1_cfg_interrupt_pending,
  output        pcie1_cfg_interrupt_sent,

  output [31:0] pcie0_cfg_mgmt_read_data,
  output        pcie0_cfg_mgmt_read_write_done,
  input  [9:0]  pcie0_cfg_mgmt_addr,
  input  [3:0]  pcie0_cfg_mgmt_byte_en,
  input         pcie0_cfg_mgmt_debug_access,
  input  [7:0]  pcie0_cfg_mgmt_function_number,
  input         pcie0_cfg_mgmt_read_en,
  input  [31:0] pcie0_cfg_mgmt_write_data,
  input         pcie0_cfg_mgmt_write_en,

  input  [9:0]  pcie1_cfg_mgmt_addr,
  input  [3:0]  pcie1_cfg_mgmt_byte_en,
  input         pcie1_cfg_mgmt_debug_access,
  input  [7:0]  pcie1_cfg_mgmt_function_number,
  output [31:0] pcie1_cfg_mgmt_read_data,
  input         pcie1_cfg_mgmt_read_en,
  output        pcie1_cfg_mgmt_read_write_done,
  input  [31:0] pcie1_cfg_mgmt_write_data,
  input         pcie1_cfg_mgmt_write_en,

  input  [63:0]   pcie0_cfg_msix_address,
  input  [2:0]    pcie0_cfg_msix_attr,
  input  [31:0]   pcie0_cfg_msix_data,
  output [3:0]    pcie0_cfg_msix_enable,
  output          pcie0_cfg_msix_fail,
  input  [7:0]    pcie0_cfg_msix_function_number,
  input           pcie0_cfg_msix_int_vector,
  output [3:0]    pcie0_cfg_msix_mask,
  input  [31:0]   pcie0_cfg_msix_mint_vector,
  output          pcie0_cfg_msix_sent,
  input           pcie0_cfg_msix_tph_present,
  input  [7:0]    pcie0_cfg_msix_tph_st_tag,
  input  [1:0]    pcie0_cfg_msix_tph_type,
  input  [1:0]    pcie0_cfg_msix_vec_pending,
  output          pcie0_cfg_msix_vec_pending_status,
  output [251:0]  pcie0_cfg_msix_vf_enable,
  output [251:0]  pcie0_cfg_msix_vf_mask,

  input  [63:0]   pcie1_cfg_msix_address,
  input  [2:0]    pcie1_cfg_msix_attr,
  input  [31:0]   pcie1_cfg_msix_data,
  output [3:0]    pcie1_cfg_msix_enable,
  input  [7:0]    pcie1_cfg_msix_function_number,
  input           pcie1_cfg_msix_int_vector,
  output [3:0]    pcie1_cfg_msix_mask,
  input  [31:0]   pcie1_cfg_msix_mint_vector,
  input           pcie1_cfg_msix_tph_present,
  input  [7:0]    pcie1_cfg_msix_tph_st_tag,
  input  [1:0]    pcie1_cfg_msix_tph_type,
  input  [1:0]    pcie1_cfg_msix_vec_pending,
  output [251:0]  pcie1_cfg_msix_vf_enable,
  output [251:0]  pcie1_cfg_msix_vf_mask,

  input  [2:0]  pcie0_cfg_msi_attr,
  output [31:0] pcie0_cfg_msi_data,
  output [3:0]  pcie0_cfg_msi_enable,
  output        pcie0_cfg_msi_fail,
  input  [7:0]  pcie0_cfg_msi_function_number,
  input  [31:0] pcie0_cfg_msi_int_vector,
  output        pcie0_cfg_msi_mask_update,
  output [11:0] pcie0_cfg_msi_mmenable,
  input  [31:0] pcie0_cfg_msi_pending_status,
  input         pcie0_cfg_msi_pending_status_data_enable,
  input  [1:0]  pcie0_cfg_msi_pending_status_function_number,
  input  [1:0]  pcie0_cfg_msi_select,
  output        pcie0_cfg_msi_sent,
  input         pcie0_cfg_msi_tph_present,
  input  [7:0]  pcie0_cfg_msi_tph_st_tag,
  input  [1:0]  pcie0_cfg_msi_tph_type,

  input  [2:0]  pcie1_cfg_msi_attr,
  output [31:0] pcie1_cfg_msi_data,
  output [3:0]  pcie1_cfg_msi_enable,
  input  [7:0]  pcie1_cfg_msi_function_number,
  input  [31:0] pcie1_cfg_msi_int_vector,
  output [11:0] pcie1_cfg_msi_mmenable,
  input  [31:0] pcie1_cfg_msi_pending_status,
  input         pcie1_cfg_msi_pending_status_data_enable,
  input  [1:0]  pcie1_cfg_msi_pending_status_function_number,
  input  [1:0]  pcie1_cfg_msi_select,
  input         pcie1_cfg_msi_tph_present,
  input  [7:0]  pcie1_cfg_msi_tph_st_tag,
  input  [1:0]  pcie1_cfg_msi_tph_type,

  output        pcie0_cfg_msg_received,
  output [7:0]  pcie0_cfg_msg_received_data,
  output [4:0]  pcie0_cfg_msg_received_type,
  input         pcie0_cfg_msg_transmit,
  input  [31:0] pcie0_cfg_msg_transmit_data,
  output        pcie0_cfg_msg_transmit_done,
  input  [2:0]  pcie0_cfg_msg_transmit_type,

  input         pcie1_cfg_msg_transmit,
  input  [31:0] pcie1_cfg_msg_transmit_data,
  input  [2:0]  pcie1_cfg_msg_transmit_type,

  output [19:0] pcie0_cfg_max_pasid_width_control,
  output [11:0] pcie0_cfg_pasid_control,
  output [3:0]  pcie0_cfg_pasid_enable,
  output [3:0]  pcie0_cfg_pasid_exec_permission_enable,
  output [3:0]  pcie0_cfg_pasid_privil_mode_enable,

  output [19:0] pcie1_cfg_max_pasid_width_control,
  output [11:0] pcie1_cfg_pasid_control,
  output [3:0]  pcie1_cfg_pasid_enable,
  output [3:0]  pcie1_cfg_pasid_exec_permission_enable,
  output [3:0]  pcie1_cfg_pasid_privil_mode_enable,

  output [3:0]    pcie0_cfg_10b_tag_requester_enable,
  output [3:0]    pcie0_cfg_atomic_requester_enable,
  output [3:0]    pcie0_cfg_ats_control_enable,
  output [1:0]    pcie0_cfg_current_speed,
  input  [3:0]    pcie0_cfg_flr_done,
  output [3:0]    pcie0_cfg_flr_in_process,
  output [11:0]   pcie0_cfg_function_power_state,
  output [15:0]   pcie0_cfg_function_status,
  input           pcie0_cfg_hot_reset_in,
  output          pcie0_cfg_hot_reset_out,
  output [1:0]    pcie0_cfg_link_power_state,
  output [4:0]    pcie0_cfg_local_error_out,
  output          pcie0_cfg_local_error_valid,
  output [5:0]    pcie0_cfg_ltssm_state,
  output [1:0]    pcie0_cfg_max_payload,
  output [2:0]    pcie0_cfg_max_read_req,
  output [2:0]    pcie0_cfg_negotiated_width,
  output          pcie0_cfg_phy_link_down,
  output [1:0]    pcie0_cfg_phy_link_status,
  output          pcie0_cfg_pl_status_change,
  input           pcie0_cfg_power_state_change_ack,
  output          pcie0_cfg_power_state_change_interrupt,
  output [7:0]    pcie0_cfg_pri_control,
  output [3:0]    pcie0_cfg_rcb_status,
  output [1:0]    pcie0_cfg_rx_pm_state,
  output [3:0]    pcie0_cfg_tph_requester_enable,
  output [11:0]   pcie0_cfg_tph_st_mode,
  output [1:0]    pcie0_cfg_tx_pm_state,
  output          pcie0_cfg_vc1_enable,
  output          pcie0_cfg_vc1_negotiation_pending,
  output [251:0]  pcie0_cfg_vf_ats_control_enable,
  input           pcie0_cfg_vf_flr_done,
  input  [7:0]    pcie0_cfg_vf_flr_func_num,
  output [251:0]  pcie0_cfg_vf_flr_in_process,
  output [251:0]  pcie0_cfg_vf_tph_requester_enable,

  output [3:0]    pcie1_cfg_10b_tag_requester_enable,
  output [3:0]    pcie1_cfg_ats_control_enable,
  output [1:0]    pcie1_cfg_current_speed,
  input  [3:0]    pcie1_cfg_flr_done,
  output [3:0]    pcie1_cfg_flr_in_process,
  output [15:0]   pcie1_cfg_function_status,
  input           pcie1_cfg_hot_reset_in,
  output          pcie1_cfg_hot_reset_out,
  output [1:0]    pcie1_cfg_link_power_state,
  output [4:0]    pcie1_cfg_local_error_out,
  output          pcie1_cfg_local_error_valid,
  output [5:0]    pcie1_cfg_ltssm_state,
  output [1:0]    pcie1_cfg_max_payload,
  output [2:0]    pcie1_cfg_max_read_req,
  output [2:0]    pcie1_cfg_negotiated_width,
  output          pcie1_cfg_phy_link_down,
  output [1:0]    pcie1_cfg_phy_link_status,
  output          pcie1_cfg_pl_status_change,
  input           pcie1_cfg_power_state_change_ack,
  output          pcie1_cfg_power_state_change_interrupt,
  output [7:0]    pcie1_cfg_pri_control,
  output [3:0]    pcie1_cfg_rcb_status,
  output [1:0]    pcie1_cfg_rx_pm_state,
  output [3:0]    pcie1_cfg_tph_requester_enable,
  output [11:0]   pcie1_cfg_tph_st_mode,
  output [1:0]    pcie1_cfg_tx_pm_state,
  output [251:0]  pcie1_cfg_vf_ats_control_enable,
  input           pcie1_cfg_vf_flr_done,
  input  [7:0]    pcie1_cfg_vf_flr_func_num,
  output [251:0]  pcie1_cfg_vf_flr_in_process,
  output [251:0]  pcie1_cfg_vf_tph_requester_enable,

  input  [1:0]    pcie0_cq_np_req,
  output [5:0]    pcie0_cq_np_req_count,
  output [5:0]    pcie0_rq_seq_num0,
  output [5:0]    pcie0_rq_seq_num1,
  output          pcie0_rq_seq_num_vld0,
  output          pcie0_rq_seq_num_vld1,
  output [9:0]    pcie0_rq_tag0,
  output [9:0]    pcie0_rq_tag1,
  output [3:0]    pcie0_rq_tag_av,
  output          pcie0_rq_tag_vld0,
  output          pcie0_rq_tag_vld1,
  output [3:0]    pcie0_tfc_npd_av,
  output [3:0]    pcie0_tfc_nph_av,

  input  [1:0]    pcie1_cq_np_req,
  output [5:0]    pcie1_cq_np_req_count,
  output [5:0]    pcie1_rq_seq_num0,
  output [5:0]    pcie1_rq_seq_num1,
  output          pcie1_rq_seq_num_vld0,
  output          pcie1_rq_seq_num_vld1,
  output [9:0]    pcie1_rq_tag0,
  output [9:0]    pcie1_rq_tag1,
  output [3:0]    pcie1_rq_tag_av,
  output          pcie1_rq_tag_vld0,
  output          pcie1_rq_tag_vld1,
  output [3:0]    pcie1_tfc_npd_av,
  output [3:0]    pcie1_tfc_nph_av,

  output [3*252-1:0] pcie0_cfg_vf_power_state,
  output [2*252-1:0] pcie0_cfg_vf_status,
  output [3*252-1:0] pcie0_cfg_vf_tph_st_mode,

  output [3*252-1:0] pcie1_cfg_vf_power_state,
  output [2*252-1:0] pcie1_cfg_vf_status,
  output [3*252-1:0] pcie1_cfg_vf_tph_st_mode,


  output [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]      pcie0_m_axis_rc_tdata,
  output [(C_CPM_PCIE0_AXISTEN_IF_WIDTH/32)-1:0] pcie0_m_axis_rc_tkeep,
  output [C_CPM_PCIE0_AXIS_RC_TUSER_WIDTH-1:0]   pcie0_m_axis_rc_tuser,
  output         pcie0_m_axis_rc_tlast,
  output         pcie0_m_axis_rc_tvalid,
  input          pcie0_m_axis_rc_tready,

  output [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]      pcie0_m_axis_cq_tdata,
  output [(C_CPM_PCIE0_AXISTEN_IF_WIDTH/32)-1:0] pcie0_m_axis_cq_tkeep,
  output [C_CPM_PCIE0_AXIS_CQ_TUSER_WIDTH-1:0]   pcie0_m_axis_cq_tuser,
  output         pcie0_m_axis_cq_tlast,
  output         pcie0_m_axis_cq_tvalid,
  input          pcie0_m_axis_cq_tready,

  output [C_CPM_PCIE1_AXISTEN_IF_WIDTH-1:0]      pcie1_m_axis_rc_tdata,
  output [(C_CPM_PCIE1_AXISTEN_IF_WIDTH/32)-1:0] pcie1_m_axis_rc_tkeep,
  output [C_CPM_PCIE1_AXIS_RC_TUSER_WIDTH-1:0]   pcie1_m_axis_rc_tuser,
  output         pcie1_m_axis_rc_tlast,
  output         pcie1_m_axis_rc_tvalid,
  input          pcie1_m_axis_rc_tready,

  output [C_CPM_PCIE1_AXISTEN_IF_WIDTH-1:0]      pcie1_m_axis_cq_tdata,
  output [(C_CPM_PCIE1_AXISTEN_IF_WIDTH/32)-1:0] pcie1_m_axis_cq_tkeep,
  output [C_CPM_PCIE1_AXIS_CQ_TUSER_WIDTH-1:0]   pcie1_m_axis_cq_tuser,
  output         pcie1_m_axis_cq_tlast,
  output         pcie1_m_axis_cq_tvalid,
  input          pcie1_m_axis_cq_tready,

  input  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]      pcie0_s_axis_cc_tdata,
  input  [(C_CPM_PCIE0_AXISTEN_IF_WIDTH/32)-1:0] pcie0_s_axis_cc_tkeep,
  input  [C_CPM_PCIE0_AXIS_CC_TUSER_WIDTH-1:0]   pcie0_s_axis_cc_tuser,
  input          pcie0_s_axis_cc_tlast,
  input          pcie0_s_axis_cc_tvalid,
  output         pcie0_s_axis_cc_tready,

  input  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]      pcie0_s_axis_rq_tdata,
  input  [(C_CPM_PCIE0_AXISTEN_IF_WIDTH/32)-1:0] pcie0_s_axis_rq_tkeep,
  input  [C_CPM_PCIE0_AXIS_RQ_TUSER_WIDTH-1:0]   pcie0_s_axis_rq_tuser,
  input          pcie0_s_axis_rq_tlast,
  input          pcie0_s_axis_rq_tvalid,
  output         pcie0_s_axis_rq_tready,

  input  [C_CPM_PCIE1_AXISTEN_IF_WIDTH-1:0]      pcie1_s_axis_cc_tdata,
  input  [(C_CPM_PCIE1_AXISTEN_IF_WIDTH/32)-1:0] pcie1_s_axis_cc_tkeep,
  input  [C_CPM_PCIE1_AXIS_CC_TUSER_WIDTH-1:0]   pcie1_s_axis_cc_tuser,
  input          pcie1_s_axis_cc_tlast,
  input          pcie1_s_axis_cc_tvalid,
  output         pcie1_s_axis_cc_tready,

  input  [C_CPM_PCIE1_AXISTEN_IF_WIDTH-1:0]      pcie1_s_axis_rq_tdata,
  input  [(C_CPM_PCIE1_AXISTEN_IF_WIDTH/32)-1:0] pcie1_s_axis_rq_tkeep,
  input  [C_CPM_PCIE1_AXIS_RQ_TUSER_WIDTH-1:0]   pcie1_s_axis_rq_tuser,
  input          pcie1_s_axis_rq_tlast,
  input          pcie1_s_axis_rq_tvalid,
  output         pcie1_s_axis_rq_tready,

  input  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1 : 0] dma0_s_axis_c2h_0_tdata,
  input          dma0_s_axis_c2h_0_tlast,
  input          dma0_s_axis_c2h_0_tvalid,
  output         dma0_s_axis_c2h_0_tready,
  input  [63:0]  dma0_s_axis_c2h_0_tkeep,
  input  [63:0]  dma0_s_axis_c2h_0_tuser,

  output [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1 : 0] dma0_m_axis_h2c_0_tdata,
  output        dma0_m_axis_h2c_0_tlast,
  output        dma0_m_axis_h2c_0_tvalid,
  input         dma0_m_axis_h2c_0_tready,
  output [63:0] dma0_m_axis_h2c_0_tkeep,
  output [63:0] dma0_m_axis_h2c_0_tuser,

  input  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1 : 0]  dma0_s_axis_c2h_1_tdata,
  input         dma0_s_axis_c2h_1_tlast,
  input         dma0_s_axis_c2h_1_tvalid,
  output        dma0_s_axis_c2h_1_tready,
  input  [63:0] dma0_s_axis_c2h_1_tkeep,
  input  [63:0] dma0_s_axis_c2h_1_tuser,

  output [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1 : 0] dma0_m_axis_h2c_1_tdata,
  output        dma0_m_axis_h2c_1_tlast,
  output        dma0_m_axis_h2c_1_tvalid,
  input         dma0_m_axis_h2c_1_tready,
  output [63:0] dma0_m_axis_h2c_1_tkeep,
  output [63:0] dma0_m_axis_h2c_1_tuser,

  input  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1 : 0] dma0_s_axis_c2h_2_tdata,
  input         dma0_s_axis_c2h_2_tlast,
  input         dma0_s_axis_c2h_2_tvalid,
  output        dma0_s_axis_c2h_2_tready,
  input  [63:0] dma0_s_axis_c2h_2_tkeep,
  input  [63:0] dma0_s_axis_c2h_2_tuser,

  output [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1 : 0] dma0_m_axis_h2c_2_tdata,
  output        dma0_m_axis_h2c_2_tlast,
  output        dma0_m_axis_h2c_2_tvalid,
  input         dma0_m_axis_h2c_2_tready,
  output [63:0] dma0_m_axis_h2c_2_tkeep,
  output [63:0] dma0_m_axis_h2c_2_tuser,

  input  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1 : 0] dma0_s_axis_c2h_3_tdata,
  input         dma0_s_axis_c2h_3_tlast,
  input         dma0_s_axis_c2h_3_tvalid,
  output        dma0_s_axis_c2h_3_tready,
  input  [63:0] dma0_s_axis_c2h_3_tkeep,
  input  [63:0] dma0_s_axis_c2h_3_tuser,

  output [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1 : 0] dma0_m_axis_h2c_3_tdata,
  output        dma0_m_axis_h2c_3_tlast,
  output        dma0_m_axis_h2c_3_tvalid,
  input         dma0_m_axis_h2c_3_tready,
  output [63:0] dma0_m_axis_h2c_3_tkeep,
  output [63:0] dma0_m_axis_h2c_3_tuser,

  output         dma0_c2h_dsc_byp_0_ready,
  input  [63:0]  dma0_c2h_dsc_byp_0_src_addr,
  input  [63:0]  dma0_c2h_dsc_byp_0_dst_addr,
  input  [27:0]  dma0_c2h_dsc_byp_0_len,
  input  [15:0]  dma0_c2h_dsc_byp_0_ctl,
  input          dma0_c2h_dsc_byp_0_load,

  output         dma0_c2h_dsc_byp_1_ready,
  input  [63:0]  dma0_c2h_dsc_byp_1_src_addr,
  input  [63:0]  dma0_c2h_dsc_byp_1_dst_addr,
  input  [27:0]  dma0_c2h_dsc_byp_1_len,
  input  [15:0]  dma0_c2h_dsc_byp_1_ctl,
  input          dma0_c2h_dsc_byp_1_load,

  output         dma0_c2h_dsc_byp_2_ready,
  input  [63:0]  dma0_c2h_dsc_byp_2_src_addr,
  input  [63:0]  dma0_c2h_dsc_byp_2_dst_addr,
  input  [27:0]  dma0_c2h_dsc_byp_2_len,
  input  [15:0]  dma0_c2h_dsc_byp_2_ctl,
  input          dma0_c2h_dsc_byp_2_load,

  output         dma0_c2h_dsc_byp_3_ready,
  input  [63:0]  dma0_c2h_dsc_byp_3_src_addr,
  input  [63:0]  dma0_c2h_dsc_byp_3_dst_addr,
  input  [27:0]  dma0_c2h_dsc_byp_3_len,
  input  [15:0]  dma0_c2h_dsc_byp_3_ctl,
  input          dma0_c2h_dsc_byp_3_load,

  output         dma0_h2c_dsc_byp_0_ready,
  input  [63:0]  dma0_h2c_dsc_byp_0_src_addr,
  input  [63:0]  dma0_h2c_dsc_byp_0_dst_addr,
  input  [27:0]  dma0_h2c_dsc_byp_0_len,
  input  [15:0]  dma0_h2c_dsc_byp_0_ctl,
  input          dma0_h2c_dsc_byp_0_load,

  output         dma0_h2c_dsc_byp_1_ready,
  input  [63:0]  dma0_h2c_dsc_byp_1_src_addr,
  input  [63:0]  dma0_h2c_dsc_byp_1_dst_addr,
  input  [27:0]  dma0_h2c_dsc_byp_1_len,
  input  [15:0]  dma0_h2c_dsc_byp_1_ctl,
  input          dma0_h2c_dsc_byp_1_load,

  output         dma0_h2c_dsc_byp_2_ready,
  input  [63:0]  dma0_h2c_dsc_byp_2_src_addr,
  input  [63:0]  dma0_h2c_dsc_byp_2_dst_addr,
  input  [27:0]  dma0_h2c_dsc_byp_2_len,
  input  [15:0]  dma0_h2c_dsc_byp_2_ctl,
  input          dma0_h2c_dsc_byp_2_load,

  output         dma0_h2c_dsc_byp_3_ready,
  input  [63:0]  dma0_h2c_dsc_byp_3_src_addr,
  input  [63:0]  dma0_h2c_dsc_byp_3_dst_addr,
  input  [27:0]  dma0_h2c_dsc_byp_3_len,
  input  [15:0]  dma0_h2c_dsc_byp_3_ctl,
  input          dma0_h2c_dsc_byp_3_load,

  input  [C_CPM_PCIE0_NUM_USR_IRQ-1 : 0] xdma0_usr_irq_req, // where C_CPM_PCIE0_NUM_USR_IRQ is 1:16
  output [C_CPM_PCIE0_NUM_USR_IRQ-1 : 0] xdma0_usr_irq_ack, // where C_CPM_PCIE0_NUM_USR_IRQ is 1:16
  input  [7:0] xdma0_usr_irq_fnc,

  // XDMA Status
  output [7:0] dma0_c2h_sts_0,
  output [7:0] dma0_h2c_sts_0,
  output [7:0] dma0_c2h_sts_1,
  output [7:0] dma0_h2c_sts_1,
  output [7:0] dma0_c2h_sts_2,
  output [7:0] dma0_h2c_sts_2,
  output [7:0] dma0_c2h_sts_3,
  output [7:0] dma0_h2c_sts_3,

  input  [7:0] dma0_usr_flr_done_fnc,
  input        dma0_usr_flr_done_vld,
  output [7:0] dma0_usr_flr_fnc,
  output       dma0_usr_flr_set,
  output       dma0_usr_flr_clr,

  output [31:0]  dma0_mgmt_cpl_dat,
  input          dma0_mgmt_cpl_rdy,
  output [1:0]   dma0_mgmt_cpl_sts,
  output         dma0_mgmt_cpl_vld,
  input  [31:0]  dma0_mgmt_req_adr,
  input  [1:0]   dma0_mgmt_req_cmd,
  input  [31:0]  dma0_mgmt_req_dat,
  input  [7:0]   dma0_mgmt_req_fnc,
  input  [5:0]   dma0_mgmt_req_msc,
  output         dma0_mgmt_req_rdy,
  input          dma0_mgmt_req_vld,

  input         dma0_st_rx_msg_rdy,
  output [31:0] dma0_st_rx_msg_data,
  output        dma0_st_rx_msg_valid,
  output        dma0_st_rx_msg_last,

  input  pl_gen34_redo_equalization_i_0,
  input  pl_gen34_redo_eq_speed_i_0,
  input  pl_gen34_eq_mismatch_i_0,

  output pl_eq_mismatch_o_0,
  output pl_redo_eq_pending_o_0,
  output pl_gen34_redo_equalization_o_0,
  output pl_gen34_redo_eq_speed_o_0,

  input  pl_gen34_redo_equalization_i_1,
  input  pl_gen34_redo_eq_speed_i_1,
  input  pl_gen34_eq_mismatch_i_1,

  output pl_eq_mismatch_o_1,
  output pl_redo_eq_pending_o_1,
  output pl_gen34_redo_equalization_o_1,
  output pl_gen34_redo_eq_speed_o_1,


  // PCIe 0 Link debug ports
  input pcie0_dbg_aclk,
  input pcie0_dbg_aresetn,

  output [31:0] pcie0_m_axis_dbg_tdata,
  output        pcie0_m_axis_dbg_tlast,
  input         pcie0_m_axis_dbg_tready,
  output        pcie0_m_axis_dbg_tvalid,

  input  [31:0] pcie0_s_axis_dbg_tdata,
  input         pcie0_s_axis_dbg_tlast,
  output        pcie0_s_axis_dbg_tready,
  input         pcie0_s_axis_dbg_tvalid,

  // PCIe 1 Link debug ports
  input pcie1_dbg_aclk,
  input pcie1_dbg_aresetn,

  output [31:0] pcie1_m_axis_dbg_tdata,
  output        pcie1_m_axis_dbg_tlast,
  input         pcie1_m_axis_dbg_tready,
  output        pcie1_m_axis_dbg_tvalid,

  input  [31:0] pcie1_s_axis_dbg_tdata,
  input         pcie1_s_axis_dbg_tlast,
  output        pcie1_s_axis_dbg_tready,
  input         pcie1_s_axis_dbg_tvalid,

  output [50:0]  chi0_crspflit,
  output         chi0_crspflitpend,
  output         chi0_crspflitv,
  output         chi0_mlinkactiveack,
  output [704:0] chi0_rdatflit,
  output         chi0_rdatflitpend,
  output         chi0_rdatflitv,
  output         chi0_reqlcrdv,
  output         chi0_slinkactivereq,
  output [87:0]  chi0_snpflit,
  output         chi0_snpflitpend,
  output         chi0_snpflitv,
  output         chi0_srsplcrdv,
  output         chi0_ssactive,
  output         chi0_syscoack,
  output         chi0_wdatlcrdv,
  output [50:0]  chi1_crspflit,
  output         chi1_crspflitpend,
  output         chi1_crspflitv,
  output         chi1_mlinkactiveack,
  output [704:0] chi1_rdatflit,
  output         chi1_rdatflitpend,
  output         chi1_rdatflitv,
  output         chi1_reqlcrdv,
  output         chi1_slinkactivereq,
  output [87:0]  chi1_snpflit,
  output         chi1_snpflitpend,
  output         chi1_snpflitv,
  output         chi1_srsplcrdv,
  output         chi1_ssactive,
  output         chi1_syscoack,
  output         chi1_wdatlcrdv,

  input          chi0_crsplcrdv,
  input          chi0_mlinkactivereq,
  input          chi0_msactive,
  input          chi0_rdatlcrdv,
  input  [120:0] chi0_reqflit,
  input          chi0_reqflitpend,
  input          chi0_reqflitv,
  input          chi0_slinkactiveack,
  input          chi0_snplcrdv,
  input  [50:0]  chi0_srspflit,
  input          chi0_srspflitpend,
  input          chi0_srspflitv,
  input          chi0_syscoreq,
  input  [704:0] chi0_wdatflit,
  input          chi0_wdatflitpend,
  input          chi0_wdatflitv,
  input          chi1_crsplcrdv,
  input          chi1_mlinkactivereq,
  input          chi1_msactive,
  input          chi1_rdatlcrdv,
  input  [120:0] chi1_reqflit,
  input          chi1_reqflitpend,
  input          chi1_reqflitv,
  input          chi1_slinkactiveack,
  input          chi1_snplcrdv,
  input  [50:0]  chi1_srspflit,
  input          chi1_srspflitpend,
  input          chi1_srspflitv,
  input          chi1_syscoreq,
  input  [704:0] chi1_wdatflit,
  input          chi1_wdatflitpend,
  input          chi1_wdatflitv,

  input chi0_clk,
  input chi1_clk,
  input pl_ref_clk,

  output  fpd_swdt_wwdt_irq,
  output  fpd_swdt_wwdt_reset,
  output  fpd_swdt_wwdt_reset_pending,
  output  lpd_swdt_wwdt_irq,
  output  lpd_swdt_wwdt_reset,
  output  lpd_swdt_wwdt_reset_pending,
  input   fpd_swdt_wwdt_clk,
  input   lpd_swdt_wwdt_clk,

  output lpd_swdt_gwdt_ws0,
  output lpd_swdt_gwdt_ws1,
  output fpd_swdt_gwdt_ws0,
  output fpd_swdt_gwdt_ws1,

  // QDMA C2H Streaming
  input  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1 : 0] dma0_s_axis_c2h_tdata,
  input  [(C_CPM_PCIE0_AXISTEN_IF_WIDTH/8)-1 : 0] dma0_s_axis_c2h_dpar,
  input          dma0_s_axis_c2h_ctrl_marker,
  input  [2:0]   dma0_s_axis_c2h_ctrl_port_id,
  input          dma0_s_axis_c2h_ctrl_imm_data,
  input          dma0_s_axis_c2h_ctrl_dis_cmpt,
  input          dma0_s_axis_c2h_ctrl_user_trig,
  input  [10:0]  dma0_s_axis_c2h_ctrl_qid,
  input  [15:0]  dma0_s_axis_c2h_ctrl_len,
  input          dma0_s_axis_c2h_tvalid,
  input          dma0_s_axis_c2h_tlast,
  input  [5:0]   dma0_s_axis_c2h_mty,
  output         dma0_s_axis_c2h_tready,

  // QDMA C2H Completion streaming interface
  input  [127:0] dma0_s_axis_c2h_cmpt_tdata,
  input  [1:0]   dma0_s_axis_c2h_cmpt_type,
  input  [3:0]   dma0_s_axis_c2h_cmpt_dpar,
  input          dma0_s_axis_c2h_cmpt_tvalid,
  input          dma0_s_axis_c2h_cmpt_tlast,
  output         dma0_s_axis_c2h_cmpt_tready,

  // QDMA H2C Streaming interface
  output [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1 : 0]     dma0_m_axis_h2c_tdata,
  output [(C_CPM_PCIE0_AXISTEN_IF_WIDTH/8)-1 : 0] dma0_m_axis_h2c_dpar,
  output [10:0] dma0_m_axis_h2c_tuser_qid,
  output [2:0]  dma0_m_axis_h2c_tuser_port_id,
  output        dma0_m_axis_h2c_tuser_err,
  output [31:0] dma0_m_axis_h2c_tuser_mdata,
  output [5:0]  dma0_m_axis_h2c_tuser_mty,
  output        dma0_m_axis_h2c_tuser_zero_byte,
  output        dma0_m_axis_h2c_tlast,
  output        dma0_m_axis_h2c_tvalid,
  input         dma0_m_axis_h2c_tready,

  // QDMA H2C Descriptor Bypass Out Interface
  output [255:0] dma0_h2c_byp_out_dsc,
  output         dma0_h2c_byp_out_mrkr_rsp,
  output         dma0_h2c_byp_out_st_mm,
  output [10:0]  dma0_h2c_byp_out_qid,
  output [1:0]   dma0_h2c_byp_out_dsc_sz,
  output         dma0_h2c_byp_out_error,
  output [7:0]   dma0_h2c_byp_out_func,
  output [15:0]  dma0_h2c_byp_out_cidx,
  output [2:0]   dma0_h2c_byp_out_port_id,
  output         dma0_h2c_byp_out_vld,
  input          dma0_h2c_byp_out_rdy,

  // QDMA C2H Descriptor Bypass Out Interface
  output [255:0] dma0_c2h_byp_out_dsc,
  output         dma0_c2h_byp_out_mrkr_rsp,
  output         dma0_c2h_byp_out_st_mm,
  output [1:0]   dma0_c2h_byp_out_dsc_sz,
  output [10:0]  dma0_c2h_byp_out_qid,
  output         dma0_c2h_byp_out_error,
  output [7:0]   dma0_c2h_byp_out_func,
  output [15:0]  dma0_c2h_byp_out_cidx,
  output [2:0]   dma0_c2h_byp_out_port_id,
  output         dma0_c2h_byp_out_vld,
  input          dma0_c2h_byp_out_rdy,

  // QDMA H2C Desciptor Bypass Input Memory Mapped Interface
  input  [63:0] dma0_h2c_byp_in_mm_radr,
  input  [63:0] dma0_h2c_byp_in_mm_wadr,
  input  [27:0] dma0_h2c_byp_in_mm_len,
  input         dma0_h2c_byp_in_mm_mrkr_req,
  input         dma0_h2c_byp_in_mm_sdi,
  input  [10:0] dma0_h2c_byp_in_mm_qid,
  input         dma0_h2c_byp_in_mm_error,
  input  [7:0]  dma0_h2c_byp_in_mm_func,
  input  [15:0] dma0_h2c_byp_in_mm_cidx,
  input  [2:0]  dma0_h2c_byp_in_mm_port_id,
  input         dma0_h2c_byp_in_mm_vld,
  output        dma0_h2c_byp_in_mm_rdy,

  // QDMA H2C Desciptor Bypass Input Streaming Interface
  input  [63:0] dma0_h2c_byp_in_st_addr,
  input  [15:0] dma0_h2c_byp_in_st_len,
  input         dma0_h2c_byp_in_st_eop,
  input         dma0_h2c_byp_in_st_sop,
  input         dma0_h2c_byp_in_st_mrkr_req,
  input         dma0_h2c_byp_in_st_sdi,
  input  [10:0] dma0_h2c_byp_in_st_qid,
  input         dma0_h2c_byp_in_st_error,
  input  [7:0]  dma0_h2c_byp_in_st_func,
  input  [15:0] dma0_h2c_byp_in_st_cidx,
  input  [2:0]  dma0_h2c_byp_in_st_port_id,
  input         dma0_h2c_byp_in_st_no_dma,
  input         dma0_h2c_byp_in_st_vld,
  output        dma0_h2c_byp_in_st_rdy,

  // QDMA C2H Desciptor Bypass Input MM Interface
  input  [63:0] dma0_c2h_byp_in_mm_radr,
  input  [63:0] dma0_c2h_byp_in_mm_wadr,
  input  [27:0] dma0_c2h_byp_in_mm_len,
  input         dma0_c2h_byp_in_mm_mrkr_req,
  input         dma0_c2h_byp_in_mm_sdi,
  input  [10:0] dma0_c2h_byp_in_mm_qid,
  input         dma0_c2h_byp_in_mm_error,
  input  [7:0]  dma0_c2h_byp_in_mm_func,
  input  [15:0] dma0_c2h_byp_in_mm_cidx,
  input  [2:0]  dma0_c2h_byp_in_mm_port_id,
  input         dma0_c2h_byp_in_mm_vld,
  output        dma0_c2h_byp_in_mm_rdy,

  // QDMA C2H Desciptor Bypass Input Memory Mapped Interface
  input  [63:0] dma0_c2h_byp_in_st_csh_addr,
  input  [10:0] dma0_c2h_byp_in_st_csh_qid,
  input         dma0_c2h_byp_in_st_csh_error,
  input  [7:0]  dma0_c2h_byp_in_st_csh_func,
  input  [2:0]  dma0_c2h_byp_in_st_csh_port_id,
  input         dma0_c2h_byp_in_st_csh_vld,
  output        dma0_c2h_byp_in_st_csh_rdy,

  //QDMA C2H Desciptor Bypass Input Simple Streaming Interface
  input  [63:0] dma0_c2h_byp_in_st_sim_addr,
  input  [10:0] dma0_c2h_byp_in_st_sim_qid,
  input         dma0_c2h_byp_in_st_sim_error,
  input  [7:0]  dma0_c2h_byp_in_st_sim_func,
  input  [2:0]  dma0_c2h_byp_in_st_sim_port_id,
  input         dma0_c2h_byp_in_st_sim_vld,
  output        dma0_c2h_byp_in_st_sim_rdy,

  // Descriptor Fetch Engine Out
  output        dma0_tm_dsc_sts_vld,
  output        dma0_tm_dsc_sts_qen,
  output [2:0]  dma0_tm_dsc_sts_port_id,
  output        dma0_tm_dsc_sts_err,
  output        dma0_tm_dsc_sts_byp,
  output        dma0_tm_dsc_sts_dir,
  output        dma0_tm_dsc_sts_mm,
  output [11:0] dma0_tm_dsc_sts_qid,
  output [15:0] dma0_tm_dsc_sts_avl,
  output        dma0_tm_dsc_sts_qinv,
  output        dma0_tm_dsc_sts_irq_arm,
  input         dma0_tm_dsc_sts_rdy,

  // Descriptor credit In
  input          dma0_dsc_crdt_in_vld,
  output         dma0_dsc_crdt_in_rdy,
  input          dma0_dsc_crdt_in_sel,
  input  [10:0]  dma0_dsc_crdt_in_qid,
  input  [15:0]  dma0_dsc_crdt_in_crdt,

  input         dma0_usr_irq_vld,
  input  [4:0]  dma0_usr_irq_vec,
  input  [7:0]  dma0_usr_irq_fnc,
  output [4:0]  dma0_usr_irq_ack,
  output        dma0_usr_irq_fail,

  output        dma0_axis_c2h_status_valid,
  output        dma0_axis_c2h_status_drop,
  output [10:0] dma0_axis_c2h_status_qid,

//QDMA ports end here

  //GT RX/TX ports
  input  [C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH-1:0] pcie0_gt_rxn,
  input  [C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH-1:0] pcie0_gt_rxp,
  output [C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH-1:0] pcie0_gt_txn,
  output [C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH-1:0] pcie0_gt_txp,

  input  [C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH-1:0] pcie1_gt_rxn,
  input  [C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH-1:0] pcie1_gt_rxp,
  output [C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH-1:0] pcie1_gt_txn,
  output [C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH-1:0] pcie1_gt_txp,

  input   hsdp0_gt_rxn,
  input   hsdp0_gt_rxp,
  output  hsdp0_gt_txn,
  output  hsdp0_gt_txp,

  input   hsdp1_gt_rxn,
  input   hsdp1_gt_rxp,
  output  hsdp1_gt_txn,
  output  hsdp1_gt_txp,

  input gt_refclk0_n,
  input gt_refclk0_p,
  input gt_refclk1_n,
  input gt_refclk1_p

//
  );

  wire [3:0] gt_quad_base_serial_rxn;
  wire [3:0] gt_quad_base_serial_rxp;

  wire [3:0] gt_quad_base_serial_txn;
  wire [3:0] gt_quad_base_serial_txp;

  wire [3:0] q1_gt_quad_base_serial_rxn;
  wire [3:0] q1_gt_quad_base_serial_rxp;
  wire [3:0] q1_gt_quad_base_serial_txn;
  wire [3:0] q1_gt_quad_base_serial_txp;

  wire [3:0] q2_gt_quad_base_serial_rxn;
  wire [3:0] q2_gt_quad_base_serial_rxp;
  wire [3:0] q2_gt_quad_base_serial_txn;
  wire [3:0] q2_gt_quad_base_serial_txp;

  wire [3:0] q3_gt_quad_base_serial_rxn;
  wire [3:0] q3_gt_quad_base_serial_rxp;
  wire [3:0] q3_gt_quad_base_serial_txn;
  wire [3:0] q3_gt_quad_base_serial_txp;

  wire ps_pl_trace_ctl_i;
  wire [C_PS_TRACE_WIDTH-1:0] ps_pl_trace_data_i;

  always @(posedge trace_ref_clk) begin
    trace_data <= ps_pl_trace_data_i;
    trace_ctrl <= ps_pl_trace_ctl_i;
    trace_clk <= ~trace_clk;
  end


  wire refclk_div2_ibuf,refclk_div2_ibuf_o;

  `include "versal_cips_v2_1_3_xpipe00_wires.vh"
  `include "versal_cips_v2_1_3_xpipe01_wires.vh"

  versal_cips_v2_1_gt_quad_base_0  gt_quad_inst0 ( `include  "versal_cips_v2_1_3_gt_quad00_inst.vh"  );
  versal_cips_v2_1_gt_quad_base_1  gt_quad_inst1 ( `include  "versal_cips_v2_1_3_gt_quad01_inst.vh"  );

  IBUFDS_GTE5  IBUFDS_GTE5_PCIeA0_inst (
    .O(gt_refclk0),
    .ODIV2(refclk_div2_ibuf),
    .I(gt_refclk0_p),
    .IB(gt_refclk0_n) ,
    .CEB(refclk0_gtrefclkpdint));

    assign gt_quad_base_serial_rxn = pcie0_gt_rxn[3:0];
    assign gt_quad_base_serial_rxp = pcie0_gt_rxp[3:0];
    assign pcie0_gt_txn[3:0] = gt_quad_base_serial_txn;
    assign pcie0_gt_txp[3:0] = gt_quad_base_serial_txp;

    assign q1_gt_quad_base_serial_rxn = pcie0_gt_rxn[7:4];
    assign q1_gt_quad_base_serial_rxp = pcie0_gt_rxp[7:4];
    assign pcie0_gt_txn[7:4] = q1_gt_quad_base_serial_txn;
    assign pcie0_gt_txp[7:4] = q1_gt_quad_base_serial_txp;



  wire refclk_div2_ibuf2,refclk_div2_ibuf2_o;

  `include "versal_cips_v2_1_3_xpipe22_wires.vh"
  `include "versal_cips_v2_1_3_xpipe23_wires.vh"

  versal_cips_v2_1_gt_quad_base_2  gt_quad_inst2 (`include "versal_cips_v2_1_3_gt_quad22_inst.vh" );
  versal_cips_v2_1_gt_quad_base_3  gt_quad_inst3 (`include "versal_cips_v2_1_3_gt_quad23_inst.vh" );

  IBUFDS_GTE5  IBUFDS_GTE5_PCIeA1_inst (
    .O(q2q3_gt_refclk1),
	  .ODIV2(refclk_div2_ibuf2),
	  .I(gt_refclk1_p),
	  .IB(gt_refclk1_n) ,
    .CEB(q2_refclk0_gtrefclkpdint));


  assign q2_gt_quad_base_serial_rxn = pcie1_gt_rxn[3:0];
  assign q2_gt_quad_base_serial_rxp = pcie1_gt_rxp[3:0];
  assign pcie1_gt_txn[3:0] = q2_gt_quad_base_serial_txn;
  assign pcie1_gt_txp[3:0] = q2_gt_quad_base_serial_txp;

  assign q3_gt_quad_base_serial_rxn = pcie1_gt_rxn[7:4];
  assign q3_gt_quad_base_serial_rxp = pcie1_gt_rxp[7:4];
  assign pcie1_gt_txn[7:4] = q3_gt_quad_base_serial_txn;
  assign pcie1_gt_txp[7:4] = q3_gt_quad_base_serial_txp;


  wire s_pcie0_cfg_msi_fail;
  wire s_pcie0_cfg_msi_sent;

  wire [2:0]   s_pcie0_cfg_msi_attr;
  wire [7:0]   s_pcie0_cfg_msi_function_number;
  wire [31:0]  s_pcie0_cfg_msi_int;
  wire         s_pcie0_cfg_msi_tph_present;
  wire [7:0]   s_pcie0_cfg_msi_tph_st_tag;
  wire [1:0]   s_pcie0_cfg_msi_tph_type;

  //wire s_pcie1_cfg_msi_fail;
  //wire s_pcie1_cfg_msi_sent;

  wire [2:0]   s_pcie1_cfg_msi_attr;
  wire [7:0]   s_pcie1_cfg_msi_function_number;
  wire [31:0]  s_pcie1_cfg_msi_int;
  wire         s_pcie1_cfg_msi_tph_present;
  wire [7:0]   s_pcie1_cfg_msi_tph_st_tag;
  wire [1:0]   s_pcie1_cfg_msi_tph_type;

  wire        s_pcie0_cfg_err_cor_in;
  wire        s_pcie0_cfg_err_uncor_in;
  wire [3:0]  s_pcie0_cfg_interrupt_int;
  wire        s_pcie0_cfg_msg_transmit;
  wire [31:0] s_pcie0_cfg_msg_transmit_data;
  wire [2:0]  s_pcie0_cfg_msg_transmit_type;
  wire [3:0]  s_pcie0_cfg_interrupt_pending;

  wire        s_pcie1_cfg_err_cor_in;
  wire        s_pcie1_cfg_err_uncor_in;
  wire        s_pcie1_cfg_msg_transmit;
  wire [3:0]  s_pcie1_cfg_interrupt_int;
  wire [31:0] s_pcie1_cfg_msg_transmit_data;
  wire [2:0]  s_pcie1_cfg_msg_transmit_type;
  wire [3:0]  s_pcie1_cfg_interrupt_pending;

  // Controller 0
  generate
    if (C_CPM_PERIPHERAL_EN > 0) begin
      //Output Ports
      assign pcie0_cfg_msix_fail = s_pcie0_cfg_msi_fail;
      assign pcie0_cfg_msix_sent = s_pcie0_cfg_msi_sent;
      assign pcie0_cfg_msi_fail = s_pcie0_cfg_msi_fail;
      assign pcie0_cfg_msi_sent = s_pcie0_cfg_msi_sent;
    end
  endgenerate

  generate
    if (C_CPM_PCIE0_PF0_MSI_ENABLED == 0) begin:C_CPM_PCIE0_PF0_MSI_ENABLED_MSIX_PORTS
      //Input Ports
      assign s_pcie0_cfg_msi_attr = pcie0_cfg_msix_attr;
      assign s_pcie0_cfg_msi_function_number = pcie0_cfg_msix_function_number;
      assign s_pcie0_cfg_msi_int = pcie0_cfg_msix_mint_vector;
      assign s_pcie0_cfg_msi_tph_present = pcie0_cfg_msix_tph_present;
      assign s_pcie0_cfg_msi_tph_st_tag = pcie0_cfg_msix_tph_st_tag;
      assign s_pcie0_cfg_msi_tph_type = pcie0_cfg_msix_tph_type;
    end
    else
    begin : C_CPM_PCIE0_PF0_MSI_ENABLED_MSI_PORTS
      //Input Ports
      assign s_pcie0_cfg_msi_attr = pcie0_cfg_msi_attr;
      assign s_pcie0_cfg_msi_function_number = pcie0_cfg_msi_function_number;
      assign s_pcie0_cfg_msi_int = pcie0_cfg_msi_int_vector;
      assign s_pcie0_cfg_msi_tph_present = pcie0_cfg_msi_tph_present;
      assign s_pcie0_cfg_msi_tph_st_tag = pcie0_cfg_msi_tph_st_tag;
      assign s_pcie0_cfg_msi_tph_type = pcie0_cfg_msi_tph_type;
    end
  endgenerate

  // Controller 1
  generate
    if (C_CPM_PCIE1_PF0_MSI_ENABLED == 0) begin:C_CPM_PCIE1_PF0_MSI_ENABLED_MSIX_PORTS
      //Input Ports
      assign s_pcie1_cfg_msi_attr = pcie1_cfg_msix_attr;
      assign s_pcie1_cfg_msi_function_number = pcie1_cfg_msix_function_number;
      assign s_pcie1_cfg_msi_int = pcie1_cfg_msix_mint_vector;
      assign s_pcie1_cfg_msi_tph_present = pcie1_cfg_msix_tph_present;
      assign s_pcie1_cfg_msi_tph_st_tag = pcie1_cfg_msix_tph_st_tag;
      assign s_pcie1_cfg_msi_tph_type = pcie1_cfg_msix_tph_type;
    end
    else
    begin : C_CPM_PCIE1_PF0_MSI_ENABLED_MSI_PORTS
      //Input Ports
      assign s_pcie1_cfg_msi_attr = pcie1_cfg_msi_attr;
      assign s_pcie1_cfg_msi_function_number = pcie1_cfg_msi_function_number;
      assign s_pcie1_cfg_msi_int = pcie1_cfg_msi_int_vector;
      assign s_pcie1_cfg_msi_tph_present = pcie1_cfg_msi_tph_present;
      assign s_pcie1_cfg_msi_tph_st_tag = pcie1_cfg_msi_tph_st_tag;
      assign s_pcie1_cfg_msi_tph_type = pcie1_cfg_msi_tph_type;
    end
  endgenerate

  wire [15:0]  m_axi_fpd_wstrb_i;
  wire [15:0]  m_axi_lpd_wstrb_i;
  wire [127:0] m_axi_fpd_wdata_i;
  wire [127:0] m_axi_lpd_wdata_i;

  assign m_axi_fpd_wdata = m_axi_fpd_wdata_i[C_M_AXI_GP0_DATA_WIDTH-1:0];
  assign m_axi_lpd_wdata = m_axi_lpd_wdata_i[C_M_AXI_GP2_DATA_WIDTH-1:0];
  assign m_axi_fpd_wstrb = m_axi_fpd_wstrb_i[(C_M_AXI_GP0_DATA_WIDTH/8)-1:0];
  assign m_axi_lpd_wstrb = m_axi_lpd_wstrb_i[(C_M_AXI_GP2_DATA_WIDTH/8)-1:0];

  wire [5:0] lpdrclkclk;
  wire [5:0] pmc_pl_ref_clk;
  wire s_axi_gp0_rclk_temp;
  wire s_axi_gp0_wclk_temp;
  wire s_axi_gp2_rclk_temp;
  wire s_axi_gp2_wclk_temp;
  wire s_axi_gp4_rclk_temp;
  wire s_axi_gp4_wclk_temp;

  wire [3:0] usr_capture_i;
  wire [3:0] usr_drck_i;
  wire [3:0] usr_reset_i;
  wire [3:0] usr_runtest_i;
  wire [3:0] usr_sel_i;
  wire [3:0] usr_shift_i;
  wire [3:0] usr_tck_i;
  wire [3:0] usr_tdi_i;
  wire [3:0] usr_tms_i;
  wire [3:0] usr_update_i;
  wire [3:0] usr_tdo_i;

  wire [7:0] pl_ps_irq0_i;
  wire [7:0] pl_ps_irq1_i;
  wire [7:0] pl_ps_irq0_null = 8'h0;
  wire [7:0] pl_ps_irq1_null = 8'h0;

  wire [7:0] fmiosd0sdifdatoe_t;
  wire [7:0] fmiosd0sdifdatout_t;
  wire [7:0] fmiosd1sdifdatoe_t;
  wire [7:0] fmiosd1sdifdatout_t;

//assign pl0_ref_clk = pmc_pl_ref_clk[0];
//assign pl1_ref_clk = pmc_pl_ref_clk[1];
//assign pl2_ref_clk = pmc_pl_ref_clk[2];
//assign pl3_ref_clk = pmc_pl_ref_clk[3];

  assign sd0_data_oe =   fmiosd0sdifdatoe_t[C_SD0_DATA_WIDTH-1:0 ];
  assign sd0_data_out =  fmiosd0sdifdatout_t[C_SD0_DATA_WIDTH-1:0 ];
  assign sd1_data_oe =   fmiosd1sdifdatoe_t[C_SD1_DATA_WIDTH-1:0 ];
  assign sd1_data_out =  fmiosd1sdifdatout_t[C_SD1_DATA_WIDTH-1:0 ];

  assign fmio_gem_tsu_clk_to_pl = lpdrclkclk[4];
  assign gem1_fifo_rx_clk_to_pl = lpdrclkclk[3];
  assign gem1_fifo_tx_clk_to_pl = lpdrclkclk[2];
  assign gem0_fifo_rx_clk_to_pl = lpdrclkclk[1];
  assign gem0_fifo_tx_clk_to_pl = lpdrclkclk[0];

  wire        s_axi_gp2_arready_t;
  wire        s_axi_gp2_awready_t;
  wire [5:0]  s_axi_gp2_bid_t;
  wire [1:0]  s_axi_gp2_bresp_t;
  wire        s_axi_gp2_bvalid_t;
  wire [3:0]  s_axi_gp2_racount_t;
  wire [7:0]  s_axi_gp2_rcount_t;
  wire [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_rdata_t;
  wire [5:0]  s_axi_gp2_rid_t;
  wire        s_axi_gp2_rlast_t;
  wire [1:0]  s_axi_gp2_rresp_t;
  wire        s_axi_gp2_rvalid_t;
  wire [3:0]  s_axi_gp2_wacount_t;
  wire [7:0]  s_axi_gp2_wcount_t;
  wire        s_axi_gp2_wready_t;
  wire [48:0] s_axi_gp2_araddr_t;
  wire [1:0]  s_axi_gp2_arburst_t;
  wire [3:0]  s_axi_gp2_arcache_t;
  wire [5:0]  s_axi_gp2_arid_t;
  wire [7:0]  s_axi_gp2_arlen_t;
  wire        s_axi_gp2_arlock_t;
  wire [2:0]  s_axi_gp2_arprot_t;
  wire [3:0]  s_axi_gp2_arqos_t;
  wire [2:0]  s_axi_gp2_arsize_t;
  wire [17:0] s_axi_gp2_aruser_t;
  wire        s_axi_gp2_arvalid_t;
  wire [48:0] s_axi_gp2_awaddr_t;
  wire [1:0]  s_axi_gp2_awburst_t;
  wire [3:0]  s_axi_gp2_awcache_t;
  wire [5:0]  s_axi_gp2_awid_t;
  wire [7:0]  s_axi_gp2_awlen_t;
  wire        s_axi_gp2_awlock_t;
  wire [2:0]  s_axi_gp2_awprot_t;
  wire [3:0]  s_axi_gp2_awqos_t;
  wire [2:0]  s_axi_gp2_awsize_t;
  wire [17:0] s_axi_gp2_awuser_t;
  wire        s_axi_gp2_awvalid_t;
  wire        s_axi_gp2_bready_t;
  wire        s_axi_gp2_rclk_t;
  wire        s_axi_gp2_rready_t;
  wire        s_axi_gp2_wclk_t;
  wire [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_wdata_t;
  wire        s_axi_gp2_wlast_t;
  wire [15:0] s_axi_gp2_wstrb_t;
  wire        s_axi_gp2_wvalid_t;
  wire        s_axi_gp2_aclk_t;

  wire [9:0] rsmid;
  wire [9:0] wsmid;

  wire [31:0] ps_pl_irq_fpd;
  wire [99:0] ps_pl_irq_lpd;
  wire [63:0] ps_pl_irq_pmc;
  wire [7:0] pl_2_adma_cvld_i;
  wire [7:0] pl_2_adma_tack_i;
  wire [7:0] adma_2_pl_cack_i;
  wire [7:0] adma_2_pl_tvld_i;
  wire [7:0] adma_fci_clk_i;

  assign lpd_dma0_cack = adma_2_pl_cack_i[0];
  assign lpd_dma1_cack = adma_2_pl_cack_i[1];
  assign lpd_dma2_cack = adma_2_pl_cack_i[2];
  assign lpd_dma3_cack = adma_2_pl_cack_i[3];
  assign lpd_dma4_cack = adma_2_pl_cack_i[4];
  assign lpd_dma5_cack = adma_2_pl_cack_i[5];
  assign lpd_dma6_cack = adma_2_pl_cack_i[6];
  assign lpd_dma7_cack = adma_2_pl_cack_i[7];
  assign lpd_dma0_tvld = adma_2_pl_tvld_i[0];
  assign lpd_dma1_tvld = adma_2_pl_tvld_i[1];
  assign lpd_dma2_tvld = adma_2_pl_tvld_i[2];
  assign lpd_dma3_tvld = adma_2_pl_tvld_i[3];
  assign lpd_dma4_tvld = adma_2_pl_tvld_i[4];
  assign lpd_dma5_tvld = adma_2_pl_tvld_i[5];
  assign lpd_dma6_tvld = adma_2_pl_tvld_i[6];
  assign lpd_dma7_tvld = adma_2_pl_tvld_i[7];

  assign pl_2_adma_cvld_i[0] = lpd_dma0_cvld;
  assign pl_2_adma_cvld_i[1] = lpd_dma1_cvld;
  assign pl_2_adma_cvld_i[2] = lpd_dma2_cvld;
  assign pl_2_adma_cvld_i[3] = lpd_dma3_cvld;
  assign pl_2_adma_cvld_i[4] = lpd_dma4_cvld;
  assign pl_2_adma_cvld_i[5] = lpd_dma5_cvld;
  assign pl_2_adma_cvld_i[6] = lpd_dma6_cvld;
  assign pl_2_adma_cvld_i[7] = lpd_dma7_cvld;
  assign pl_2_adma_tack_i[0] = lpd_dma0_tack;
  assign pl_2_adma_tack_i[1] = lpd_dma1_tack;
  assign pl_2_adma_tack_i[2] = lpd_dma2_tack;
  assign pl_2_adma_tack_i[3] = lpd_dma3_tack;
  assign pl_2_adma_tack_i[4] = lpd_dma4_tack;
  assign pl_2_adma_tack_i[5] = lpd_dma5_tack;
  assign pl_2_adma_tack_i[6] = lpd_dma6_tack;
  assign pl_2_adma_tack_i[7] = lpd_dma7_tack;

  assign adma_fci_clk_i[0] = lpd_dma_clk0;
  assign adma_fci_clk_i[1] = lpd_dma_clk1;
  assign adma_fci_clk_i[2] = lpd_dma_clk2;
  assign adma_fci_clk_i[3] = lpd_dma_clk3;
  assign adma_fci_clk_i[4] = lpd_dma_clk4;
  assign adma_fci_clk_i[5] = lpd_dma_clk5;
  assign adma_fci_clk_i[6] = lpd_dma_clk6;
  assign adma_fci_clk_i[7] = lpd_dma_clk7;

  wire pcie0_user_clk_loc;
  wire pcie1_user_clk_loc;

  wire       pcie0_compl_credit_released;
  wire [1:0] pcie0_compl_delivered;
  wire [7:0] pcie0_compl_delivered_tag0;
  wire [7:0] pcie0_compl_delivered_tag1;
  wire [1:0] pcie0_compl_header_credit_released_value;
  wire [6:0] pcie0_compl_payload_credit_released_value;
  wire       pcie0_cq_np_user_credit_rcvd;
  wire       pcie0_cq_pipeline_empty;
  wire       pcie0_nonposted_credit_released;
  wire [1:0] pcie0_nonposted_payload_credit_released_value;
  wire [6:0] pcie0_postedpayload_credit_released_value;
  wire       pcie0_posted_credit_released;
  wire       pcie0_posted_req_delivered;

  wire       pcie1_compl_credit_released;
  wire [1:0] pcie1_compl_delivered;
  wire [7:0] pcie1_compl_delivered_tag0;
  wire [7:0] pcie1_compl_delivered_tag1;
  wire [1:0] pcie1_compl_header_credit_released_value;
  wire [6:0] pcie1_compl_payload_credit_released_value;
  wire       pcie1_cq_np_user_credit_rcvd;
  wire       pcie1_cq_pipeline_empty;
  wire       pcie1_nonposted_credit_released;
  wire [1:0] pcie1_nonposted_payload_credit_released_value;
  wire [6:0] pcie1_postedpayload_credit_released_value;
  wire       pcie1_posted_credit_released;
  wire       pcie1_posted_req_delivered;

  wire pcie0_unified_axis_cq0_crdt;
  wire pcie0_unified_axis_cq0_tlast;
  wire pcie0_unified_axis_cq0_vld;
  wire pcie0_unified_axis_cq1_crdt;
  wire pcie0_unified_axis_cq1_tlast;
  wire pcie0_unified_axis_cq1_vld;
  wire pcie0_unified_axis_rc0_crdt;
  wire pcie0_unified_axis_rc0_tlast;
  wire pcie0_unified_axis_rc0_vld;
  wire pcie0_unified_axis_rc1_crdt;
  wire pcie0_unified_axis_rc1_tlast;
  wire pcie0_unified_axis_rc1_vld;

  wire pcie1_unified_axis_cq0_crdt;
  wire pcie1_unified_axis_cq0_tlast;
  wire pcie1_unified_axis_cq0_vld;
  wire pcie1_unified_axis_cq1_crdt;
  wire pcie1_unified_axis_cq1_tlast;
  wire pcie1_unified_axis_cq1_vld;
  wire pcie1_unified_axis_rc0_crdt;
  wire pcie1_unified_axis_rc0_tlast;
  wire pcie1_unified_axis_rc0_vld;
  wire pcie1_unified_axis_rc1_crdt;
  wire pcie1_unified_axis_rc1_tlast;
  wire pcie1_unified_axis_rc1_vld;

  wire [511:0]   pcie1_unified_axis_cq_tdata;
  wire [511:0]   pcie0_unified_axis_cq_tdata;
  wire [15:0]    pcie0_unified_axis_cq_tkeep;
  wire [15:0]    pcie1_unified_axis_cq_tkeep;
  wire [228:0]   pcie1_unified_axis_cq_tuser;
  wire [228:0]   pcie0_unified_axis_cq_tuser;

  wire dpll0_locked;
  wire dpll0_rstn;
  wire dpll1_locked;
  wire dpll1_rstn;

// Additional wires
  wire         dma0_s_axis_rq_tvalid;
  wire [511:0] dma0_s_axis_rq_tdata;
  wire [15:0]  dma0_s_axis_rq_tkeep;
  wire         dma0_s_axis_rq_tlast;
  wire [136:0] dma0_s_axis_rq_tuser;
  wire [3:0]   dma0_s_axis_rq_tready;

  wire         dma0_s_axis_cc_tvalid;
  wire [511:0] dma0_s_axis_cc_tdata;
  wire [15:0]  dma0_s_axis_cc_tkeep;
  wire         dma0_s_axis_cc_tlast;
  wire [136:0] dma0_s_axis_cc_tuser;
  wire [3:0]   dma0_s_axis_cc_tready;

   // CPM - PS Wires

  wire  perst0n;
  wire  perst1n;
  wire [63:0]  cpm_ps_axi0_araddr;
  wire [1:0]   cpm_ps_axi0_arburst;
  wire [3:0]   cpm_ps_axi0_arcache;
  wire [15:0]  cpm_ps_axi0_arid;
  wire [7:0]   cpm_ps_axi0_arlen;
  wire [0:0]   cpm_ps_axi0_arlock;
  wire [2:0]   cpm_ps_axi0_arprot;
  wire [3:0]   cpm_ps_axi0_arqos;
  wire [3:0]   cpm_ps_axi0_arregion;
  wire [2:0]   cpm_ps_axi0_arsize;
  wire [31:0]  cpm_ps_axi0_aruser;
  wire         cpm_ps_axi0_arvalid;
  wire [63:0]  cpm_ps_axi0_awaddr;
  wire [1:0]   cpm_ps_axi0_awburst;
  wire [3:0]   cpm_ps_axi0_awcache;
  wire [15:0]  cpm_ps_axi0_awid;
  wire [7:0]   cpm_ps_axi0_awlen;
  wire [0:0]   cpm_ps_axi0_awlock;
  wire [2:0]   cpm_ps_axi0_awprot;
  wire [3:0]   cpm_ps_axi0_awqos;
  wire [3:0]   cpm_ps_axi0_awregion;
  wire [2:0]   cpm_ps_axi0_awsize;
  wire [31:0]  cpm_ps_axi0_awuser;
  wire         cpm_ps_axi0_awvalid;
  wire         cpm_ps_axi0_bready;
  wire         cpm_ps_axi0_rready;
  wire [127:0] cpm_ps_axi0_wdata;
  wire [15:0]  cpm_ps_axi0_wid;
  wire [0:0]   cpm_ps_axi0_wlast;
  wire [15:0]  cpm_ps_axi0_wstrb;
  wire [17:0]  cpm_ps_axi0_wuser;
  wire         cpm_ps_axi0_wvalid;
  wire [15:0]  cpm_ps_axi0_bid;
  wire [1:0]   cpm_ps_axi0_bresp;
  wire [0:0]   cpm_ps_axi0_buser;
  wire [127:0] cpm_ps_axi0_rdata;
  wire [15:0]  cpm_ps_axi0_rid;
  wire [0:0]   cpm_ps_axi0_rlast;
  wire [1:0]   cpm_ps_axi0_rresp;
  wire [17:0]  cpm_ps_axi0_ruser;

  wire [15:0]  cpm_ps_axi1_bid;
  wire [1:0]   cpm_ps_axi1_bresp;
  wire [15:0]  cpm_ps_axi1_buser;
  wire [127:0] cpm_ps_axi1_rdata;
  wire [15:0]  cpm_ps_axi1_rid;
  wire [0:0]   cpm_ps_axi1_rlast;
  wire [1:0]   cpm_ps_axi1_rresp;
  wire [16:0]  cpm_ps_axi1_ruser;
  wire [63:0]  cpm_ps_axi1_araddr;
  wire [1:0]   cpm_ps_axi1_arburst;
  wire [3:0]   cpm_ps_axi1_arcache;
  wire [15:0]  cpm_ps_axi1_arid;
  wire [7:0]   cpm_ps_axi1_arlen;
  wire [0:0]   cpm_ps_axi1_arlock;
  wire [2:0]   cpm_ps_axi1_arprot;
  wire [3:0]   cpm_ps_axi1_arqos;
  wire [3:0]   cpm_ps_axi1_arregion;
  wire [2:0]   cpm_ps_axi1_arsize;
  wire [17:0]  cpm_ps_axi1_aruser;
  wire         cpm_ps_axi1_arvalid;
  wire [63:0]  cpm_ps_axi1_awaddr;
  wire [1:0]   cpm_ps_axi1_awburst;
  wire [3:0]   cpm_ps_axi1_awcache;
  wire [15:0]  cpm_ps_axi1_awid;
  wire [7:0]   cpm_ps_axi1_awlen;
  wire [0:0]   cpm_ps_axi1_awlock;
  wire [2:0]   cpm_ps_axi1_awprot;
  wire [3:0]   cpm_ps_axi1_awqos;
  wire [3:0]   cpm_ps_axi1_awregion;
  wire [2:0]   cpm_ps_axi1_awsize;
  wire [17:0]  cpm_ps_axi1_awuser;
  wire         cpm_ps_axi1_awvalid;
  wire         cpm_ps_axi1_bready;
  wire         cpm_ps_axi1_rready;
  wire [127:0] cpm_ps_axi1_wdata;
  wire [15:0]  cpm_ps_axi1_wid;
  wire [0:0]   cpm_ps_axi1_wlast;
  wire [15:0]  cpm_ps_axi1_wstrb;
  wire [16:0]  cpm_ps_axi1_wuser;
  wire         cpm_ps_axi1_wvalid;

  wire [63:0]  cpm_cfg_axi_araddr;
  wire [1:0]   cpm_cfg_axi_arburst;
  wire [3:0]   cpm_cfg_axi_arcache;
  wire [15:0]  cpm_cfg_axi_arid;
  wire [7:0]   cpm_cfg_axi_arlen;
  wire [0:0]   cpm_cfg_axi_arlock;
  wire [2:0]   cpm_cfg_axi_arprot;
  wire [3:0]   cpm_cfg_axi_arqos;
  wire [3:0]   cpm_cfg_axi_arregion;
  wire [2:0]   cpm_cfg_axi_arsize;
  wire [15:0]  cpm_cfg_axi_aruser;
  wire         cpm_cfg_axi_arvalid;
  wire [63:0]  cpm_cfg_axi_awaddr;
  wire [1:0]   cpm_cfg_axi_awburst;
  wire [3:0]   cpm_cfg_axi_awcache;
  wire [15:0]  cpm_cfg_axi_awid;
  wire [7:0]   cpm_cfg_axi_awlen;
  wire [0:0]   cpm_cfg_axi_awlock;
  wire [2:0]   cpm_cfg_axi_awprot;
  wire [3:0]   cpm_cfg_axi_awqos;
  wire [3:0]   cpm_cfg_axi_awregion;
  wire [2:0]   cpm_cfg_axi_awsize;
  wire [15:0]  cpm_cfg_axi_awuser;
  wire         cpm_cfg_axi_awvalid;
  wire         cpm_cfg_axi_bready;
  wire         cpm_cfg_axi_rready;
  wire [31:0]  cpm_cfg_axi_wdata;
  wire [15:0]  cpm_cfg_axi_wid;
  wire [0:0]   cpm_cfg_axi_wlast;
  wire [3:0]   cpm_cfg_axi_wstrb;
  wire [5:0]   cpm_cfg_axi_wuser;
  wire         cpm_cfg_axi_wvalid;
  wire         cpm_cfg_axi_arready;
  wire         cpm_cfg_axi_awready;
  wire [15:0]  cpm_cfg_axi_bid;
  wire [1:0]   cpm_cfg_axi_bresp;
  wire [0:0]   cpm_cfg_axi_buser;
  wire         cpm_cfg_axi_bvalid;
  wire [31:0]  cpm_cfg_axi_rdata;
  wire [15:0]  cpm_cfg_axi_rid;
  wire [0:0]   cpm_cfg_axi_rlast;
  wire [1:0]   cpm_cfg_axi_rresp;
  wire [5:0]   cpm_cfg_axi_ruser;
  wire         cpm_cfg_axi_rvalid;
  wire         cpm_cfg_axi_wready;

  wire         pcie_axi_arready;
  wire         pcie_axi_awready;
  wire [15:0]  pcie_axi_bid;
  wire [1:0]   pcie_axi_bresp;
  wire [15:0]  pcie_axi_buser;
  wire         pcie_axi_bvalid;
  wire [127:0] pcie_axi_rdata;
  wire [15:0]  pcie_axi_rid;
  wire [0:0]   pcie_axi_rlast;
  wire [1:0]   pcie_axi_rresp;
  wire [16:0]  pcie_axi_ruser;
  wire         pcie_axi_rvalid;
  wire         pcie_axi_wready;
  wire [63:0]  pcie_axi_araddr;
  wire [1:0]   pcie_axi_arburst;
  wire [3:0]   pcie_axi_arcache;
  wire [15:0]  pcie_axi_arid;
  wire [7:0]   pcie_axi_arlen;
  wire [0:0]   pcie_axi_arlock;
  wire [2:0]   pcie_axi_arprot;
  wire [3:0]   pcie_axi_arqos;
  wire [3:0]   pcie_axi_arregion;
  wire [2:0]   pcie_axi_arsize;
  wire [17:0]  pcie_axi_aruser;
  wire         pcie_axi_arvalid;
  wire [63:0]  pcie_axi_awaddr;
  wire [1:0]   pcie_axi_awburst;
  wire [3:0]   pcie_axi_awcache;
  wire [15:0]  pcie_axi_awid;
  wire [7:0]   pcie_axi_awlen;
  wire [0:0]   pcie_axi_awlock;
  wire [2:0]   pcie_axi_awprot;
  wire [3:0]   pcie_axi_awqos;
  wire [3:0]   pcie_axi_awregion;
  wire [2:0]   pcie_axi_awsize;
  wire [17:0]  pcie_axi_awuser;
  wire         pcie_axi_awvalid;
  wire         pcie_axi_bready;
  wire         pcie_axi_rready;
  wire [127:0] pcie_axi_wdata;
  wire [15:0]  pcie_axi_wid;
  wire [0:0]   pcie_axi_wlast;
  wire [15:0]  pcie_axi_wstrb;
  wire [16:0]  pcie_axi_wuser;
  wire         pcie_axi_wvalid;

  wire  cpm_pcr_apben;
  wire  cpm_pcr_disnpiclk;
  wire  cpm_pcr_fabricen;
  wire  cpm_pcr_gatereg;
  wire  cpm_pcr_holdstate;
  wire  cpm_pcr_initstate;
  wire  cpm_pcr_memclr;
  wire [3:0] cpm_pcr_odisable;
  wire  cpm_pcr_pcomplete;
  wire  cpm_pcr_pwrdn;
  wire  cpm_pcr_scanclr;
  wire  cpm_pcr_startbisr;
  wire  cpm_pcr_startcal;
  wire  cpm_pcr_tristate;

  wire  cpm_ps_corr_irq;
  wire  cpm_ps_misc_irq;
  wire  cpm_ps_uncorr_irq;

  wire        ps_cpm_xpipe_ch0_phystatus;
  wire        ps_cpm_xpipe_ch1_phystatus;
  wire        ps_cpm_xpipe_ch2_phystatus;
  wire        ps_cpm_xpipe_ch3_phystatus;
  wire        ps_cpm_xpipe_ch4_phystatus;
  wire        ps_cpm_xpipe_ch5_phystatus;
  wire        ps_cpm_xpipe_ch6_phystatus;
  wire        ps_cpm_xpipe_ch7_phystatus;
  wire        ps_cpm_xpipe_ch8_phystatus;
  wire        ps_cpm_xpipe_ch9_phystatus;
  wire        ps_cpm_xpipe_ch10_phystatus;
  wire        ps_cpm_xpipe_ch11_phystatus;
  wire        ps_cpm_xpipe_ch12_phystatus;
  wire        ps_cpm_xpipe_ch13_phystatus;
  wire        ps_cpm_xpipe_ch14_phystatus;
  wire        ps_cpm_xpipe_ch15_phystatus;
  wire [1:0]  ps_cpm_xpipe_ch0_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch1_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch2_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch3_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch4_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch5_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch6_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch7_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch8_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch9_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch10_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch11_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch12_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch13_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch14_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch15_powerdown;
  wire [1:0]  ps_cpm_xpipe_ch0_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch1_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch2_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch3_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch4_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch5_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch6_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch7_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch8_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch9_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch10_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch11_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch12_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch13_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch14_rxcharisk;
  wire [1:0]  ps_cpm_xpipe_ch15_rxcharisk;
  wire [31:0] ps_cpm_xpipe_ch0_rxdata;
  wire [31:0] ps_cpm_xpipe_ch1_rxdata;
  wire [31:0] ps_cpm_xpipe_ch2_rxdata;
  wire [31:0] ps_cpm_xpipe_ch3_rxdata;
  wire [31:0] ps_cpm_xpipe_ch4_rxdata;
  wire [31:0] ps_cpm_xpipe_ch5_rxdata;
  wire [31:0] ps_cpm_xpipe_ch6_rxdata;
  wire [31:0] ps_cpm_xpipe_ch7_rxdata;
  wire [31:0] ps_cpm_xpipe_ch8_rxdata;
  wire [31:0] ps_cpm_xpipe_ch9_rxdata;
  wire [31:0] ps_cpm_xpipe_ch10_rxdata;
  wire [31:0] ps_cpm_xpipe_ch11_rxdata;
  wire [31:0] ps_cpm_xpipe_ch12_rxdata;
  wire [31:0] ps_cpm_xpipe_ch13_rxdata;
  wire [31:0] ps_cpm_xpipe_ch14_rxdata;
  wire [31:0] ps_cpm_xpipe_ch15_rxdata;
  wire        ps_cpm_xpipe_ch0_rxdatavalid;
  wire        ps_cpm_xpipe_ch1_rxdatavalid;
  wire        ps_cpm_xpipe_ch2_rxdatavalid;
  wire        ps_cpm_xpipe_ch3_rxdatavalid;
  wire        ps_cpm_xpipe_ch4_rxdatavalid;
  wire        ps_cpm_xpipe_ch5_rxdatavalid;
  wire        ps_cpm_xpipe_ch6_rxdatavalid;
  wire        ps_cpm_xpipe_ch7_rxdatavalid;
  wire        ps_cpm_xpipe_ch8_rxdatavalid;
  wire        ps_cpm_xpipe_ch9_rxdatavalid;
  wire        ps_cpm_xpipe_ch10_rxdatavalid;
  wire        ps_cpm_xpipe_ch11_rxdatavalid;
  wire        ps_cpm_xpipe_ch12_rxdatavalid;
  wire        ps_cpm_xpipe_ch13_rxdatavalid;
  wire        ps_cpm_xpipe_ch14_rxdatavalid;
  wire        ps_cpm_xpipe_ch15_rxdatavalid;
  wire        ps_cpm_xpipe_ch0_rxelecidle;
  wire        ps_cpm_xpipe_ch1_rxelecidle;
  wire        ps_cpm_xpipe_ch2_rxelecidle;
  wire        ps_cpm_xpipe_ch3_rxelecidle;
  wire        ps_cpm_xpipe_ch4_rxelecidle;
  wire        ps_cpm_xpipe_ch5_rxelecidle;
  wire        ps_cpm_xpipe_ch6_rxelecidle;
  wire        ps_cpm_xpipe_ch7_rxelecidle;
  wire        ps_cpm_xpipe_ch8_rxelecidle;
  wire        ps_cpm_xpipe_ch9_rxelecidle;
  wire        ps_cpm_xpipe_ch10_rxelecidle;
  wire        ps_cpm_xpipe_ch11_rxelecidle;
  wire        ps_cpm_xpipe_ch12_rxelecidle;
  wire        ps_cpm_xpipe_ch13_rxelecidle;
  wire        ps_cpm_xpipe_ch14_rxelecidle;
  wire        ps_cpm_xpipe_ch15_rxelecidle;
  wire        ps_cpm_xpipe_ch0_rxpolarity;
  wire        ps_cpm_xpipe_ch1_rxpolarity;
  wire        ps_cpm_xpipe_ch2_rxpolarity;
  wire        ps_cpm_xpipe_ch3_rxpolarity;
  wire        ps_cpm_xpipe_ch4_rxpolarity;
  wire        ps_cpm_xpipe_ch5_rxpolarity;
  wire        ps_cpm_xpipe_ch6_rxpolarity;
  wire        ps_cpm_xpipe_ch7_rxpolarity;
  wire        ps_cpm_xpipe_ch8_rxpolarity;
  wire        ps_cpm_xpipe_ch9_rxpolarity;
  wire        ps_cpm_xpipe_ch10_rxpolarity;
  wire        ps_cpm_xpipe_ch11_rxpolarity;
  wire        ps_cpm_xpipe_ch12_rxpolarity;
  wire        ps_cpm_xpipe_ch13_rxpolarity;
  wire        ps_cpm_xpipe_ch14_rxpolarity;
  wire        ps_cpm_xpipe_ch15_rxpolarity;
  wire        ps_cpm_xpipe_ch0_rxstartblock;
  wire        ps_cpm_xpipe_ch1_rxstartblock;
  wire        ps_cpm_xpipe_ch2_rxstartblock;
  wire        ps_cpm_xpipe_ch3_rxstartblock;
  wire        ps_cpm_xpipe_ch4_rxstartblock;
  wire        ps_cpm_xpipe_ch5_rxstartblock;
  wire        ps_cpm_xpipe_ch6_rxstartblock;
  wire        ps_cpm_xpipe_ch7_rxstartblock;
  wire        ps_cpm_xpipe_ch8_rxstartblock;
  wire        ps_cpm_xpipe_ch9_rxstartblock;
  wire        ps_cpm_xpipe_ch10_rxstartblock;
  wire        ps_cpm_xpipe_ch11_rxstartblock;
  wire        ps_cpm_xpipe_ch12_rxstartblock;
  wire        ps_cpm_xpipe_ch13_rxstartblock;
  wire        ps_cpm_xpipe_ch14_rxstartblock;
  wire        ps_cpm_xpipe_ch15_rxstartblock;
  wire [2:0]  ps_cpm_xpipe_ch0_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch1_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch2_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch3_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch4_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch5_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch6_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch7_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch8_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch9_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch10_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch11_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch12_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch13_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch14_rxstatus;
  wire [2:0]  ps_cpm_xpipe_ch15_rxstatus;
  wire [1:0]  ps_cpm_xpipe_ch0_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch1_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch2_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch3_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch4_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch5_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch6_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch7_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch8_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch9_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch10_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch11_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch12_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch13_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch14_rxsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch15_rxsyncheader;
  wire        ps_cpm_xpipe_ch0_rxtermination;
  wire        ps_cpm_xpipe_ch1_rxtermination;
  wire        ps_cpm_xpipe_ch2_rxtermination;
  wire        ps_cpm_xpipe_ch3_rxtermination;
  wire        ps_cpm_xpipe_ch4_rxtermination;
  wire        ps_cpm_xpipe_ch5_rxtermination;
  wire        ps_cpm_xpipe_ch6_rxtermination;
  wire        ps_cpm_xpipe_ch7_rxtermination;
  wire        ps_cpm_xpipe_ch8_rxtermination;
  wire        ps_cpm_xpipe_ch9_rxtermination;
  wire        ps_cpm_xpipe_ch10_rxtermination;
  wire        ps_cpm_xpipe_ch11_rxtermination;
  wire        ps_cpm_xpipe_ch12_rxtermination;
  wire        ps_cpm_xpipe_ch13_rxtermination;
  wire        ps_cpm_xpipe_ch14_rxtermination;
  wire        ps_cpm_xpipe_ch15_rxtermination;
  wire        ps_cpm_xpipe_ch0_rxvalid;
  wire        ps_cpm_xpipe_ch1_rxvalid;
  wire        ps_cpm_xpipe_ch2_rxvalid;
  wire        ps_cpm_xpipe_ch3_rxvalid;
  wire        ps_cpm_xpipe_ch4_rxvalid;
  wire        ps_cpm_xpipe_ch5_rxvalid;
  wire        ps_cpm_xpipe_ch6_rxvalid;
  wire        ps_cpm_xpipe_ch7_rxvalid;
  wire        ps_cpm_xpipe_ch8_rxvalid;
  wire        ps_cpm_xpipe_ch9_rxvalid;
  wire        ps_cpm_xpipe_ch10_rxvalid;
  wire        ps_cpm_xpipe_ch11_rxvalid;
  wire        ps_cpm_xpipe_ch12_rxvalid;
  wire        ps_cpm_xpipe_ch13_rxvalid;
  wire        ps_cpm_xpipe_ch14_rxvalid;
  wire        ps_cpm_xpipe_ch15_rxvalid;
  wire [1:0]  ps_cpm_xpipe_ch0_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch1_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch2_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch3_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch4_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch5_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch6_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch7_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch8_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch9_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch10_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch11_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch12_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch13_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch14_txcharisk;
  wire [1:0]  ps_cpm_xpipe_ch15_txcharisk;
  wire        ps_cpm_xpipe_ch0_txcompliance;
  wire        ps_cpm_xpipe_ch1_txcompliance;
  wire        ps_cpm_xpipe_ch2_txcompliance;
  wire        ps_cpm_xpipe_ch3_txcompliance;
  wire        ps_cpm_xpipe_ch4_txcompliance;
  wire        ps_cpm_xpipe_ch5_txcompliance;
  wire        ps_cpm_xpipe_ch6_txcompliance;
  wire        ps_cpm_xpipe_ch7_txcompliance;
  wire        ps_cpm_xpipe_ch8_txcompliance;
  wire        ps_cpm_xpipe_ch9_txcompliance;
  wire        ps_cpm_xpipe_ch10_txcompliance;
  wire        ps_cpm_xpipe_ch11_txcompliance;
  wire        ps_cpm_xpipe_ch12_txcompliance;
  wire        ps_cpm_xpipe_ch13_txcompliance;
  wire        ps_cpm_xpipe_ch14_txcompliance;
  wire        ps_cpm_xpipe_ch15_txcompliance;
  wire [31:0] ps_cpm_xpipe_ch0_txdata;
  wire [31:0] ps_cpm_xpipe_ch1_txdata;
  wire [31:0] ps_cpm_xpipe_ch2_txdata;
  wire [31:0] ps_cpm_xpipe_ch3_txdata;
  wire [31:0] ps_cpm_xpipe_ch4_txdata;
  wire [31:0] ps_cpm_xpipe_ch5_txdata;
  wire [31:0] ps_cpm_xpipe_ch6_txdata;
  wire [31:0] ps_cpm_xpipe_ch7_txdata;
  wire [31:0] ps_cpm_xpipe_ch8_txdata;
  wire [31:0] ps_cpm_xpipe_ch9_txdata;
  wire [31:0] ps_cpm_xpipe_ch10_txdata;
  wire [31:0] ps_cpm_xpipe_ch11_txdata;
  wire [31:0] ps_cpm_xpipe_ch12_txdata;
  wire [31:0] ps_cpm_xpipe_ch13_txdata;
  wire [31:0] ps_cpm_xpipe_ch14_txdata;
  wire [31:0] ps_cpm_xpipe_ch15_txdata;
  wire        ps_cpm_xpipe_ch0_txdatavalid;
  wire        ps_cpm_xpipe_ch1_txdatavalid;
  wire        ps_cpm_xpipe_ch2_txdatavalid;
  wire        ps_cpm_xpipe_ch3_txdatavalid;
  wire        ps_cpm_xpipe_ch4_txdatavalid;
  wire        ps_cpm_xpipe_ch5_txdatavalid;
  wire        ps_cpm_xpipe_ch6_txdatavalid;
  wire        ps_cpm_xpipe_ch7_txdatavalid;
  wire        ps_cpm_xpipe_ch8_txdatavalid;
  wire        ps_cpm_xpipe_ch9_txdatavalid;
  wire        ps_cpm_xpipe_ch10_txdatavalid;
  wire        ps_cpm_xpipe_ch11_txdatavalid;
  wire        ps_cpm_xpipe_ch12_txdatavalid;
  wire        ps_cpm_xpipe_ch13_txdatavalid;
  wire        ps_cpm_xpipe_ch14_txdatavalid;
  wire        ps_cpm_xpipe_ch15_txdatavalid;
  wire        ps_cpm_xpipe_ch0_txdeemph;
  wire        ps_cpm_xpipe_ch1_txdeemph;
  wire        ps_cpm_xpipe_ch2_txdeemph;
  wire        ps_cpm_xpipe_ch3_txdeemph;
  wire        ps_cpm_xpipe_ch4_txdeemph;
  wire        ps_cpm_xpipe_ch5_txdeemph;
  wire        ps_cpm_xpipe_ch6_txdeemph;
  wire        ps_cpm_xpipe_ch7_txdeemph;
  wire        ps_cpm_xpipe_ch8_txdeemph;
  wire        ps_cpm_xpipe_ch9_txdeemph;
  wire        ps_cpm_xpipe_ch10_txdeemph;
  wire        ps_cpm_xpipe_ch11_txdeemph;
  wire        ps_cpm_xpipe_ch12_txdeemph;
  wire        ps_cpm_xpipe_ch13_txdeemph;
  wire        ps_cpm_xpipe_ch14_txdeemph;
  wire        ps_cpm_xpipe_ch15_txdeemph;
  wire        ps_cpm_xpipe_ch0_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch1_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch2_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch3_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch4_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch5_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch6_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch7_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch8_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch9_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch10_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch11_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch12_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch13_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch14_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch15_txdetectrxloopback;
  wire        ps_cpm_xpipe_ch0_txelecidle;
  wire        ps_cpm_xpipe_ch1_txelecidle;
  wire        ps_cpm_xpipe_ch2_txelecidle;
  wire        ps_cpm_xpipe_ch3_txelecidle;
  wire        ps_cpm_xpipe_ch4_txelecidle;
  wire        ps_cpm_xpipe_ch5_txelecidle;
  wire        ps_cpm_xpipe_ch6_txelecidle;
  wire        ps_cpm_xpipe_ch7_txelecidle;
  wire        ps_cpm_xpipe_ch8_txelecidle;
  wire        ps_cpm_xpipe_ch9_txelecidle;
  wire        ps_cpm_xpipe_ch10_txelecidle;
  wire        ps_cpm_xpipe_ch11_txelecidle;
  wire        ps_cpm_xpipe_ch12_txelecidle;
  wire        ps_cpm_xpipe_ch13_txelecidle;
  wire        ps_cpm_xpipe_ch14_txelecidle;
  wire        ps_cpm_xpipe_ch15_txelecidle;
  wire [6:0]  ps_cpm_xpipe_ch0_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch1_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch2_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch3_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch4_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch5_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch6_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch7_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch8_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch9_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch10_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch11_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch12_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch13_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch14_txmaincursor;
  wire [6:0]  ps_cpm_xpipe_ch15_txmaincursor;
  wire [2:0]  ps_cpm_xpipe_ch0_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch1_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch2_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch3_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch4_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch5_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch6_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch7_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch8_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch9_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch10_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch11_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch12_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch13_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch14_txmargin;
  wire [2:0]  ps_cpm_xpipe_ch15_txmargin;
  wire [4:0]  ps_cpm_xpipe_ch0_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch1_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch2_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch3_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch4_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch5_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch6_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch7_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch8_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch9_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch10_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch11_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch12_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch13_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch14_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch15_txpostcursor;
  wire [4:0]  ps_cpm_xpipe_ch0_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch1_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch2_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch3_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch4_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch5_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch6_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch7_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch8_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch9_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch10_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch11_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch12_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch13_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch14_txprecursor;
  wire [4:0]  ps_cpm_xpipe_ch15_txprecursor;
  wire        ps_cpm_xpipe_ch0_txstartblock;
  wire        ps_cpm_xpipe_ch1_txstartblock;
  wire        ps_cpm_xpipe_ch2_txstartblock;
  wire        ps_cpm_xpipe_ch3_txstartblock;
  wire        ps_cpm_xpipe_ch4_txstartblock;
  wire        ps_cpm_xpipe_ch5_txstartblock;
  wire        ps_cpm_xpipe_ch6_txstartblock;
  wire        ps_cpm_xpipe_ch7_txstartblock;
  wire        ps_cpm_xpipe_ch8_txstartblock;
  wire        ps_cpm_xpipe_ch9_txstartblock;
  wire        ps_cpm_xpipe_ch10_txstartblock;
  wire        ps_cpm_xpipe_ch11_txstartblock;
  wire        ps_cpm_xpipe_ch12_txstartblock;
  wire        ps_cpm_xpipe_ch13_txstartblock;
  wire        ps_cpm_xpipe_ch14_txstartblock;
  wire        ps_cpm_xpipe_ch15_txstartblock;
  wire        ps_cpm_xpipe_ch0_txswing;
  wire        ps_cpm_xpipe_ch1_txswing;
  wire        ps_cpm_xpipe_ch2_txswing;
  wire        ps_cpm_xpipe_ch3_txswing;
  wire        ps_cpm_xpipe_ch4_txswing;
  wire        ps_cpm_xpipe_ch5_txswing;
  wire        ps_cpm_xpipe_ch6_txswing;
  wire        ps_cpm_xpipe_ch7_txswing;
  wire        ps_cpm_xpipe_ch8_txswing;
  wire        ps_cpm_xpipe_ch9_txswing;
  wire        ps_cpm_xpipe_ch10_txswing;
  wire        ps_cpm_xpipe_ch11_txswing;
  wire        ps_cpm_xpipe_ch12_txswing;
  wire        ps_cpm_xpipe_ch13_txswing;
  wire        ps_cpm_xpipe_ch14_txswing;
  wire        ps_cpm_xpipe_ch15_txswing;
  wire [1:0]  ps_cpm_xpipe_ch0_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch1_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch2_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch3_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch4_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch5_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch6_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch7_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch8_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch9_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch10_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch11_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch12_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch13_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch14_txsyncheader;
  wire [1:0]  ps_cpm_xpipe_ch15_txsyncheader;

  wire        ps_cpm_hsdp_xpipe_ch0_rxdatavalid;
  wire        ps_cpm_hsdp_xpipe_ch1_rxdatavalid;
  wire        ps_cpm_hsdp_xpipe_ch2_rxdatavalid;
  wire        ps_cpm_hsdp_xpipe_ch0_rxgearboxslip;
  wire        ps_cpm_hsdp_xpipe_ch1_rxgearboxslip;
  wire        ps_cpm_hsdp_xpipe_ch2_rxgearboxslip;
  wire [1:0]  ps_cpm_hsdp_xpipe_ch0_rxheader;
  wire [1:0]  ps_cpm_hsdp_xpipe_ch1_rxheader;
  wire [1:0]  ps_cpm_hsdp_xpipe_ch2_rxheader;
  wire        ps_cpm_hsdp_xpipe_ch0_rxheadervalid;
  wire        ps_cpm_hsdp_xpipe_ch1_rxheadervalid;
  wire        ps_cpm_hsdp_xpipe_ch2_rxheadervalid;
  wire        ps_cpm_hsdp_xpipe_ch0_rxpcsreset;
  wire        ps_cpm_hsdp_xpipe_ch1_rxpcsreset;
  wire        ps_cpm_hsdp_xpipe_ch2_rxpcsreset;
  wire        ps_cpm_hsdp_xpipe_ch0_rxresetdone;
  wire        ps_cpm_hsdp_xpipe_ch1_rxresetdone;
  wire        ps_cpm_hsdp_xpipe_ch2_rxresetdone;
  wire [1:0]  ps_cpm_hsdp_xpipe_ch0_txheader;
  wire [1:0]  ps_cpm_hsdp_xpipe_ch1_txheader;
  wire [1:0]  ps_cpm_hsdp_xpipe_ch2_txheader;
  wire        ps_cpm_hsdp_xpipe_ch0_txresetdone;
  wire        ps_cpm_hsdp_xpipe_ch1_txresetdone;
  wire        ps_cpm_hsdp_xpipe_ch2_txresetdone;
  wire [6:0]  ps_cpm_hsdp_xpipe_ch0_txsequence;
  wire [6:0]  ps_cpm_hsdp_xpipe_ch1_txsequence;
  wire [6:0]  ps_cpm_hsdp_xpipe_ch2_txsequence;

  wire ifpscpmhsdplinkxpipegtrxusrclk;
  wire ifpscpmhsdplinkxpipegtrxoutclk;
  wire ifpscpmintquadxpipephyreadytobot;
  wire ifpscpmintquadxpipephyreadyfrbot;

  wire        ps_cpm_link0_xpipe_bufgtce;
  wire        ps_cpm_link1_xpipe_bufgtce;
  wire [3:0]  ps_cpm_link0_xpipe_bufgtcemask;
  wire [3:0]  ps_cpm_link1_xpipe_bufgtcemask;
  wire [11:0] ps_cpm_link0_xpipe_bufgtdiv;
  wire [11:0] ps_cpm_link1_xpipe_bufgtdiv;
  wire        ps_cpm_link0_xpipe_bufgtrst;
  wire        ps_cpm_link1_xpipe_bufgtrst;
  wire [3:0]  ps_cpm_link0_xpipe_bufgtrstmask;
  wire [3:0]  ps_cpm_link1_xpipe_bufgtrstmask;
  wire        ps_cpm_link0_xpipe_gtoutclk;
  wire        ps_cpm_link1_xpipe_gtoutclk;
  wire        ps_cpm_link0_xpipe_gtpipeclk;
  wire        ps_cpm_link1_xpipe_gtpipeclk;
  wire        ps_cpm_link0_xpipe_pcielinkreachtarget;
  wire        ps_cpm_link1_xpipe_pcielinkreachtarget;
  wire [5:0]  ps_cpm_link0_xpipe_pcieltssmstate;
  wire [5:0]  ps_cpm_link1_xpipe_pcieltssmstate;
  wire        ps_cpm_link0_xpipe_pcieperstn;
  wire        ps_cpm_link1_xpipe_pcieperstn;
  wire        ps_cpm_link0_xpipe_phyesmadaptationsave;
  wire        ps_cpm_link1_xpipe_phyesmadaptationsave;
  wire        ps_cpm_link0_xpipe_phyready;
  wire        ps_cpm_link1_xpipe_phyready;
  wire [2:0]  ps_cpm_link0_xpipe_piperate;
  wire [2:0]  ps_cpm_link1_xpipe_piperate;

  wire        ps_cpm_q0_xpipe_rxmargin_req_ack;
  wire        ps_cpm_q1_xpipe_rxmargin_req_ack;
  wire        ps_cpm_q2_xpipe_rxmargin_req_ack;
  wire        ps_cpm_q3_xpipe_rxmargin_req_ack;
  wire [3:0]  ps_cpm_q0_xpipe_rxmargin_req_cmd;
  wire [3:0]  ps_cpm_q1_xpipe_rxmargin_req_cmd;
  wire [3:0]  ps_cpm_q2_xpipe_rxmargin_req_cmd;
  wire [3:0]  ps_cpm_q3_xpipe_rxmargin_req_cmd;
  wire [1:0]  ps_cpm_q0_xpipe_rxmargin_req_lanenum;
  wire [1:0]  ps_cpm_q1_xpipe_rxmargin_req_lanenum;
  wire [1:0]  ps_cpm_q2_xpipe_rxmargin_req_lanenum;
  wire [1:0]  ps_cpm_q3_xpipe_rxmargin_req_lanenum;
  wire [7:0]  ps_cpm_q0_xpipe_rxmargin_req_payload;
  wire [7:0]  ps_cpm_q1_xpipe_rxmargin_req_payload;
  wire [7:0]  ps_cpm_q2_xpipe_rxmargin_req_payload;
  wire [7:0]  ps_cpm_q3_xpipe_rxmargin_req_payload;
  wire        ps_cpm_q0_xpipe_rxmargin_req_req;
  wire        ps_cpm_q1_xpipe_rxmargin_req_req;
  wire        ps_cpm_q2_xpipe_rxmargin_req_req;
  wire        ps_cpm_q3_xpipe_rxmargin_req_req;
  wire        ps_cpm_q0_xpipe_rxmargin_res_ack;
  wire        ps_cpm_q1_xpipe_rxmargin_res_ack;
  wire        ps_cpm_q2_xpipe_rxmargin_res_ack;
  wire        ps_cpm_q3_xpipe_rxmargin_res_ack;
  wire [3:0]  ps_cpm_q0_xpipe_rxmargin_res_cmd;
  wire [3:0]  ps_cpm_q1_xpipe_rxmargin_res_cmd;
  wire [3:0]  ps_cpm_q2_xpipe_rxmargin_res_cmd;
  wire [3:0]  ps_cpm_q3_xpipe_rxmargin_res_cmd;
  wire [1:0]  ps_cpm_q0_xpipe_rxmargin_res_lanenum;
  wire [1:0]  ps_cpm_q1_xpipe_rxmargin_res_lanenum;
  wire [1:0]  ps_cpm_q2_xpipe_rxmargin_res_lanenum;
  wire [1:0]  ps_cpm_q3_xpipe_rxmargin_res_lanenum;
  wire [7:0]  ps_cpm_q0_xpipe_rxmargin_res_payload;
  wire [7:0]  ps_cpm_q1_xpipe_rxmargin_res_payload;
  wire [7:0]  ps_cpm_q2_xpipe_rxmargin_res_payload;
  wire [7:0]  ps_cpm_q3_xpipe_rxmargin_res_payload;
  wire        ps_cpm_q0_xpipe_rxmargin_res_req;
  wire        ps_cpm_q1_xpipe_rxmargin_res_req;
  wire        ps_cpm_q2_xpipe_rxmargin_res_req;
  wire        ps_cpm_q3_xpipe_rxmargin_res_req;

  wire cpm_osc_clk_div2;

  wire lpdcpminrefclk;
  wire lpdcpmswitchtimeoutcnt;
  wire lpdcpmtopswclk;

//CPM-XPIPE wires

  wire ref_clk;
  wire reset;
  wire xpipe_pcie_perst_n;
  wire xpipe_pcie_perst_n_1;
  wire q0q1_xpipe_pcie_perst_n_m;
  wire q0q1_xpipe_pcie_perst_n_m_1;
  wire q1q2_xpipe_pcie_perst_n_m;
  wire q1q2_xpipe_pcie_perst_n_m_1;
  wire q2q3_xpipe_pcie_perst_n_m;
  wire q2q3_xpipe_pcie_perst_n_m_1;

  wire xpipe_phyesmadaptsave;
  wire xpipe_phyesmadaptsave_1;

  wire q0q1_xpipe_phyesmadaptsave_m;
  wire q0q1_xpipe_phyesmadaptsave_m_1;

  wire q1q2_xpipe_phyesmadaptsave_m;
  wire q1q2_xpipe_phyesmadaptsave_m_1;

  wire q2q3_xpipe_phyesmadaptsave_m;
  wire q2q3_xpipe_phyesmadaptsave_m_1;

  wire q3q4_xpipe_phyesmadaptsave_m;
  wire q3q4_xpipe_phyesmadaptsave_m_1;

  wire xpipe_gt_pipeclk;
  wire xpipe_gt_pipeclk_1;
  wire xpipe_gt_rxusrclk;
  wire xpipe_gt_outclk;

  wire         q0q1_xpipe_gt_outclk_m;
  wire         q0q1_xpipe_gt_outclk_m_1;
  wire         q0q1_xpipe_gt_rxoutclk_m;
  wire         q0q1_xpipe_gt_rxusrclk_m;
  wire         q0q1_xpipe_gt_pipeclk_m;
  wire         q0q1_xpipe_gt_pipeclk_m_1;
  wire         q0q1_xpipe_bufgtce_m;
  wire         q0q1_xpipe_bufgtce_m_1;
  wire [3:0]   q0q1_xpipe_bufgtce_mask_m;
  wire [3:0]   q0q1_xpipe_bufgtce_mask_m_1;
  wire [11:0]  q0q1_xpipe_bufgtdiv_m;
  wire [11:0]  q0q1_xpipe_bufgtdiv_m_1;
  wire         q0q1_xpipe_bufgtrst_m;
  wire [3:0]   q0q1_xpipe_bufgtrst_mask_m;
  wire [3:0]   q0q1_xpipe_bufgtrst_mask_m_1;
  wire         q0q1_xpipe_bufgtrst_m_1;
  wire         q0q1_xpipe_phyready_fr_bot_m;
  wire         q0q1_xpipe_phyready_to_bot_m;

  wire         q1q2_xpipe_gt_outclk_m;
  wire         q1q2_xpipe_gt_outclk_m_1;
  wire         q1q2_xpipe_gt_rxoutclk_m;
  wire         q1q2_xpipe_gt_rxusrclk_m;
  wire         q1q2_xpipe_gt_pipeclk_m;
  wire         q1q2_xpipe_gt_pipeclk_m_1;
  wire         q1q2_xpipe_bufgtce_m;
  wire         q1q2_xpipe_bufgtce_m_1;
  wire [3:0]   q1q2_xpipe_bufgtce_mask_m;
  wire [3:0]   q1q2_xpipe_bufgtce_mask_m_1;
  wire [11:0]  q1q2_xpipe_bufgtdiv_m;
  wire [11:0]  q1q2_xpipe_bufgtdiv_m_1;
  wire         q1q2_xpipe_bufgtrst_m;
  wire [3:0]   q1q2_xpipe_bufgtrst_mask_m;
  wire [3:0]   q1q2_xpipe_bufgtrst_mask_m_1;
  wire         q1q2_xpipe_bufgtrst_m_1;
  wire         q1q2_xpipe_phyready_fr_bot_m;
  wire         q1q2_xpipe_phyready_to_bot_m;

  wire         q2q3_xpipe_gt_outclk_m;
  wire         q2q3_xpipe_gt_outclk_m_1;
  wire         q2q3_xpipe_gt_rxoutclk_m;
  wire         q2q3_xpipe_gt_rxusrclk_m;
  wire         q2q3_xpipe_gt_pipeclk_m;
  wire         q2q3_xpipe_gt_pipeclk_m_1;
  wire         q2q3_xpipe_bufgtce_m;
  wire         q2q3_xpipe_bufgtce_m_1;
  wire [3:0]   q2q3_xpipe_bufgtce_mask_m;
  wire [3:0]   q2q3_xpipe_bufgtce_mask_m_1;
  wire [11:0]  q2q3_xpipe_bufgtdiv_m;
  wire [11:0]  q2q3_xpipe_bufgtdiv_m_1;
  wire         q2q3_xpipe_bufgtrst_m;
  wire [3:0]   q2q3_xpipe_bufgtrst_mask_m;
  wire [3:0]   q2q3_xpipe_bufgtrst_mask_m_1;
  wire         q2q3_xpipe_bufgtrst_m_1;
  wire         q2q3_xpipe_phyready_fr_bot_m;
  wire         q2q3_xpipe_phyready_to_bot_m;

  wire xpipe_phy_ready;
  wire xpipe_phy_ready_1;

  wire xpipe_gt_outclk_1;
  wire xpipe_gt_rxoutclk;
  wire xpipe_phyready_to_bot;
  wire xpipe_bufgtce;

  wire [3:0]  xpipe_bufgtce_mask;
  wire [11:0] xpipe_bufgtdiv;
  wire        xpipe_bufgtrst;
  wire [3:0]  xpipe_bufgtrst_mask;
  wire        xpipe_bufgtce_1;
  wire [3:0]  xpipe_bufgtce_mask_1;
  wire [11:0] xpipe_bufgtdiv_1;
  wire        xpipe_bufgtrst_1;
  wire [3:0]  xpipe_bufgtrst_mask_1;
  wire        xpipe_phyready_fr_bot;
  wire [2:0]  xpipe_pcie_rate;
  wire [2:0]  xpipe_pcie_rate_1;
  wire        xpipe_pcielinkreachtarget;
  wire        xpipe_pcielinkreachtarget_1;

  wire q0q1_xpipe_pcielinkreachtarget_m;
  wire q0q1_xpipe_pcielinkreachtarget_m_1;
  wire q0q1_xpipe_phy_ready_m;
  wire q0q1_xpipe_phy_ready_m_1;

  wire q1q2_xpipe_phy_ready_m;
  wire q1q2_xpipe_phy_ready_m_1;
  wire q1q2_xpipe_pcielinkreachtarget_m;
  wire q1q2_xpipe_pcielinkreachtarget_m_1;

  wire q2q3_xpipe_phy_ready_m;
  wire q2q3_xpipe_phy_ready_m_1;
  wire q2q3_xpipe_pcielinkreachtarget_m;
  wire q2q3_xpipe_pcielinkreachtarget_m_1;

  wire xpipe_hsdp_rxgearboxslip;
  wire xpipe_hsdp_rxpcsreset;
  wire [1:0] xpipe_hsdp_txheader;
  wire [6:0] xpipe_hsdp_txsequence;
  wire xpipe_hsdp_rxdatavalid;
  wire [1:0] xpipe_hsdp_rxheader;
  wire xpipe_hsdp_rxheadervalid;
  wire xpipe_hsdp_rxresetdone;
  wire xpipe_hsdp_txresetdone;

  wire xpipe_hsdp_rxgearboxslip_1;
  wire xpipe_hsdp_rxpcsreset_1;
  wire [1:0] xpipe_hsdp_txheader_1;
  wire [6:0] xpipe_hsdp_txsequence_1;
  wire xpipe_hsdp_rxdatavalid_1;
  wire [1:0] xpipe_hsdp_rxheader_1;
  wire xpipe_hsdp_rxheadervalid_1;
  wire xpipe_hsdp_rxresetdone_1;
  wire xpipe_hsdp_txresetdone_1;

  wire xpipe_hsdp_rxgearboxslip_2;
  wire xpipe_hsdp_rxpcsreset_2;
  wire [1:0] xpipe_hsdp_txheader_2;
  wire [6:0] xpipe_hsdp_txsequence_2;
  wire xpipe_hsdp_rxdatavalid_2;
  wire [1:0] xpipe_hsdp_rxheader_2;
  wire xpipe_hsdp_rxheadervalid_2;
  wire xpipe_hsdp_rxresetdone_2;
  wire xpipe_hsdp_txresetdone_2;

  wire q0q1_xpipe_hsdp_rxgearboxslip;
  wire q0q1_xpipe_hsdp_rxpcsreset;
  wire [1:0] q0q1_xpipe_hsdp_txheader;
  wire [6:0] q0q1_xpipe_hsdp_txsequence;
  wire q0q1_xpipe_hsdp_rxdatavalid;
  wire [1:0] q0q1_xpipe_hsdp_rxheader;
  wire q0q1_xpipe_hsdp_rxheadervalid;
  wire q0q1_xpipe_hsdp_rxresetdone;
  wire q0q1_xpipe_hsdp_txresetdone;

  wire q0q1_xpipe_hsdp_rxgearboxslip_1;
  wire q0q1_xpipe_hsdp_rxpcsreset_1;
  wire [1:0] q0q1_xpipe_hsdp_txheader_1;
  wire [6:0] q0q1_xpipe_hsdp_txsequence_1;
  wire q0q1_xpipe_hsdp_rxdatavalid_1;
  wire [1:0] q0q1_xpipe_hsdp_rxheader_1;
  wire q0q1_xpipe_hsdp_rxheadervalid_1;
  wire q0q1_xpipe_hsdp_rxresetdone_1;
  wire q0q1_xpipe_hsdp_txresetdone_1;

  wire q0q1_xpipe_hsdp_rxgearboxslip_2;
  wire q0q1_xpipe_hsdp_rxpcsreset_2;
  wire [1:0] q0q1_xpipe_hsdp_txheader_2;
  wire [6:0] q0q1_xpipe_hsdp_txsequence_2;
  wire q0q1_xpipe_hsdp_rxdatavalid_2;
  wire [1:0] q0q1_xpipe_hsdp_rxheader_2;
  wire q0q1_xpipe_hsdp_rxheadervalid_2;
  wire q0q1_xpipe_hsdp_rxresetdone_2;
  wire q0q1_xpipe_hsdp_txresetdone_2;

  wire q1q2_xpipe_hsdp_rxgearboxslip;
  wire q1q2_xpipe_hsdp_rxpcsreset;
  wire [1:0] q1q2_xpipe_hsdp_txheader;
  wire [6:0] q1q2_xpipe_hsdp_txsequence;
  wire q1q2_xpipe_hsdp_rxdatavalid;
  wire [1:0] q1q2_xpipe_hsdp_rxheader;
  wire q1q2_xpipe_hsdp_rxheadervalid;
  wire q1q2_xpipe_hsdp_rxresetdone;
  wire q1q2_xpipe_hsdp_txresetdone;

  wire q1q2_xpipe_hsdp_rxgearboxslip_1;
  wire q1q2_xpipe_hsdp_rxpcsreset_1;
  wire [1:0] q1q2_xpipe_hsdp_txheader_1;
  wire [6:0] q1q2_xpipe_hsdp_txsequence_1;
  wire q1q2_xpipe_hsdp_rxdatavalid_1;
  wire [1:0] q1q2_xpipe_hsdp_rxheader_1;
  wire q1q2_xpipe_hsdp_rxheadervalid_1;
  wire q1q2_xpipe_hsdp_rxresetdone_1;
  wire q1q2_xpipe_hsdp_txresetdone_1;

  wire q1q2_xpipe_hsdp_rxgearboxslip_2;
  wire q1q2_xpipe_hsdp_rxpcsreset_2;
  wire [1:0] q1q2_xpipe_hsdp_txheader_2;
  wire [6:0] q1q2_xpipe_hsdp_txsequence_2;
  wire q1q2_xpipe_hsdp_rxdatavalid_2;
  wire [1:0] q1q2_xpipe_hsdp_rxheader_2;
  wire q1q2_xpipe_hsdp_rxheadervalid_2;
  wire q1q2_xpipe_hsdp_rxresetdone_2;
  wire q1q2_xpipe_hsdp_txresetdone_2;

  wire q2q3_xpipe_hsdp_rxgearboxslip;
  wire q2q3_xpipe_hsdp_rxpcsreset;
  wire [1:0] q2q3_xpipe_hsdp_txheader;
  wire [6:0] q2q3_xpipe_hsdp_txsequence;
  wire q2q3_xpipe_hsdp_rxdatavalid;
  wire [1:0] q2q3_xpipe_hsdp_rxheader;
  wire q2q3_xpipe_hsdp_rxheadervalid;
  wire q2q3_xpipe_hsdp_rxresetdone;
  wire q2q3_xpipe_hsdp_txresetdone;

  wire q2q3_xpipe_hsdp_rxgearboxslip_1;
  wire q2q3_xpipe_hsdp_rxpcsreset_1;
  wire [1:0] q2q3_xpipe_hsdp_txheader_1;
  wire [6:0] q2q3_xpipe_hsdp_txsequence_1;
  wire q2q3_xpipe_hsdp_rxdatavalid_1;
  wire [1:0] q2q3_xpipe_hsdp_rxheader_1;
  wire q2q3_xpipe_hsdp_rxheadervalid_1;
  wire q2q3_xpipe_hsdp_rxresetdone_1;
  wire q2q3_xpipe_hsdp_txresetdone_1;

  wire q2q3_xpipe_hsdp_rxgearboxslip_2;
  wire q2q3_xpipe_hsdp_rxpcsreset_2;
  wire [1:0] q2q3_xpipe_hsdp_txheader_2;
  wire [6:0] q2q3_xpipe_hsdp_txsequence_2;
  wire q2q3_xpipe_hsdp_rxdatavalid_2;
  wire [1:0] q2q3_xpipe_hsdp_rxheader_2;
  wire q2q3_xpipe_hsdp_rxheadervalid_2;
  wire q2q3_xpipe_hsdp_rxresetdone_2;
  wire q2q3_xpipe_hsdp_txresetdone_2;

  wire [1:0] xpipe_rxmarginreslanenum;
  wire [1:0] xpipe_rxmarginreslanenum_1;
  wire [1:0] xpipe_rxmarginreslanenum_2;
  wire [1:0] xpipe_rxmarginreslanenum_3;
  wire [3:0] xpipe_rxmarginrescmd;
  wire [3:0] xpipe_rxmarginrescmd_1;
  wire [3:0] xpipe_rxmarginrescmd_2;
  wire [3:0] xpipe_rxmarginrescmd_3;
  wire [7:0] xpipe_rxmarginrespayload;
  wire [7:0] xpipe_rxmarginrespayload_1;
  wire [7:0] xpipe_rxmarginrespayload_2;
  wire [7:0] xpipe_rxmarginrespayload_3;

  wire  xpipe_rxmarginresreq;
  wire  xpipe_rxmarginresreq_1;
  wire  xpipe_rxmarginresreq_2;
  wire  xpipe_rxmarginresreq_3;

  wire [1:0] xpipe_rxmarginreqlanenum;
  wire [1:0] xpipe_rxmarginreqlanenum_1;
  wire [1:0] xpipe_rxmarginreqlanenum_2;
  wire [1:0] xpipe_rxmarginreqlanenum_3;
  wire [3:0] xpipe_rxmarginreqcmd;
  wire [3:0] xpipe_rxmarginreqcmd_1;
  wire [3:0] xpipe_rxmarginreqcmd_2;
  wire [3:0] xpipe_rxmarginreqcmd_3;
  wire [5:0] xpipe_pcieltssmstate;
  wire [5:0] xpipe_pcieltssmstate_1;

  wire [7:0] xpipe_rxmarginreqpayload;
  wire [7:0] xpipe_rxmarginreqpayload_1;
  wire [7:0] xpipe_rxmarginreqpayload_2;
  wire [7:0] xpipe_rxmarginreqpayload_3;

  wire  xpipe_rxmarginreqreq;
  wire  xpipe_rxmarginreqreq_1;
  wire  xpipe_rxmarginreqreq_2;
  wire  xpipe_rxmarginreqreq_3;
  wire  xpipe_rxmarginresack;
  wire  xpipe_rxmarginresack_1;
  wire  xpipe_rxmarginresack_2;
  wire  xpipe_rxmarginresack_3;

  wire  xpipe_rxmarginreqack;
  wire  xpipe_rxmarginreqack_1;
  wire  xpipe_rxmarginreqack_2;
  wire  xpipe_rxmarginreqack_3;

  wire [1:0] q0q1_xpipe_rxmarginreqlanenum_m;
  wire [1:0] q0q1_xpipe_rxmarginreqlanenum_m_1;
  wire [1:0] q0q1_xpipe_rxmarginreqlanenum_m_2;
  wire [1:0] q0q1_xpipe_rxmarginreqlanenum_m_3;
  wire [2:0] q0q1_xpipe_pcie_rate_m;
  wire [2:0] q0q1_xpipe_pcie_rate_m_1;
  wire [3:0] q0q1_xpipe_rxmarginreqcmd_m;
  wire [3:0] q0q1_xpipe_rxmarginreqcmd_m_1;
  wire [3:0] q0q1_xpipe_rxmarginreqcmd_m_2;
  wire [3:0] q0q1_xpipe_rxmarginreqcmd_m_3;
  wire [7:0] q0q1_xpipe_rxmarginreqpayload_m;
  wire [7:0] q0q1_xpipe_rxmarginreqpayload_m_1;
  wire [7:0] q0q1_xpipe_rxmarginreqpayload_m_2;
  wire [7:0] q0q1_xpipe_rxmarginreqpayload_m_3;
  wire  q0q1_xpipe_rxmarginresreq_m;
  wire  q0q1_xpipe_rxmarginresreq_m_1;
  wire  q0q1_xpipe_rxmarginresreq_m_2;
  wire  q0q1_xpipe_rxmarginresreq_m_3;
  wire [1:0] q0q1_xpipe_rxmarginreslanenum_m;
  wire [1:0] q0q1_xpipe_rxmarginreslanenum_m_1;
  wire [1:0] q0q1_xpipe_rxmarginreslanenum_m_2;
  wire [1:0] q0q1_xpipe_rxmarginreslanenum_m_3;
  wire [3:0] q0q1_xpipe_rxmarginrescmd_m;
  wire [3:0] q0q1_xpipe_rxmarginrescmd_m_1;
  wire [3:0] q0q1_xpipe_rxmarginrescmd_m_2;
  wire [3:0] q0q1_xpipe_rxmarginrescmd_m_3;
  wire [5:0] q0q1_xpipe_pcieltssmstate_m;
  wire [5:0] q0q1_xpipe_pcieltssmstate_m_1;
  wire [7:0] q0q1_xpipe_rxmarginrespayload_m;
  wire [7:0] q0q1_xpipe_rxmarginrespayload_m_1;
  wire [7:0] q0q1_xpipe_rxmarginrespayload_m_2;
  wire [7:0] q0q1_xpipe_rxmarginrespayload_m_3;
  wire  q0q1_xpipe_rxmarginreqreq_m;
  wire  q0q1_xpipe_rxmarginreqreq_m_1;
  wire  q0q1_xpipe_rxmarginreqreq_m_2;
  wire  q0q1_xpipe_rxmarginreqreq_m_3;
  wire  q0q1_xpipe_rxmarginresack_m;
  wire  q0q1_xpipe_rxmarginresack_m_1;
  wire  q0q1_xpipe_rxmarginresack_m_2;
  wire  q0q1_xpipe_rxmarginresack_m_3;
  wire  q0q1_xpipe_rxmarginreqack_m;
  wire  q0q1_xpipe_rxmarginreqack_m_1;
  wire  q0q1_xpipe_rxmarginreqack_m_2;
  wire  q0q1_xpipe_rxmarginreqack_m_3;

  wire [1:0] q1q2_xpipe_rxmarginreqlanenum_m;
  wire [1:0] q1q2_xpipe_rxmarginreqlanenum_m_1;
  wire [1:0] q1q2_xpipe_rxmarginreqlanenum_m_2;
  wire [1:0] q1q2_xpipe_rxmarginreqlanenum_m_3;
  wire [2:0] q1q2_xpipe_pcie_rate_m;
  wire [2:0] q1q2_xpipe_pcie_rate_m_1;
  wire [3:0] q1q2_xpipe_rxmarginreqcmd_m;
  wire [3:0] q1q2_xpipe_rxmarginreqcmd_m_1;
  wire [3:0] q1q2_xpipe_rxmarginreqcmd_m_2;
  wire [3:0] q1q2_xpipe_rxmarginreqcmd_m_3;
  wire [7:0] q1q2_xpipe_rxmarginreqpayload_m;
  wire [7:0] q1q2_xpipe_rxmarginreqpayload_m_1;
  wire [7:0] q1q2_xpipe_rxmarginreqpayload_m_2;
  wire [7:0] q1q2_xpipe_rxmarginreqpayload_m_3;
  wire  q1q2_xpipe_rxmarginresreq_m;
  wire  q1q2_xpipe_rxmarginresreq_m_1;
  wire  q1q2_xpipe_rxmarginresreq_m_2;
  wire  q1q2_xpipe_rxmarginresreq_m_3;
  wire [1:0] q1q2_xpipe_rxmarginreslanenum_m;
  wire [1:0] q1q2_xpipe_rxmarginreslanenum_m_1;
  wire [1:0] q1q2_xpipe_rxmarginreslanenum_m_2;
  wire [1:0] q1q2_xpipe_rxmarginreslanenum_m_3;
  wire [3:0] q1q2_xpipe_rxmarginrescmd_m;
  wire [3:0] q1q2_xpipe_rxmarginrescmd_m_1;
  wire [3:0] q1q2_xpipe_rxmarginrescmd_m_2;
  wire [3:0] q1q2_xpipe_rxmarginrescmd_m_3;
  wire [5:0] q1q2_xpipe_pcieltssmstate_m;
  wire [5:0] q1q2_xpipe_pcieltssmstate_m_1;
  wire [7:0] q1q2_xpipe_rxmarginrespayload_m;
  wire [7:0] q1q2_xpipe_rxmarginrespayload_m_1;
  wire [7:0] q1q2_xpipe_rxmarginrespayload_m_2;
  wire [7:0] q1q2_xpipe_rxmarginrespayload_m_3;
  wire  q1q2_xpipe_rxmarginreqreq_m;
  wire  q1q2_xpipe_rxmarginreqreq_m_1;
  wire  q1q2_xpipe_rxmarginreqreq_m_2;
  wire  q1q2_xpipe_rxmarginreqreq_m_3;
  wire  q1q2_xpipe_rxmarginresack_m;
  wire  q1q2_xpipe_rxmarginresack_m_1;
  wire  q1q2_xpipe_rxmarginresack_m_2;
  wire  q1q2_xpipe_rxmarginresack_m_3;
  wire  q1q2_xpipe_rxmarginreqack_m;
  wire  q1q2_xpipe_rxmarginreqack_m_1;
  wire  q1q2_xpipe_rxmarginreqack_m_2;
  wire  q1q2_xpipe_rxmarginreqack_m_3;

  wire [1:0] q2q3_xpipe_rxmarginreqlanenum_m;
  wire [1:0] q2q3_xpipe_rxmarginreqlanenum_m_1;
  wire [1:0] q2q3_xpipe_rxmarginreqlanenum_m_2;
  wire [1:0] q2q3_xpipe_rxmarginreqlanenum_m_3;
  wire [2:0] q2q3_xpipe_pcie_rate_m;
  wire [2:0] q2q3_xpipe_pcie_rate_m_1;
  wire [3:0] q2q3_xpipe_rxmarginreqcmd_m;
  wire [3:0] q2q3_xpipe_rxmarginreqcmd_m_1;
  wire [3:0] q2q3_xpipe_rxmarginreqcmd_m_2;
  wire [3:0] q2q3_xpipe_rxmarginreqcmd_m_3;
  wire [7:0] q2q3_xpipe_rxmarginreqpayload_m;
  wire [7:0] q2q3_xpipe_rxmarginreqpayload_m_1;
  wire [7:0] q2q3_xpipe_rxmarginreqpayload_m_2;
  wire [7:0] q2q3_xpipe_rxmarginreqpayload_m_3;
  wire  q2q3_xpipe_rxmarginresreq_m;
  wire  q2q3_xpipe_rxmarginresreq_m_1;
  wire  q2q3_xpipe_rxmarginresreq_m_2;
  wire  q2q3_xpipe_rxmarginresreq_m_3;
  wire [1:0] q2q3_xpipe_rxmarginreslanenum_m;
  wire [1:0] q2q3_xpipe_rxmarginreslanenum_m_1;
  wire [1:0] q2q3_xpipe_rxmarginreslanenum_m_2;
  wire [1:0] q2q3_xpipe_rxmarginreslanenum_m_3;
  wire [3:0] q2q3_xpipe_rxmarginrescmd_m;
  wire [3:0] q2q3_xpipe_rxmarginrescmd_m_1;
  wire [3:0] q2q3_xpipe_rxmarginrescmd_m_2;
  wire [3:0] q2q3_xpipe_rxmarginrescmd_m_3;
  wire [5:0] q2q3_xpipe_pcieltssmstate_m;
  wire [5:0] q2q3_xpipe_pcieltssmstate_m_1;
  wire [7:0] q2q3_xpipe_rxmarginrespayload_m;
  wire [7:0] q2q3_xpipe_rxmarginrespayload_m_1;
  wire [7:0] q2q3_xpipe_rxmarginrespayload_m_2;
  wire [7:0] q2q3_xpipe_rxmarginrespayload_m_3;
  wire  q2q3_xpipe_rxmarginreqreq_m;
  wire  q2q3_xpipe_rxmarginreqreq_m_1;
  wire  q2q3_xpipe_rxmarginreqreq_m_2;
  wire  q2q3_xpipe_rxmarginreqreq_m_3;
  wire  q2q3_xpipe_rxmarginresack_m;
  wire  q2q3_xpipe_rxmarginresack_m_1;
  wire  q2q3_xpipe_rxmarginresack_m_2;
  wire  q2q3_xpipe_rxmarginresack_m_3;
  wire  q2q3_xpipe_rxmarginreqack_m;
  wire  q2q3_xpipe_rxmarginreqack_m_1;
  wire  q2q3_xpipe_rxmarginreqack_m_2;
  wire  q2q3_xpipe_rxmarginreqack_m_3;

  wire  xpipe_pipe_ch0_phystatus;
  wire [1:0] xpipe_pipe_ch0_rxcharisk;
  wire [31:0] xpipe_pipe_ch0_rxdata;
  wire  xpipe_pipe_ch0_rxdatavalid;
  wire  xpipe_pipe_ch0_rxelecidle;
  wire  xpipe_pipe_ch0_rxstartblock;
  wire [2:0] xpipe_pipe_ch0_rxstatus;
  wire [1:0] xpipe_pipe_ch0_rxsyncheader;
  wire  xpipe_pipe_ch0_rxvalid;
  wire [1:0] xpipe_pipe_ch0_powerdown;
  wire  xpipe_pipe_ch0_rxpolarity;
  wire  xpipe_pipe_ch0_rxtermination;
  wire [1:0] xpipe_pipe_ch0_txcharisk;
  wire  xpipe_pipe_ch0_txcompliance;
  wire [31:0] xpipe_pipe_ch0_txdata;
  wire  xpipe_pipe_ch0_txdatavalid;
  wire  xpipe_pipe_ch0_txdeemph;
  wire  xpipe_pipe_ch0_txdetectrxloopback;
  wire  xpipe_pipe_ch0_txelecidle;
  wire [6:0] xpipe_pipe_ch0_txmaincursor;
  wire [2:0] xpipe_pipe_ch0_txmargin;
  wire [4:0] xpipe_pipe_ch0_txpostcursor;
  wire [4:0] xpipe_pipe_ch0_txprecursor;
  wire  xpipe_pipe_ch0_txstartblock;
  wire  xpipe_pipe_ch0_txswing;
  wire [1:0] xpipe_pipe_ch0_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch0_powerdown_m;
  wire  q0q1_xpipe_pipe_ch0_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch0_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch0_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch0_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch0_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch0_txdata_m;
  wire  q0q1_xpipe_pipe_ch0_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch0_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch0_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch0_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch0_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch0_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch0_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch0_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch0_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch0_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch0_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch0_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch0_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch0_rxdata_m;
  wire  q0q1_xpipe_pipe_ch0_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch0_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch0_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch0_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch0_rxvalid_m;

  wire  xpipe_pipe_ch1_phystatus;
  wire [1:0] xpipe_pipe_ch1_rxcharisk;
  wire [31:0] xpipe_pipe_ch1_rxdata;
  wire  xpipe_pipe_ch1_rxdatavalid;
  wire  xpipe_pipe_ch1_rxelecidle;
  wire  xpipe_pipe_ch1_rxstartblock;
  wire [2:0] xpipe_pipe_ch1_rxstatus;
  wire [1:0] xpipe_pipe_ch1_rxsyncheader;
  wire  xpipe_pipe_ch1_rxvalid;
  wire [1:0] xpipe_pipe_ch1_powerdown;
  wire  xpipe_pipe_ch1_rxpolarity;
  wire  xpipe_pipe_ch1_rxtermination;
  wire [1:0] xpipe_pipe_ch1_txcharisk;
  wire  xpipe_pipe_ch1_txcompliance;
  wire [31:0] xpipe_pipe_ch1_txdata;
  wire  xpipe_pipe_ch1_txdatavalid;
  wire  xpipe_pipe_ch1_txdeemph;
  wire  xpipe_pipe_ch1_txdetectrxloopback;
  wire  xpipe_pipe_ch1_txelecidle;
  wire [6:0] xpipe_pipe_ch1_txmaincursor;
  wire [2:0] xpipe_pipe_ch1_txmargin;
  wire [4:0] xpipe_pipe_ch1_txpostcursor;
  wire [4:0] xpipe_pipe_ch1_txprecursor;
  wire  xpipe_pipe_ch1_txstartblock;
  wire  xpipe_pipe_ch1_txswing;
  wire [1:0] xpipe_pipe_ch1_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch1_powerdown_m;
  wire  q0q1_xpipe_pipe_ch1_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch1_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch1_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch1_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch1_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch1_txdata_m;
  wire  q0q1_xpipe_pipe_ch1_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch1_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch1_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch1_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch1_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch1_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch1_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch1_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch1_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch1_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch1_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch1_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch1_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch1_rxdata_m;
  wire  q0q1_xpipe_pipe_ch1_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch1_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch1_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch1_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch1_rxvalid_m;

  wire  xpipe_pipe_ch2_phystatus;
  wire [1:0] xpipe_pipe_ch2_rxcharisk;
  wire [31:0] xpipe_pipe_ch2_rxdata;
  wire  xpipe_pipe_ch2_rxdatavalid;
  wire  xpipe_pipe_ch2_rxelecidle;
  wire  xpipe_pipe_ch2_rxstartblock;
  wire [2:0] xpipe_pipe_ch2_rxstatus;
  wire [1:0] xpipe_pipe_ch2_rxsyncheader;
  wire  xpipe_pipe_ch2_rxvalid;
  wire [1:0] xpipe_pipe_ch2_powerdown;
  wire  xpipe_pipe_ch2_rxpolarity;
  wire  xpipe_pipe_ch2_rxtermination;
  wire [1:0] xpipe_pipe_ch2_txcharisk;
  wire  xpipe_pipe_ch2_txcompliance;
  wire [31:0] xpipe_pipe_ch2_txdata;
  wire  xpipe_pipe_ch2_txdatavalid;
  wire  xpipe_pipe_ch2_txdeemph;
  wire  xpipe_pipe_ch2_txdetectrxloopback;
  wire  xpipe_pipe_ch2_txelecidle;
  wire [6:0] xpipe_pipe_ch2_txmaincursor;
  wire [2:0] xpipe_pipe_ch2_txmargin;
  wire [4:0] xpipe_pipe_ch2_txpostcursor;
  wire [4:0] xpipe_pipe_ch2_txprecursor;
  wire  xpipe_pipe_ch2_txstartblock;
  wire  xpipe_pipe_ch2_txswing;
  wire [1:0] xpipe_pipe_ch2_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch2_powerdown_m;
  wire  q0q1_xpipe_pipe_ch2_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch2_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch2_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch2_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch2_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch2_txdata_m;
  wire  q0q1_xpipe_pipe_ch2_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch2_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch2_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch2_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch2_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch2_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch2_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch2_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch2_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch2_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch2_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch2_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch2_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch2_rxdata_m;
  wire  q0q1_xpipe_pipe_ch2_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch2_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch2_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch2_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch2_rxvalid_m;

  wire  xpipe_pipe_ch3_phystatus;
  wire [1:0] xpipe_pipe_ch3_rxcharisk;
  wire [31:0] xpipe_pipe_ch3_rxdata;
  wire  xpipe_pipe_ch3_rxdatavalid;
  wire  xpipe_pipe_ch3_rxelecidle;
  wire  xpipe_pipe_ch3_rxstartblock;
  wire [2:0] xpipe_pipe_ch3_rxstatus;
  wire [1:0] xpipe_pipe_ch3_rxsyncheader;
  wire  xpipe_pipe_ch3_rxvalid;
  wire [1:0] xpipe_pipe_ch3_powerdown;
  wire  xpipe_pipe_ch3_rxpolarity;
  wire  xpipe_pipe_ch3_rxtermination;
  wire [1:0] xpipe_pipe_ch3_txcharisk;
  wire  xpipe_pipe_ch3_txcompliance;
  wire [31:0] xpipe_pipe_ch3_txdata;
  wire  xpipe_pipe_ch3_txdatavalid;
  wire  xpipe_pipe_ch3_txdeemph;
  wire  xpipe_pipe_ch3_txdetectrxloopback;
  wire  xpipe_pipe_ch3_txelecidle;
  wire [6:0] xpipe_pipe_ch3_txmaincursor;
  wire [2:0] xpipe_pipe_ch3_txmargin;
  wire [4:0] xpipe_pipe_ch3_txpostcursor;
  wire [4:0] xpipe_pipe_ch3_txprecursor;
  wire  xpipe_pipe_ch3_txstartblock;
  wire  xpipe_pipe_ch3_txswing;
  wire [1:0] xpipe_pipe_ch3_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch3_powerdown_m;
  wire  q0q1_xpipe_pipe_ch3_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch3_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch3_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch3_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch3_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch3_txdata_m;
  wire  q0q1_xpipe_pipe_ch3_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch3_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch3_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch3_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch3_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch3_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch3_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch3_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch3_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch3_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch3_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch3_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch3_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch3_rxdata_m;
  wire  q0q1_xpipe_pipe_ch3_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch3_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch3_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch3_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch3_rxvalid_m;

  wire  xpipe_pipe_ch4_phystatus;
  wire [1:0] xpipe_pipe_ch4_rxcharisk;
  wire [31:0] xpipe_pipe_ch4_rxdata;
  wire  xpipe_pipe_ch4_rxdatavalid;
  wire  xpipe_pipe_ch4_rxelecidle;
  wire  xpipe_pipe_ch4_rxstartblock;
  wire [2:0] xpipe_pipe_ch4_rxstatus;
  wire [1:0] xpipe_pipe_ch4_rxsyncheader;
  wire  xpipe_pipe_ch4_rxvalid;
  wire [1:0] xpipe_pipe_ch4_powerdown;
  wire  xpipe_pipe_ch4_rxpolarity;
  wire  xpipe_pipe_ch4_rxtermination;
  wire [1:0] xpipe_pipe_ch4_txcharisk;
  wire  xpipe_pipe_ch4_txcompliance;
  wire [31:0] xpipe_pipe_ch4_txdata;
  wire  xpipe_pipe_ch4_txdatavalid;
  wire  xpipe_pipe_ch4_txdeemph;
  wire  xpipe_pipe_ch4_txdetectrxloopback;
  wire  xpipe_pipe_ch4_txelecidle;
  wire [6:0] xpipe_pipe_ch4_txmaincursor;
  wire [2:0] xpipe_pipe_ch4_txmargin;
  wire [4:0] xpipe_pipe_ch4_txpostcursor;
  wire [4:0] xpipe_pipe_ch4_txprecursor;
  wire  xpipe_pipe_ch4_txstartblock;
  wire  xpipe_pipe_ch4_txswing;
  wire [1:0] xpipe_pipe_ch4_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch4_powerdown_m;
  wire  q0q1_xpipe_pipe_ch4_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch4_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch4_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch4_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch4_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch4_txdata_m;
  wire  q0q1_xpipe_pipe_ch4_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch4_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch4_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch4_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch4_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch4_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch4_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch4_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch4_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch4_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch4_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch4_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch4_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch4_rxdata_m;
  wire  q0q1_xpipe_pipe_ch4_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch4_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch4_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch4_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch4_rxvalid_m;

  wire  xpipe_pipe_ch5_phystatus;
  wire [1:0] xpipe_pipe_ch5_rxcharisk;
  wire [31:0] xpipe_pipe_ch5_rxdata;
  wire  xpipe_pipe_ch5_rxdatavalid;
  wire  xpipe_pipe_ch5_rxelecidle;
  wire  xpipe_pipe_ch5_rxstartblock;
  wire [2:0] xpipe_pipe_ch5_rxstatus;
  wire [1:0] xpipe_pipe_ch5_rxsyncheader;
  wire  xpipe_pipe_ch5_rxvalid;
  wire [1:0] xpipe_pipe_ch5_powerdown;
  wire  xpipe_pipe_ch5_rxpolarity;
  wire  xpipe_pipe_ch5_rxtermination;
  wire [1:0] xpipe_pipe_ch5_txcharisk;
  wire  xpipe_pipe_ch5_txcompliance;
  wire [31:0] xpipe_pipe_ch5_txdata;
  wire  xpipe_pipe_ch5_txdatavalid;
  wire  xpipe_pipe_ch5_txdeemph;
  wire  xpipe_pipe_ch5_txdetectrxloopback;
  wire  xpipe_pipe_ch5_txelecidle;
  wire [6:0] xpipe_pipe_ch5_txmaincursor;
  wire [2:0] xpipe_pipe_ch5_txmargin;
  wire [4:0] xpipe_pipe_ch5_txpostcursor;
  wire [4:0] xpipe_pipe_ch5_txprecursor;
  wire  xpipe_pipe_ch5_txstartblock;
  wire  xpipe_pipe_ch5_txswing;
  wire [1:0] xpipe_pipe_ch5_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch5_powerdown_m;
  wire  q0q1_xpipe_pipe_ch5_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch5_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch5_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch5_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch5_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch5_txdata_m;
  wire  q0q1_xpipe_pipe_ch5_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch5_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch5_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch5_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch5_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch5_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch5_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch5_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch5_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch5_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch5_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch5_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch5_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch5_rxdata_m;
  wire  q0q1_xpipe_pipe_ch5_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch5_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch5_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch5_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch5_rxvalid_m;

  wire  xpipe_pipe_ch6_phystatus;
  wire [1:0] xpipe_pipe_ch6_rxcharisk;
  wire [31:0] xpipe_pipe_ch6_rxdata;
  wire  xpipe_pipe_ch6_rxdatavalid;
  wire  xpipe_pipe_ch6_rxelecidle;
  wire  xpipe_pipe_ch6_rxstartblock;
  wire [2:0] xpipe_pipe_ch6_rxstatus;
  wire [1:0] xpipe_pipe_ch6_rxsyncheader;
  wire  xpipe_pipe_ch6_rxvalid;
  wire [1:0] xpipe_pipe_ch6_powerdown;
  wire  xpipe_pipe_ch6_rxpolarity;
  wire  xpipe_pipe_ch6_rxtermination;
  wire [1:0] xpipe_pipe_ch6_txcharisk;
  wire  xpipe_pipe_ch6_txcompliance;
  wire [31:0] xpipe_pipe_ch6_txdata;
  wire  xpipe_pipe_ch6_txdatavalid;
  wire  xpipe_pipe_ch6_txdeemph;
  wire  xpipe_pipe_ch6_txdetectrxloopback;
  wire  xpipe_pipe_ch6_txelecidle;
  wire [6:0] xpipe_pipe_ch6_txmaincursor;
  wire [2:0] xpipe_pipe_ch6_txmargin;
  wire [4:0] xpipe_pipe_ch6_txpostcursor;
  wire [4:0] xpipe_pipe_ch6_txprecursor;
  wire  xpipe_pipe_ch6_txstartblock;
  wire  xpipe_pipe_ch6_txswing;
  wire [1:0] xpipe_pipe_ch6_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch6_powerdown_m;
  wire  q0q1_xpipe_pipe_ch6_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch6_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch6_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch6_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch6_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch6_txdata_m;
  wire  q0q1_xpipe_pipe_ch6_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch6_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch6_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch6_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch6_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch6_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch6_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch6_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch6_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch6_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch6_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch6_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch6_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch6_rxdata_m;
  wire  q0q1_xpipe_pipe_ch6_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch6_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch6_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch6_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch6_rxvalid_m;

  wire  xpipe_pipe_ch7_phystatus;
  wire [1:0] xpipe_pipe_ch7_rxcharisk;
  wire [31:0] xpipe_pipe_ch7_rxdata;
  wire  xpipe_pipe_ch7_rxdatavalid;
  wire  xpipe_pipe_ch7_rxelecidle;
  wire  xpipe_pipe_ch7_rxstartblock;
  wire [2:0] xpipe_pipe_ch7_rxstatus;
  wire [1:0] xpipe_pipe_ch7_rxsyncheader;
  wire  xpipe_pipe_ch7_rxvalid;
  wire [1:0] xpipe_pipe_ch7_powerdown;
  wire  xpipe_pipe_ch7_rxpolarity;
  wire  xpipe_pipe_ch7_rxtermination;
  wire [1:0] xpipe_pipe_ch7_txcharisk;
  wire  xpipe_pipe_ch7_txcompliance;
  wire [31:0] xpipe_pipe_ch7_txdata;
  wire  xpipe_pipe_ch7_txdatavalid;
  wire  xpipe_pipe_ch7_txdeemph;
  wire  xpipe_pipe_ch7_txdetectrxloopback;
  wire  xpipe_pipe_ch7_txelecidle;
  wire [6:0] xpipe_pipe_ch7_txmaincursor;
  wire [2:0] xpipe_pipe_ch7_txmargin;
  wire [4:0] xpipe_pipe_ch7_txpostcursor;
  wire [4:0] xpipe_pipe_ch7_txprecursor;
  wire  xpipe_pipe_ch7_txstartblock;
  wire  xpipe_pipe_ch7_txswing;
  wire [1:0] xpipe_pipe_ch7_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch7_powerdown_m;
  wire  q0q1_xpipe_pipe_ch7_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch7_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch7_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch7_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch7_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch7_txdata_m;
  wire  q0q1_xpipe_pipe_ch7_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch7_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch7_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch7_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch7_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch7_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch7_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch7_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch7_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch7_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch7_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch7_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch7_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch7_rxdata_m;
  wire  q0q1_xpipe_pipe_ch7_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch7_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch7_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch7_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch7_rxvalid_m;

  wire  xpipe_pipe_ch8_phystatus;
  wire [1:0] xpipe_pipe_ch8_rxcharisk;
  wire [31:0] xpipe_pipe_ch8_rxdata;
  wire  xpipe_pipe_ch8_rxdatavalid;
  wire  xpipe_pipe_ch8_rxelecidle;
  wire  xpipe_pipe_ch8_rxstartblock;
  wire [2:0] xpipe_pipe_ch8_rxstatus;
  wire [1:0] xpipe_pipe_ch8_rxsyncheader;
  wire  xpipe_pipe_ch8_rxvalid;
  wire [1:0] xpipe_pipe_ch8_powerdown;
  wire  xpipe_pipe_ch8_rxpolarity;
  wire  xpipe_pipe_ch8_rxtermination;
  wire [1:0] xpipe_pipe_ch8_txcharisk;
  wire  xpipe_pipe_ch8_txcompliance;
  wire [31:0] xpipe_pipe_ch8_txdata;
  wire  xpipe_pipe_ch8_txdatavalid;
  wire  xpipe_pipe_ch8_txdeemph;
  wire  xpipe_pipe_ch8_txdetectrxloopback;
  wire  xpipe_pipe_ch8_txelecidle;
  wire [6:0] xpipe_pipe_ch8_txmaincursor;
  wire [2:0] xpipe_pipe_ch8_txmargin;
  wire [4:0] xpipe_pipe_ch8_txpostcursor;
  wire [4:0] xpipe_pipe_ch8_txprecursor;
  wire  xpipe_pipe_ch8_txstartblock;
  wire  xpipe_pipe_ch8_txswing;
  wire [1:0] xpipe_pipe_ch8_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch8_powerdown_m;
  wire  q0q1_xpipe_pipe_ch8_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch8_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch8_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch8_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch8_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch8_txdata_m;
  wire  q0q1_xpipe_pipe_ch8_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch8_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch8_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch8_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch8_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch8_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch8_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch8_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch8_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch8_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch8_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch8_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch8_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch8_rxdata_m;
  wire  q0q1_xpipe_pipe_ch8_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch8_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch8_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch8_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch8_rxvalid_m;

  wire  xpipe_pipe_ch9_phystatus;
  wire [1:0] xpipe_pipe_ch9_rxcharisk;
  wire [31:0] xpipe_pipe_ch9_rxdata;
  wire  xpipe_pipe_ch9_rxdatavalid;
  wire  xpipe_pipe_ch9_rxelecidle;
  wire  xpipe_pipe_ch9_rxstartblock;
  wire [2:0] xpipe_pipe_ch9_rxstatus;
  wire [1:0] xpipe_pipe_ch9_rxsyncheader;
  wire  xpipe_pipe_ch9_rxvalid;
  wire [1:0] xpipe_pipe_ch9_powerdown;
  wire  xpipe_pipe_ch9_rxpolarity;
  wire  xpipe_pipe_ch9_rxtermination;
  wire [1:0] xpipe_pipe_ch9_txcharisk;
  wire  xpipe_pipe_ch9_txcompliance;
  wire [31:0] xpipe_pipe_ch9_txdata;
  wire  xpipe_pipe_ch9_txdatavalid;
  wire  xpipe_pipe_ch9_txdeemph;
  wire  xpipe_pipe_ch9_txdetectrxloopback;
  wire  xpipe_pipe_ch9_txelecidle;
  wire [6:0] xpipe_pipe_ch9_txmaincursor;
  wire [2:0] xpipe_pipe_ch9_txmargin;
  wire [4:0] xpipe_pipe_ch9_txpostcursor;
  wire [4:0] xpipe_pipe_ch9_txprecursor;
  wire  xpipe_pipe_ch9_txstartblock;
  wire  xpipe_pipe_ch9_txswing;
  wire [1:0] xpipe_pipe_ch9_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch9_powerdown_m;
  wire  q0q1_xpipe_pipe_ch9_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch9_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch9_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch9_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch9_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch9_txdata_m;
  wire  q0q1_xpipe_pipe_ch9_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch9_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch9_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch9_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch9_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch9_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch9_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch9_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch9_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch9_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch9_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch9_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch9_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch9_rxdata_m;
  wire  q0q1_xpipe_pipe_ch9_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch9_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch9_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch9_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch9_rxvalid_m;

  wire  xpipe_pipe_ch10_phystatus;
  wire [1:0] xpipe_pipe_ch10_rxcharisk;
  wire [31:0] xpipe_pipe_ch10_rxdata;
  wire  xpipe_pipe_ch10_rxdatavalid;
  wire  xpipe_pipe_ch10_rxelecidle;
  wire  xpipe_pipe_ch10_rxstartblock;
  wire [2:0] xpipe_pipe_ch10_rxstatus;
  wire [1:0] xpipe_pipe_ch10_rxsyncheader;
  wire  xpipe_pipe_ch10_rxvalid;
  wire [1:0] xpipe_pipe_ch10_powerdown;
  wire  xpipe_pipe_ch10_rxpolarity;
  wire  xpipe_pipe_ch10_rxtermination;
  wire [1:0] xpipe_pipe_ch10_txcharisk;
  wire  xpipe_pipe_ch10_txcompliance;
  wire [31:0] xpipe_pipe_ch10_txdata;
  wire  xpipe_pipe_ch10_txdatavalid;
  wire  xpipe_pipe_ch10_txdeemph;
  wire  xpipe_pipe_ch10_txdetectrxloopback;
  wire  xpipe_pipe_ch10_txelecidle;
  wire [6:0] xpipe_pipe_ch10_txmaincursor;
  wire [2:0] xpipe_pipe_ch10_txmargin;
  wire [4:0] xpipe_pipe_ch10_txpostcursor;
  wire [4:0] xpipe_pipe_ch10_txprecursor;
  wire  xpipe_pipe_ch10_txstartblock;
  wire  xpipe_pipe_ch10_txswing;
  wire [1:0] xpipe_pipe_ch10_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch10_powerdown_m;
  wire  q0q1_xpipe_pipe_ch10_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch10_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch10_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch10_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch10_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch10_txdata_m;
  wire  q0q1_xpipe_pipe_ch10_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch10_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch10_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch10_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch10_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch10_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch10_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch10_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch10_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch10_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch10_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch10_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch10_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch10_rxdata_m;
  wire  q0q1_xpipe_pipe_ch10_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch10_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch10_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch10_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch10_rxvalid_m;

  wire  xpipe_pipe_ch11_phystatus;
  wire [1:0] xpipe_pipe_ch11_rxcharisk;
  wire [31:0] xpipe_pipe_ch11_rxdata;
  wire  xpipe_pipe_ch11_rxdatavalid;
  wire  xpipe_pipe_ch11_rxelecidle;
  wire  xpipe_pipe_ch11_rxstartblock;
  wire [2:0] xpipe_pipe_ch11_rxstatus;
  wire [1:0] xpipe_pipe_ch11_rxsyncheader;
  wire  xpipe_pipe_ch11_rxvalid;
  wire [1:0] xpipe_pipe_ch11_powerdown;
  wire  xpipe_pipe_ch11_rxpolarity;
  wire  xpipe_pipe_ch11_rxtermination;
  wire [1:0] xpipe_pipe_ch11_txcharisk;
  wire  xpipe_pipe_ch11_txcompliance;
  wire [31:0] xpipe_pipe_ch11_txdata;
  wire  xpipe_pipe_ch11_txdatavalid;
  wire  xpipe_pipe_ch11_txdeemph;
  wire  xpipe_pipe_ch11_txdetectrxloopback;
  wire  xpipe_pipe_ch11_txelecidle;
  wire [6:0] xpipe_pipe_ch11_txmaincursor;
  wire [2:0] xpipe_pipe_ch11_txmargin;
  wire [4:0] xpipe_pipe_ch11_txpostcursor;
  wire [4:0] xpipe_pipe_ch11_txprecursor;
  wire  xpipe_pipe_ch11_txstartblock;
  wire  xpipe_pipe_ch11_txswing;
  wire [1:0] xpipe_pipe_ch11_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch11_powerdown_m;
  wire  q0q1_xpipe_pipe_ch11_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch11_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch11_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch11_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch11_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch11_txdata_m;
  wire  q0q1_xpipe_pipe_ch11_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch11_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch11_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch11_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch11_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch11_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch11_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch11_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch11_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch11_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch11_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch11_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch11_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch11_rxdata_m;
  wire  q0q1_xpipe_pipe_ch11_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch11_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch11_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch11_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch11_rxvalid_m;

  wire  xpipe_pipe_ch12_phystatus;
  wire [1:0] xpipe_pipe_ch12_rxcharisk;
  wire [31:0] xpipe_pipe_ch12_rxdata;
  wire  xpipe_pipe_ch12_rxdatavalid;
  wire  xpipe_pipe_ch12_rxelecidle;
  wire  xpipe_pipe_ch12_rxstartblock;
  wire [2:0] xpipe_pipe_ch12_rxstatus;
  wire [1:0] xpipe_pipe_ch12_rxsyncheader;
  wire  xpipe_pipe_ch12_rxvalid;
  wire [1:0] xpipe_pipe_ch12_powerdown;
  wire  xpipe_pipe_ch12_rxpolarity;
  wire  xpipe_pipe_ch12_rxtermination;
  wire [1:0] xpipe_pipe_ch12_txcharisk;
  wire  xpipe_pipe_ch12_txcompliance;
  wire [31:0] xpipe_pipe_ch12_txdata;
  wire  xpipe_pipe_ch12_txdatavalid;
  wire  xpipe_pipe_ch12_txdeemph;
  wire  xpipe_pipe_ch12_txdetectrxloopback;
  wire  xpipe_pipe_ch12_txelecidle;
  wire [6:0] xpipe_pipe_ch12_txmaincursor;
  wire [2:0] xpipe_pipe_ch12_txmargin;
  wire [4:0] xpipe_pipe_ch12_txpostcursor;
  wire [4:0] xpipe_pipe_ch12_txprecursor;
  wire  xpipe_pipe_ch12_txstartblock;
  wire  xpipe_pipe_ch12_txswing;
  wire [1:0] xpipe_pipe_ch12_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch12_powerdown_m;
  wire  q0q1_xpipe_pipe_ch12_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch12_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch12_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch12_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch12_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch12_txdata_m;
  wire  q0q1_xpipe_pipe_ch12_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch12_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch12_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch12_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch12_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch12_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch12_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch12_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch12_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch12_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch12_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch12_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch12_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch12_rxdata_m;
  wire  q0q1_xpipe_pipe_ch12_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch12_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch12_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch12_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch12_rxvalid_m;

  wire  xpipe_pipe_ch13_phystatus;
  wire [1:0] xpipe_pipe_ch13_rxcharisk;
  wire [31:0] xpipe_pipe_ch13_rxdata;
  wire  xpipe_pipe_ch13_rxdatavalid;
  wire  xpipe_pipe_ch13_rxelecidle;
  wire  xpipe_pipe_ch13_rxstartblock;
  wire [2:0] xpipe_pipe_ch13_rxstatus;
  wire [1:0] xpipe_pipe_ch13_rxsyncheader;
  wire  xpipe_pipe_ch13_rxvalid;
  wire [1:0] xpipe_pipe_ch13_powerdown;
  wire  xpipe_pipe_ch13_rxpolarity;
  wire  xpipe_pipe_ch13_rxtermination;
  wire [1:0] xpipe_pipe_ch13_txcharisk;
  wire  xpipe_pipe_ch13_txcompliance;
  wire [31:0] xpipe_pipe_ch13_txdata;
  wire  xpipe_pipe_ch13_txdatavalid;
  wire  xpipe_pipe_ch13_txdeemph;
  wire  xpipe_pipe_ch13_txdetectrxloopback;
  wire  xpipe_pipe_ch13_txelecidle;
  wire [6:0] xpipe_pipe_ch13_txmaincursor;
  wire [2:0] xpipe_pipe_ch13_txmargin;
  wire [4:0] xpipe_pipe_ch13_txpostcursor;
  wire [4:0] xpipe_pipe_ch13_txprecursor;
  wire  xpipe_pipe_ch13_txstartblock;
  wire  xpipe_pipe_ch13_txswing;
  wire [1:0] xpipe_pipe_ch13_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch13_powerdown_m;
  wire  q0q1_xpipe_pipe_ch13_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch13_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch13_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch13_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch13_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch13_txdata_m;
  wire  q0q1_xpipe_pipe_ch13_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch13_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch13_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch13_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch13_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch13_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch13_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch13_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch13_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch13_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch13_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch13_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch13_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch13_rxdata_m;
  wire  q0q1_xpipe_pipe_ch13_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch13_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch13_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch13_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch13_rxvalid_m;

  wire  xpipe_pipe_ch14_phystatus;
  wire [1:0] xpipe_pipe_ch14_rxcharisk;
  wire [31:0] xpipe_pipe_ch14_rxdata;
  wire  xpipe_pipe_ch14_rxdatavalid;
  wire  xpipe_pipe_ch14_rxelecidle;
  wire  xpipe_pipe_ch14_rxstartblock;
  wire [2:0] xpipe_pipe_ch14_rxstatus;
  wire [1:0] xpipe_pipe_ch14_rxsyncheader;
  wire  xpipe_pipe_ch14_rxvalid;
  wire [1:0] xpipe_pipe_ch14_powerdown;
  wire  xpipe_pipe_ch14_rxpolarity;
  wire  xpipe_pipe_ch14_rxtermination;
  wire [1:0] xpipe_pipe_ch14_txcharisk;
  wire  xpipe_pipe_ch14_txcompliance;
  wire [31:0] xpipe_pipe_ch14_txdata;
  wire  xpipe_pipe_ch14_txdatavalid;
  wire  xpipe_pipe_ch14_txdeemph;
  wire  xpipe_pipe_ch14_txdetectrxloopback;
  wire  xpipe_pipe_ch14_txelecidle;
  wire [6:0] xpipe_pipe_ch14_txmaincursor;
  wire [2:0] xpipe_pipe_ch14_txmargin;
  wire [4:0] xpipe_pipe_ch14_txpostcursor;
  wire [4:0] xpipe_pipe_ch14_txprecursor;
  wire  xpipe_pipe_ch14_txstartblock;
  wire  xpipe_pipe_ch14_txswing;
  wire [1:0] xpipe_pipe_ch14_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch14_powerdown_m;
  wire  q0q1_xpipe_pipe_ch14_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch14_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch14_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch14_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch14_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch14_txdata_m;
  wire  q0q1_xpipe_pipe_ch14_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch14_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch14_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch14_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch14_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch14_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch14_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch14_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch14_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch14_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch14_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch14_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch14_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch14_rxdata_m;
  wire  q0q1_xpipe_pipe_ch14_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch14_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch14_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch14_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch14_rxvalid_m;

  wire  xpipe_pipe_ch15_phystatus;
  wire [1:0] xpipe_pipe_ch15_rxcharisk;
  wire [31:0] xpipe_pipe_ch15_rxdata;
  wire  xpipe_pipe_ch15_rxdatavalid;
  wire  xpipe_pipe_ch15_rxelecidle;
  wire  xpipe_pipe_ch15_rxstartblock;
  wire [2:0] xpipe_pipe_ch15_rxstatus;
  wire [1:0] xpipe_pipe_ch15_rxsyncheader;
  wire  xpipe_pipe_ch15_rxvalid;
  wire [1:0] xpipe_pipe_ch15_powerdown;
  wire  xpipe_pipe_ch15_rxpolarity;
  wire  xpipe_pipe_ch15_rxtermination;
  wire [1:0] xpipe_pipe_ch15_txcharisk;
  wire  xpipe_pipe_ch15_txcompliance;
  wire [31:0] xpipe_pipe_ch15_txdata;
  wire  xpipe_pipe_ch15_txdatavalid;
  wire  xpipe_pipe_ch15_txdeemph;
  wire  xpipe_pipe_ch15_txdetectrxloopback;
  wire  xpipe_pipe_ch15_txelecidle;
  wire [6:0] xpipe_pipe_ch15_txmaincursor;
  wire [2:0] xpipe_pipe_ch15_txmargin;
  wire [4:0] xpipe_pipe_ch15_txpostcursor;
  wire [4:0] xpipe_pipe_ch15_txprecursor;
  wire  xpipe_pipe_ch15_txstartblock;
  wire  xpipe_pipe_ch15_txswing;
  wire [1:0] xpipe_pipe_ch15_txsyncheader;

  wire [1:0] q0q1_xpipe_pipe_ch15_powerdown_m;
  wire  q0q1_xpipe_pipe_ch15_rxpolarity_m;
  wire  q0q1_xpipe_pipe_ch15_rxtermination_m;
  wire [1:0] q0q1_xpipe_pipe_ch15_txcharisk_m;
  wire  q0q1_xpipe_pipe_ch15_txcompliance_m;
  wire  q0q1_xpipe_pipe_ch15_txdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch15_txdata_m;
  wire  q0q1_xpipe_pipe_ch15_txdeemph_m;
  wire  q0q1_xpipe_pipe_ch15_txdetectrxloopback_m;
  wire  q0q1_xpipe_pipe_ch15_txelecidle_m;
  wire [6:0] q0q1_xpipe_pipe_ch15_txmaincursor_m;
  wire [2:0] q0q1_xpipe_pipe_ch15_txmargin_m;
  wire [4:0] q0q1_xpipe_pipe_ch15_txpostcursor_m;
  wire [4:0] q0q1_xpipe_pipe_ch15_txprecursor_m;
  wire  q0q1_xpipe_pipe_ch15_txstartblock_m;
  wire  q0q1_xpipe_pipe_ch15_txswing_m;
  wire [1:0] q0q1_xpipe_pipe_ch15_txsyncheader_m;
  wire  q0q1_xpipe_pipe_ch15_phystatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch15_rxcharisk_m;
  wire  q0q1_xpipe_pipe_ch15_rxdatavalid_m;
  wire [31:0] q0q1_xpipe_pipe_ch15_rxdata_m;
  wire  q0q1_xpipe_pipe_ch15_rxelecidle_m;
  wire  q0q1_xpipe_pipe_ch15_rxstartblock_m;
  wire [2:0] q0q1_xpipe_pipe_ch15_rxstatus_m;
  wire [1:0] q0q1_xpipe_pipe_ch15_rxsyncheader_m;
  wire  q0q1_xpipe_pipe_ch15_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch0_powerdown_m;
  wire  q1q2_xpipe_pipe_ch0_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch0_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch0_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch0_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch0_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch0_txdata_m;
  wire  q1q2_xpipe_pipe_ch0_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch0_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch0_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch0_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch0_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch0_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch0_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch0_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch0_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch0_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch0_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch0_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch0_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch0_rxdata_m;
  wire  q1q2_xpipe_pipe_ch0_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch0_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch0_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch0_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch0_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch1_powerdown_m;
  wire  q1q2_xpipe_pipe_ch1_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch1_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch1_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch1_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch1_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch1_txdata_m;
  wire  q1q2_xpipe_pipe_ch1_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch1_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch1_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch1_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch1_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch1_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch1_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch1_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch1_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch1_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch1_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch1_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch1_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch1_rxdata_m;
  wire  q1q2_xpipe_pipe_ch1_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch1_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch1_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch1_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch1_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch2_powerdown_m;
  wire  q1q2_xpipe_pipe_ch2_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch2_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch2_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch2_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch2_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch2_txdata_m;
  wire  q1q2_xpipe_pipe_ch2_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch2_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch2_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch2_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch2_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch2_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch2_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch2_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch2_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch2_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch2_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch2_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch2_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch2_rxdata_m;
  wire  q1q2_xpipe_pipe_ch2_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch2_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch2_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch2_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch2_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch3_powerdown_m;
  wire  q1q2_xpipe_pipe_ch3_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch3_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch3_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch3_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch3_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch3_txdata_m;
  wire  q1q2_xpipe_pipe_ch3_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch3_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch3_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch3_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch3_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch3_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch3_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch3_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch3_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch3_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch3_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch3_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch3_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch3_rxdata_m;
  wire  q1q2_xpipe_pipe_ch3_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch3_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch3_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch3_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch3_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch4_powerdown_m;
  wire  q1q2_xpipe_pipe_ch4_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch4_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch4_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch4_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch4_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch4_txdata_m;
  wire  q1q2_xpipe_pipe_ch4_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch4_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch4_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch4_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch4_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch4_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch4_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch4_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch4_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch4_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch4_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch4_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch4_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch4_rxdata_m;
  wire  q1q2_xpipe_pipe_ch4_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch4_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch4_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch4_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch4_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch5_powerdown_m;
  wire  q1q2_xpipe_pipe_ch5_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch5_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch5_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch5_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch5_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch5_txdata_m;
  wire  q1q2_xpipe_pipe_ch5_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch5_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch5_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch5_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch5_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch5_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch5_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch5_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch5_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch5_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch5_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch5_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch5_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch5_rxdata_m;
  wire  q1q2_xpipe_pipe_ch5_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch5_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch5_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch5_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch5_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch6_powerdown_m;
  wire  q1q2_xpipe_pipe_ch6_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch6_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch6_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch6_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch6_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch6_txdata_m;
  wire  q1q2_xpipe_pipe_ch6_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch6_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch6_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch6_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch6_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch6_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch6_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch6_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch6_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch6_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch6_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch6_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch6_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch6_rxdata_m;
  wire  q1q2_xpipe_pipe_ch6_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch6_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch6_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch6_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch6_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch7_powerdown_m;
  wire  q1q2_xpipe_pipe_ch7_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch7_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch7_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch7_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch7_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch7_txdata_m;
  wire  q1q2_xpipe_pipe_ch7_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch7_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch7_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch7_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch7_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch7_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch7_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch7_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch7_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch7_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch7_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch7_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch7_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch7_rxdata_m;
  wire  q1q2_xpipe_pipe_ch7_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch7_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch7_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch7_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch7_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch8_powerdown_m;
  wire  q1q2_xpipe_pipe_ch8_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch8_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch8_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch8_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch8_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch8_txdata_m;
  wire  q1q2_xpipe_pipe_ch8_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch8_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch8_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch8_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch8_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch8_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch8_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch8_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch8_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch8_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch8_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch8_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch8_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch8_rxdata_m;
  wire  q1q2_xpipe_pipe_ch8_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch8_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch8_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch8_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch8_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch9_powerdown_m;
  wire  q1q2_xpipe_pipe_ch9_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch9_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch9_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch9_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch9_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch9_txdata_m;
  wire  q1q2_xpipe_pipe_ch9_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch9_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch9_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch9_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch9_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch9_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch9_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch9_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch9_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch9_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch9_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch9_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch9_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch9_rxdata_m;
  wire  q1q2_xpipe_pipe_ch9_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch9_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch9_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch9_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch9_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch10_powerdown_m;
  wire  q1q2_xpipe_pipe_ch10_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch10_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch10_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch10_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch10_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch10_txdata_m;
  wire  q1q2_xpipe_pipe_ch10_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch10_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch10_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch10_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch10_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch10_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch10_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch10_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch10_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch10_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch10_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch10_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch10_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch10_rxdata_m;
  wire  q1q2_xpipe_pipe_ch10_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch10_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch10_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch10_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch10_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch11_powerdown_m;
  wire  q1q2_xpipe_pipe_ch11_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch11_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch11_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch11_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch11_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch11_txdata_m;
  wire  q1q2_xpipe_pipe_ch11_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch11_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch11_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch11_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch11_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch11_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch11_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch11_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch11_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch11_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch11_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch11_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch11_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch11_rxdata_m;
  wire  q1q2_xpipe_pipe_ch11_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch11_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch11_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch11_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch11_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch12_powerdown_m;
  wire  q1q2_xpipe_pipe_ch12_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch12_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch12_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch12_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch12_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch12_txdata_m;
  wire  q1q2_xpipe_pipe_ch12_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch12_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch12_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch12_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch12_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch12_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch12_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch12_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch12_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch12_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch12_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch12_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch12_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch12_rxdata_m;
  wire  q1q2_xpipe_pipe_ch12_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch12_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch12_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch12_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch12_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch13_powerdown_m;
  wire  q1q2_xpipe_pipe_ch13_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch13_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch13_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch13_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch13_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch13_txdata_m;
  wire  q1q2_xpipe_pipe_ch13_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch13_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch13_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch13_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch13_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch13_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch13_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch13_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch13_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch13_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch13_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch13_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch13_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch13_rxdata_m;
  wire  q1q2_xpipe_pipe_ch13_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch13_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch13_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch13_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch13_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch14_powerdown_m;
  wire  q1q2_xpipe_pipe_ch14_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch14_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch14_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch14_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch14_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch14_txdata_m;
  wire  q1q2_xpipe_pipe_ch14_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch14_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch14_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch14_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch14_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch14_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch14_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch14_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch14_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch14_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch14_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch14_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch14_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch14_rxdata_m;
  wire  q1q2_xpipe_pipe_ch14_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch14_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch14_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch14_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch14_rxvalid_m;

  wire [1:0] q1q2_xpipe_pipe_ch15_powerdown_m;
  wire  q1q2_xpipe_pipe_ch15_rxpolarity_m;
  wire  q1q2_xpipe_pipe_ch15_rxtermination_m;
  wire [1:0] q1q2_xpipe_pipe_ch15_txcharisk_m;
  wire  q1q2_xpipe_pipe_ch15_txcompliance_m;
  wire  q1q2_xpipe_pipe_ch15_txdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch15_txdata_m;
  wire  q1q2_xpipe_pipe_ch15_txdeemph_m;
  wire  q1q2_xpipe_pipe_ch15_txdetectrxloopback_m;
  wire  q1q2_xpipe_pipe_ch15_txelecidle_m;
  wire [6:0] q1q2_xpipe_pipe_ch15_txmaincursor_m;
  wire [2:0] q1q2_xpipe_pipe_ch15_txmargin_m;
  wire [4:0] q1q2_xpipe_pipe_ch15_txpostcursor_m;
  wire [4:0] q1q2_xpipe_pipe_ch15_txprecursor_m;
  wire  q1q2_xpipe_pipe_ch15_txstartblock_m;
  wire  q1q2_xpipe_pipe_ch15_txswing_m;
  wire [1:0] q1q2_xpipe_pipe_ch15_txsyncheader_m;
  wire  q1q2_xpipe_pipe_ch15_phystatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch15_rxcharisk_m;
  wire  q1q2_xpipe_pipe_ch15_rxdatavalid_m;
  wire [31:0] q1q2_xpipe_pipe_ch15_rxdata_m;
  wire  q1q2_xpipe_pipe_ch15_rxelecidle_m;
  wire  q1q2_xpipe_pipe_ch15_rxstartblock_m;
  wire [2:0] q1q2_xpipe_pipe_ch15_rxstatus_m;
  wire [1:0] q1q2_xpipe_pipe_ch15_rxsyncheader_m;
  wire  q1q2_xpipe_pipe_ch15_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch0_powerdown_m;
  wire  q2q3_xpipe_pipe_ch0_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch0_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch0_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch0_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch0_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch0_txdata_m;
  wire  q2q3_xpipe_pipe_ch0_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch0_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch0_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch0_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch0_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch0_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch0_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch0_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch0_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch0_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch0_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch0_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch0_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch0_rxdata_m;
  wire  q2q3_xpipe_pipe_ch0_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch0_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch0_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch0_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch0_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch1_powerdown_m;
  wire  q2q3_xpipe_pipe_ch1_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch1_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch1_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch1_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch1_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch1_txdata_m;
  wire  q2q3_xpipe_pipe_ch1_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch1_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch1_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch1_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch1_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch1_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch1_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch1_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch1_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch1_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch1_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch1_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch1_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch1_rxdata_m;
  wire  q2q3_xpipe_pipe_ch1_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch1_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch1_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch1_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch1_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch2_powerdown_m;
  wire  q2q3_xpipe_pipe_ch2_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch2_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch2_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch2_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch2_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch2_txdata_m;
  wire  q2q3_xpipe_pipe_ch2_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch2_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch2_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch2_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch2_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch2_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch2_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch2_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch2_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch2_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch2_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch2_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch2_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch2_rxdata_m;
  wire  q2q3_xpipe_pipe_ch2_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch2_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch2_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch2_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch2_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch3_powerdown_m;
  wire  q2q3_xpipe_pipe_ch3_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch3_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch3_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch3_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch3_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch3_txdata_m;
  wire  q2q3_xpipe_pipe_ch3_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch3_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch3_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch3_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch3_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch3_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch3_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch3_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch3_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch3_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch3_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch3_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch3_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch3_rxdata_m;
  wire  q2q3_xpipe_pipe_ch3_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch3_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch3_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch3_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch3_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch4_powerdown_m;
  wire  q2q3_xpipe_pipe_ch4_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch4_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch4_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch4_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch4_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch4_txdata_m;
  wire  q2q3_xpipe_pipe_ch4_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch4_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch4_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch4_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch4_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch4_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch4_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch4_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch4_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch4_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch4_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch4_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch4_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch4_rxdata_m;
  wire  q2q3_xpipe_pipe_ch4_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch4_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch4_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch4_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch4_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch5_powerdown_m;
  wire  q2q3_xpipe_pipe_ch5_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch5_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch5_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch5_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch5_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch5_txdata_m;
  wire  q2q3_xpipe_pipe_ch5_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch5_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch5_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch5_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch5_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch5_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch5_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch5_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch5_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch5_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch5_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch5_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch5_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch5_rxdata_m;
  wire  q2q3_xpipe_pipe_ch5_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch5_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch5_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch5_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch5_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch6_powerdown_m;
  wire  q2q3_xpipe_pipe_ch6_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch6_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch6_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch6_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch6_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch6_txdata_m;
  wire  q2q3_xpipe_pipe_ch6_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch6_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch6_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch6_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch6_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch6_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch6_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch6_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch6_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch6_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch6_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch6_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch6_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch6_rxdata_m;
  wire  q2q3_xpipe_pipe_ch6_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch6_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch6_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch6_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch6_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch7_powerdown_m;
  wire  q2q3_xpipe_pipe_ch7_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch7_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch7_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch7_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch7_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch7_txdata_m;
  wire  q2q3_xpipe_pipe_ch7_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch7_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch7_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch7_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch7_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch7_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch7_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch7_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch7_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch7_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch7_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch7_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch7_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch7_rxdata_m;
  wire  q2q3_xpipe_pipe_ch7_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch7_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch7_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch7_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch7_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch8_powerdown_m;
  wire  q2q3_xpipe_pipe_ch8_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch8_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch8_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch8_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch8_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch8_txdata_m;
  wire  q2q3_xpipe_pipe_ch8_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch8_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch8_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch8_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch8_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch8_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch8_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch8_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch8_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch8_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch8_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch8_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch8_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch8_rxdata_m;
  wire  q2q3_xpipe_pipe_ch8_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch8_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch8_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch8_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch8_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch9_powerdown_m;
  wire  q2q3_xpipe_pipe_ch9_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch9_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch9_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch9_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch9_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch9_txdata_m;
  wire  q2q3_xpipe_pipe_ch9_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch9_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch9_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch9_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch9_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch9_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch9_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch9_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch9_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch9_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch9_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch9_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch9_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch9_rxdata_m;
  wire  q2q3_xpipe_pipe_ch9_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch9_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch9_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch9_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch9_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch10_powerdown_m;
  wire  q2q3_xpipe_pipe_ch10_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch10_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch10_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch10_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch10_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch10_txdata_m;
  wire  q2q3_xpipe_pipe_ch10_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch10_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch10_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch10_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch10_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch10_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch10_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch10_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch10_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch10_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch10_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch10_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch10_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch10_rxdata_m;
  wire  q2q3_xpipe_pipe_ch10_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch10_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch10_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch10_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch10_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch11_powerdown_m;
  wire  q2q3_xpipe_pipe_ch11_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch11_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch11_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch11_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch11_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch11_txdata_m;
  wire  q2q3_xpipe_pipe_ch11_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch11_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch11_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch11_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch11_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch11_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch11_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch11_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch11_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch11_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch11_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch11_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch11_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch11_rxdata_m;
  wire  q2q3_xpipe_pipe_ch11_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch11_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch11_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch11_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch11_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch12_powerdown_m;
  wire  q2q3_xpipe_pipe_ch12_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch12_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch12_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch12_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch12_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch12_txdata_m;
  wire  q2q3_xpipe_pipe_ch12_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch12_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch12_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch12_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch12_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch12_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch12_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch12_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch12_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch12_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch12_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch12_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch12_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch12_rxdata_m;
  wire  q2q3_xpipe_pipe_ch12_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch12_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch12_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch12_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch12_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch13_powerdown_m;
  wire  q2q3_xpipe_pipe_ch13_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch13_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch13_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch13_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch13_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch13_txdata_m;
  wire  q2q3_xpipe_pipe_ch13_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch13_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch13_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch13_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch13_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch13_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch13_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch13_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch13_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch13_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch13_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch13_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch13_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch13_rxdata_m;
  wire  q2q3_xpipe_pipe_ch13_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch13_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch13_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch13_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch13_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch14_powerdown_m;
  wire  q2q3_xpipe_pipe_ch14_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch14_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch14_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch14_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch14_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch14_txdata_m;
  wire  q2q3_xpipe_pipe_ch14_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch14_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch14_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch14_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch14_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch14_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch14_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch14_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch14_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch14_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch14_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch14_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch14_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch14_rxdata_m;
  wire  q2q3_xpipe_pipe_ch14_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch14_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch14_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch14_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch14_rxvalid_m;

  wire [1:0] q2q3_xpipe_pipe_ch15_powerdown_m;
  wire  q2q3_xpipe_pipe_ch15_rxpolarity_m;
  wire  q2q3_xpipe_pipe_ch15_rxtermination_m;
  wire [1:0] q2q3_xpipe_pipe_ch15_txcharisk_m;
  wire  q2q3_xpipe_pipe_ch15_txcompliance_m;
  wire  q2q3_xpipe_pipe_ch15_txdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch15_txdata_m;
  wire  q2q3_xpipe_pipe_ch15_txdeemph_m;
  wire  q2q3_xpipe_pipe_ch15_txdetectrxloopback_m;
  wire  q2q3_xpipe_pipe_ch15_txelecidle_m;
  wire [6:0] q2q3_xpipe_pipe_ch15_txmaincursor_m;
  wire [2:0] q2q3_xpipe_pipe_ch15_txmargin_m;
  wire [4:0] q2q3_xpipe_pipe_ch15_txpostcursor_m;
  wire [4:0] q2q3_xpipe_pipe_ch15_txprecursor_m;
  wire  q2q3_xpipe_pipe_ch15_txstartblock_m;
  wire  q2q3_xpipe_pipe_ch15_txswing_m;
  wire [1:0] q2q3_xpipe_pipe_ch15_txsyncheader_m;
  wire  q2q3_xpipe_pipe_ch15_phystatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch15_rxcharisk_m;
  wire  q2q3_xpipe_pipe_ch15_rxdatavalid_m;
  wire [31:0] q2q3_xpipe_pipe_ch15_rxdata_m;
  wire  q2q3_xpipe_pipe_ch15_rxelecidle_m;
  wire  q2q3_xpipe_pipe_ch15_rxstartblock_m;
  wire [2:0] q2q3_xpipe_pipe_ch15_rxstatus_m;
  wire [1:0] q2q3_xpipe_pipe_ch15_rxsyncheader_m;
  wire  q2q3_xpipe_pipe_ch15_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch0_powerdown_m;
  wire  q3q4_xpipe_pipe_ch0_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch0_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch0_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch0_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch0_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch0_txdata_m;
  wire  q3q4_xpipe_pipe_ch0_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch0_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch0_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch0_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch0_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch0_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch0_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch0_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch0_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch0_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch0_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch0_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch0_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch0_rxdata_m;
  wire  q3q4_xpipe_pipe_ch0_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch0_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch0_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch0_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch0_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch1_powerdown_m;
  wire  q3q4_xpipe_pipe_ch1_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch1_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch1_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch1_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch1_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch1_txdata_m;
  wire  q3q4_xpipe_pipe_ch1_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch1_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch1_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch1_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch1_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch1_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch1_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch1_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch1_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch1_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch1_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch1_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch1_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch1_rxdata_m;
  wire  q3q4_xpipe_pipe_ch1_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch1_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch1_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch1_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch1_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch2_powerdown_m;
  wire  q3q4_xpipe_pipe_ch2_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch2_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch2_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch2_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch2_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch2_txdata_m;
  wire  q3q4_xpipe_pipe_ch2_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch2_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch2_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch2_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch2_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch2_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch2_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch2_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch2_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch2_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch2_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch2_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch2_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch2_rxdata_m;
  wire  q3q4_xpipe_pipe_ch2_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch2_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch2_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch2_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch2_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch3_powerdown_m;
  wire  q3q4_xpipe_pipe_ch3_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch3_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch3_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch3_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch3_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch3_txdata_m;
  wire  q3q4_xpipe_pipe_ch3_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch3_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch3_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch3_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch3_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch3_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch3_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch3_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch3_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch3_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch3_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch3_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch3_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch3_rxdata_m;
  wire  q3q4_xpipe_pipe_ch3_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch3_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch3_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch3_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch3_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch4_powerdown_m;
  wire  q3q4_xpipe_pipe_ch4_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch4_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch4_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch4_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch4_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch4_txdata_m;
  wire  q3q4_xpipe_pipe_ch4_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch4_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch4_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch4_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch4_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch4_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch4_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch4_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch4_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch4_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch4_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch4_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch4_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch4_rxdata_m;
  wire  q3q4_xpipe_pipe_ch4_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch4_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch4_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch4_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch4_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch5_powerdown_m;
  wire  q3q4_xpipe_pipe_ch5_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch5_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch5_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch5_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch5_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch5_txdata_m;
  wire  q3q4_xpipe_pipe_ch5_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch5_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch5_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch5_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch5_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch5_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch5_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch5_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch5_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch5_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch5_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch5_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch5_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch5_rxdata_m;
  wire  q3q4_xpipe_pipe_ch5_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch5_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch5_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch5_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch5_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch6_powerdown_m;
  wire  q3q4_xpipe_pipe_ch6_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch6_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch6_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch6_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch6_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch6_txdata_m;
  wire  q3q4_xpipe_pipe_ch6_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch6_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch6_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch6_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch6_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch6_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch6_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch6_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch6_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch6_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch6_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch6_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch6_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch6_rxdata_m;
  wire  q3q4_xpipe_pipe_ch6_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch6_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch6_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch6_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch6_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch7_powerdown_m;
  wire  q3q4_xpipe_pipe_ch7_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch7_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch7_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch7_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch7_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch7_txdata_m;
  wire  q3q4_xpipe_pipe_ch7_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch7_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch7_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch7_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch7_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch7_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch7_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch7_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch7_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch7_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch7_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch7_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch7_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch7_rxdata_m;
  wire  q3q4_xpipe_pipe_ch7_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch7_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch7_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch7_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch7_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch8_powerdown_m;
  wire  q3q4_xpipe_pipe_ch8_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch8_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch8_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch8_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch8_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch8_txdata_m;
  wire  q3q4_xpipe_pipe_ch8_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch8_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch8_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch8_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch8_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch8_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch8_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch8_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch8_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch8_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch8_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch8_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch8_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch8_rxdata_m;
  wire  q3q4_xpipe_pipe_ch8_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch8_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch8_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch8_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch8_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch9_powerdown_m;
  wire  q3q4_xpipe_pipe_ch9_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch9_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch9_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch9_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch9_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch9_txdata_m;
  wire  q3q4_xpipe_pipe_ch9_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch9_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch9_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch9_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch9_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch9_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch9_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch9_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch9_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch9_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch9_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch9_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch9_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch9_rxdata_m;
  wire  q3q4_xpipe_pipe_ch9_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch9_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch9_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch9_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch9_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch10_powerdown_m;
  wire  q3q4_xpipe_pipe_ch10_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch10_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch10_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch10_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch10_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch10_txdata_m;
  wire  q3q4_xpipe_pipe_ch10_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch10_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch10_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch10_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch10_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch10_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch10_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch10_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch10_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch10_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch10_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch10_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch10_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch10_rxdata_m;
  wire  q3q4_xpipe_pipe_ch10_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch10_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch10_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch10_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch10_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch11_powerdown_m;
  wire  q3q4_xpipe_pipe_ch11_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch11_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch11_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch11_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch11_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch11_txdata_m;
  wire  q3q4_xpipe_pipe_ch11_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch11_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch11_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch11_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch11_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch11_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch11_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch11_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch11_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch11_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch11_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch11_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch11_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch11_rxdata_m;
  wire  q3q4_xpipe_pipe_ch11_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch11_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch11_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch11_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch11_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch12_powerdown_m;
  wire  q3q4_xpipe_pipe_ch12_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch12_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch12_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch12_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch12_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch12_txdata_m;
  wire  q3q4_xpipe_pipe_ch12_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch12_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch12_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch12_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch12_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch12_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch12_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch12_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch12_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch12_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch12_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch12_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch12_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch12_rxdata_m;
  wire  q3q4_xpipe_pipe_ch12_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch12_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch12_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch12_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch12_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch13_powerdown_m;
  wire  q3q4_xpipe_pipe_ch13_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch13_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch13_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch13_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch13_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch13_txdata_m;
  wire  q3q4_xpipe_pipe_ch13_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch13_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch13_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch13_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch13_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch13_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch13_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch13_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch13_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch13_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch13_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch13_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch13_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch13_rxdata_m;
  wire  q3q4_xpipe_pipe_ch13_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch13_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch13_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch13_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch13_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch14_powerdown_m;
  wire  q3q4_xpipe_pipe_ch14_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch14_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch14_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch14_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch14_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch14_txdata_m;
  wire  q3q4_xpipe_pipe_ch14_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch14_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch14_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch14_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch14_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch14_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch14_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch14_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch14_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch14_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch14_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch14_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch14_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch14_rxdata_m;
  wire  q3q4_xpipe_pipe_ch14_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch14_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch14_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch14_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch14_rxvalid_m;

  wire [1:0] q3q4_xpipe_pipe_ch15_powerdown_m;
  wire  q3q4_xpipe_pipe_ch15_rxpolarity_m;
  wire  q3q4_xpipe_pipe_ch15_rxtermination_m;
  wire [1:0] q3q4_xpipe_pipe_ch15_txcharisk_m;
  wire  q3q4_xpipe_pipe_ch15_txcompliance_m;
  wire  q3q4_xpipe_pipe_ch15_txdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch15_txdata_m;
  wire  q3q4_xpipe_pipe_ch15_txdeemph_m;
  wire  q3q4_xpipe_pipe_ch15_txdetectrxloopback_m;
  wire  q3q4_xpipe_pipe_ch15_txelecidle_m;
  wire [6:0] q3q4_xpipe_pipe_ch15_txmaincursor_m;
  wire [2:0] q3q4_xpipe_pipe_ch15_txmargin_m;
  wire [4:0] q3q4_xpipe_pipe_ch15_txpostcursor_m;
  wire [4:0] q3q4_xpipe_pipe_ch15_txprecursor_m;
  wire  q3q4_xpipe_pipe_ch15_txstartblock_m;
  wire  q3q4_xpipe_pipe_ch15_txswing_m;
  wire [1:0] q3q4_xpipe_pipe_ch15_txsyncheader_m;
  wire  q3q4_xpipe_pipe_ch15_phystatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch15_rxcharisk_m;
  wire  q3q4_xpipe_pipe_ch15_rxdatavalid_m;
  wire [31:0] q3q4_xpipe_pipe_ch15_rxdata_m;
  wire  q3q4_xpipe_pipe_ch15_rxelecidle_m;
  wire  q3q4_xpipe_pipe_ch15_rxstartblock_m;
  wire [2:0] q3q4_xpipe_pipe_ch15_rxstatus_m;
  wire [1:0] q3q4_xpipe_pipe_ch15_rxsyncheader_m;
  wire  q3q4_xpipe_pipe_ch15_rxvalid_m;
  wire [1:0] r_cache;
  wire [1:0] w_cache;
  wire [1:0] s_ace_lite_gp2_ardomain_int;
  wire [1:0] s_ace_lite_gp2_awdomain_int;

  wire [3:0] s_ace_lite_gp2_arsnoop_int;
  wire [2:0] s_ace_lite_gp2_awsnoop_int;

  wire [C_PMC_EMIO_GPIO_WIDTH-1:0] emio_pmc_gpio_oen_temp;
  wire [C_PMC_EMIO_GPIO_WIDTH-1:0] emio_pmc_gpio_out_temp;
  wire [C_PMC_EMIO_GPIO_WIDTH-1:0] emio_pmc_gpio_in_temp;

  wire [51:0] fmio_lpd_pmc_emio_in;

  wire DetectCmo_to_PS;
  wire [7:0] s_ace_lite_gp2_arlen_t;

  generate
    assign pmc_gpio_out = emio_pmc_gpio_out_temp [C_PMC_EMIO_GPIO_WIDTH-1:0];
    assign pmc_gpio_oen = emio_pmc_gpio_oen_temp [C_PMC_EMIO_GPIO_WIDTH-1:0];

    if(C_PMC_EMIO_GPIO_WIDTH <= 64 ) begin
      assign emio_pmc_gpio_in_temp =    {{(64-C_PMC_EMIO_GPIO_WIDTH){1'b0}},pmc_gpio_in};
      assign pl0_sem = emio_pmc_gpio_out_temp [63];
      assign pl1_sem = emio_pmc_gpio_out_temp [62];
      assign pl2_sem = emio_pmc_gpio_out_temp [61];
      assign pl3_sem = emio_pmc_gpio_out_temp [60];
    end
  endgenerate

  assign bscan_user1_usr_capture = usr_capture_i[0];
  assign bscan_user1_usr_drck    = usr_drck_i[0];
  assign bscan_user1_usr_reset   = usr_reset_i[0];
  assign bscan_user1_usr_runtest = usr_runtest_i[0];
  assign bscan_user1_usr_sel     = usr_sel_i[0];
  assign bscan_user1_usr_shift   = usr_shift_i[0];
  assign bscan_user1_usr_tck     = usr_tck_i[0];
  assign bscan_user1_usr_tdi     = usr_tdi_i[0];
  assign bscan_user1_usr_tms     = usr_tms_i[0];
  assign bscan_user1_usr_update  = usr_update_i[0];
  assign usr_tdo_i[0] = bscan_user1_usr_tdo;

  assign bscan_user2_usr_capture = usr_capture_i[1];
  assign bscan_user2_usr_drck    = usr_drck_i[1];
  assign bscan_user2_usr_reset   = usr_reset_i[1];
  assign bscan_user2_usr_runtest = usr_runtest_i[1];
  assign bscan_user2_usr_sel     = usr_sel_i[1];
  assign bscan_user2_usr_shift   = usr_shift_i[1];
  assign bscan_user2_usr_tck     = usr_tck_i[1];
  assign bscan_user2_usr_tdi     = usr_tdi_i[1];
  assign bscan_user2_usr_tms     = usr_tms_i[1];
  assign bscan_user2_usr_update  = usr_update_i[1];
  assign usr_tdo_i[1] = bscan_user2_usr_tdo;

  assign bscan_user3_usr_capture = usr_capture_i[2];
  assign bscan_user3_usr_drck    = usr_drck_i[2];
  assign bscan_user3_usr_reset   = usr_reset_i[2];
  assign bscan_user3_usr_runtest = usr_runtest_i[2];
  assign bscan_user3_usr_sel     = usr_sel_i[2];
  assign bscan_user3_usr_shift   = usr_shift_i[2];
  assign bscan_user3_usr_tck     = usr_tck_i[2];
  assign bscan_user3_usr_tdi     = usr_tdi_i[2];
  assign bscan_user3_usr_tms     = usr_tms_i[2];
  assign bscan_user3_usr_update  = usr_update_i[2];
  assign usr_tdo_i[2] = bscan_user3_usr_tdo;

  assign bscan_user4_usr_capture = usr_capture_i[3];
  assign bscan_user4_usr_drck    = usr_drck_i[3];
  assign bscan_user4_usr_reset   = usr_reset_i[3];
  assign bscan_user4_usr_runtest = usr_runtest_i[3];
  assign bscan_user4_usr_sel     = usr_sel_i[3];
  assign bscan_user4_usr_shift   = usr_shift_i[3];
  assign bscan_user4_usr_tck     = usr_tck_i[3];
  assign bscan_user4_usr_tdi     = usr_tdi_i[3];
  assign bscan_user4_usr_tms     = usr_tms_i[3];
  assign bscan_user4_usr_update  = usr_update_i[3];
  assign usr_tdo_i[3] = bscan_user4_usr_tdo;

  assign s_axi_gp2_arready = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_arready_t );
  assign s_cci_fpd_arready = (C_ACE_LITE == 1) ? (s_axi_gp2_arready_t ):('b0);

  assign s_axi_gp2_awready = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_awready_t);
  assign s_cci_fpd_awready = (C_ACE_LITE == 1) ? (s_axi_gp2_awready_t):('b0);

  assign s_axi_gp2_bid = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_bid_t);
  assign s_cci_fpd_bid = (C_ACE_LITE == 1) ? (s_axi_gp2_bid_t):('b0);

  assign s_axi_gp2_bresp = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_bresp_t);
  assign s_cci_fpd_bresp = (C_ACE_LITE == 1) ? (s_axi_gp2_bresp_t):('b0);

  assign s_axi_gp2_bvalid = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_bvalid_t);
  assign s_cci_fpd_bvalid = (C_ACE_LITE == 1) ? (s_axi_gp2_bvalid_t):('b0);

  assign s_axi_gp2_racount = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_racount_t);
  assign s_cci_fpd_racount = (C_ACE_LITE == 1) ? (s_axi_gp2_racount_t):('b0);

  assign s_axi_gp2_rcount = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_rcount_t);
  assign s_cci_fpd_rcount = (C_ACE_LITE == 1) ? (s_axi_gp2_rcount_t):('b0);

  assign s_axi_gp2_rdata = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_rdata_t);
  assign s_cci_fpd_rdata = (C_ACE_LITE == 1) ? (s_axi_gp2_rdata_t):('b0);

  assign s_axi_gp2_rid = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_rid_t);
  assign s_cci_fpd_rid = (C_ACE_LITE == 1) ? (s_axi_gp2_rid_t):('b0);

  assign s_axi_gp2_rlast = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_rlast_t);
  assign s_cci_fpd_rlast = (C_ACE_LITE == 1) ? (s_axi_gp2_rlast_t):('b0);

  assign s_axi_gp2_rresp = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_rresp_t);
  assign s_cci_fpd_rresp = (C_ACE_LITE == 1) ? (s_axi_gp2_rresp_t):('b0);

  assign s_axi_gp2_rvalid = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_rvalid_t);
  assign s_cci_fpd_rvalid = (C_ACE_LITE == 1) ? (s_axi_gp2_rvalid_t):('b0);

  assign s_axi_gp2_wacount = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_wacount_t);
  assign s_cci_fpd_wacount = (C_ACE_LITE == 1) ? (s_axi_gp2_wacount_t ) :('b0);

  assign s_axi_gp2_wcount = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_wcount_t);
  assign s_cci_fpd_wcount = (C_ACE_LITE == 1) ? (s_axi_gp2_wcount_t):('b0);

  assign s_axi_gp2_wready = (C_ACE_LITE == 1) ? ('b0):(s_axi_gp2_wready_t);
  assign s_cci_fpd_wready = (C_ACE_LITE == 1) ? (s_axi_gp2_wready_t):('b0);

  assign s_axi_gp2_araddr_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_araddr) :(s_axi_gp2_araddr);
  assign s_axi_gp2_arburst_t = (C_ACE_LITE == 1) ? (s_cci_fpd_arburst):(s_axi_gp2_arburst);
  assign s_axi_gp2_arcache_t = (C_ACE_LITE == 1) ? (s_cci_fpd_arcache):(s_axi_gp2_arcache);
  assign s_axi_gp2_arid_t    = (C_ACE_LITE == 1) ? (s_cci_fpd_arid)   :(s_axi_gp2_arid);
  assign s_axi_gp2_arlen_t   = (C_ACE_LITE == 1) ? (s_ace_lite_gp2_arlen_t)  :(s_axi_gp2_arlen);
  assign s_axi_gp2_arlock_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_arlock) :(s_axi_gp2_arlock);
  assign s_axi_gp2_arprot_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_arprot) :(s_axi_gp2_arprot);
  assign s_axi_gp2_arqos_t   = (C_ACE_LITE == 1) ? (s_cci_fpd_arqos)  :(s_axi_gp2_arqos);
  assign s_axi_gp2_arsize_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_arsize) :(s_axi_gp2_arsize);
  assign s_axi_gp2_arvalid_t = (C_ACE_LITE == 1) ? (s_cci_fpd_arvalid):(s_axi_gp2_arvalid);
  assign s_axi_gp2_awaddr_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_awaddr) :(s_axi_gp2_awaddr);
  assign s_axi_gp2_awburst_t = (C_ACE_LITE == 1) ? (s_cci_fpd_awburst):(s_axi_gp2_awburst);
  assign s_axi_gp2_awcache_t = (C_ACE_LITE == 1) ? (s_cci_fpd_awcache):(s_axi_gp2_awcache);
  assign s_axi_gp2_awid_t    = (C_ACE_LITE == 1) ? (s_cci_fpd_awid)   :(s_axi_gp2_awid);
  assign s_axi_gp2_awlen_t   = (C_ACE_LITE == 1) ? (s_cci_fpd_awlen)  :(s_axi_gp2_awlen);
  assign s_axi_gp2_awlock_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_awlock) :(s_axi_gp2_awlock);
  assign s_axi_gp2_awprot_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_awprot) :(s_axi_gp2_awprot);
  assign s_axi_gp2_awqos_t   = (C_ACE_LITE == 1) ? (s_cci_fpd_awqos)  :(s_axi_gp2_awqos);
  assign s_axi_gp2_awsize_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_awsize) :(s_axi_gp2_awsize);
  assign s_axi_gp2_awvalid_t = (C_ACE_LITE == 1) ? (s_cci_fpd_awvalid):(s_axi_gp2_awvalid);
  assign s_axi_gp2_bready_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_bready) :(s_axi_gp2_bready);
//assign s_axi_gp2_rclk_t    = (C_ACE_LITE == 1) ? (s_cci_fpd_rclk)   :(s_axi_gp2_rclk);
  assign s_axi_gp2_rready_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_rready) :(s_axi_gp2_rready);
//assign s_axi_gp2_wclk_t    = (C_ACE_LITE == 1) ? (s_cci_fpd_wclk)   :(s_axi_gp2_wclk);
  assign s_axi_gp2_wdata_t   = (C_ACE_LITE == 1) ? (s_cci_fpd_wdata)  :(s_axi_gp2_wdata);
  assign s_axi_gp2_wlast_t   = (C_ACE_LITE == 1) ? (s_cci_fpd_wlast)  :(s_axi_gp2_wlast);
  assign s_axi_gp2_wstrb_t   = (C_ACE_LITE == 1) ? (s_cci_fpd_wstrb)  :(s_axi_gp2_wstrb);
  assign s_axi_gp2_wvalid_t  = (C_ACE_LITE == 1) ? (s_cci_fpd_wvalid) :(s_axi_gp2_wvalid);
//assign s_axi_gp2_aclk_t    = (C_ACE_LITE == 1) ? (s_cci_fpd_aclk)   :(s_axi_gp2_aclk);

// C_ACE_LITE = 0 >> AXI; C_ACE_LITE = 1 >> ACE_LITE; When AXI *snoop will not be visible in BD diagram
  assign s_ace_lite_gp2_arsnoop_int = (C_ACE_LITE == 1'b0)?('b0):s_cci_fpd_arsnoop;
  assign s_ace_lite_gp2_awsnoop_int = (C_ACE_LITE == 1'b0)?('b0):s_cci_fpd_awsnoop;

  assign r_cache = (s_axi_gp2_arcache[3:2] == 2'b0)? 2'b11 : 2'b10;
  assign w_cache =(s_axi_gp2_awcache[3:2] == 2'b0)? 2'b11 : 2'b10;

  assign s_ace_lite_gp2_ardomain_int = (C_ACE_LITE == 1'b0)?(r_cache):(s_cci_fpd_ardomain);
  assign s_ace_lite_gp2_awdomain_int =( C_ACE_LITE == 1'b0)?(w_cache):(s_cci_fpd_awdomain);

  assign rsmid = (C_ACE_LITE==1'b1)?(s_cci_fpd_aruser[9:0]):(s_axi_gp2_aruser[9:0]);
  assign wsmid = (C_ACE_LITE==1'b1)?(s_cci_fpd_awuser[9:0]):(s_axi_gp2_awuser[9:0]);

  assign s_axi_gp2_aruser_t  =  {{2'b0},{ {s_ace_lite_gp2_arsnoop_int },{s_ace_lite_gp2_ardomain_int},{rsmid}}};
  assign s_axi_gp2_awuser_t  =  {{3'b0},{ {s_ace_lite_gp2_awsnoop_int },{s_ace_lite_gp2_awdomain_int},{wsmid}}};

  assign DetectCmo_to_PS = (( s_ace_lite_gp2_ardomain_int  != 2'b11) && ( { {(s_ace_lite_gp2_arsnoop_int[2])},{(s_ace_lite_gp2_arsnoop_int[0])} } != 2'b10) && ( { {(s_ace_lite_gp2_arsnoop_int[3])},{(s_ace_lite_gp2_arsnoop_int[1])} } == 2'b10 ) && (( s_cci_fpd_arcache[3:2]) != 2'b0))? 1'b1:1'b0;

  assign s_ace_lite_gp2_arlen_t  = DetectCmo_to_PS ? 8'h00 : s_cci_fpd_arlen;

  // PS to PL IINTERRUPT Mapping below
  //
  /////////////////////////LPD map below//////////////////////////////////////////
  assign ps_pl_irq_perfmonirq0_rpu_pl = ps_pl_irq_lpd[8];
  assign ps_pl_irq_perfmonirq1_rpu_pl = ps_pl_irq_lpd[9];
  assign ps_pl_irq_lpd_ocm_isr_lpd    = ps_pl_irq_lpd[10];
  assign ps_pl_irq_lpd_rpu0_critical_err = ps_pl_irq_lpd[11];
  assign ps_pl_irq_lpd_rpu1_critical_err = ps_pl_irq_lpd[12];
  assign ps_pl_irq_lpd_gpio_lpd       = ps_pl_irq_lpd[13];
  assign ps_pl_irq_lpd_i2c0           = ps_pl_irq_lpd[14];
  assign ps_pl_irq_lpd_i2c1           = ps_pl_irq_lpd[15];
  assign ps_pl_irq_lpd_spi0           = ps_pl_irq_lpd[16];
  assign ps_pl_irq_lpd_spi1           = ps_pl_irq_lpd[17];
  assign ps_pl_irq_lpd_uart0          = ps_pl_irq_lpd[18];
  assign ps_pl_irq_lpd_uart1          = ps_pl_irq_lpd[19];
  assign ps_pl_irq_lpd_can0           = ps_pl_irq_lpd[20];
  assign ps_pl_irq_lpd_can1           = ps_pl_irq_lpd[21];
  assign ps_pl_irq_lpd_usb2_interrupt = ps_pl_irq_lpd[25:22];
  assign ps_pl_irq_lpd_usb2_otg_interrupt = ps_pl_irq_lpd[26];
  assign ps_pl_irq_lpd_ipi_pmc        = ps_pl_irq_lpd[27];
  assign ps_pl_irq_lpd_ipi_pmc_nobuf  = ps_pl_irq_lpd[28];
  assign ps_pl_irq_lpd_ipi_psm        = ps_pl_irq_lpd[29];
  assign ps_pl_irq_lpd_ipi_ipi0       = ps_pl_irq_lpd[30];
  assign ps_pl_irq_lpd_ipi_ipi1       = ps_pl_irq_lpd[31];
  assign ps_pl_irq_lpd_ipi_ipi2       = ps_pl_irq_lpd[32];
  assign ps_pl_irq_lpd_ipi_ipi3       = ps_pl_irq_lpd[33];
  assign ps_pl_irq_lpd_ipi_ipi4       = ps_pl_irq_lpd[34];
  assign ps_pl_irq_lpd_ipi_ipi5       = ps_pl_irq_lpd[35];
  assign ps_pl_irq_lpd_ipi_ipi6       = ps_pl_irq_lpd[36];
  assign ps_pl_irq_lpd_ttc0           = ps_pl_irq_lpd[39:37];
  assign ps_pl_irq_lpd_ttc1           = ps_pl_irq_lpd[42:40];
  assign ps_pl_irq_lpd_ttc2           = ps_pl_irq_lpd[45:43];
  assign ps_pl_irq_lpd_ttc3           = ps_pl_irq_lpd[48:46];
  assign ps_pl_irq_lpd_wwdt           = ps_pl_irq_lpd[49];
  assign ps_pl_irq_lpd_psm_mb         = ps_pl_irq_lpd[50];
  assign ps_pl_irq_lpd_xppu_err_interrupt = ps_pl_irq_lpd[51];
  assign ps_pl_irq_lpd_int_ir_status  = ps_pl_irq_lpd[52];
  assign ps_pl_irq_lpd_ams_isr        = ps_pl_irq_lpd[53];
  assign ps_pl_irq_lpd_gem1           = ps_pl_irq_lpd[56];
  assign ps_pl_irq_lpd_gem0_wol       = ps_pl_irq_lpd[57];
  assign ps_pl_irq_lpd_gem2           = ps_pl_irq_lpd[58];
  assign ps_pl_irq_lpd_gem1_wol       = ps_pl_irq_lpd[59];
  assign ps_pl_irq_lpd_dma            = ps_pl_irq_lpd[67:60];
  assign ps_pl_irq_lpd_xmpu_err_interrupt = ps_pl_irq_lpd[68];
  assign ps_pl_irq_lpd_wwdt_reset_pending = ps_pl_irq_lpd[69];
  assign ps_pl_irq_lpd_gwdt_ws0       = ps_pl_irq_lpd[70];
  assign ps_pl_irq_lpd_gwdt_ws1       = ps_pl_irq_lpd[71];
  assign ps_pl_irq_lpd_cpm_ps_isr_misc = ps_pl_irq_lpd[72];
  assign ps_pl_irq_lpd_cpm_ps_isr_corr = ps_pl_irq_lpd[73];
  assign ps_pl_irq_lpd_usb2_core_pme_generation = ps_pl_irq_lpd[74];
  assign ps_pl_irq_lpd_cpm_ps_isr_uncorr = ps_pl_irq_lpd[75];
  assign ps_pl_irq_lpd_ocm2_lpd       = ps_pl_irq_lpd[78];
  assign ps_pl_irq_lpd_ocm2_lpd_uncor_err = ps_pl_irq_lpd[79];
//assign pl_ps_irq0                  = ps_pl_irq_lpd[91:84];

/////////////////FPD map below ///////////////////////////////////////

//assign pl_ps_irq1                   = ps_pl_irq_fpd[7:0];
  assign ps_pl_irq_fpd_wd             = ps_pl_irq_fpd[8];
  assign ps_pl_irq_fpd_ams_isr_fpd    = ps_pl_irq_fpd[9];
  assign ps_pl_irq_fpd_fpd_psm_tz_err = ps_pl_irq_fpd[10];
  assign ps_pl_irq_fpd_apu_gic_l2err  = ps_pl_irq_fpd[11];
  assign ps_pl_irq_fpd_apu_gic_exterr = ps_pl_irq_fpd[12];
  assign ps_pl_irq_fpd_apu_gic_regs   = ps_pl_irq_fpd[13];
  assign ps_pl_irq_fpd_cci_isr        = ps_pl_irq_fpd[14];
  assign ps_pl_irq_fpd_smmu_isr       = ps_pl_irq_fpd[15];
  assign ps_pl_irq_fpd_gwdt_ws1       = ps_pl_irq_fpd[16];
  assign ps_pl_irq_fpd_wwdt_reset_pending = ps_pl_irq_fpd[17];
  assign ps_pl_irq_fpd_gwdt_ws2       = ps_pl_irq_fpd[18];

/////////////////////// PMC map below

  assign ps_pl_irq_pmc_cfu_interrupt  = ps_pl_irq_pmc[0];
  assign ps_pl_irq_pmc_cframe_seu_interrupt = ps_pl_irq_pmc[1];
  assign ps_pl_irq_pmc_gpio_pmc       = ps_pl_irq_pmc[2];
  assign ps_pl_irq_pmc_i2c            = ps_pl_irq_pmc[3];
  assign ps_pl_irq_pmc_ospi           = ps_pl_irq_pmc[4];
  assign ps_pl_irq_pmc_qspi           = ps_pl_irq_pmc[5];
  assign ps_pl_irq_pmc_sd0_axi        = ps_pl_irq_pmc[6];
  assign ps_pl_irq_pmc_sd0_axi_wkup   = ps_pl_irq_pmc[7];
  assign ps_pl_irq_pmc_sd1_axi        = ps_pl_irq_pmc[8];
  assign ps_pl_irq_pmc_sd1_axi_wkup   = ps_pl_irq_pmc[9];
  assign ps_pl_irq_pmc_debug          = ps_pl_irq_pmc[10];
  assign ps_pl_irq_pmc_dma0           = ps_pl_irq_pmc[11];
  assign ps_pl_irq_pmc_dma1           = ps_pl_irq_pmc[12];
  assign ps_pl_irq_pmc_int_ir_status  = ps_pl_irq_pmc[13];
  assign ps_pl_irq_pmc_xppu           = ps_pl_irq_pmc[14];
  assign ps_pl_irq_pmc_xmpu           = ps_pl_irq_pmc[15];
  assign ps_pl_irq_pmc_sbi            = ps_pl_irq_pmc[16];
  assign ps_pl_irq_pmc_aes            = ps_pl_irq_pmc[17];
  assign ps_pl_irq_pmc_ecdsa_rsa      = ps_pl_irq_pmc[18];
  assign ps_pl_irq_pmc_efuse_isr      = ps_pl_irq_pmc[19];
  assign ps_pl_irq_pmc_sha            = ps_pl_irq_pmc[20];
  assign ps_pl_irq_pmc_trng           = ps_pl_irq_pmc[21];
  assign ps_pl_irq_pmc_rtc_alarm_int  = ps_pl_irq_pmc[22];
  assign ps_pl_irq_pmc_rtc_seconds_int = ps_pl_irq_pmc[23];
  assign ps_pl_irq_pmc_sysmon_interrupt = ps_pl_irq_pmc[25:24];
  assign ps_pl_irq_pmc_npi_interrupt_out = ps_pl_irq_pmc[37:26];
  assign ps_pl_irq_pmc_ocm_isr        = ps_pl_irq_pmc[38];
  assign ps_pl_irq_pmc_vccint_glitch_detect = ps_pl_irq_pmc[39];

  assign mio_pl_18 = fmio_lpd_pmc_emio_in[18];
  assign mio_pl_19 = fmio_lpd_pmc_emio_in[19];
  assign mio_pl_24 = fmio_lpd_pmc_emio_in[24];
  assign mio_pl_25 = fmio_lpd_pmc_emio_in[25];
  assign mio_pl_38 = fmio_lpd_pmc_emio_in[38];
  assign mio_pl_39 = fmio_lpd_pmc_emio_in[39];

  // PS to PL IINTERRUPT Mapping above
  localparam SPP_DEVICE = "S80";

  generate

    if ( (C_PMCPL_CLK0_BUF == "true")  | (C_PMCPL_CLK0_BUF == "TRUE") | (C_PMCPL_CLK0_BUF == 1) | (C_PMCPL_CLK0_BUF == 'b1) && ( SPP_DEVICE != "xcvu440") ) begin : buffer_pl_clk_0
      BUFG_PS #(.SIM_DEVICE(C_SIM_DEVICE) ) PL_CLK_0_BUFG (.I(pmc_pl_ref_clk[0]), .O(pl0_ref_clk));
    end
    else begin
      assign pl0_ref_clk = pmc_pl_ref_clk[0];
    end

    if ( (C_PMCPL_CLK1_BUF == "true")  | (C_PMCPL_CLK1_BUF == "TRUE") | (C_PMCPL_CLK1_BUF == 1) | (C_PMCPL_CLK1_BUF == 'b1) && ( SPP_DEVICE != "xcvu440") ) begin : buffer_pl_clk_1
      BUFG_PS #(.SIM_DEVICE(C_SIM_DEVICE) ) PL_CLK_1_BUFG (.I(pmc_pl_ref_clk[1]), .O(pl1_ref_clk));
    end
    else begin
      assign pl1_ref_clk = pmc_pl_ref_clk[1];
    end

    if ( (C_PMCPL_CLK2_BUF == "true")  | (C_PMCPL_CLK2_BUF == "TRUE") | (C_PMCPL_CLK2_BUF == 1) | (C_PMCPL_CLK2_BUF == 'b1) && ( SPP_DEVICE != "xcvu440")) begin : buffer_pl_clk_2
      BUFG_PS #(.SIM_DEVICE(C_SIM_DEVICE) ) PL_CLK_2_BUFG (.I(pmc_pl_ref_clk[2]), .O(pl2_ref_clk));
    end
    else begin
      assign pl2_ref_clk = pmc_pl_ref_clk[2];
    end

    if ( (C_PMCPL_CLK3_BUF == "true")  | (C_PMCPL_CLK3_BUF == "TRUE") | (C_PMCPL_CLK3_BUF == 1) | (C_PMCPL_CLK3_BUF == 'b1) && ( SPP_DEVICE != "xcvu440") ) begin : buffer_pl_clk_3
      BUFG_PS  #(.SIM_DEVICE(C_SIM_DEVICE) ) PL_CLK_3_BUFG (.I(pmc_pl_ref_clk[3]), .O(pl3_ref_clk));
    end
    else begin
      assign pl3_ref_clk = pmc_pl_ref_clk[3];
    end

    if (( (C_PMCPL_IRO_CLK_BUF == "true")  | (C_PMCPL_IRO_CLK_BUF == "TRUE") | (C_PMCPL_IRO_CLK_BUF == 1)) &&  SPP_DEVICE != "xcvu440" ) begin : buffer_iro_clk
      BUFG_PS #(.SIM_DEVICE(C_SIM_DEVICE) ) PL_CLK_0_BUFG (.I(pmc_pl_ref_clk[5]), .O(pmc_iro_clk));
    end
    else begin
      assign pmc_iro_clk = pmc_pl_ref_clk[5];
    end

  endgenerate

  generate

    if (C_DIFF_RW_CLK_S_AXI_GP0 == 0) begin : clk_assign0
      assign s_axi_gp0_rclk_temp  =  s_axi_fpd_aclk;
      assign s_axi_gp0_wclk_temp  =  s_axi_fpd_aclk;
    end
    else begin
      assign s_axi_gp0_rclk_temp  =  s_axi_fpd_rclk;
      assign s_axi_gp0_wclk_temp  =  s_axi_fpd_wclk;
    end

    if (C_DIFF_RW_CLK_S_AXI_GP2 == 0) begin : clk_assign2
      assign s_axi_gp2_rclk_temp  = (C_ACE_LITE==1)?(s_cci_fpd_aclk):(s_axi_gp2_aclk);
      assign s_axi_gp2_wclk_temp  =  (C_ACE_LITE==1)?(s_cci_fpd_aclk):(s_axi_gp2_aclk);
    end
    else begin
      assign s_axi_gp2_rclk_temp  =  (C_ACE_LITE==1)?(s_cci_fpd_rclk):(s_axi_gp2_rclk);
      assign s_axi_gp2_wclk_temp  = (C_ACE_LITE==1)?(s_cci_fpd_wclk):(s_axi_gp2_wclk);
    end

    if (C_DIFF_RW_CLK_S_AXI_GP4 == 0) begin : clk_assign4
      assign s_axi_gp4_rclk_temp  =  s_axi_lpd_aclk;
      assign s_axi_gp4_wclk_temp  =  s_axi_lpd_aclk;
    end
    else begin
      assign s_axi_gp4_rclk_temp  =  s_axi_lpd_rclk;
      assign s_axi_gp4_wclk_temp  =  s_axi_lpd_wclk;
    end

  endgenerate

  assign pl_ps_irq0_i = {
      pl_ps_irq7,
      pl_ps_irq6,
      pl_ps_irq5,
      pl_ps_irq4,
      pl_ps_irq3,
      pl_ps_irq2,
      pl_ps_irq1,
      pl_ps_irq0 };

  assign pl_ps_irq1_i = {
      pl_ps_irq15,
      pl_ps_irq14,
      pl_ps_irq13,
      pl_ps_irq12,
      pl_ps_irq11,
      pl_ps_irq10,
      pl_ps_irq9,
      pl_ps_irq8 };

    PS9 PS9_inst (
      .ADMA2PLCACK(adma_2_pl_cack_i),
      .ADMA2PLTVLD(adma_2_pl_tvld_i),
    //.DPAUDIOREFCLK(dp_audio_ref_clk),
    //.DPVIDEOREFCLK(dp_video_ref_clk),
      .EMIOCAN0PHYTX(canfd0_phy_tx),
      .EMIOCAN1PHYTX(canfd1_phy_tx),
      .EMIOENET0DMABUSWIDTH(gem0_dma_bus_width),
      .EMIOENET0DMATXENDTOG(gem0_fifo_dma_tx_end_tog),
      .EMIOENET0GEMTSUTIMERCNT(gem0_tsu_timer_cnt),
      .EMIOENET0GMIITXD(gem0_gmii_tx_d),
      .EMIOENET0GMIITXEN(gem0_gmii_tx_en),
      .EMIOENET0GMIITXER(gem0_gmii_tx_err),
      .EMIOENET0MDIOMDC(gem0_mdio_mdc),
      .EMIOENET0MDIOO(gem0_mdio_o),
      .EMIOENET0MDIOTN(gem0_mdio_t_n),
      .EMIOENET0RXWDATA(gem0_fifo_rx_w_data),
      .EMIOENET0RXWEOP(gem0_fifo_rx_w_eop),
      .EMIOENET0RXWERR(gem0_fifo_rx_w_err),
      .EMIOENET0RXWFLUSH(gem0_fifo_rx_w_flush),
      .EMIOENET0RXWSOP(gem0_fifo_rx_w_sop),
      .EMIOENET0RXWSTATUS(gem0_fifo_rx_w_status),
      .EMIOENET0RXWWR(gem0_fifo_rx_w_wr),
      .EMIOENET0SPEEDMODE(emio_enet0_speed_mode),
      .EMIOENET0TXRRD(gem0_fifo_tx_r_rd),
      .EMIOENET0TXRSTATUS(gem0_fifo_tx_r_status),
      .EMIOENET1DMABUSWIDTH(emio_enet1_dma_bus_width),
      .EMIOENET1DMATXENDTOG(gem1_fifo_dma_tx_end_tog),
      .EMIOENET1GMIITXD(gem1_gmii_tx_d),
      .EMIOENET1GMIITXEN(gem1_gmii_tx_en),
      .EMIOENET1GMIITXER(gem1_gmii_tx_err),
      .EMIOENET1MDIOMDC(gem1_mdio_mdc),
      .EMIOENET1MDIOO(gem1_mdio_o),
      .EMIOENET1MDIOTN(gem1_mdio_t_n),
      .EMIOENET1RXWDATA(gem1_fifo_rx_w_data),
      .EMIOENET1RXWEOP(gem1_fifo_rx_w_eop),
      .EMIOENET1RXWERR(gem1_fifo_rx_w_err),
      .EMIOENET1RXWFLUSH(gem1_fifo_rx_w_flush),
      .EMIOENET1RXWSOP(gem1_fifo_rx_w_sop),
      .EMIOENET1RXWSTATUS(gem1_fifo_rx_w_status),
      .EMIOENET1RXWWR(gem1_fifo_rx_w_wr),
      .EMIOENET1SPEEDMODE(emio_enet1_speed_mode),
      .EMIOENET1TXRRD(gem1_fifo_tx_r_rd),
      .EMIOENET1TXRSTATUS(gem1_fifo_tx_r_status),
      .EMIOGEM0DELAYREQRX(gem0_ptp_delay_req_rx),
      .EMIOGEM0DELAYREQTX(gem0_ptp_delay_req_tx),
      .EMIOGEM0PDELAYREQRX(gem0_ptp_pdelay_req_rx),
      .EMIOGEM0PDELAYREQTX(gem0_ptp_pdelay_req_tx),
      .EMIOGEM0PDELAYRESPRX(gem0_ptp_pdelay_resp_rx),
      .EMIOGEM0PDELAYRESPTX(gem0_ptp_pdelay_resp_tx),
      .EMIOGEM0RXSOF(gem0_ptp_rx_sof),
      .EMIOGEM0SYNCFRAMERX(gem0_ptp_sync_frame_rx),
      .EMIOGEM0SYNCFRAMETX(gem0_ptp_sync_frame_tx),
      .EMIOGEM0TSUTIMERCMPVAL(gem0_tsu_timer_cmp_val),
      .EMIOGEM0TXRFIXEDLAT(emio_gem0_tx_r_fixed_lat),
      .EMIOGEM0TXSOF(gem0_ptp_tx_sof),
      .EMIOGEM1DELAYREQRX(gem1_ptp_delay_req_rx),
      .EMIOGEM1DELAYREQTX(gem1_ptp_delay_req_tx),
      .EMIOGEM1PDELAYREQRX(gem1_ptp_pdelay_req_rx),
      .EMIOGEM1PDELAYREQTX(gem1_ptp_pdelay_req_tx),
      .EMIOGEM1PDELAYRESPRX(gem1_ptp_pdelay_resp_rx),
      .EMIOGEM1PDELAYRESPTX(gem1_ptp_pdelay_resp_tx),
      .EMIOGEM1RXSOF(gem1_ptp_rx_sof),
      .EMIOGEM1SYNCFRAMERX(gem1_ptp_sync_frame_rx),
      .EMIOGEM1SYNCFRAMETX(gem1_ptp_sync_frame_tx),
      .EMIOGEM1TSUTIMERCMPVAL(gem1_tsu_timer_cmp_val),
      .EMIOGEM1TXRFIXEDLAT(emio_gem1_txr_fixed_lat),
      .EMIOGEM1TXSOF(gem1_ptp_tx_sof),
      .EMIOI2C0SCLO(i2c0_scl_o),
      .EMIOI2C0SCLTN(i2c0_scl_t),
      .EMIOI2C0SDAO(i2c0_sda_o),
      .EMIOI2C0SDATN(i2c0_sda_tn),
      .EMIOI2C1SCLO(i2c1_scl_o),
      .EMIOI2C1SCLTN(i2c1_scl_t),
      .EMIOI2C1SDAO(i2c1_sda_o),
      .EMIOI2C1SDATN(i2c1_sda_tn),
      .FMIOI2CSCLOEN(pmc_i2c_scl_oen),
      .FMIOI2CSCLOUT(pmc_i2c_scl_out),
      .FMIOI2CSDAOEN(pmc_i2c_sda_oen),
      .FMIOI2CSDAOUT(pmc_i2c_sda_out),
      .FMIOI2CSCLIN(pmc_i2c_scl_in),
      .FMIOI2CSDAIN(pmc_i2c_sda_in),
      .FMIOLPDPMCEMIOIN (fmio_lpd_pmc_emio_in),
      .EMIOSPI0MO(spi0_m_o),
      .EMIOSPI0MOTN(spi0_m_o_t_n),
      .EMIOSPI0SCLKO(spi0_sclk_o),
      .EMIOSPI0SCLKTN(spi0_sclk_t_n),
      .EMIOSPI0SO(spi0_s_o),
      .EMIOSPI0SSNTN(spi0_ss_n_t_n),
      .EMIOSPI0SSON(spi0_ss_o_n),
      .EMIOSPI0STN(spi0_s_t_n),
      .EMIOSPI1MO(spi1_m_o),
      .EMIOSPI1MOTN(spi1_m_o_t_n),
      .EMIOSPI1SCLKO(spi1_sclk_o),
      .EMIOSPI1SCLKTN(spi1_sclk_t_n),
      .EMIOSPI1SO(spi1_s_o),
      .EMIOSPI1SSNTN(spi1_ss_n_t_n),
      .EMIOSPI1SSON(spi1_ss_o_n),
      .EMIOSPI1STN(spi1_s_t_n),
      .EMIOTTC0WAVEO(ttc0_waveo),
      .EMIOTTC1WAVEO(ttc1_waveo),
      .EMIOTTC2WAVEO(ttc2_waveo),
      .EMIOTTC3WAVEO(ttc3_waveo),
      .EMIOU2DSPORTVBUSCTRLUSB30(emio_u2dsport_vbus_ctrl_usb3_0),
    //.EMIOU2DSPORTVBUSCTRLUSB31(emio_u2dsport_vbus_ctrl_usb3_1),
    //.EMIOU3DSPORTVBUSCTRLUSB30(emio_u3dsport_vbus_ctrl_usb3_0),
    //.EMIOU3DSPORTVBUSCTRLUSB31(emio_u3dsport_vbus_ctrl_usb3_1),
      .FMIOUART0NSIROUT(uart0_sir_outn),
      .FMIOUART0NUARTDTR(uart0_dtrn),
      .FMIOUART0NUARTOUT1(uart0_out1n),
      .FMIOUART0NUARTOUT2(uart0_out2n),
      .FMIOUART0NUARTRTS(uart0_rtsn),
      .FMIOUART0TXD(uart0_txd),
      .FMIOUART0NUARTCTS(uart0_ctsn),
      .FMIOUART0NUARTDCD(uart0_dcdn),
      .FMIOUART0NUARTDSR(uart0_dsrn),
      .FMIOUART0NUARTRI(uart0_rin),
      .FMIOUART0RXD(uart0_rxd),
      .FMIOUART0SIRIN(fmio_uart0_sir_in),
      .FMIOUART1NSIROUT(uart1_sir_outn),
      .FMIOUART1NUARTDTR(uart1_dtrn),
      .FMIOUART1NUARTOUT1(uart1_out1n),
      .FMIOUART1NUARTOUT2(uart1_out2n),
      .FMIOUART1NUARTRTS(uart1_rtsn),
      .FMIOUART1TXD(uart1_txd),
      .FMIOUART1NUARTCTS(uart1_ctsn),
      .FMIOUART1NUARTDCD(uart1_dcdn),
      .FMIOUART1NUARTDSR(uart1_dsrn),
      .FMIOUART1NUARTRI(uart1_rin),
      .FMIOUART1RXD(uart1_rxd),
      .FMIOUART1SIRIN(fmio_uart1_sir_in),
    //.EMIOUART0DTRN(emio_uart0dtrn),
    //.EMIOUART0RTSN(emio_uart0rtsn),
    //.EMIOUART0TX(emio_uart0tx),
    //.EMIOUART1DTRN(emio_uart1dtrn),
    //.EMIOUART1RTSN(emio_uart1rtsn),
    //.EMIOUART1TX(emio_uart1tx),
    //.EMIOUART2DTRN(emio_uart2dtrn),
    //.EMIOUART2RTSN(emio_uart2rtsn),
    //.EMIOUART2TX(emio_uart2tx),
    //.EMIOWDT0RSTO(emio_wdt0rsto),
    //.EMIOWDT1RSTO(emio_wdt1rsto),

    //.FMIOGEM0FIFORXCLKTOPLBUFG(fmiogem0fiforxclktoplbufg),
    //.FMIOGEM0FIFOTXCLKTOPLBUFG(fmiogem0fifotxclktoplbufg),

    //.FMIOGEM1FIFORXCLKTOPLBUFG(fmiogem1fiforxclktoplbufg),
    //.FMIOGEM1FIFOTXCLKTOPLBUFG(fmiogem1fifotxclktoplbufg),

    //.FMIOGEM2FIFORXCLKTOPLBUFG(fmiogem2fiforxclktoplbufg),
    //.FMIOGEM2FIFOTXCLKTOPLBUFG(fmiogem2fifotxclktoplbufg),
    //.FMIOGEM3FIFORXCLKTOPLBUFG(fmiogem3fiforxclktoplbufg),
    //.FMIOGEM3FIFOTXCLKTOPLBUFG(fmiogem3fifotxclktoplbufg),
    //.FMIOGEMTSUCLKTOPLBUFG(fmiogemtsuclktoplbufg),
    //.FMIOGPIOOEN(fmio_gpio_o_en),
    //.FMIOGPIOOUT(fmio_gpio_out),
    //.FMIOSD0BUSPOWEROUT(sd0_buspwr),
    //.FMIOSD0BUSVOLTAGEOUT(sd0_busvolt_sel),
    //.FMIOSD0DLLTESTOUT(sd0_dll_test_out),
    //.FMIOSD0LEDCONTROLOUT(sd0_led_ctrl),
    //.FMIOSD0SDIFCLKOUT(sd0_clk),
    //.FMIOSD0SDIFCMDOE(sd0_cmd_oe),
    //.FMIOSD0SDIFCMDOUT(sd0_cmd_out),
    //.FMIOSD0SDIFDATOE(sd0_data_oe),
    //.FMIOSD0SDIFDATOUT(sd0_data_out),
      .FMIOSD0BUSPOWEROUT(sd0_buspwr),
      .FMIOSD0BUSVOLTAGEOUT(sd0_busvolt_sel),
      .FMIOSD0DLLTESTCLK0(sd0_dll_test_clk0),
      .FMIOSD0DLLTESTCLKRX(sd0_dll_test_clk_rx),
      .FMIOSD0DLLTESTCLKTX(sd0_dll_test_clk_tx),
      .FMIOSD0DLLTESTOUT(sd0_dll_test_out),
      .FMIOSD0LEDCONTROLOUT(sd0_led_ctrl),
      .FMIOSD0SDIFCLKOUT(sd0_clk),
      .FMIOSD0SDIFCMDOE(sd0_cmd_oe),
      .FMIOSD0SDIFCMDOUT(sd0_cmd_out),
      .FMIOSD0SDIFDATOE(fmiosd0sdifdatoe_t),
      .FMIOSD0SDIFDATOUT(fmiosd0sdifdatout_t),
      .FMIOSD0DLLTESTIN(sd0_dll_test_in),
      .FMIOSD0SDIFCDNIN(sd0_cd_n),
      .FMIOSD0SDIFCMDIN(sd0_cmd_in),
      .FMIOSD0SDIFDATIN(sd0_data_in),
      .FMIOSD0SDIFWPIN(sd0_wp),

      .FMIOSD1BUSPOWEROUT(sd1_bus_pwr),
      .FMIOSD1BUSVOLTAGEOUT(sd1_busvolt_sel),
      .FMIOSD1DLLTESTCLK0(sd1_dll_test_clk0),
      .FMIOSD1DLLTESTCLKRX(sd1_dll_test_clk_rx),
      .FMIOSD1DLLTESTCLKTX(sd1_dll_test_clk_tx),
      .FMIOSD1DLLTESTOUT(sd1_dll_test_out),
      .FMIOSD1LEDCONTROLOUT(sd1_led_ctrl),
      .FMIOSD1SDIFCLKOUT(sd1_clk),
      .FMIOSD1SDIFCMDOE(sd1_cmd_oe),
      .FMIOSD1SDIFCMDOUT(sd1_cmd_out),
      .FMIOSD1SDIFDATOE(fmiosd1sdifdatoe_t),
      .FMIOSD1SDIFDATOUT(fmiosd1sdifdatout_t),
      .FMIOSD1DLLTESTIN(sd1_dll_test_in),
      .FMIOSD1SDIFCDNIN(sd1_cd_n),
      .FMIOSD1SDIFCMDIN(sd1_cmd_in),
      .FMIOSD1SDIFDATIN(sd1_data_in),
      .FMIOSD1SDIFWPIN(sd1_wp),

      .FMIOFPDWWDTINTERRUPT(fpd_swdt_wwdt_irq),
      .FMIOFPDWWDTRESET(fpd_swdt_wwdt_reset),
      .FMIOFPDWWDTRESETPENDING(fpd_swdt_wwdt_reset_pending),
      .FMIOWWDTINTERRUPT(lpd_swdt_wwdt_irq),
      .FMIOWWDTRESET(lpd_swdt_wwdt_reset),
      .FMIOWWDTRESETPENDING(lpd_swdt_wwdt_reset_pending),
    //.HSMREFCLK(hsm_ref_clk),
      .FMIOFPDWWDTCLKIN(fpd_swdt_wwdt_clk),
      .FMIOWWDTCLKIN(lpd_swdt_wwdt_clk),
      .FMIOGWDTWS0(lpd_swdt_gwdt_ws0),
      .FMIOGWDTWS1(lpd_swdt_gwdt_ws1),
      .FMIOFPDGWDTWS0(fpd_swdt_gwdt_ws0),
      .FMIOFPDGWDTWS1(fpd_swdt_gwdt_ws1),

    //.FMIOSD1BUSPOWEROUT(sd1_bus_pwr),
    //.FMIOSD1BUSVOLTAGEOUT(sd0_busvolt_sel),
    //.FMIOSD1DLLTESTOUT(sd1_dll_test_out),
    //.FMIOSD1LEDCONTROLOUT(sd1_led_ctrl),
    //.FMIOSD1SDIFCLKOUT(sd1_clk),
    //.FMIOSD1SDIFCMDOE(sd1_cmd_oe),
    //.FMIOSD1SDIFCMDOUT(sd1_cmd_out),
    //.FMIOSD1SDIFDATOE(sd1_data_oe),
    //.FMIOSD1SDIFDATOUT(sd1_data_out),
      .EMIOGPIO2O(lpd_gpio_o),
      .EMIOGPIO2TN(lpd_gpio_tn),
      .EMIOGPIO2I(lpd_gpio_i),
      .FMIOGPIOOEN(emio_pmc_gpio_oen_temp),
      .FMIOGPIOOUT(emio_pmc_gpio_out_temp),
      .FMIOGPIOIN(emio_pmc_gpio_in_temp),

      .FMIOSYSMONI2CSCLTRIB(pmc_pl_sysmon_i2c_scl_trib),
      .FMIOSYSMONI2CSDATRIB(pmc_pl_sysmon_i2c_sda_trib),
      .FMIOSYSMONI2CSMBALERTTRIB(pmc_pl_sysmon_i2c_smb_alert_trib),
      .FMIOSYSMONI2CSCLINPUT(pmc_pl_sysmon_i2c_scl_input),
      .FMIOSYSMONI2CSDAINPUT(pmc_pl_sysmon_i2c_sda_input),

      .PMCPLSYSMONROOTALARM(pmc_pl_sysmon_root_alarm),
      .PMCPLSYSMONROOTNEWDATA(pmc_pl_sysmon_root_new_data),
    //.IFFPDSYSMONSATTESTFABRICCLK(iffpdsysmonsattestfabricclk),
    //.IFFPDSYSMONSATTESTTESTADCIN(iffpdsysmonsattesttestadcin),
    //.IFFPDSYSMONSATTESTTESTADCINCLK(iffpdsysmonsattesttestadcinclk),
    //.IFLPDSYSMONSATTESTFABRICCLK(iflpdsysmonsattestfabricclk),
    //.IFLPDSYSMONSATTESTTESTADCIN(iflpdsysmonsattesttestadcin),
    //.IFLPDSYSMONSATTESTTESTADCINCLK(iflpdsysmonsattesttestadcinclk),
    //.IFSYSMONROOTTESTFABRICCLK(ifsysmonroottestfabricclk),
    //.IFSYSMONROOTTESTTESTADCIN(ifsysmonroottesttestadcin),
    //.IFSYSMONROOTTESTTESTADCINCLK(ifsysmonroottesttestadcinclk),

      .IFNOCPSCCIAXI0ARREADY(noc_fpd_cci_axi0_arready),
      .IFNOCPSCCIAXI0AWREADY(noc_fpd_cci_axi0_awready),
      .IFNOCPSCCIAXI0BID(noc_fpd_cci_axi0_bid),
      .IFNOCPSCCIAXI0BRESP(noc_fpd_cci_axi0_bresp),
      .IFNOCPSCCIAXI0BUSER(noc_fpd_cci_axi0_buser),
      .IFNOCPSCCIAXI0BVALID(noc_fpd_cci_axi0_bvalid),
      .IFNOCPSCCIAXI0RDATA(noc_fpd_cci_axi0_rdata),
      .IFNOCPSCCIAXI0RID(noc_fpd_cci_axi0_rid),
      .IFNOCPSCCIAXI0RLAST(noc_fpd_cci_axi0_rlast),
      .IFNOCPSCCIAXI0RRESP(noc_fpd_cci_axi0_rresp),
      .IFNOCPSCCIAXI0RUSER(noc_fpd_cci_axi0_ruser),
      .IFNOCPSCCIAXI0RVALID(noc_fpd_cci_axi0_rvalid),
      .IFNOCPSCCIAXI0WREADY(noc_fpd_cci_axi0_wready),
      .IFNOCPSCCIAXI1ARREADY(noc_fpd_cci_axi1_arready),
      .IFNOCPSCCIAXI1AWREADY(noc_fpd_cci_axi1_awready),
      .IFNOCPSCCIAXI1BID(noc_fpd_cci_axi1_bid),
      .IFNOCPSCCIAXI1BRESP(noc_fpd_cci_axi1_bresp),
      .IFNOCPSCCIAXI1BUSER(noc_fpd_cci_axi1_buser),
      .IFNOCPSCCIAXI1BVALID(noc_fpd_cci_axi1_bvalid),
      .IFNOCPSCCIAXI1RDATA(noc_fpd_cci_axi1_rdata),
      .IFNOCPSCCIAXI1RID(noc_fpd_cci_axi1_rid),
      .IFNOCPSCCIAXI1RLAST(noc_fpd_cci_axi1_rlast),
      .IFNOCPSCCIAXI1RRESP(noc_fpd_cci_axi1_rresp),
      .IFNOCPSCCIAXI1RUSER(noc_fpd_cci_axi1_ruser),
      .IFNOCPSCCIAXI1RVALID(noc_fpd_cci_axi1_rvalid),
      .IFNOCPSCCIAXI1WREADY(noc_fpd_cci_axi1_wready),
      .IFNOCPSNCIAXI0ARREADY(noc_fpd_axi_axi0_arready),
      .IFNOCPSNCIAXI0AWREADY(noc_fpd_axi_axi0_awready),
      .IFNOCPSNCIAXI0BID(noc_fpd_axi_axi0_bid),
      .IFNOCPSNCIAXI0BRESP(noc_fpd_axi_axi0_bresp),
      .IFNOCPSNCIAXI0BUSER(noc_fpd_axi_axi0_buser),
      .IFNOCPSNCIAXI0BVALID(noc_fpd_axi_axi0_bvalid),
      .IFNOCPSNCIAXI0RDATA(noc_fpd_axi_axi0_rdata),
      .IFNOCPSNCIAXI0RID(noc_fpd_axi_axi0_rid),
      .IFNOCPSNCIAXI0RLAST(noc_fpd_axi_axi0_rlast),
      .IFNOCPSNCIAXI0RRESP(noc_fpd_axi_axi0_rresp),
      .IFNOCPSNCIAXI0RUSER(noc_fpd_axi_axi0_ruser),
      .IFNOCPSNCIAXI0RVALID(noc_fpd_axi_axi0_rvalid),
      .IFNOCPSNCIAXI0WREADY(noc_fpd_axi_axi0_wready),
      .IFNOCPSNCIAXI1ARREADY(noc_fpd_axi_axi1_arready),
      .IFNOCPSNCIAXI1AWREADY(noc_fpd_axi_axi1_awready),
      .IFNOCPSNCIAXI1BID(noc_fpd_axi_axi1_bid),
      .IFNOCPSNCIAXI1BRESP(noc_fpd_axi_axi1_bresp),
      .IFNOCPSNCIAXI1BUSER(noc_fpd_axi_axi1_buser),
      .IFNOCPSNCIAXI1BVALID(noc_fpd_axi_axi1_bvalid),
      .IFNOCPSNCIAXI1RDATA(noc_fpd_axi_axi1_rdata),
      .IFNOCPSNCIAXI1RID(noc_fpd_axi_axi1_rid),
      .IFNOCPSNCIAXI1RLAST(noc_fpd_axi_axi1_rlast),
      .IFNOCPSNCIAXI1RRESP(noc_fpd_axi_axi1_rresp),
      .IFNOCPSNCIAXI1RUSER(noc_fpd_axi_axi1_ruser),
      .IFNOCPSNCIAXI1RVALID(noc_fpd_axi_axi1_rvalid),
      .IFNOCPSNCIAXI1WREADY(noc_fpd_axi_axi1_wready),
      .IFNOCPSPCIAXI0ARREADY(noc_cpm_pcie_axi0_arready),
      .IFNOCPSPCIAXI0AWREADY(noc_cpm_pcie_axi0_awready),
      .IFNOCPSPCIAXI0BID(noc_cpm_pcie_axi0_bid),
      .IFNOCPSPCIAXI0BRESP(noc_cpm_pcie_axi0_bresp),
      .IFNOCPSPCIAXI0BUSER(noc_cpm_pcie_axi0_buser),
      .IFNOCPSPCIAXI0BVALID(noc_cpm_pcie_axi0_bvalid),
      .IFNOCPSPCIAXI0RDATA(noc_cpm_pcie_axi0_rdata),
      .IFNOCPSPCIAXI0RID(noc_cpm_pcie_axi0_rid),
      .IFNOCPSPCIAXI0RLAST(noc_cpm_pcie_axi0_rlast),
      .IFNOCPSPCIAXI0RRESP(noc_cpm_pcie_axi0_rresp),
      .IFNOCPSPCIAXI0RUSER(noc_cpm_pcie_axi0_ruser),
      .IFNOCPSPCIAXI0RVALID(noc_cpm_pcie_axi0_rvalid),
      .IFNOCPSPCIAXI0WREADY(noc_cpm_pcie_axi0_wready),

      .IFPMCCFUSEUCFUSEUCRCERROR(debug_seu_crcerror),
      .IFPMCCFUSEUCFUSEUECCERROR(debug_seu_eccerror),
      .IFPMCCFUSEUCFUSEUENDOFCALIB(debug_seu_endofcalib),
      .IFPMCCFUSEUCFUSEUHALTED    (debug_seu_halted),
      .IFPMCCFUSEUCFUSEUHEARTBEAT(debug_seu_heartbeat),

      .IFPSNOCCCIAXI0ARADDR(fpd_cci_noc_axi0_araddr),
      .IFPSNOCCCIAXI0ARBURST(fpd_cci_noc_axi0_arburst),
      .IFPSNOCCCIAXI0ARCACHE(fpd_cci_noc_axi0_arcache),
      .IFPSNOCCCIAXI0ARID(fpd_cci_noc_axi0_arid),
      .IFPSNOCCCIAXI0ARLEN(fpd_cci_noc_axi0_arlen),
      .IFPSNOCCCIAXI0ARLOCK(fpd_cci_noc_axi0_arlock),
      .IFPSNOCCCIAXI0ARPROT(fpd_cci_noc_axi0_arprot),
      .IFPSNOCCCIAXI0ARQOS(fpd_cci_noc_axi0_arqos),
      .IFPSNOCCCIAXI0ARREGION(if_ps_noc_cci_axi0_arregion),
      .IFPSNOCCCIAXI0ARSIZE(fpd_cci_noc_axi0_arsize),
      .IFPSNOCCCIAXI0ARUSER(fpd_cci_noc_axi0_aruser),
      .IFPSNOCCCIAXI0ARVALID(fpd_cci_noc_axi0_arvalid),
      .IFPSNOCCCIAXI0AWADDR(fpd_cci_noc_axi0_awaddr),
      .IFPSNOCCCIAXI0AWBURST(fpd_cci_noc_axi0_awburst),
      .IFPSNOCCCIAXI0AWCACHE(fpd_cci_noc_axi0_awcache),
      .IFPSNOCCCIAXI0AWID(fpd_cci_noc_axi0_awid),
      .IFPSNOCCCIAXI0AWLEN(fpd_cci_noc_axi0_awlen),
      .IFPSNOCCCIAXI0AWLOCK(fpd_cci_noc_axi0_awlock),
      .IFPSNOCCCIAXI0AWPROT(fpd_cci_noc_axi0_awprot),
      .IFPSNOCCCIAXI0AWQOS(fpd_cci_noc_axi0_awqos),
      .IFPSNOCCCIAXI0AWREGION(if_ps_noc_cci_axi0_awregion),
      .IFPSNOCCCIAXI0AWSIZE(fpd_cci_noc_axi0_awsize),
      .IFPSNOCCCIAXI0AWUSER(fpd_cci_noc_axi0_awuser),
      .IFPSNOCCCIAXI0AWVALID(fpd_cci_noc_axi0_awvalid),
      .IFPSNOCCCIAXI0BREADY(fpd_cci_noc_axi0_bready),
      .IFPSNOCCCIAXI0RREADY(fpd_cci_noc_axi0_rready),
      .IFPSNOCCCIAXI0WDATA(fpd_cci_noc_axi0_wdata),
      .IFPSNOCCCIAXI0WID(if_ps_noc_cci_axi0_wid),
      .IFPSNOCCCIAXI0WLAST(fpd_cci_noc_axi0_wlast),
      .IFPSNOCCCIAXI0WSTRB(fpd_cci_noc_axi0_wstrb),
      .IFPSNOCCCIAXI0WUSER(fpd_cci_noc_axi0_wuser),
      .IFPSNOCCCIAXI0WVALID(fpd_cci_noc_axi0_wvalid),
      .IFPSNOCCCIAXI1ARADDR(fpd_cci_noc_axi1_araddr),
      .IFPSNOCCCIAXI1ARBURST(fpd_cci_noc_axi1_arburst),
      .IFPSNOCCCIAXI1ARCACHE(fpd_cci_noc_axi1_arcache),
      .IFPSNOCCCIAXI1ARID(fpd_cci_noc_axi1_arid),
      .IFPSNOCCCIAXI1ARLEN(fpd_cci_noc_axi1_arlen),
      .IFPSNOCCCIAXI1ARLOCK(fpd_cci_noc_axi1_arlock),
      .IFPSNOCCCIAXI1ARPROT(fpd_cci_noc_axi1_arprot),
      .IFPSNOCCCIAXI1ARQOS(fpd_cci_noc_axi1_arqos),
      .IFPSNOCCCIAXI1ARREGION(if_ps_noc_cci_axi1_arregion),
      .IFPSNOCCCIAXI1ARSIZE(fpd_cci_noc_axi1_arsize),
      .IFPSNOCCCIAXI1ARUSER(fpd_cci_noc_axi1_aruser),
      .IFPSNOCCCIAXI1ARVALID(fpd_cci_noc_axi1_arvalid),
      .IFPSNOCCCIAXI1AWADDR(fpd_cci_noc_axi1_awaddr),
      .IFPSNOCCCIAXI1AWBURST(fpd_cci_noc_axi1_awburst),
      .IFPSNOCCCIAXI1AWCACHE(fpd_cci_noc_axi1_awcache),
      .IFPSNOCCCIAXI1AWID(fpd_cci_noc_axi1_awid),
      .IFPSNOCCCIAXI1AWLEN(fpd_cci_noc_axi1_awlen),
      .IFPSNOCCCIAXI1AWLOCK(fpd_cci_noc_axi1_awlock),
      .IFPSNOCCCIAXI1AWPROT(fpd_cci_noc_axi1_awprot),
      .IFPSNOCCCIAXI1AWQOS(fpd_cci_noc_axi1_awqos),
      .IFPSNOCCCIAXI1AWREGION(if_ps_noc_cci_axi1_awregion),
      .IFPSNOCCCIAXI1AWSIZE(fpd_cci_noc_axi1_awsize),
      .IFPSNOCCCIAXI1AWUSER(fpd_cci_noc_axi1_awuser),
      .IFPSNOCCCIAXI1AWVALID(fpd_cci_noc_axi1_awvalid),
      .IFPSNOCCCIAXI1BREADY(fpd_cci_noc_axi1_bready),
      .IFPSNOCCCIAXI1RREADY(fpd_cci_noc_axi1_rready),
      .IFPSNOCCCIAXI1WDATA(fpd_cci_noc_axi1_wdata),
      .IFPSNOCCCIAXI1WID(if_ps_noc_cci_axi1_wid),
      .IFPSNOCCCIAXI1WLAST(fpd_cci_noc_axi1_wlast),
      .IFPSNOCCCIAXI1WSTRB(fpd_cci_noc_axi1_wstrb),
      .IFPSNOCCCIAXI1WUSER(fpd_cci_noc_axi1_wuser),
      .IFPSNOCCCIAXI1WVALID(fpd_cci_noc_axi1_wvalid),
      .IFPSNOCCCIAXI2ARADDR(fpd_cci_noc_axi2_araddr),
      .IFPSNOCCCIAXI2ARBURST(fpd_cci_noc_axi2_arburst),
      .IFPSNOCCCIAXI2ARCACHE(fpd_cci_noc_axi2_arcache),
      .IFPSNOCCCIAXI2ARID(fpd_cci_noc_axi2_arid),
      .IFPSNOCCCIAXI2ARLEN(fpd_cci_noc_axi2_arlen),
      .IFPSNOCCCIAXI2ARLOCK(fpd_cci_noc_axi2_arlock),
      .IFPSNOCCCIAXI2ARPROT(fpd_cci_noc_axi2_arprot),
      .IFPSNOCCCIAXI2ARQOS(fpd_cci_noc_axi2_arqos),
      .IFPSNOCCCIAXI2ARREGION(if_ps_noc_cci_axi2_arregion),
      .IFPSNOCCCIAXI2ARSIZE(fpd_cci_noc_axi2_arsize),
      .IFPSNOCCCIAXI2ARUSER(fpd_cci_noc_axi2_aruser),
      .IFPSNOCCCIAXI2ARVALID(fpd_cci_noc_axi2_arvalid),
      .IFPSNOCCCIAXI2AWADDR(fpd_cci_noc_axi2_awaddr),
      .IFPSNOCCCIAXI2AWBURST(fpd_cci_noc_axi2_awburst),
      .IFPSNOCCCIAXI2AWCACHE(fpd_cci_noc_axi2_awcache),
      .IFPSNOCCCIAXI2AWID(fpd_cci_noc_axi2_awid),
      .IFPSNOCCCIAXI2AWLEN(fpd_cci_noc_axi2_awlen),
      .IFPSNOCCCIAXI2AWLOCK(fpd_cci_noc_axi2_awlock),
      .IFPSNOCCCIAXI2AWPROT(fpd_cci_noc_axi2_awprot),
      .IFPSNOCCCIAXI2AWQOS(fpd_cci_noc_axi2_awqos),
      .IFPSNOCCCIAXI2AWREGION(if_ps_noc_cci_axi2_awregion),
      .IFPSNOCCCIAXI2AWSIZE(fpd_cci_noc_axi2_awsize),
      .IFPSNOCCCIAXI2AWUSER(fpd_cci_noc_axi2_awuser),
      .IFPSNOCCCIAXI2AWVALID(fpd_cci_noc_axi2_awvalid),
      .IFPSNOCCCIAXI2BREADY(fpd_cci_noc_axi2_bready),
      .IFPSNOCCCIAXI2RREADY(fpd_cci_noc_axi2_rready),
      .IFPSNOCCCIAXI2WDATA(fpd_cci_noc_axi2_wdata),
      .IFPSNOCCCIAXI2WID(if_ps_noc_cci_axi2_wid),
      .IFPSNOCCCIAXI2WLAST(fpd_cci_noc_axi2_wlast),
      .IFPSNOCCCIAXI2WSTRB(fpd_cci_noc_axi2_wstrb),
      .IFPSNOCCCIAXI2WUSER(fpd_cci_noc_axi2_wuser),
      .IFPSNOCCCIAXI2WVALID(fpd_cci_noc_axi2_wvalid),
      .IFPSNOCCCIAXI3ARADDR(fpd_cci_noc_axi3_araddr),
      .IFPSNOCCCIAXI3ARBURST(fpd_cci_noc_axi3_arburst),
      .IFPSNOCCCIAXI3ARCACHE(fpd_cci_noc_axi3_arcache),
      .IFPSNOCCCIAXI3ARID(fpd_cci_noc_axi3_arid),
      .IFPSNOCCCIAXI3ARLEN(fpd_cci_noc_axi3_arlen),
      .IFPSNOCCCIAXI3ARLOCK(fpd_cci_noc_axi3_arlock),
      .IFPSNOCCCIAXI3ARPROT(fpd_cci_noc_axi3_arprot),
      .IFPSNOCCCIAXI3ARQOS(fpd_cci_noc_axi3_arqos),
      .IFPSNOCCCIAXI3ARREGION(if_ps_noc_cci_axi3_arregion),
      .IFPSNOCCCIAXI3ARSIZE(fpd_cci_noc_axi3_arsize),
      .IFPSNOCCCIAXI3ARUSER(fpd_cci_noc_axi3_aruser),
      .IFPSNOCCCIAXI3ARVALID(fpd_cci_noc_axi3_arvalid),
      .IFPSNOCCCIAXI3AWADDR(fpd_cci_noc_axi3_awaddr),
      .IFPSNOCCCIAXI3AWBURST(fpd_cci_noc_axi3_awburst),
      .IFPSNOCCCIAXI3AWCACHE(fpd_cci_noc_axi3_awcache),
      .IFPSNOCCCIAXI3AWID(fpd_cci_noc_axi3_awid),
      .IFPSNOCCCIAXI3AWLEN(fpd_cci_noc_axi3_awlen),
      .IFPSNOCCCIAXI3AWLOCK(fpd_cci_noc_axi3_awlock),
      .IFPSNOCCCIAXI3AWPROT(fpd_cci_noc_axi3_awprot),
      .IFPSNOCCCIAXI3AWQOS(fpd_cci_noc_axi3_awqos),
      .IFPSNOCCCIAXI3AWREGION(if_ps_noc_cci_axi3_awregion),
      .IFPSNOCCCIAXI3AWSIZE(fpd_cci_noc_axi3_awsize),
      .IFPSNOCCCIAXI3AWUSER(fpd_cci_noc_axi3_awuser),
      .IFPSNOCCCIAXI3AWVALID(fpd_cci_noc_axi3_awvalid),
      .IFPSNOCCCIAXI3BREADY(fpd_cci_noc_axi3_bready),
      .IFPSNOCCCIAXI3RREADY(fpd_cci_noc_axi3_rready),
      .IFPSNOCCCIAXI3WDATA(fpd_cci_noc_axi3_wdata),
      .IFPSNOCCCIAXI3WID(if_ps_noc_cci_axi3_wid),
      .IFPSNOCCCIAXI3WLAST(fpd_cci_noc_axi3_wlast),
      .IFPSNOCCCIAXI3WSTRB(fpd_cci_noc_axi3_wstrb),
      .IFPSNOCCCIAXI3WUSER(fpd_cci_noc_axi3_wuser),
      .IFPSNOCCCIAXI3WVALID(fpd_cci_noc_axi3_wvalid),
      .IFPSNOCNCIAXI0ARADDR(fpd_axi_noc_axi0_araddr),
      .IFPSNOCNCIAXI0ARBURST(fpd_axi_noc_axi0_arburst),
      .IFPSNOCNCIAXI0ARCACHE(fpd_axi_noc_axi0_arcache),
      .IFPSNOCNCIAXI0ARID(fpd_axi_noc_axi0_arid),
      .IFPSNOCNCIAXI0ARLEN(fpd_axi_noc_axi0_arlen),
      .IFPSNOCNCIAXI0ARLOCK(fpd_axi_noc_axi0_arlock),
      .IFPSNOCNCIAXI0ARPROT(fpd_axi_noc_axi0_arprot),
      .IFPSNOCNCIAXI0ARQOS(fpd_axi_noc_axi0_arqos),
      .IFPSNOCNCIAXI0ARREGION(if_ps_noc_nci_axi0_arregion),
      .IFPSNOCNCIAXI0ARSIZE(fpd_axi_noc_axi0_arsize),
      .IFPSNOCNCIAXI0ARUSER(fpd_axi_noc_axi0_aruser),
      .IFPSNOCNCIAXI0ARVALID(fpd_axi_noc_axi0_arvalid),
      .IFPSNOCNCIAXI0AWADDR(fpd_axi_noc_axi0_awaddr),
      .IFPSNOCNCIAXI0AWBURST(fpd_axi_noc_axi0_awburst),
      .IFPSNOCNCIAXI0AWCACHE(fpd_axi_noc_axi0_awcache),
      .IFPSNOCNCIAXI0AWID(fpd_axi_noc_axi0_awid),
      .IFPSNOCNCIAXI0AWLEN(fpd_axi_noc_axi0_awlen),
      .IFPSNOCNCIAXI0AWLOCK(fpd_axi_noc_axi0_awlock),
      .IFPSNOCNCIAXI0AWPROT(fpd_axi_noc_axi0_awprot),
      .IFPSNOCNCIAXI0AWQOS(fpd_axi_noc_axi0_awqos),
      .IFPSNOCNCIAXI0AWREGION(if_ps_noc_nci_axi0_awregion),
      .IFPSNOCNCIAXI0AWSIZE(fpd_axi_noc_axi0_awsize),
      .IFPSNOCNCIAXI0AWUSER(fpd_axi_noc_axi0_awuser),
      .IFPSNOCNCIAXI0AWVALID(fpd_axi_noc_axi0_awvalid),
      .IFPSNOCNCIAXI0BREADY(fpd_axi_noc_axi0_bready),
      .IFPSNOCNCIAXI0RREADY(fpd_axi_noc_axi0_rready),
      .IFPSNOCNCIAXI0WDATA(fpd_axi_noc_axi0_wdata),
      .IFPSNOCNCIAXI0WID(if_ps_noc_nci_axi0_wid),
      .IFPSNOCNCIAXI0WLAST(fpd_axi_noc_axi0_wlast),
      .IFPSNOCNCIAXI0WSTRB(fpd_axi_noc_axi0_wstrb),
      .IFPSNOCNCIAXI0WUSER(if_ps_noc_nci_axi0_wuser),
      .IFPSNOCNCIAXI0WVALID(fpd_axi_noc_axi0_wvalid),
      .IFPSNOCNCIAXI1ARADDR(fpd_axi_noc_axi1_araddr),
      .IFPSNOCNCIAXI1ARBURST(fpd_axi_noc_axi1_arburst),
      .IFPSNOCNCIAXI1ARCACHE(fpd_axi_noc_axi1_arcache),
      .IFPSNOCNCIAXI1ARID(fpd_axi_noc_axi1_arid),
      .IFPSNOCNCIAXI1ARLEN(fpd_axi_noc_axi1_arlen),
      .IFPSNOCNCIAXI1ARLOCK(fpd_axi_noc_axi1_arlock),
      .IFPSNOCNCIAXI1ARPROT(fpd_axi_noc_axi1_arprot),
      .IFPSNOCNCIAXI1ARQOS(fpd_axi_noc_axi1_arqos),
      .IFPSNOCNCIAXI1ARREGION(if_ps_noc_nci_axi1_arregion),
      .IFPSNOCNCIAXI1ARSIZE(fpd_axi_noc_axi1_arsize),
      .IFPSNOCNCIAXI1ARUSER(fpd_axi_noc_axi1_aruser),
      .IFPSNOCNCIAXI1ARVALID(fpd_axi_noc_axi1_arvalid),
      .IFPSNOCNCIAXI1AWADDR(fpd_axi_noc_axi1_awaddr),
      .IFPSNOCNCIAXI1AWBURST(fpd_axi_noc_axi1_awburst),
      .IFPSNOCNCIAXI1AWCACHE(fpd_axi_noc_axi1_awcache),
      .IFPSNOCNCIAXI1AWID(fpd_axi_noc_axi1_awid),
      .IFPSNOCNCIAXI1AWLEN(fpd_axi_noc_axi1_awlen),
      .IFPSNOCNCIAXI1AWLOCK(fpd_axi_noc_axi1_awlock),
      .IFPSNOCNCIAXI1AWPROT(fpd_axi_noc_axi1_awprot),
      .IFPSNOCNCIAXI1AWQOS(fpd_axi_noc_axi1_awqos),
      .IFPSNOCNCIAXI1AWREGION(if_ps_noc_nci_axi1_awregion),
      .IFPSNOCNCIAXI1AWSIZE(fpd_axi_noc_axi1_awsize),
      .IFPSNOCNCIAXI1AWUSER(fpd_axi_noc_axi1_awuser),
      .IFPSNOCNCIAXI1AWVALID(fpd_axi_noc_axi1_awvalid),
      .IFPSNOCNCIAXI1BREADY(fpd_axi_noc_axi1_bready),
      .IFPSNOCNCIAXI1RREADY(fpd_axi_noc_axi1_rready),
      .IFPSNOCNCIAXI1WDATA(fpd_axi_noc_axi1_wdata),
      .IFPSNOCNCIAXI1WID(if_ps_noc_nci_axi1_wid),
      .IFPSNOCNCIAXI1WLAST(fpd_axi_noc_axi1_wlast),
      .IFPSNOCNCIAXI1WSTRB(fpd_axi_noc_axi1_wstrb),
      .IFPSNOCNCIAXI1WUSER(if_ps_noc_nci_axi1_wuser),
      .IFPSNOCNCIAXI1WVALID(fpd_axi_noc_axi1_wvalid),
      .IFPSNOCPCIAXI0ARADDR(cpm_pcie_noc_axi0_araddr),
      .IFPSNOCPCIAXI0ARBURST(cpm_pcie_noc_axi0_arburst),
      .IFPSNOCPCIAXI0ARCACHE(cpm_pcie_noc_axi0_arcache),
      .IFPSNOCPCIAXI0ARID(cpm_pcie_noc_axi0_arid),
      .IFPSNOCPCIAXI0ARLEN(cpm_pcie_noc_axi0_arlen),
      .IFPSNOCPCIAXI0ARLOCK(cpm_pcie_noc_axi0_arlock),
      .IFPSNOCPCIAXI0ARPROT(cpm_pcie_noc_axi0_arprot),
      .IFPSNOCPCIAXI0ARQOS(cpm_pcie_noc_axi0_arqos),
      .IFPSNOCPCIAXI0ARREGION(if_ps_noc_pci_axi0_arregion),
      .IFPSNOCPCIAXI0ARSIZE(cpm_pcie_noc_axi0_arsize),
      .IFPSNOCPCIAXI0ARUSER(cpm_pcie_noc_axi0_aruser),
      .IFPSNOCPCIAXI0ARVALID(cpm_pcie_noc_axi0_arvalid),
      .IFPSNOCPCIAXI0AWADDR(cpm_pcie_noc_axi0_awaddr),
      .IFPSNOCPCIAXI0AWBURST(cpm_pcie_noc_axi0_awburst),
      .IFPSNOCPCIAXI0AWCACHE(cpm_pcie_noc_axi0_awcache),
      .IFPSNOCPCIAXI0AWID(cpm_pcie_noc_axi0_awid),
      .IFPSNOCPCIAXI0AWLEN(cpm_pcie_noc_axi0_awlen),
      .IFPSNOCPCIAXI0AWLOCK(cpm_pcie_noc_axi0_awlock),
      .IFPSNOCPCIAXI0AWPROT(cpm_pcie_noc_axi0_awprot),
      .IFPSNOCPCIAXI0AWQOS(cpm_pcie_noc_axi0_awqos),
      .IFPSNOCPCIAXI0AWREGION(if_ps_noc_pci_axi0_awregion),
      .IFPSNOCPCIAXI0AWSIZE(cpm_pcie_noc_axi0_awsize),
      .IFPSNOCPCIAXI0AWUSER(cpm_pcie_noc_axi0_awuser),
      .IFPSNOCPCIAXI0AWVALID(cpm_pcie_noc_axi0_awvalid),
      .IFPSNOCPCIAXI0BREADY(cpm_pcie_noc_axi0_bready),
      .IFPSNOCPCIAXI0RREADY(cpm_pcie_noc_axi0_rready),
      .IFPSNOCPCIAXI0WDATA(cpm_pcie_noc_axi0_wdata),
      .IFPSNOCPCIAXI0WID(if_ps_noc_pci_axi0_wid),
      .IFPSNOCPCIAXI0WLAST(cpm_pcie_noc_axi0_wlast),
      .IFPSNOCPCIAXI0WSTRB(cpm_pcie_noc_axi0_wstrb),
      .IFPSNOCPCIAXI0WUSER(if_ps_noc_pci_axi0_wuser),
      .IFPSNOCPCIAXI0WVALID(cpm_pcie_noc_axi0_wvalid),
      .IFPSNOCPCIAXI1ARADDR(cpm_pcie_noc_axi1_araddr),
      .IFPSNOCPCIAXI1ARBURST(cpm_pcie_noc_axi1_arburst),
      .IFPSNOCPCIAXI1ARCACHE(cpm_pcie_noc_axi1_arcache),
      .IFPSNOCPCIAXI1ARID(cpm_pcie_noc_axi1_arid),
      .IFPSNOCPCIAXI1ARLEN(cpm_pcie_noc_axi1_arlen),
      .IFPSNOCPCIAXI1ARLOCK(cpm_pcie_noc_axi1_arlock),
      .IFPSNOCPCIAXI1ARPROT(cpm_pcie_noc_axi1_arprot),
      .IFPSNOCPCIAXI1ARQOS(cpm_pcie_noc_axi1_arqos),
      .IFPSNOCPCIAXI1ARREGION(if_ps_noc_pci_axi1_arregion),
      .IFPSNOCPCIAXI1ARSIZE(cpm_pcie_noc_axi1_arsize),
      .IFPSNOCPCIAXI1ARUSER(cpm_pcie_noc_axi1_aruser),
      .IFPSNOCPCIAXI1ARVALID(cpm_pcie_noc_axi1_arvalid),
      .IFPSNOCPCIAXI1AWADDR(cpm_pcie_noc_axi1_awaddr),
      .IFPSNOCPCIAXI1AWBURST(cpm_pcie_noc_axi1_awburst),
      .IFPSNOCPCIAXI1AWCACHE(cpm_pcie_noc_axi1_awcache),
      .IFPSNOCPCIAXI1AWID(cpm_pcie_noc_axi1_awid),
      .IFPSNOCPCIAXI1AWLEN(cpm_pcie_noc_axi1_awlen),
      .IFPSNOCPCIAXI1AWLOCK(cpm_pcie_noc_axi1_awlock),
      .IFPSNOCPCIAXI1AWPROT(cpm_pcie_noc_axi1_awprot),
      .IFPSNOCPCIAXI1AWQOS(cpm_pcie_noc_axi1_awqos),
      .IFPSNOCPCIAXI1AWREGION(if_ps_noc_pci_axi1_awregion),
      .IFPSNOCPCIAXI1AWSIZE(cpm_pcie_noc_axi1_awsize),
      .IFPSNOCPCIAXI1AWUSER(cpm_pcie_noc_axi1_awuser),
      .IFPSNOCPCIAXI1AWVALID(cpm_pcie_noc_axi1_awvalid),
      .IFPSNOCPCIAXI1BREADY(cpm_pcie_noc_axi1_bready),
      .IFPSNOCPCIAXI1RREADY(cpm_pcie_noc_axi1_rready),
      .IFPSNOCPCIAXI1WDATA(cpm_pcie_noc_axi1_wdata),
      .IFPSNOCPCIAXI1WID(if_ps_noc_pci_axi1_wid),
      .IFPSNOCPCIAXI1WLAST(cpm_pcie_noc_axi1_wlast),
      .IFPSNOCPCIAXI1WSTRB(cpm_pcie_noc_axi1_wstrb),
      .IFPSNOCPCIAXI1WUSER(if_ps_noc_pci_axi1_wuser),
      .IFPSNOCPCIAXI1WVALID(cpm_pcie_noc_axi1_wvalid),
      .IFPSNOCRPUAXI0ARADDR(noc_lpd_axi_axi0_araddr),
      .IFPSNOCRPUAXI0ARBURST(noc_lpd_axi_axi0_arburst),
      .IFPSNOCRPUAXI0ARCACHE(noc_lpd_axi_axi0_arcache),
      .IFPSNOCRPUAXI0ARID(noc_lpd_axi_axi0_arid),
      .IFPSNOCRPUAXI0ARLEN(noc_lpd_axi_axi0_arlen),
      .IFPSNOCRPUAXI0ARLOCK(noc_lpd_axi_axi0_arlock),
      .IFPSNOCRPUAXI0ARPROT(noc_lpd_axi_axi0_arprot),
      .IFPSNOCRPUAXI0ARQOS(noc_lpd_axi_axi0_arqos),
      .IFPSNOCRPUAXI0ARREGION(if_ps_noc_rpu_axi0_arregion),
      .IFPSNOCRPUAXI0ARSIZE(noc_lpd_axi_axi0_arsize),
      .IFPSNOCRPUAXI0ARUSER(noc_lpd_axi_axi0_aruser),
      .IFPSNOCRPUAXI0ARVALID(noc_lpd_axi_axi0_arvalid),
      .IFPSNOCRPUAXI0AWADDR(noc_lpd_axi_axi0_awaddr),
      .IFPSNOCRPUAXI0AWBURST(noc_lpd_axi_axi0_awburst),
      .IFPSNOCRPUAXI0AWCACHE(noc_lpd_axi_axi0_awcache),
      .IFPSNOCRPUAXI0AWID(noc_lpd_axi_axi0_awid),
      .IFPSNOCRPUAXI0AWLEN(noc_lpd_axi_axi0_awlen),
      .IFPSNOCRPUAXI0AWLOCK(noc_lpd_axi_axi0_awlock),
      .IFPSNOCRPUAXI0AWPROT(noc_lpd_axi_axi0_awprot),
      .IFPSNOCRPUAXI0AWQOS(noc_lpd_axi_axi0_awqos),
      .IFPSNOCRPUAXI0AWREGION(if_ps_noc_rpu_axi0_awregion),
      .IFPSNOCRPUAXI0AWSIZE(noc_lpd_axi_axi0_awsize),
      .IFPSNOCRPUAXI0AWUSER(noc_lpd_axi_axi0_awuser),
      .IFPSNOCRPUAXI0AWVALID(noc_lpd_axi_axi0_awvalid),
      .IFPSNOCRPUAXI0BREADY(noc_lpd_axi_axi0_bready),
      .IFPSNOCRPUAXI0RREADY(noc_lpd_axi_axi0_rready),
      .IFPSNOCRPUAXI0WDATA(noc_lpd_axi_axi0_wdata),
      .IFPSNOCRPUAXI0WID(if_ps_noc_rpu_axi0_wid),
      .IFPSNOCRPUAXI0WLAST(noc_lpd_axi_axi0_wlast),
      .IFPSNOCRPUAXI0WSTRB(noc_lpd_axi_axi0_wstrb),
      .IFPSNOCRPUAXI0WUSER(if_ps_noc_rpu_axi0_wuser),
      .IFPSNOCRPUAXI0WVALID(noc_lpd_axi_axi0_wvalid),
      .MAXIGP0ARADDR(m_axi_fpd_araddr),
      .MAXIGP0ARBURST(m_axi_fpd_arburst),
      .MAXIGP0ARCACHE(m_axi_fpd_arcache),
      .MAXIGP0ARID(m_axi_fpd_arid),
      .MAXIGP0ARLEN(m_axi_fpd_arlen),
      .MAXIGP0ARLOCK(m_axi_fpd_arlock),
      .MAXIGP0ARPROT(m_axi_fpd_arprot),
      .MAXIGP0ARQOS(m_axi_fpd_arqos),
      .MAXIGP0ARSIZE(m_axi_fpd_arsize),
      .MAXIGP0ARUSER(m_axi_fpd_aruser),
      .MAXIGP0ARVALID(m_axi_fpd_arvalid),
      .MAXIGP0AWADDR(m_axi_fpd_awaddr),
      .MAXIGP0AWBURST(m_axi_fpd_awburst),
      .MAXIGP0AWCACHE(m_axi_fpd_awcache),
      .MAXIGP0AWID(m_axi_fpd_awid),
      .MAXIGP0AWLEN(m_axi_fpd_awlen),
      .MAXIGP0AWLOCK(m_axi_fpd_awlock),
      .MAXIGP0AWPROT(m_axi_fpd_awprot),
      .MAXIGP0AWQOS(m_axi_fpd_awqos),
      .MAXIGP0AWSIZE(m_axi_fpd_awsize),
      .MAXIGP0AWUSER(m_axi_fpd_awuser),
      .MAXIGP0AWVALID(m_axi_fpd_awvalid),
      .MAXIGP0BREADY(m_axi_fpd_bready),
      .MAXIGP0RREADY(m_axi_fpd_rready),
      .MAXIGP0WDATA(m_axi_fpd_wdata_i),
      .MAXIGP0WLAST(m_axi_fpd_wlast),
      .MAXIGP0WSTRB(m_axi_fpd_wstrb_i),
      .MAXIGP0WVALID(m_axi_fpd_wvalid),
      .MAXIGP2ARADDR(m_axi_lpd_araddr),
      .MAXIGP2ARBURST(m_axi_lpd_arburst),
      .MAXIGP2ARCACHE(m_axi_lpd_arcache),
      .MAXIGP2ARID(m_axi_lpd_arid),
      .MAXIGP2ARLEN(m_axi_lpd_arlen),
      .MAXIGP2ARLOCK(m_axi_lpd_arlock),
      .MAXIGP2ARPROT(m_axi_lpd_arprot),
      .MAXIGP2ARQOS(m_axi_lpd_arqos),
      .MAXIGP2ARSIZE(m_axi_lpd_arsize),
      .MAXIGP2ARUSER(m_axi_lpd_aruser),
      .MAXIGP2ARVALID(m_axi_lpd_arvalid),
      .MAXIGP2AWADDR(m_axi_lpd_awaddr),
      .MAXIGP2AWBURST(m_axi_lpd_awburst),
      .MAXIGP2AWCACHE(m_axi_lpd_awcache),
      .MAXIGP2AWID(m_axi_lpd_awid),
      .MAXIGP2AWLEN(m_axi_lpd_awlen),
      .MAXIGP2AWLOCK(m_axi_lpd_awlock),
      .MAXIGP2AWPROT(m_axi_lpd_awprot),
      .MAXIGP2AWQOS(m_axi_lpd_awqos),
      .MAXIGP2AWSIZE(m_axi_lpd_awsize),
      .MAXIGP2AWUSER(m_axi_lpd_awuser),
      .MAXIGP2AWVALID(m_axi_lpd_awvalid),
      .MAXIGP2BREADY(m_axi_lpd_bready),
      .MAXIGP2RREADY(m_axi_lpd_rready),
      .MAXIGP2WDATA(m_axi_lpd_wdata_i),
      .MAXIGP2WLAST(m_axi_lpd_wlast),
      .MAXIGP2WSTRB(m_axi_lpd_wstrb_i),
      .MAXIGP2WVALID(m_axi_lpd_wvalid),
    //.MJTAGTDO(mjtag_tdo),
    //.MJTAGTCK(mjtag_tck),
    //.MJTAGTDI(mjtag_tdi),
    //.MJTAGTMS(mjtag_tms),
    //.NOCCLK(noc_clk),
    //.NOCRSTN(noc_rstn),
    //.NPICLK(npi_clk),
    //.NPIRSTN(npi_rstn),
      .OSCRTCCLK(rtc_clk),
      .PMCRCLKCLK(pmc_pl_ref_clk),
    //.PMCPLREFCLK(pmc_pl_ref_clk),

      .CFUEOS(eos),
      .CFUUSRGSRB(usrgsrb),
      .CFUUSRGTSB(usrgtsb),
      .CFUGCAPB(captureb),
      .GCAPCLK(captureclk) ,

      .PMUAIBAFIFMFPDREQ(pmu_aib_afi_fm_fpd_req),
      .PMUAIBAFIFMLPDREQ(pmu_aib_afi_fm_lpd_req),
      .PMUERRORTOPL(pmu_error_to_pl),
      .PSNOCPSCCIAXI0CLK(noc_fpd_cci_axi0_clk),
      .PSNOCPSCCIAXI1CLK(noc_fpd_cci_axi1_clk),
      .PSNOCPSNCIAXI0CLK(noc_fpd_axi_axi0_clk),
      .PSNOCPSNCIAXI1CLK(noc_fpd_axi_axi1_clk),
      .PSNOCPSPCIAXI0CLK(noc_cpm_pcie_axi0_clk),

      .PLPSATBCLK(atb_clk),
      .PLPSATBYTES(atbtbytes),
      .PLPSATDATA(pl_ps_atdata),
      .PLPSATID(pl_ps_atid),
      .PLPSATVALID(pl_ps_atvalid),
      .PSPLATREADY(pspl_atready),

      .PSPLEVENTO(apu_event_o),
      .PSPLIRQFPD(ps_pl_irq_fpd),
      .PSPLIRQLPD(ps_pl_irq_lpd),
      .PSPLIRQPMC(ps_pl_irq_pmc),
      .PSPLSTANDBYWFE(apu_event_standby_wfe),
      .PSPLSTANDBYWFI(apu_event_standby_wfi),
      .PSPLTRACECTL(ps_pl_trace_ctl_i),
      .PSPLTRACEDATA(ps_pl_trace_data_i),
      .PSPLTRIGACK ({pl_ps_trig3_ack, pl_ps_trig2_ack, pl_ps_trig1_ack, pl_ps_trig0_ack}),
      .PSPLTRIGGER ({ps_pl_trig3_req, ps_pl_trig2_req, ps_pl_trig1_req, ps_pl_trig0_req}),
      .PSPSNOCCCIAXI0CLK(fpd_cci_noc_axi0_clk),
      .PSPSNOCCCIAXI1CLK(fpd_cci_noc_axi1_clk),
      .PSPSNOCCCIAXI2CLK(fpd_cci_noc_axi2_clk),
      .PSPSNOCCCIAXI3CLK(fpd_cci_noc_axi3_clk),
      .PSPSNOCNCIAXI0CLK(fpd_axi_noc_axi0_clk),
      .PSPSNOCNCIAXI1CLK(fpd_axi_noc_axi1_clk),
      .PSPSNOCPCIAXI0CLK(cpm_pcie_noc_axi0_clk),
      .PSPSNOCPCIAXI1CLK(cpm_pcie_noc_axi1_clk),
      .PSPSNOCRPUAXI0CLK(lpd_axi_noc_clk),
      .RPUEVENTO0(lpd_rpu_event_o0),
      .RPUEVENTO1(lpd_rpu_event_o1),
      .SACEFPDACADDR(s_ace_fpd_acaddr),
      .SACEFPDACPROT(s_ace_fpd_acprot),
      .SACEFPDACSNOOP(s_ace_fpd_acsnoop),
      .SACEFPDACVALID(s_ace_fpd_acvalid),
      .SACEFPDARREADY(s_ace_fpd_arready),
      .SACEFPDAWREADY(s_ace_fpd_awready),
      .SACEFPDBID(s_ace_fpd_bid),
      .SACEFPDBRESP(s_ace_fpd_bresp),
      .SACEFPDBUSER(s_ace_fpd_buser),
      .SACEFPDBVALID(s_ace_fpd_bvalid),
      .SACEFPDCDREADY(s_ace_fpd_cdready),
      .SACEFPDCRREADY(s_ace_fpd_crready),
      .SACEFPDRDATA(s_ace_fpd_rdata),
      .SACEFPDRID(s_ace_fpd_rid),
      .SACEFPDRLAST(s_ace_fpd_rlast),
      .SACEFPDRRESP(s_ace_fpd_rresp),
      .SACEFPDRUSER(s_ace_fpd_ruser),
      .SACEFPDRVALID(s_ace_fpd_rvalid),
      .SACEFPDWREADY(s_ace_fpd_wready),
      .SAXIACPARREADY(s_acp_fpd_arready),
      .SAXIACPAWREADY(s_acp_fpd_awready),
      .SAXIACPBID(s_acp_fpd_bid),
      .SAXIACPBRESP(s_acp_fpd_bresp),
      .SAXIACPBVALID(s_acp_fpd_bvalid),
      .SAXIACPRDATA(s_acp_fpd_rdata),
      .SAXIACPRID(s_acp_fpd_rid),
      .SAXIACPRLAST(s_acp_fpd_rlast),
      .SAXIACPRRESP(s_acp_fpd_rresp),
      .SAXIACPRVALID(s_acp_fpd_rvalid),
      .SAXIACPWREADY(s_acp_fpd_wready),
      .SAXIGP0ARREADY(s_axi_fpd_arready),
      .SAXIGP0AWREADY(s_axi_fpd_awready),
      .SAXIGP0BID(s_axi_fpd_bid),
      .SAXIGP0BRESP(s_axi_fpd_bresp),
      .SAXIGP0BVALID(s_axi_fpd_bvalid),
      .SAXIGP0RACOUNT(s_axi_fpd_racount),
      .SAXIGP0RCOUNT(s_axi_fpd_rcount),
      .SAXIGP0RDATA(s_axi_fpd_rdata),
      .SAXIGP0RID(s_axi_fpd_rid),
      .SAXIGP0RLAST(s_axi_fpd_rlast),
      .SAXIGP0RRESP(s_axi_fpd_rresp),
      .SAXIGP0RVALID(s_axi_fpd_rvalid),
      .SAXIGP0WACOUNT(s_axi_fpd_wacount),
      .SAXIGP0WCOUNT(s_axi_fpd_wcount),
      .SAXIGP0WREADY(s_axi_fpd_wready),
      .SAXIGP2ARREADY(s_axi_gp2_arready_t),
      .SAXIGP2AWREADY(s_axi_gp2_awready_t),
      .SAXIGP2BID(s_axi_gp2_bid_t),
      .SAXIGP2BRESP(s_axi_gp2_bresp_t),
      .SAXIGP2BVALID(s_axi_gp2_bvalid_t),
      .SAXIGP2RACOUNT(s_axi_gp2_racount_t),
      .SAXIGP2RCOUNT(s_axi_gp2_rcount_t),
      .SAXIGP2RDATA(s_axi_gp2_rdata_t),
      .SAXIGP2RID(s_axi_gp2_rid_t),
      .SAXIGP2RLAST(s_axi_gp2_rlast_t),
      .SAXIGP2RRESP(s_axi_gp2_rresp_t),
      .SAXIGP2RVALID(s_axi_gp2_rvalid_t),
      .SAXIGP2WACOUNT(s_axi_gp2_wacount_t),
      .SAXIGP2WCOUNT(s_axi_gp2_wcount_t),
      .SAXIGP2WREADY(s_axi_gp2_wready_t),
      .SAXIGP4ARREADY(s_axi_lpd_arready),
      .SAXIGP4AWREADY(s_axi_lpd_awready),
      .SAXIGP4BID(s_axi_lpd_bid),
      .SAXIGP4BRESP(s_axi_lpd_bresp),
      .SAXIGP4BVALID(s_axi_lpd_bvalid),
      .SAXIGP4RACOUNT(s_axi_lpd_racount),
      .SAXIGP4RCOUNT(s_axi_lpd_rcount),
      .SAXIGP4RDATA(s_axi_lpd_rdata),
      .SAXIGP4RID(s_axi_lpd_rid),
      .SAXIGP4RLAST(s_axi_lpd_rlast),
      .SAXIGP4RRESP(s_axi_lpd_rresp),
      .SAXIGP4RVALID(s_axi_lpd_rvalid),
      .SAXIGP4WACOUNT(s_axi_lpd_wacount),
      .SAXIGP4WCOUNT(s_axi_lpd_wcount),
      .SAXIGP4WREADY(s_axi_lpd_wready),
      .PSS_PAD_LPDMIO(pss_pad_lpdmio),
      .ADMAFCICLK(adma_fci_clk_i),
      .AIBPMUAFIFMFPDACK(aib_pmu_afi_fm_fpd_ack),
      .AIBPMUAFIFMLPDACK(aib_pmu_afi_fm_lpd_ack),
      .EMIOCAN0PHYRX(canfd0_phy_rx),
      .EMIOCAN1PHYRX(canfd1_phy_rx),
      .EMIOENET0DMATXSTATUSTOG(gem0_fifo_dma_tx_status_tog),
      .EMIOENET0EXTINTIN(gem0_ext_int_in),
      .EMIOENET0GMIICOL(gem0_gmii_col),
      .EMIOENET0GMIICRS(gem0_gmii_crs),
      .EMIOENET0GMIIRXCLK(gem0_gmii_rx_clk),
      .EMIOENET0GMIIRXD(gem0_gmii_rx_d),
      .EMIOENET0GMIIRXDV(gem0_gmii_rx_dv),
      .EMIOENET0GMIIRXER(gem0_gmii_rx_err),
      .EMIOENET0GMIITXCLK(gem0_gmii_tx_clk),
      .EMIOENET0MDIOI(gem0_mdio_i),
      .EMIOENET0RXWOVERFLOW(gem0_fifo_rx_w_overflow),
      .EMIOENET0TXRCONTROL(gem0_fifo_tx_r_control),
      .EMIOENET0TXRDATA(gem0_fifo_tx_r_data),
      .EMIOENET0TXRDATARDY(gem0_fifo_tx_r_data_rdy),
      .EMIOENET0TXREOP(gem0_fifo_tx_r_eop),
      .EMIOENET0TXRERR(gem0_fifo_tx_r_err),
      .EMIOENET0TXRFLUSHED(gem0_fifo_tx_r_flushed),
      .EMIOENET0TXRSOP(gem0_fifo_tx_r_sop),
      .EMIOENET0TXRUNDERFLOW(gem0_fifo_tx_r_underflow),
      .EMIOENET0TXRVALID(gem0_fifo_tx_r_valid),
      .EMIOENET1DMATXSTATUSTOG(gem1_fifo_dma_tx_status_tog),
      .EMIOENET1EXTINTIN(emio_enet1_ext_int_in),
      .EMIOENET1GMIICOL(gem1_gmii_col),
      .EMIOENET1GMIICRS(gem1_gmii_crs),
      .EMIOENET1GMIIRXCLK(gem1_gmii_rx_clk),
      .EMIOENET1GMIIRXD(gem1_gmii_rx_d),
      .EMIOENET1GMIIRXDV(gem1_gmii_rx_dv),
      .EMIOENET1GMIIRXER(gem1_gmii_rx_err),
      .EMIOENET1GMIITXCLK(gem1_gmii_tx_clk),
      .EMIOENET1MDIOI(gem1_mdio_i),
      .EMIOENET1RXWOVERFLOW(gem1_fifo_rx_w_overflow),
      .EMIOENET1TXRCONTROL(gem1_fifo_tx_r_control),
      .EMIOENET1TXRDATA(gem1_fifo_tx_r_data),
      .EMIOENET1TXRDATARDY(gem1_fifo_tx_r_data_rdy),
      .EMIOENET1TXREOP(gem1_fifo_tx_r_eop),
      .EMIOENET1TXRERR(gem1_fifo_tx_r_err),
      .EMIOENET1TXRFLUSHED(gem1_fifo_tx_r_flushed),
      .EMIOENET1TXRSOP(gem1_fifo_tx_r_sop),
      .EMIOENET1TXRUNDERFLOW(gem1_fifo_tx_r_underflow),
      .EMIOENET1TXRVALID(gem1_fifo_tx_r_valid),
      .EMIOENETTSUCLK(emio_enet_tsu_clk),
      .EMIOGEM0TSUINCCTRL(gem0_tsu_inc_ctrl),
      .EMIOGEM1TSUINCCTRL(gem1_tsu_inc_ctrl),
      .EMIOHUBPORTOVERCRNTUSB20(emio_hub_port_overcrnt_usb2_0),
    //.EMIOHUBPORTOVERCRNTUSB21(emio_hub_port_overcrnt_usb2_1),
    //.EMIOHUBPORTOVERCRNTUSB30(emio_hub_port_overcrnt_usb3_0),
    //.EMIOHUBPORTOVERCRNTUSB31(emio_hub_port_overcrnt_usb3_1),
      .EMIOI2C0SCLI(i2c0_scl_i),
      .EMIOI2C0SDAI(i2c0_sda_i),
      .EMIOI2C1SCLI(i2c1_scl_i),
      .EMIOI2C1SDAI(i2c1_sda_i),
      .EMIOSPI0MI(spi0_m_i),
      .EMIOSPI0SCLKI(spi0_sclk_i),
      .EMIOSPI0SI(spi0_s_i),
      .EMIOSPI0SSIN(spi0_ss_i_n),
      .EMIOSPI1MI(spi1_m_i),
      .EMIOSPI1SCLKI(spi1_sclk_i),
      .EMIOSPI1SI(spi1_s_i),
      .EMIOSPI1SSIN(spi1_ss_i_n),
      .EMIOTTC0CLKI(ttc0_clk),
      .EMIOTTC1CLKI(ttc1_clk),
      .EMIOTTC2CLKI(ttc2_clk),
      .EMIOTTC3CLKI(ttc3_clk),
    //.EMIOUART0CTSN(emio_uart0_ctsn),
    //.EMIOUART0DCDN(emio_uart0_dcdn),
    //.EMIOUART0DSRN(emio_uart0_dsrn),
    //.EMIOUART0RIN(emio_uart0_rin),
    //.EMIOUART0RX(emio_uart0_rx),
    //.EMIOUART1CTSN(emio_uart1_ctsn),
    //.EMIOUART1DCDN(emio_uart1_dcdn),
    //.EMIOUART1DSRN(emio_uart1_dsrn),
    //.EMIOUART1RIN(emio_uart1_rin),
    //.EMIOUART1RX(emio_uart1_rx),
    //.EMIOUART2CTSN(emio_uart2_ctsn),
    //.EMIOUART2DCDN(emio_uart2_dcdn),
    //.EMIOUART2DSRN(emio_uart2_dsrn),
    //.EMIOUART2RIN(emio_uart2_rin),
    //.EMIOUART2RX(emio_uart2_rx),
    //.EMIOWDT0CLKI(emio_wdt0_clk_i),
    //.EMIOWDT1CLKI(emio_wdt1_clk_i),
      .FMIOGEM0FIFORXCLKFROMPL(fmio_gem0_fifo_rx_clk_from_pl),
      .FMIOGEM0FIFOTXCLKFROMPL(fmio_gem0_fifo_tx_clk_from_pl),
    //.FMIOGEM0SIGNALDETECT(fmiogem0signaldetect),

      .FMIOGEM1FIFORXCLKFROMPL(fmio_gem1_fifo_rx_clk_from_pl),
      .FMIOGEM1FIFOTXCLKFROMPL(fmio_gem1_fifo_tx_clk_from_pl),

    //.FMIOGEM1SIGNALDETECT(fmiogem1signaldetect),
      .FMIOGEMTSUCLKFROMPL(fmio_gem_tsu_clk_from_pl),
    //.FMIOGPIOIN(fmio_gpio_in),
    //.FMIOSD0DLLTESTIN(sd0_dll_test_in),
    //.FMIOSD0SDIFCDNIN(sd0_cd_n),
    //.FMIOSD0SDIFCMDIN(sd0_cmd_in),
    //.FMIOSD0SDIFDATIN(sd0_data_in),
    //.FMIOSD0SDIFWPIN(sd0_wp),
    //.FMIOSD1DLLTESTIN(sd1_dll_test_in),
    //.FMIOSD1SDIFCDNIN(sd1_cd_n),
    //.FMIOSD1SDIFCMDIN(sd1_cmd_in),
    //.FMIOSD1SDIFDATIN(sd1_data_in),
    //.FMIOSD1SDIFWPIN(sd1_wp),
      .FMIOSDIO0RXCLKIN(sd0_rx_clk),
      .FMIOSDIO1RXCLKIN(sd1_rx_clk),
    //.FTMGPI(ftm_gpi),
      .IFNOCPSCCIAXI0ARADDR(noc_fpd_cci_axi0_araddr),
      .IFNOCPSCCIAXI0ARBURST(noc_fpd_cci_axi0_arburst),
      .IFNOCPSCCIAXI0ARCACHE(noc_fpd_cci_axi0_arcache),
      .IFNOCPSCCIAXI0ARID(noc_fpd_cci_axi0_arid),
      .IFNOCPSCCIAXI0ARLEN(noc_fpd_cci_axi0_arlen),
      .IFNOCPSCCIAXI0ARLOCK(noc_fpd_cci_axi0_arlock),
      .IFNOCPSCCIAXI0ARPROT(noc_fpd_cci_axi0_arprot),
      .IFNOCPSCCIAXI0ARQOS(noc_fpd_cci_axi0_arqos),
      .IFNOCPSCCIAXI0ARREGION(noc_fpd_cci_axi0_arregion),
      .IFNOCPSCCIAXI0ARSIZE(noc_fpd_cci_axi0_arsize),
      .IFNOCPSCCIAXI0ARUSER(noc_fpd_cci_axi0_aruser),
      .IFNOCPSCCIAXI0ARVALID(noc_fpd_cci_axi0_arvalid),
      .IFNOCPSCCIAXI0AWADDR(noc_fpd_cci_axi0_awaddr),
      .IFNOCPSCCIAXI0AWBURST(noc_fpd_cci_axi0_awburst),
      .IFNOCPSCCIAXI0AWCACHE(noc_fpd_cci_axi0_awcache),
      .IFNOCPSCCIAXI0AWID(noc_fpd_cci_axi0_awid),
      .IFNOCPSCCIAXI0AWLEN(noc_fpd_cci_axi0_awlen),
      .IFNOCPSCCIAXI0AWLOCK(noc_fpd_cci_axi0_awlock),
      .IFNOCPSCCIAXI0AWPROT(noc_fpd_cci_axi0_awprot),
      .IFNOCPSCCIAXI0AWQOS(noc_fpd_cci_axi0_awqos),
      .IFNOCPSCCIAXI0AWREGION(noc_fpd_cci_axi0_awregion),
      .IFNOCPSCCIAXI0AWSIZE(noc_fpd_cci_axi0_awsize),
      .IFNOCPSCCIAXI0AWUSER(noc_fpd_cci_axi0_awuser),
      .IFNOCPSCCIAXI0AWVALID(noc_fpd_cci_axi0_awvalid),
      .IFNOCPSCCIAXI0BREADY(noc_fpd_cci_axi0_bready),
      .IFNOCPSCCIAXI0RREADY(noc_fpd_cci_axi0_rready),
      .IFNOCPSCCIAXI0WDATA(noc_fpd_cci_axi0_wdata),
      .IFNOCPSCCIAXI0WID(noc_fpd_cci_axi0_wid),
      .IFNOCPSCCIAXI0WLAST(noc_fpd_cci_axi0_wlast),
      .IFNOCPSCCIAXI0WSTRB(noc_fpd_cci_axi0_wstrb),
      .IFNOCPSCCIAXI0WUSER(noc_fpd_cci_axi0_wuser),
      .IFNOCPSCCIAXI0WVALID(noc_fpd_cci_axi0_wvalid),
      .IFNOCPSCCIAXI1ARADDR(noc_fpd_cci_axi1_araddr),
      .IFNOCPSCCIAXI1ARBURST(noc_fpd_cci_axi1_arburst),
      .IFNOCPSCCIAXI1ARCACHE(noc_fpd_cci_axi1_arcache),
      .IFNOCPSCCIAXI1ARID(noc_fpd_cci_axi1_arid),
      .IFNOCPSCCIAXI1ARLEN(noc_fpd_cci_axi1_arlen),
      .IFNOCPSCCIAXI1ARLOCK(noc_fpd_cci_axi1_arlock),
      .IFNOCPSCCIAXI1ARPROT(noc_fpd_cci_axi1_arprot),
      .IFNOCPSCCIAXI1ARQOS(noc_fpd_cci_axi1_arqos),
      .IFNOCPSCCIAXI1ARREGION(noc_fpd_cci_axi1_arregion),
      .IFNOCPSCCIAXI1ARSIZE(noc_fpd_cci_axi1_arsize),
      .IFNOCPSCCIAXI1ARUSER(noc_fpd_cci_axi1_aruser),
      .IFNOCPSCCIAXI1ARVALID(noc_fpd_cci_axi1_arvalid),
      .IFNOCPSCCIAXI1AWADDR(noc_fpd_cci_axi1_awaddr),
      .IFNOCPSCCIAXI1AWBURST(noc_fpd_cci_axi1_awburst),
      .IFNOCPSCCIAXI1AWCACHE(noc_fpd_cci_axi1_awcache),
      .IFNOCPSCCIAXI1AWID(noc_fpd_cci_axi1_awid),
      .IFNOCPSCCIAXI1AWLEN(noc_fpd_cci_axi1_awlen),
      .IFNOCPSCCIAXI1AWLOCK(noc_fpd_cci_axi1_awlock),
      .IFNOCPSCCIAXI1AWPROT(noc_fpd_cci_axi1_awprot),
      .IFNOCPSCCIAXI1AWQOS(noc_fpd_cci_axi1_awqos),
      .IFNOCPSCCIAXI1AWREGION(noc_fpd_cci_axi1_awregion),
      .IFNOCPSCCIAXI1AWSIZE(noc_fpd_cci_axi1_awsize),
      .IFNOCPSCCIAXI1AWUSER(noc_fpd_cci_axi1_awuser),
      .IFNOCPSCCIAXI1AWVALID(noc_fpd_cci_axi1_awvalid),
      .IFNOCPSCCIAXI1BREADY(noc_fpd_cci_axi1_bready),
      .IFNOCPSCCIAXI1RREADY(noc_fpd_cci_axi1_rready),
      .IFNOCPSCCIAXI1WDATA(noc_fpd_cci_axi1_wdata),
      .IFNOCPSCCIAXI1WID(noc_fpd_cci_axi1_wid),
      .IFNOCPSCCIAXI1WLAST(noc_fpd_cci_axi1_wlast),
      .IFNOCPSCCIAXI1WSTRB(noc_fpd_cci_axi1_wstrb),
      .IFNOCPSCCIAXI1WUSER(noc_fpd_cci_axi1_wuser),
      .IFNOCPSCCIAXI1WVALID(noc_fpd_cci_axi1_wvalid),
      .IFNOCPSNCIAXI0ARADDR(noc_fpd_axi_axi0_araddr),
      .IFNOCPSNCIAXI0ARBURST(noc_fpd_axi_axi0_arburst),
      .IFNOCPSNCIAXI0ARCACHE(noc_fpd_axi_axi0_arcache),
      .IFNOCPSNCIAXI0ARID(noc_fpd_axi_axi0_arid),
      .IFNOCPSNCIAXI0ARLEN(noc_fpd_axi_axi0_arlen),
      .IFNOCPSNCIAXI0ARLOCK(noc_fpd_axi_axi0_arlock),
      .IFNOCPSNCIAXI0ARPROT(noc_fpd_axi_axi0_arprot),
      .IFNOCPSNCIAXI0ARQOS(noc_fpd_axi_axi0_arqos),
      .IFNOCPSNCIAXI0ARREGION(noc_fpd_axi_axi0_arregion),
      .IFNOCPSNCIAXI0ARSIZE(noc_fpd_axi_axi0_arsize),
      .IFNOCPSNCIAXI0ARUSER(noc_fpd_axi_axi0_aruser),
      .IFNOCPSNCIAXI0ARVALID(noc_fpd_axi_axi0_arvalid),
      .IFNOCPSNCIAXI0AWADDR(noc_fpd_axi_axi0_awaddr),
      .IFNOCPSNCIAXI0AWBURST(noc_fpd_axi_axi0_awburst),
      .IFNOCPSNCIAXI0AWCACHE(noc_fpd_axi_axi0_awcache),
      .IFNOCPSNCIAXI0AWID(noc_fpd_axi_axi0_awid),
      .IFNOCPSNCIAXI0AWLEN(noc_fpd_axi_axi0_awlen),
      .IFNOCPSNCIAXI0AWLOCK(noc_fpd_axi_axi0_awlock),
      .IFNOCPSNCIAXI0AWPROT(noc_fpd_axi_axi0_awprot),
      .IFNOCPSNCIAXI0AWQOS(noc_fpd_axi_axi0_awqos),
      .IFNOCPSNCIAXI0AWREGION(noc_fpd_axi_axi0_awregion),
      .IFNOCPSNCIAXI0AWSIZE(noc_fpd_axi_axi0_awsize),
      .IFNOCPSNCIAXI0AWUSER(noc_fpd_axi_axi0_awuser),
      .IFNOCPSNCIAXI0AWVALID(noc_fpd_axi_axi0_awvalid),
      .IFNOCPSNCIAXI0BREADY(noc_fpd_axi_axi0_bready),
      .IFNOCPSNCIAXI0RREADY(noc_fpd_axi_axi0_rready),
      .IFNOCPSNCIAXI0WDATA(noc_fpd_axi_axi0_wdata),
      .IFNOCPSNCIAXI0WID(noc_fpd_axi_axi0_wid),
      .IFNOCPSNCIAXI0WLAST(noc_fpd_axi_axi0_wlast),
      .IFNOCPSNCIAXI0WSTRB(noc_fpd_axi_axi0_wstrb),
      .IFNOCPSNCIAXI0WUSER(noc_fpd_axi_axi0_wuser),
      .IFNOCPSNCIAXI0WVALID(noc_fpd_axi_axi0_wvalid),
      .IFNOCPSNCIAXI1ARADDR(noc_fpd_axi_axi1_araddr),
      .IFNOCPSNCIAXI1ARBURST(noc_fpd_axi_axi1_arburst),
      .IFNOCPSNCIAXI1ARCACHE(noc_fpd_axi_axi1_arcache),
      .IFNOCPSNCIAXI1ARID(noc_fpd_axi_axi1_arid),
      .IFNOCPSNCIAXI1ARLEN(noc_fpd_axi_axi1_arlen),
      .IFNOCPSNCIAXI1ARLOCK(noc_fpd_axi_axi1_arlock),
      .IFNOCPSNCIAXI1ARPROT(noc_fpd_axi_axi1_arprot),
      .IFNOCPSNCIAXI1ARQOS(noc_fpd_axi_axi1_arqos),
      .IFNOCPSNCIAXI1ARREGION(noc_fpd_axi_axi1_arregion),
      .IFNOCPSNCIAXI1ARSIZE(noc_fpd_axi_axi1_arsize),
      .IFNOCPSNCIAXI1ARUSER(noc_fpd_axi_axi1_aruser),
      .IFNOCPSNCIAXI1ARVALID(noc_fpd_axi_axi1_arvalid),
      .IFNOCPSNCIAXI1AWADDR(noc_fpd_axi_axi1_awaddr),
      .IFNOCPSNCIAXI1AWBURST(noc_fpd_axi_axi1_awburst),
      .IFNOCPSNCIAXI1AWCACHE(noc_fpd_axi_axi1_awcache),
      .IFNOCPSNCIAXI1AWID(noc_fpd_axi_axi1_awid),
      .IFNOCPSNCIAXI1AWLEN(noc_fpd_axi_axi1_awlen),
      .IFNOCPSNCIAXI1AWLOCK(noc_fpd_axi_axi1_awlock),
      .IFNOCPSNCIAXI1AWPROT(noc_fpd_axi_axi1_awprot),
      .IFNOCPSNCIAXI1AWQOS(noc_fpd_axi_axi1_awqos),
      .IFNOCPSNCIAXI1AWREGION(noc_fpd_axi_axi1_awregion),
      .IFNOCPSNCIAXI1AWSIZE(noc_fpd_axi_axi1_awsize),
      .IFNOCPSNCIAXI1AWUSER(noc_fpd_axi_axi1_awuser),
      .IFNOCPSNCIAXI1AWVALID(noc_fpd_axi_axi1_awvalid),
      .IFNOCPSNCIAXI1BREADY(noc_fpd_axi_axi1_bready),
      .IFNOCPSNCIAXI1RREADY(noc_fpd_axi_axi1_rready),
      .IFNOCPSNCIAXI1WDATA(noc_fpd_axi_axi1_wdata),
      .IFNOCPSNCIAXI1WID(noc_fpd_axi_axi1_wid),
      .IFNOCPSNCIAXI1WLAST(noc_fpd_axi_axi1_wlast),
      .IFNOCPSNCIAXI1WSTRB(noc_fpd_axi_axi1_wstrb),
      .IFNOCPSNCIAXI1WUSER(noc_fpd_axi_axi1_wuser),
      .IFNOCPSNCIAXI1WVALID(noc_fpd_axi_axi1_wvalid),
      .IFNOCPSPCIAXI0ARADDR(noc_cpm_pcie_axi0_araddr),
      .IFNOCPSPCIAXI0ARBURST(noc_cpm_pcie_axi0_arburst),
      .IFNOCPSPCIAXI0ARCACHE(noc_cpm_pcie_axi0_arcache),
      .IFNOCPSPCIAXI0ARID(noc_cpm_pcie_axi0_arid),
      .IFNOCPSPCIAXI0ARLEN(noc_cpm_pcie_axi0_arlen),
      .IFNOCPSPCIAXI0ARLOCK(noc_cpm_pcie_axi0_arlock),
      .IFNOCPSPCIAXI0ARPROT(noc_cpm_pcie_axi0_arprot),
      .IFNOCPSPCIAXI0ARQOS(noc_cpm_pcie_axi0_arqos),
      .IFNOCPSPCIAXI0ARREGION(noc_cpm_pcie_axi0_arregion),
      .IFNOCPSPCIAXI0ARSIZE(noc_cpm_pcie_axi0_arsize),
      .IFNOCPSPCIAXI0ARUSER(noc_cpm_pcie_axi0_aruser),
      .IFNOCPSPCIAXI0ARVALID(noc_cpm_pcie_axi0_arvalid),
      .IFNOCPSPCIAXI0AWADDR(noc_cpm_pcie_axi0_awaddr),
      .IFNOCPSPCIAXI0AWBURST(noc_cpm_pcie_axi0_awburst),
      .IFNOCPSPCIAXI0AWCACHE(noc_cpm_pcie_axi0_awcache),
      .IFNOCPSPCIAXI0AWID(noc_cpm_pcie_axi0_awid),
      .IFNOCPSPCIAXI0AWLEN(noc_cpm_pcie_axi0_awlen),
      .IFNOCPSPCIAXI0AWLOCK(noc_cpm_pcie_axi0_awlock),
      .IFNOCPSPCIAXI0AWPROT(noc_cpm_pcie_axi0_awprot),
      .IFNOCPSPCIAXI0AWQOS(noc_cpm_pcie_axi0_awqos),
      .IFNOCPSPCIAXI0AWREGION(noc_cpm_pcie_axi0_awregion),
      .IFNOCPSPCIAXI0AWSIZE(noc_cpm_pcie_axi0_awsize),
      .IFNOCPSPCIAXI0AWUSER(noc_cpm_pcie_axi0_awuser),
      .IFNOCPSPCIAXI0AWVALID(noc_cpm_pcie_axi0_awvalid),
      .IFNOCPSPCIAXI0BREADY(noc_cpm_pcie_axi0_bready),
      .IFNOCPSPCIAXI0RREADY(noc_cpm_pcie_axi0_rready),
      .IFNOCPSPCIAXI0WDATA(noc_cpm_pcie_axi0_wdata),
      .IFNOCPSPCIAXI0WID(noc_cpm_pcie_axi0_wid),
      .IFNOCPSPCIAXI0WLAST(noc_cpm_pcie_axi0_wlast),
      .IFNOCPSPCIAXI0WSTRB(noc_cpm_pcie_axi0_wstrb),
      .IFNOCPSPCIAXI0WUSER(if_noc_ps_pci_axi0_wuser),
      .IFNOCPSPCIAXI0WVALID(noc_cpm_pcie_axi0_wvalid),
      .IFPSNOCCCIAXI0ARREADY(fpd_cci_noc_axi0_arready),
      .IFPSNOCCCIAXI0AWREADY(fpd_cci_noc_axi0_awready),
      .IFPSNOCCCIAXI0BID(fpd_cci_noc_axi0_bid),
      .IFPSNOCCCIAXI0BRESP(fpd_cci_noc_axi0_bresp),
      .IFPSNOCCCIAXI0BUSER(if_ps_noc_cci_axi0_buser),
      .IFPSNOCCCIAXI0BVALID(fpd_cci_noc_axi0_bvalid),
      .IFPSNOCCCIAXI0RDATA(fpd_cci_noc_axi0_rdata),
      .IFPSNOCCCIAXI0RID(fpd_cci_noc_axi0_rid),
      .IFPSNOCCCIAXI0RLAST(fpd_cci_noc_axi0_rlast),
      .IFPSNOCCCIAXI0RRESP(fpd_cci_noc_axi0_rresp),
      .IFPSNOCCCIAXI0RUSER(if_ps_noc_cci_axi0_ruser),
      .IFPSNOCCCIAXI0RVALID(fpd_cci_noc_axi0_rvalid),
      .IFPSNOCCCIAXI0WREADY(fpd_cci_noc_axi0_wready),
      .IFPSNOCCCIAXI1ARREADY(fpd_cci_noc_axi1_arready),
      .IFPSNOCCCIAXI1AWREADY(fpd_cci_noc_axi1_awready),
      .IFPSNOCCCIAXI1BID(fpd_cci_noc_axi1_bid),
      .IFPSNOCCCIAXI1BRESP(fpd_cci_noc_axi1_bresp),
      .IFPSNOCCCIAXI1BUSER(if_ps_noc_cci_axi1_buser),
      .IFPSNOCCCIAXI1BVALID(fpd_cci_noc_axi1_bvalid),
      .IFPSNOCCCIAXI1RDATA(fpd_cci_noc_axi1_rdata),
      .IFPSNOCCCIAXI1RID(fpd_cci_noc_axi1_rid),
      .IFPSNOCCCIAXI1RLAST(fpd_cci_noc_axi1_rlast),
      .IFPSNOCCCIAXI1RRESP(fpd_cci_noc_axi1_rresp),
      .IFPSNOCCCIAXI1RUSER(if_ps_noc_cci_axi1_ruser),
      .IFPSNOCCCIAXI1RVALID(fpd_cci_noc_axi1_rvalid),
      .IFPSNOCCCIAXI1WREADY(fpd_cci_noc_axi1_wready),
      .IFPSNOCCCIAXI2ARREADY(fpd_cci_noc_axi2_arready),
      .IFPSNOCCCIAXI2AWREADY(fpd_cci_noc_axi2_awready),
      .IFPSNOCCCIAXI2BID(fpd_cci_noc_axi2_bid),
      .IFPSNOCCCIAXI2BRESP(fpd_cci_noc_axi2_bresp),
      .IFPSNOCCCIAXI2BUSER(if_ps_noc_cci_axi2_buser),
      .IFPSNOCCCIAXI2BVALID(fpd_cci_noc_axi2_bvalid),
      .IFPSNOCCCIAXI2RDATA(fpd_cci_noc_axi2_rdata),
      .IFPSNOCCCIAXI2RID(fpd_cci_noc_axi2_rid),
      .IFPSNOCCCIAXI2RLAST(fpd_cci_noc_axi2_rlast),
      .IFPSNOCCCIAXI2RRESP(fpd_cci_noc_axi2_rresp),
      .IFPSNOCCCIAXI2RUSER(if_ps_noc_cci_axi2_ruser),
      .IFPSNOCCCIAXI2RVALID(fpd_cci_noc_axi2_rvalid),
      .IFPSNOCCCIAXI2WREADY(fpd_cci_noc_axi2_wready),
      .IFPSNOCCCIAXI3ARREADY(fpd_cci_noc_axi3_arready),
      .IFPSNOCCCIAXI3AWREADY(fpd_cci_noc_axi3_awready),
      .IFPSNOCCCIAXI3BID(fpd_cci_noc_axi3_bid),
      .IFPSNOCCCIAXI3BRESP(fpd_cci_noc_axi3_bresp),
      .IFPSNOCCCIAXI3BUSER(if_ps_noc_cci_axi3_buser),
      .IFPSNOCCCIAXI3BVALID(fpd_cci_noc_axi3_bvalid),
      .IFPSNOCCCIAXI3RDATA(fpd_cci_noc_axi3_rdata),
      .IFPSNOCCCIAXI3RID(fpd_cci_noc_axi3_rid),
      .IFPSNOCCCIAXI3RLAST(fpd_cci_noc_axi3_rlast),
      .IFPSNOCCCIAXI3RRESP(fpd_cci_noc_axi3_rresp),
      .IFPSNOCCCIAXI3RUSER(if_ps_noc_cci_axi3_ruser),
      .IFPSNOCCCIAXI3RVALID(fpd_cci_noc_axi3_rvalid),
      .IFPSNOCCCIAXI3WREADY(fpd_cci_noc_axi3_wready),
      .IFPSNOCNCIAXI0ARREADY(fpd_axi_noc_axi0_arready),
      .IFPSNOCNCIAXI0AWREADY(fpd_axi_noc_axi0_awready),
      .IFPSNOCNCIAXI0BID(fpd_axi_noc_axi0_bid),
      .IFPSNOCNCIAXI0BRESP(fpd_axi_noc_axi0_bresp),
      .IFPSNOCNCIAXI0BUSER(if_ps_noc_nci_axi0_buser),
      .IFPSNOCNCIAXI0BVALID(fpd_axi_noc_axi0_bvalid),
      .IFPSNOCNCIAXI0RDATA(fpd_axi_noc_axi0_rdata),
      .IFPSNOCNCIAXI0RID(fpd_axi_noc_axi0_rid),
      .IFPSNOCNCIAXI0RLAST(fpd_axi_noc_axi0_rlast),
      .IFPSNOCNCIAXI0RRESP(fpd_axi_noc_axi0_rresp),
      .IFPSNOCNCIAXI0RUSER(if_ps_noc_nci_axi0_ruser),
      .IFPSNOCNCIAXI0RVALID(fpd_axi_noc_axi0_rvalid),
      .IFPSNOCNCIAXI0WREADY(fpd_axi_noc_axi0_wready),
      .IFPSNOCNCIAXI1ARREADY(fpd_axi_noc_axi1_arready),
      .IFPSNOCNCIAXI1AWREADY(fpd_axi_noc_axi1_awready),
      .IFPSNOCNCIAXI1BID(fpd_axi_noc_axi1_bid),
      .IFPSNOCNCIAXI1BRESP(fpd_axi_noc_axi1_bresp),
      .IFPSNOCNCIAXI1BUSER(if_ps_noc_nci_axi1_buser),
      .IFPSNOCNCIAXI1BVALID(fpd_axi_noc_axi1_bvalid),
      .IFPSNOCNCIAXI1RDATA(fpd_axi_noc_axi1_rdata),
      .IFPSNOCNCIAXI1RID(fpd_axi_noc_axi1_rid),
      .IFPSNOCNCIAXI1RLAST(fpd_axi_noc_axi1_rlast),
      .IFPSNOCNCIAXI1RRESP(fpd_axi_noc_axi1_rresp),
      .IFPSNOCNCIAXI1RUSER(if_ps_noc_nci_axi1_ruser),
      .IFPSNOCNCIAXI1RVALID(fpd_axi_noc_axi1_rvalid),
      .IFPSNOCNCIAXI1WREADY(fpd_axi_noc_axi1_wready),
      .IFPSNOCPCIAXI0ARREADY(cpm_pcie_noc_axi0_arready),
      .IFPSNOCPCIAXI0AWREADY(cpm_pcie_noc_axi0_awready),
      .IFPSNOCPCIAXI0BID(cpm_pcie_noc_axi0_bid),
      .IFPSNOCPCIAXI0BRESP(cpm_pcie_noc_axi0_bresp),
      .IFPSNOCPCIAXI0BUSER(if_ps_noc_pci_axi0_buser),
      .IFPSNOCPCIAXI0BVALID(cpm_pcie_noc_axi0_bvalid),
      .IFPSNOCPCIAXI0RDATA(cpm_pcie_noc_axi0_rdata),
      .IFPSNOCPCIAXI0RID(cpm_pcie_noc_axi0_rid),
      .IFPSNOCPCIAXI0RLAST(cpm_pcie_noc_axi0_rlast),
      .IFPSNOCPCIAXI0RRESP(cpm_pcie_noc_axi0_rresp),
      .IFPSNOCPCIAXI0RUSER(if_ps_noc_pci_axi0_ruser),
      .IFPSNOCPCIAXI0RVALID(cpm_pcie_noc_axi0_rvalid),
      .IFPSNOCPCIAXI0WREADY(cpm_pcie_noc_axi0_wready),
      .IFPSNOCPCIAXI1ARREADY(cpm_pcie_noc_axi1_arready),
      .IFPSNOCPCIAXI1AWREADY(cpm_pcie_noc_axi1_awready),
      .IFPSNOCPCIAXI1BID(cpm_pcie_noc_axi1_bid),
      .IFPSNOCPCIAXI1BRESP(cpm_pcie_noc_axi1_bresp),
      .IFPSNOCPCIAXI1BUSER(if_ps_noc_pci_axi1_buser),
      .IFPSNOCPCIAXI1BVALID(cpm_pcie_noc_axi1_bvalid),
      .IFPSNOCPCIAXI1RDATA(cpm_pcie_noc_axi1_rdata),
      .IFPSNOCPCIAXI1RID(cpm_pcie_noc_axi1_rid),
      .IFPSNOCPCIAXI1RLAST(cpm_pcie_noc_axi1_rlast),
      .IFPSNOCPCIAXI1RRESP(cpm_pcie_noc_axi1_rresp),
      .IFPSNOCPCIAXI1RUSER(if_ps_noc_pci_axi1_ruser),
      .IFPSNOCPCIAXI1RVALID(cpm_pcie_noc_axi1_rvalid),
      .IFPSNOCPCIAXI1WREADY(cpm_pcie_noc_axi1_wready),
      .IFPSNOCRPUAXI0ARREADY(noc_lpd_axi_axi0_arready),
      .IFPSNOCRPUAXI0AWREADY(noc_lpd_axi_axi0_awready),
      .IFPSNOCRPUAXI0BID(noc_lpd_axi_axi0_bid),
      .IFPSNOCRPUAXI0BRESP(noc_lpd_axi_axi0_bresp),
      .IFPSNOCRPUAXI0BUSER(if_ps_noc_rpu_axi0_buser),
      .IFPSNOCRPUAXI0BVALID(noc_lpd_axi_axi0_bvalid),
      .IFPSNOCRPUAXI0RDATA(noc_lpd_axi_axi0_rdata),
      .IFPSNOCRPUAXI0RID(noc_lpd_axi_axi0_rid),
      .IFPSNOCRPUAXI0RLAST(noc_lpd_axi_axi0_rlast),
      .IFPSNOCRPUAXI0RRESP(noc_lpd_axi_axi0_rresp),
      .IFPSNOCRPUAXI0RUSER(if_ps_noc_rpu_axi0_ruser),
      .IFPSNOCRPUAXI0RVALID(noc_lpd_axi_axi0_rvalid),
      .IFPSNOCRPUAXI0WREADY(noc_lpd_axi_axi0_wready),
      .MAXIGP0ACLK(m_axi_fpd_aclk),
      .MAXIGP0ARREADY(m_axi_fpd_arready),
      .MAXIGP0AWREADY(m_axi_fpd_awready),
      .MAXIGP0BID(m_axi_fpd_bid),
      .MAXIGP0BRESP(m_axi_fpd_bresp),
      .MAXIGP0BVALID(m_axi_fpd_bvalid),
      .MAXIGP0RDATA(m_axi_fpd_rdata),
      .MAXIGP0RID(m_axi_fpd_rid),
      .MAXIGP0RLAST(m_axi_fpd_rlast),
      .MAXIGP0RRESP(m_axi_fpd_rresp),
      .MAXIGP0RVALID(m_axi_fpd_rvalid),
      .MAXIGP0WREADY(m_axi_fpd_wready),
      .MAXIGP2ACLK(m_axi_lpd_aclk),
      .MAXIGP2ARREADY(m_axi_lpd_arready),
      .MAXIGP2AWREADY(m_axi_lpd_awready),
      .MAXIGP2BID(m_axi_lpd_bid),
      .MAXIGP2BRESP(m_axi_lpd_bresp),
      .MAXIGP2BVALID(m_axi_lpd_bvalid),
      .MAXIGP2RDATA(m_axi_lpd_rdata),
      .MAXIGP2RID(m_axi_lpd_rid),
      .MAXIGP2RLAST(m_axi_lpd_rlast),
      .MAXIGP2RRESP(m_axi_lpd_rresp),
      .MAXIGP2RVALID(m_axi_lpd_rvalid),
      .MAXIGP2WREADY(m_axi_lpd_wready),
      .NFIQ0LPDRPU(lpd_rpu_fiq0n),
      .NFIQ1LPDRPU(lpd_rpu_fiq1n),
      .NIRQ0LPDRPU(lpd_rpu_irq0n),
      .NIRQ1LPDRPU(lpd_rpu_irq1n),
      .PL2ADMACVLD(pl_2_adma_cvld_i),
      .PL2ADMATACK(pl_2_adma_tack_i),
      .PLACECLK(s_ace_fpd_aclk),
      .PLACPINACT(s_acp_fpd_inact),
      .PLCONFIGDONE(pl_config_done),
    //.PLFPGASTOP(pl_fpga_stop),
      .PLFPDAUXREFCLK(pl_fpd_aux_ref_clk),
      .PLLPDAUXREFCLK(pl_lpd_aux_ref_clk),
      .PLPMCAUXREFCLK(pl_pmc_aux_ref_clk),
      .PLPSAPUGICFIQ(pl_ps_apu_gic_fiq),
      .PLPSAPUGICIRQ(pl_ps_apu_gic_irq),
      .PLPSEVENTI(apu_event_i),
      .PLPSIRQ0(pl_ps_irq0_i),
      .PLPSIRQ1(pl_ps_irq1_i),
      .PLPSSMMUARREADY(s_smmu_arready),
      .PLPSSMMUAWREADY(s_smmu_awready),
      .PLPSSMMUCOMPRDREADY(s_smmu_comprdready),
      .PLPSSMMUCOMPWRREADY(s_smmu_compwrready),
      .PSSMMUPLARADDR(m_smmu_araddr),
      .PSSMMUPLARCACHE(m_smmu_arcache),
      .PSSMMUPLARID(m_smmu_arid),
      .PSSMMUPLARVALID(m_smmu_arvalid),
      .PSSMMUPLAWADDR(m_smmu_awaddr),
      .PSSMMUPLAWCACHE(m_smmu_awcache),
      .PSSMMUPLAWID(m_smmu_awid),
      .PSSMMUPLAWVALID(m_smmu_awvalid),
      .PSSMMUPLBID(m_smmu_bid),
      .PSSMMUPLBRESP(m_smmu_bresp),
      .PSSMMUPLBVALID(m_smmu_bvalid),
      .PSSMMUPLRERR(m_smmu_rerr),
      .PSSMMUPLRID(m_smmu_rid),
      .PSSMMUPLRNS(m_smmu_rns),
      .PSSMMUPLRRESP(m_smmu_rresp),
      .PSSMMUPLRVALID(m_smmu_rvalid),
      .PSSMMUPLWERR(m_smmu_werr),
      .PSSMMUPLWNS(m_smmu_wns),
      .PLPSSMMUARADDR(s_smmu_araddr),
      .PLPSSMMUARCACHE(s_smmu_arcache),
      .PLPSSMMUARID(s_smmu_arid),
      .PLPSSMMUARVALID(s_smmu_arvalid),
      .PLPSSMMUAWADDR(s_smmu_awaddr),
      .PLPSSMMUAWCACHE(s_smmu_awcache),
      .PLPSSMMUAWID(s_smmu_awid),
      .PLPSSMMUAWVALID(s_smmu_awvalid),
      .PLPSSMMUCLOCK(smmu_ref_clk),
      .PLPSSMMUCOMPRDID(s_smmu_comprdid),
      .PLPSSMMUCOMPRDVAL(s_smmu_comprdval),
      .PLPSSMMUCOMPWRID(s_smmu_compwrid),
      .PLPSSMMUCOMPWRVAL(s_smmu_compwrval),
      .PLPSSMMURNS(s_smmu_rns),
      .PLPSSMMURSMID(s_smmu_rsmid),
      .PLPSSMMUWNS(s_smmu_wns),
      .PLPSSMMUWSMID(s_smmu_wsmid),
      .PSSMMUPLARREADY(m_smmu_arready),
      .PSSMMUPLAWREADY(m_smmu_awready),
      .PSSMMUPLBREADY(m_smmu_bready),
      .PSSMMUPLRREADY(m_smmu_rready),
      .PLREFCLKMUXMONITOR(pl_ref_clk_mux_monitor),
      .PLPSTRACECLK(trace_ref_clk),
      .PLPSTRIGACK ({ps_pl_trig3_ack, ps_pl_trig2_ack, ps_pl_trig1_ack, ps_pl_trig0_ack}),
      .PLPSTRIGGER ({pl_ps_trig3_req, pl_ps_trig2_req, pl_ps_trig1_req, pl_ps_trig0_req}),
      .PMUERRORFROMPL(pmu_error_from_pl),
      .RPUEVENTI0(lpd_rpu_event_i0),
      .RPUEVENTI1(lpd_rpu_event_i1),
      .SACEFPDACREADY(s_ace_fpd_acready),
      .SACEFPDARADDR(s_ace_fpd_araddr),
      .SACEFPDARBAR(s_ace_fpd_arbar),
      .SACEFPDARBURST(s_ace_fpd_arburst),
      .SACEFPDARCACHE(s_ace_fpd_arcache),
      .SACEFPDARDOMAIN(s_ace_fpd_ardomain),
      .SACEFPDARID(s_ace_fpd_arid),
      .SACEFPDARLEN(s_ace_fpd_arlen),
      .SACEFPDARLOCK(s_ace_fpd_arlock),
      .SACEFPDARPROT(s_ace_fpd_arprot),
      .SACEFPDARQOS(s_ace_fpd_arqos),
      .SACEFPDARREGION(s_ace_fpd_arregion),
      .SACEFPDARSIZE(s_ace_fpd_arsize),
      .SACEFPDARSNOOP(s_ace_fpd_arsnoop),
      .SACEFPDARUSER(s_ace_fpd_aruser),
      .SACEFPDARVALID(s_ace_fpd_arvalid),
      .SACEFPDAWADDR(s_ace_fpd_awaddr),
      .SACEFPDAWBAR(s_ace_fpd_awbar),
      .SACEFPDAWBURST(s_ace_fpd_awburst),
      .SACEFPDAWCACHE(s_ace_fpd_awcache),
      .SACEFPDAWDOMAIN(s_ace_fpd_awdomain),
      .SACEFPDAWID(s_ace_fpd_awid),
      .SACEFPDAWLEN(s_ace_fpd_awlen),
      .SACEFPDAWLOCK(s_ace_fpd_awlock),
      .SACEFPDAWPROT(s_ace_fpd_awprot),
      .SACEFPDAWQOS(s_ace_fpd_awqos),
      .SACEFPDAWREGION(s_ace_fpd_awregion),
      .SACEFPDAWSIZE(s_ace_fpd_awsize),
      .SACEFPDAWSNOOP(s_ace_fpd_awsnoop),
      .SACEFPDAWUSER(s_ace_fpd_awuser),
      .SACEFPDAWVALID(s_ace_fpd_awvalid),
      .SACEFPDBREADY(s_ace_fpd_bready),
      .SACEFPDCDDATA(s_ace_fpd_cddata),
      .SACEFPDCDLAST(s_ace_fpd_cdlast),
      .SACEFPDCDVALID(s_ace_fpd_cdvalid),
      .SACEFPDCRRESP(s_ace_fpd_crresp),
      .SACEFPDCRVALID(s_ace_fpd_crvalid),
      .SACEFPDRACK(s_ace_fpd_rack),
      .SACEFPDRREADY(s_ace_fpd_rready),
      .SACEFPDWACK(s_ace_fpd_wack),
      .SACEFPDWDATA(s_ace_fpd_wdata),
      .SACEFPDWLAST(s_ace_fpd_wlast),
      .SACEFPDWSTRB(s_ace_fpd_wstrb),
      .SACEFPDWUSER(s_ace_fpd_wuser),
      .SACEFPDWVALID(s_ace_fpd_wvalid),
      .SAXIACPACLK(s_acp_fpd_aclk),
      .SAXIACPARADDR(s_acp_fpd_araddr),
    //.SAXIACPARBURST(s_axi_acp_arburst),
      .SAXIACPARCACHE(s_acp_fpd_arcache),
      .SAXIACPARID(s_acp_fpd_arid),
      .SAXIACPARLEN(s_acp_fpd_arlen),
    //.SAXIACPARLOCK(s_axi_acp_arlock),
      .SAXIACPARPROT(s_acp_fpd_arprot),
    //.SAXIACPARQOS(s_axi_acp_arqos),
    //.SAXIACPARSIZE(s_axi_acp_arsize),
      .SAXIACPARUSER(s_acp_fpd_aruser),
      .SAXIACPARVALID(s_acp_fpd_arvalid),
      .SAXIACPAWADDR(s_acp_fpd_awaddr),
    //.SAXIACPAWBURST(s_axi_acp_awburst),
      .SAXIACPAWCACHE(s_acp_fpd_awcache),
      .SAXIACPAWID(s_acp_fpd_awid),
      .SAXIACPAWLEN(s_acp_fpd_awlen),
    //.SAXIACPAWLOCK(s_axi_acp_awlock),
      .SAXIACPAWPROT(s_acp_fpd_awprot),
    //.SAXIACPAWQOS(s_axi_acp_awqos),
    //.SAXIACPAWSIZE(s_axi_acp_awsize),
      .SAXIACPAWUSER(s_acp_fpd_awuser),
      .SAXIACPAWVALID(s_acp_fpd_awvalid),
      .SAXIACPBREADY(s_acp_fpd_bready),
      .SAXIACPRREADY(s_acp_fpd_rready),
      .SAXIACPWDATA(s_acp_fpd_wdata),
      .SAXIACPWLAST(s_acp_fpd_wlast),
      .SAXIACPWSTRB(s_acp_fpd_wstrb),
      .SAXIACPWVALID(s_acp_fpd_wvalid),
      .SAXIGP0ARADDR(s_axi_fpd_araddr),
      .SAXIGP0ARBURST(s_axi_fpd_arburst),
      .SAXIGP0ARCACHE(s_axi_fpd_arcache),
      .SAXIGP0ARID(s_axi_fpd_arid),
      .SAXIGP0ARLEN(s_axi_fpd_arlen),
      .SAXIGP0ARLOCK(s_axi_fpd_arlock),
      .SAXIGP0ARPROT(s_axi_fpd_arprot),
      .SAXIGP0ARQOS(s_axi_fpd_arqos),
      .SAXIGP0ARSIZE(s_axi_fpd_arsize),
      .SAXIGP0ARUSER(s_axi_fpd_aruser),
      .SAXIGP0ARVALID(s_axi_fpd_arvalid),
      .SAXIGP0AWADDR(s_axi_fpd_awaddr),
      .SAXIGP0AWBURST(s_axi_fpd_awburst),
      .SAXIGP0AWCACHE(s_axi_fpd_awcache),
      .SAXIGP0AWID(s_axi_fpd_awid),
      .SAXIGP0AWLEN(s_axi_fpd_awlen),
      .SAXIGP0AWLOCK(s_axi_fpd_awlock),
      .SAXIGP0AWPROT(s_axi_fpd_awprot),
      .SAXIGP0AWQOS(s_axi_fpd_awqos),
      .SAXIGP0AWSIZE(s_axi_fpd_awsize),
      .SAXIGP0AWUSER(s_axi_fpd_awuser),
      .SAXIGP0AWVALID(s_axi_fpd_awvalid),
      .SAXIGP0BREADY(s_axi_fpd_bready),
      .SAXIGP0RCLK(s_axi_gp0_rclk_temp),
      .SAXIGP0RREADY(s_axi_fpd_rready),
      .SAXIGP0WCLK(s_axi_gp0_wclk_temp),
      .SAXIGP0WDATA(s_axi_fpd_wdata),
      .SAXIGP0WLAST(s_axi_fpd_wlast),
      .SAXIGP0WSTRB(s_axi_fpd_wstrb),
      .SAXIGP0WVALID(s_axi_fpd_wvalid),
      .SAXIGP2ARADDR(s_axi_gp2_araddr_t),
      .SAXIGP2ARBURST(s_axi_gp2_arburst_t),
      .SAXIGP2ARCACHE(s_axi_gp2_arcache_t),
      .SAXIGP2ARID(s_axi_gp2_arid_t),
      .SAXIGP2ARLEN(s_axi_gp2_arlen_t),
      .SAXIGP2ARLOCK(s_axi_gp2_arlock_t),
      .SAXIGP2ARPROT(s_axi_gp2_arprot_t),
      .SAXIGP2ARQOS(s_axi_gp2_arqos_t),
      .SAXIGP2ARSIZE(s_axi_gp2_arsize_t),
      .SAXIGP2ARUSER(s_axi_gp2_aruser_t),
      .SAXIGP2ARVALID(s_axi_gp2_arvalid_t),
      .SAXIGP2AWADDR(s_axi_gp2_awaddr_t),
      .SAXIGP2AWBURST(s_axi_gp2_awburst_t),
      .SAXIGP2AWCACHE(s_axi_gp2_awcache_t),
      .SAXIGP2AWID(s_axi_gp2_awid_t),
      .SAXIGP2AWLEN(s_axi_gp2_awlen_t),
      .SAXIGP2AWLOCK(s_axi_gp2_awlock_t),
      .SAXIGP2AWPROT(s_axi_gp2_awprot_t),
      .SAXIGP2AWQOS(s_axi_gp2_awqos_t),
      .SAXIGP2AWSIZE(s_axi_gp2_awsize_t),
      .SAXIGP2AWUSER(s_axi_gp2_awuser_t),
      .SAXIGP2AWVALID(s_axi_gp2_awvalid_t),
      .SAXIGP2BREADY(s_axi_gp2_bready_t),
      .SAXIGP2RCLK(s_axi_gp2_rclk_temp),
      .SAXIGP2RREADY(s_axi_gp2_rready_t),
      .SAXIGP2WCLK(s_axi_gp2_wclk_temp),
      .SAXIGP2WDATA(s_axi_gp2_wdata_t),
      .SAXIGP2WLAST(s_axi_gp2_wlast_t),
      .SAXIGP2WSTRB(s_axi_gp2_wstrb_t),
      .SAXIGP2WVALID(s_axi_gp2_wvalid_t),
      .SAXIGP4ARADDR(s_axi_lpd_araddr),
      .SAXIGP4ARBURST(s_axi_lpd_arburst),
      .SAXIGP4ARCACHE(s_axi_lpd_arcache),
      .SAXIGP4ARID(s_axi_lpd_arid),
      .SAXIGP4ARLEN(s_axi_lpd_arlen),
      .SAXIGP4ARLOCK(s_axi_lpd_arlock),
      .SAXIGP4ARPROT(s_axi_lpd_arprot),
      .SAXIGP4ARQOS(s_axi_lpd_arqos),
      .SAXIGP4ARSIZE(s_axi_lpd_arsize),
      .SAXIGP4ARUSER(s_axi_lpd_aruser),
      .SAXIGP4ARVALID(s_axi_lpd_arvalid),
      .SAXIGP4AWADDR(s_axi_lpd_awaddr),
      .SAXIGP4AWBURST(s_axi_lpd_awburst),
      .SAXIGP4AWCACHE(s_axi_lpd_awcache),
      .SAXIGP4AWID(s_axi_lpd_awid),
      .SAXIGP4AWLEN(s_axi_lpd_awlen),
      .SAXIGP4AWLOCK(s_axi_lpd_awlock),
      .SAXIGP4AWPROT(s_axi_lpd_awprot),
      .SAXIGP4AWQOS(s_axi_lpd_awqos),
      .SAXIGP4AWSIZE(s_axi_lpd_awsize),
      .SAXIGP4AWUSER(s_axi_lpd_awuser),
      .SAXIGP4AWVALID(s_axi_lpd_awvalid),
      .SAXIGP4BREADY(s_axi_lpd_bready),
      .SAXIGP4RCLK(s_axi_gp4_rclk_temp),
      .SAXIGP4RREADY(s_axi_lpd_rready),
      .SAXIGP4WCLK(s_axi_gp4_wclk_temp),
      .SAXIGP4WDATA(s_axi_lpd_wdata),
      .SAXIGP4WLAST(s_axi_lpd_wlast),
      .SAXIGP4WSTRB(s_axi_lpd_wstrb),
      .SAXIGP4WVALID(s_axi_lpd_wvalid),

      // BSCAN ports
      .USRCAPTURE(usr_capture_i),
      .USRDRCK(usr_drck_i),
      .USRRESET(usr_reset_i),
      .USRRUNTEST(usr_runtest_i),
      .USRSEL(usr_sel_i),
      .USRSHIFT(usr_shift_i),
      .USRTCK(usr_tck_i),
      .USRTDI(usr_tdi_i),
      .USRTMS(usr_tms_i),
      .USRUPDATE(usr_update_i),
      .USRTDO(usr_tdo_i),
    //.SYSRST1N(pl_resetn1_i),
    //.SYSRST2N(pl2_resetn),
    //.SYSRST3N(pl3_resetn),
      .PLRST0N(pl0_resetn),
      .PLRST1N(pl1_resetn),
      .PLRST2N(pl2_resetn),
      .PLRST3N(pl3_resetn),

      //PMC_NOC ports below
      .IFPMCNOCAXI0ARADDR(pmc_noc_axi0_araddr),
      .IFPMCNOCAXI0ARBURST(pmc_noc_axi0_arburst),
      .IFPMCNOCAXI0ARCACHE(pmc_noc_axi0_arcache),
      .IFPMCNOCAXI0ARID(pmc_noc_axi0_arid),
      .IFPMCNOCAXI0ARLEN(pmc_noc_axi0_arlen),
      .IFPMCNOCAXI0ARLOCK(pmc_noc_axi0_arlock),
      .IFPMCNOCAXI0ARPROT(pmc_noc_axi0_arprot),
      .IFPMCNOCAXI0ARQOS(pmc_noc_axi0_arqos),
      .IFPMCNOCAXI0ARREGION(pmc_noc_axi0_arregion),
      .IFPMCNOCAXI0ARSIZE(pmc_noc_axi0_arsize),
      .IFPMCNOCAXI0ARUSER(pmc_noc_axi0_aruser),
      .IFPMCNOCAXI0ARVALID(pmc_noc_axi0_arvalid),
      .IFPMCNOCAXI0AWADDR(pmc_noc_axi0_awaddr),
      .IFPMCNOCAXI0AWBURST(pmc_noc_axi0_awburst),
      .IFPMCNOCAXI0AWCACHE(pmc_noc_axi0_awcache),
      .IFPMCNOCAXI0AWID(pmc_noc_axi0_awid),
      .IFPMCNOCAXI0AWLEN(pmc_noc_axi0_awlen),
      .IFPMCNOCAXI0AWLOCK(pmc_noc_axi0_awlock),
      .IFPMCNOCAXI0AWPROT(pmc_noc_axi0_awprot),
      .IFPMCNOCAXI0AWQOS(pmc_noc_axi0_awqos),
      .IFPMCNOCAXI0AWREGION(pmc_noc_axi0_awregion),
      .IFPMCNOCAXI0AWSIZE(pmc_noc_axi0_awsize),
      .IFPMCNOCAXI0AWUSER(pmc_noc_axi0_awuser),
      .IFPMCNOCAXI0AWVALID(pmc_noc_axi0_awvalid),
      .IFPMCNOCAXI0BREADY(pmc_noc_axi0_bready),
      .IFPMCNOCAXI0RREADY(pmc_noc_axi0_rready),
      .IFPMCNOCAXI0WDATA(pmc_noc_axi0_wdata),
      .IFPMCNOCAXI0WID(pmc_noc_axi0_wid),
      .IFPMCNOCAXI0WLAST(pmc_noc_axi0_wlast),
      .IFPMCNOCAXI0WSTRB(pmc_noc_axi0_wstrb),
      .IFPMCNOCAXI0WUSER(pmc_noc_axi0_wuser),
      .IFPMCNOCAXI0WVALID(pmc_noc_axi0_wvalid),
      .PSPMCNOCAXI0CLK(pmc_axi_noc_axi0_clk),
      .IFPMCNOCAXI0ARREADY(pmc_noc_axi0_arready),
      .IFPMCNOCAXI0AWREADY(pmc_noc_axi0_awready),
      .IFPMCNOCAXI0BID(pmc_noc_axi0_bid),
      .IFPMCNOCAXI0BRESP(pmc_noc_axi0_bresp),
      .IFPMCNOCAXI0BUSER(pmc_noc_axi0_buser),
      .IFPMCNOCAXI0BVALID(pmc_noc_axi0_bvalid),
      .IFPMCNOCAXI0RDATA(pmc_noc_axi0_rdata),
      .IFPMCNOCAXI0RID(pmc_noc_axi0_rid),
      .IFPMCNOCAXI0RLAST(pmc_noc_axi0_rlast),
      .IFPMCNOCAXI0RRESP(pmc_noc_axi0_rresp),
      .IFPMCNOCAXI0RUSER(pmc_noc_axi0_ruser),
      .IFPMCNOCAXI0RVALID(pmc_noc_axi0_rvalid),
      .IFPMCNOCAXI0WREADY(pmc_noc_axi0_wready),
      //PMC_NOC ports above

      //NOC_PMC ports below
      .IFNOCPMCAXI0ARREADY(noc_pmc_axi0_arready),
      .IFNOCPMCAXI0AWREADY(noc_pmc_axi0_awready),
      .IFNOCPMCAXI0BID(noc_pmc_axi0_bid),
      .IFNOCPMCAXI0BRESP(noc_pmc_axi0_bresp),
      .IFNOCPMCAXI0BUSER(noc_pmc_axi0_buser),
      .IFNOCPMCAXI0BVALID(noc_pmc_axi0_bvalid),
      .IFNOCPMCAXI0RDATA(noc_pmc_axi0_rdata),
      .IFNOCPMCAXI0RID(noc_pmc_axi0_rid),
      .IFNOCPMCAXI0RLAST(noc_pmc_axi0_rlast),
      .IFNOCPMCAXI0RRESP(noc_pmc_axi0_rresp),
      .IFNOCPMCAXI0RUSER(noc_pmc_axi0_ruser),
      .IFNOCPMCAXI0RVALID(noc_pmc_axi0_rvalid),
      .IFNOCPMCAXI0WREADY(noc_pmc_axi0_wready),
      .PSNOCPMCAXI0CLK(noc_pmc_axi_axi0_clk),
      .IFNOCPMCAXI0ARADDR(noc_pmc_axi0_araddr),
      .IFNOCPMCAXI0ARBURST(noc_pmc_axi0_arburst),
      .IFNOCPMCAXI0ARCACHE(noc_pmc_axi0_arcache),
      .IFNOCPMCAXI0ARID(noc_pmc_axi0_arid),
      .IFNOCPMCAXI0ARLEN(noc_pmc_axi0_arlen),
      .IFNOCPMCAXI0ARLOCK(noc_pmc_axi0_arlock),
      .IFNOCPMCAXI0ARPROT(noc_pmc_axi0_arprot),
      .IFNOCPMCAXI0ARQOS(noc_pmc_axi0_arqos),
      .IFNOCPMCAXI0ARREGION(noc_pmc_axi0_arregion),
      .IFNOCPMCAXI0ARSIZE(noc_pmc_axi0_arsize),
      .IFNOCPMCAXI0ARUSER(noc_pmc_axi0_aruser),
      .IFNOCPMCAXI0ARVALID(noc_pmc_axi0_arvalid),
      .IFNOCPMCAXI0AWADDR(noc_pmc_axi0_awaddr),
      .IFNOCPMCAXI0AWBURST(noc_pmc_axi0_awburst),
      .IFNOCPMCAXI0AWCACHE(noc_pmc_axi0_awcache),
      .IFNOCPMCAXI0AWID(noc_pmc_axi0_awid),
      .IFNOCPMCAXI0AWLEN(noc_pmc_axi0_awlen),
      .IFNOCPMCAXI0AWLOCK(noc_pmc_axi0_awlock),
      .IFNOCPMCAXI0AWPROT(noc_pmc_axi0_awprot),
      .IFNOCPMCAXI0AWQOS(noc_pmc_axi0_awqos),
      .IFNOCPMCAXI0AWREGION(noc_pmc_axi0_awregion),
      .IFNOCPMCAXI0AWSIZE(noc_pmc_axi0_awsize),
      .IFNOCPMCAXI0AWUSER(noc_pmc_axi0_awuser),
      .IFNOCPMCAXI0AWVALID(noc_pmc_axi0_awvalid),
      .IFNOCPMCAXI0BREADY(noc_pmc_axi0_bready),
      .IFNOCPMCAXI0RREADY(noc_pmc_axi0_rready),
      .IFNOCPMCAXI0WDATA(noc_pmc_axi0_wdata),
      .IFNOCPMCAXI0WID(noc_pmc_axi0_wid),
      .IFNOCPMCAXI0WLAST(noc_pmc_axi0_wlast),
      .IFNOCPMCAXI0WSTRB(noc_pmc_axi0_wstrb),
      .IFNOCPMCAXI0WUSER(noc_pmc_axi0_wuser),
      .IFNOCPMCAXI0WVALID(noc_pmc_axi0_wvalid),

      .PERST0N(perst0n),
      .PERST1N(perst1n),
      .PLHSDPEGRESSTDATA(s_axis_hsdp_egress_tdata),
      .PLHSDPEGRESSTKEEP(s_axis_hsdp_egress_tkeep),
      .PLHSDPEGRESSTLAST(s_axis_hsdp_egress_tlast),
      .PLHSDPEGRESSTUSER(s_axis_hsdp_egress_tuser),
      .PLHSDPEGRESSTVALID(s_axis_hsdp_egress_tvalid),
      .PLHSDPINGRESSTREADY(s_axis_hsdp_ingress_tready),
      .PLHSDPCLK(hsdp_ref_clk),
      .PLHSDPEGRESSTREADY(s_axis_hsdp_egress_tready),
      .PLHSDPINGRESSTDATA(s_axis_hsdp_ingress_tdata),
      .PLHSDPINGRESSTKEEP(s_axis_hsdp_ingress_tkeep),
      .PLHSDPINGRESSTLAST(s_axis_hsdp_ingress_tlast),
      .PLHSDPINGRESSTVALID(s_axis_hsdp_ingress_tvalid),

      .IFCPMPSAXI0ARADDR(cpm_ps_axi0_araddr),
      .IFCPMPSAXI0ARBURST(cpm_ps_axi0_arburst),
      .IFCPMPSAXI0ARCACHE(cpm_ps_axi0_arcache),
      .IFCPMPSAXI0ARID(cpm_ps_axi0_arid),
      .IFCPMPSAXI0ARLEN(cpm_ps_axi0_arlen),
      .IFCPMPSAXI0ARLOCK(cpm_ps_axi0_arlock),
      .IFCPMPSAXI0ARPROT(cpm_ps_axi0_arprot),
      .IFCPMPSAXI0ARQOS(cpm_ps_axi0_arqos),
      .IFCPMPSAXI0ARREGION(cpm_ps_axi0_arregion),
      .IFCPMPSAXI0ARSIZE(cpm_ps_axi0_arsize),
      .IFCPMPSAXI0ARUSER(cpm_ps_axi0_aruser),
      .IFCPMPSAXI0ARVALID(cpm_ps_axi0_arvalid),
      .IFCPMPSAXI0AWADDR(cpm_ps_axi0_awaddr),
      .IFCPMPSAXI0AWBURST(cpm_ps_axi0_awburst),
      .IFCPMPSAXI0AWCACHE(cpm_ps_axi0_awcache),
      .IFCPMPSAXI0AWID(cpm_ps_axi0_awid),
      .IFCPMPSAXI0AWLEN(cpm_ps_axi0_awlen),
      .IFCPMPSAXI0AWLOCK(cpm_ps_axi0_awlock),
      .IFCPMPSAXI0AWPROT(cpm_ps_axi0_awprot),
      .IFCPMPSAXI0AWQOS(cpm_ps_axi0_awqos),
      .IFCPMPSAXI0AWREGION(cpm_ps_axi0_awregion),
      .IFCPMPSAXI0AWSIZE(cpm_ps_axi0_awsize),
      .IFCPMPSAXI0AWUSER(cpm_ps_axi0_awuser),
      .IFCPMPSAXI0AWVALID(cpm_ps_axi0_awvalid),
      .IFCPMPSAXI0BREADY(cpm_ps_axi0_bready),
      .IFCPMPSAXI0RREADY(cpm_ps_axi0_rready),
      .IFCPMPSAXI0WDATA(cpm_ps_axi0_wdata),
      .IFCPMPSAXI0WID(cpm_ps_axi0_wid),
      .IFCPMPSAXI0WLAST(cpm_ps_axi0_wlast),
      .IFCPMPSAXI0WSTRB(cpm_ps_axi0_wstrb),
      .IFCPMPSAXI0WUSER(cpm_ps_axi0_wuser),
      .IFCPMPSAXI0WVALID(cpm_ps_axi0_wvalid),
      .IFCPMPSAXI1ARADDR(cpm_ps_axi1_araddr),
      .IFCPMPSAXI1ARBURST(cpm_ps_axi1_arburst),
      .IFCPMPSAXI1ARCACHE(cpm_ps_axi1_arcache),
      .IFCPMPSAXI1ARID(cpm_ps_axi1_arid),
      .IFCPMPSAXI1ARLEN(cpm_ps_axi1_arlen),
      .IFCPMPSAXI1ARLOCK(cpm_ps_axi1_arlock),
      .IFCPMPSAXI1ARPROT(cpm_ps_axi1_arprot),
      .IFCPMPSAXI1ARQOS(cpm_ps_axi1_arqos),
      .IFCPMPSAXI1ARREGION(cpm_ps_axi1_arregion),
      .IFCPMPSAXI1ARSIZE(cpm_ps_axi1_arsize),
      .IFCPMPSAXI1ARUSER(cpm_ps_axi1_aruser),
      .IFCPMPSAXI1ARVALID(cpm_ps_axi1_arvalid),
      .IFCPMPSAXI1AWADDR(cpm_ps_axi1_awaddr),
      .IFCPMPSAXI1AWBURST(cpm_ps_axi1_awburst),
      .IFCPMPSAXI1AWCACHE(cpm_ps_axi1_awcache),
      .IFCPMPSAXI1AWID(cpm_ps_axi1_awid),
      .IFCPMPSAXI1AWLEN(cpm_ps_axi1_awlen),
      .IFCPMPSAXI1AWLOCK(cpm_ps_axi1_awlock),
      .IFCPMPSAXI1AWPROT(cpm_ps_axi1_awprot),
      .IFCPMPSAXI1AWQOS(cpm_ps_axi1_awqos),
      .IFCPMPSAXI1AWREGION(cpm_ps_axi1_awregion),
      .IFCPMPSAXI1AWSIZE(cpm_ps_axi1_awsize),
      .IFCPMPSAXI1AWUSER(cpm_ps_axi1_awuser),
      .IFCPMPSAXI1AWVALID(cpm_ps_axi1_awvalid),
      .IFCPMPSAXI1BREADY(cpm_ps_axi1_bready),
      .IFCPMPSAXI1RREADY(cpm_ps_axi1_rready),
      .IFCPMPSAXI1WDATA(cpm_ps_axi1_wdata),
      .IFCPMPSAXI1WID(cpm_ps_axi1_wid),
      .IFCPMPSAXI1WLAST(cpm_ps_axi1_wlast),
      .IFCPMPSAXI1WSTRB(cpm_ps_axi1_wstrb),
      .IFCPMPSAXI1WUSER(cpm_ps_axi1_wuser),
      .IFCPMPSAXI1WVALID(cpm_ps_axi1_wvalid),
      .IFCPMPSAXI0ARREADY(cpm_ps_axi0_arready),
      .IFCPMPSAXI0AWREADY(cpm_ps_axi0_awready),
      .IFCPMPSAXI0BID(cpm_ps_axi0_bid),
      .IFCPMPSAXI0BRESP(cpm_ps_axi0_bresp),
      .IFCPMPSAXI0BUSER(cpm_ps_axi0_buser),
      .IFCPMPSAXI0BVALID(cpm_ps_axi0_bvalid),
      .IFCPMPSAXI0RDATA(cpm_ps_axi0_rdata),
      .IFCPMPSAXI0RID(cpm_ps_axi0_rid),
      .IFCPMPSAXI0RLAST(cpm_ps_axi0_rlast),
      .IFCPMPSAXI0RRESP(cpm_ps_axi0_rresp),
      .IFCPMPSAXI0RUSER(cpm_ps_axi0_ruser),
      .IFCPMPSAXI0RVALID(cpm_ps_axi0_rvalid),
      .IFCPMPSAXI0WREADY(cpm_ps_axi0_wready),
      .IFCPMPSAXI1ARREADY(cpm_ps_axi1_arready),
      .IFCPMPSAXI1AWREADY(cpm_ps_axi1_awready),
      .IFCPMPSAXI1BID(cpm_ps_axi1_bid),
      .IFCPMPSAXI1BRESP(cpm_ps_axi1_bresp),
      .IFCPMPSAXI1BUSER(cpm_ps_axi1_buser),
      .IFCPMPSAXI1BVALID(cpm_ps_axi1_bvalid),
      .IFCPMPSAXI1RDATA(cpm_ps_axi1_rdata),
      .IFCPMPSAXI1RID(cpm_ps_axi1_rid),
      .IFCPMPSAXI1RLAST(cpm_ps_axi1_rlast),
      .IFCPMPSAXI1RRESP(cpm_ps_axi1_rresp),
      .IFCPMPSAXI1RUSER(cpm_ps_axi1_ruser),
      .IFCPMPSAXI1RVALID(cpm_ps_axi1_rvalid),
      .IFCPMPSAXI1WREADY(cpm_ps_axi1_wready),
      .IFCPMPSISRCORREVENT(cpm_ps_corr_irq),
      .IFCPMPSISRMISCEVENT(cpm_ps_misc_irq),
      .IFCPMPSISRUNCORREVENT(cpm_ps_uncorr_irq),

      .IFPSCPMHSDPLINKXPIPEGTRXOUTCLK(ifpscpmhsdplinkxpipegtrxoutclk),
      .IFPSCPMINTQUADXPIPEPHYREADYTOBOT(ifpscpmintquadxpipephyreadytobot),

      .IFPSCPMLINK0XPIPEBUFGTCE(ps_cpm_link0_xpipe_bufgtce),
      .IFPSCPMLINK0XPIPEBUFGTCEMASK(ps_cpm_link0_xpipe_bufgtcemask),
      .IFPSCPMLINK0XPIPEBUFGTDIV(ps_cpm_link0_xpipe_bufgtdiv),
      .IFPSCPMLINK0XPIPEBUFGTRST(ps_cpm_link0_xpipe_bufgtrst),
      .IFPSCPMLINK0XPIPEBUFGTRSTMASK(ps_cpm_link0_xpipe_bufgtrstmask),
      .IFPSCPMLINK0XPIPEGTOUTCLK(ps_cpm_link0_xpipe_gtoutclk),
      .IFPSCPMLINK0XPIPEPHYREADY(ps_cpm_link0_xpipe_phyready),

      .IFPSCPMLINK1XPIPEBUFGTCE(ps_cpm_link1_xpipe_bufgtce),
      .IFPSCPMLINK1XPIPEBUFGTCEMASK(ps_cpm_link1_xpipe_bufgtcemask),
      .IFPSCPMLINK1XPIPEBUFGTDIV(ps_cpm_link1_xpipe_bufgtdiv),
      .IFPSCPMLINK1XPIPEBUFGTRST(ps_cpm_link1_xpipe_bufgtrst),
      .IFPSCPMLINK1XPIPEBUFGTRSTMASK(ps_cpm_link1_xpipe_bufgtrstmask),
      .IFPSCPMLINK1XPIPEGTOUTCLK(ps_cpm_link1_xpipe_gtoutclk),
      .IFPSCPMLINK1XPIPEPHYREADY(ps_cpm_link1_xpipe_phyready),

      .IFPSCPMQUAD0XPIPERXMARGINREQACK(ps_cpm_q0_xpipe_rxmargin_req_ack),
      .IFPSCPMQUAD1XPIPERXMARGINREQACK(ps_cpm_q1_xpipe_rxmargin_req_ack),
      .IFPSCPMQUAD2XPIPERXMARGINREQACK(ps_cpm_q2_xpipe_rxmargin_req_ack),
      .IFPSCPMQUAD3XPIPERXMARGINREQACK(ps_cpm_q3_xpipe_rxmargin_req_ack),
      .IFPSCPMQUAD0XPIPERXMARGINREQCMD(ps_cpm_q0_xpipe_rxmargin_req_cmd),
      .IFPSCPMQUAD1XPIPERXMARGINREQCMD(ps_cpm_q1_xpipe_rxmargin_req_cmd),
      .IFPSCPMQUAD2XPIPERXMARGINREQCMD(ps_cpm_q2_xpipe_rxmargin_req_cmd),
      .IFPSCPMQUAD3XPIPERXMARGINREQCMD(ps_cpm_q3_xpipe_rxmargin_req_cmd),
      .IFPSCPMQUAD0XPIPERXMARGINREQLANENUM(ps_cpm_q0_xpipe_rxmargin_req_lanenum),
      .IFPSCPMQUAD1XPIPERXMARGINREQLANENUM(ps_cpm_q1_xpipe_rxmargin_req_lanenum),
      .IFPSCPMQUAD2XPIPERXMARGINREQLANENUM(ps_cpm_q2_xpipe_rxmargin_req_lanenum),
      .IFPSCPMQUAD3XPIPERXMARGINREQLANENUM(ps_cpm_q3_xpipe_rxmargin_req_lanenum),
      .IFPSCPMQUAD0XPIPERXMARGINREQPAYLOAD(ps_cpm_q0_xpipe_rxmargin_req_payload),
      .IFPSCPMQUAD1XPIPERXMARGINREQPAYLOAD(ps_cpm_q1_xpipe_rxmargin_req_payload),
      .IFPSCPMQUAD2XPIPERXMARGINREQPAYLOAD(ps_cpm_q2_xpipe_rxmargin_req_payload),
      .IFPSCPMQUAD3XPIPERXMARGINREQPAYLOAD(ps_cpm_q3_xpipe_rxmargin_req_payload),
      .IFPSCPMQUAD0XPIPERXMARGINREQREQ(ps_cpm_q0_xpipe_rxmargin_req_req),
      .IFPSCPMQUAD1XPIPERXMARGINREQREQ(ps_cpm_q1_xpipe_rxmargin_req_req),
      .IFPSCPMQUAD2XPIPERXMARGINREQREQ(ps_cpm_q2_xpipe_rxmargin_req_req),
      .IFPSCPMQUAD3XPIPERXMARGINREQREQ(ps_cpm_q3_xpipe_rxmargin_req_req),
      .IFPSCPMQUAD0XPIPERXMARGINRESACK(ps_cpm_q0_xpipe_rxmargin_res_ack),
      .IFPSCPMQUAD1XPIPERXMARGINRESACK(ps_cpm_q1_xpipe_rxmargin_res_ack),
      .IFPSCPMQUAD2XPIPERXMARGINRESACK(ps_cpm_q2_xpipe_rxmargin_res_ack),
      .IFPSCPMQUAD3XPIPERXMARGINRESACK(ps_cpm_q3_xpipe_rxmargin_res_ack),
      .IFPSCPMQUAD0XPIPERXMARGINRESCMD(ps_cpm_q0_xpipe_rxmargin_res_cmd),
      .IFPSCPMQUAD1XPIPERXMARGINRESCMD(ps_cpm_q1_xpipe_rxmargin_res_cmd),
      .IFPSCPMQUAD2XPIPERXMARGINRESCMD(ps_cpm_q2_xpipe_rxmargin_res_cmd),
      .IFPSCPMQUAD3XPIPERXMARGINRESCMD(ps_cpm_q3_xpipe_rxmargin_res_cmd),
      .IFPSCPMQUAD0XPIPERXMARGINRESLANENUM(ps_cpm_q0_xpipe_rxmargin_res_lanenum),
      .IFPSCPMQUAD1XPIPERXMARGINRESLANENUM(ps_cpm_q1_xpipe_rxmargin_res_lanenum),
      .IFPSCPMQUAD2XPIPERXMARGINRESLANENUM(ps_cpm_q2_xpipe_rxmargin_res_lanenum),
      .IFPSCPMQUAD3XPIPERXMARGINRESLANENUM(ps_cpm_q3_xpipe_rxmargin_res_lanenum),
      .IFPSCPMQUAD0XPIPERXMARGINRESPAYLOAD(ps_cpm_q0_xpipe_rxmargin_res_payload),
      .IFPSCPMQUAD1XPIPERXMARGINRESPAYLOAD(ps_cpm_q1_xpipe_rxmargin_res_payload),
      .IFPSCPMQUAD2XPIPERXMARGINRESPAYLOAD(ps_cpm_q2_xpipe_rxmargin_res_payload),
      .IFPSCPMQUAD3XPIPERXMARGINRESPAYLOAD(ps_cpm_q3_xpipe_rxmargin_res_payload),
      .IFPSCPMQUAD0XPIPERXMARGINRESREQ(ps_cpm_q0_xpipe_rxmargin_res_req),
      .IFPSCPMQUAD1XPIPERXMARGINRESREQ(ps_cpm_q1_xpipe_rxmargin_res_req),
      .IFPSCPMQUAD2XPIPERXMARGINRESREQ(ps_cpm_q2_xpipe_rxmargin_res_req),
      .IFPSCPMQUAD3XPIPERXMARGINRESREQ(ps_cpm_q3_xpipe_rxmargin_res_req),

      .IFPSCPMCHANNEL0XPIPEPHYSTATUS(ps_cpm_xpipe_ch0_phystatus),
      .IFPSCPMCHANNEL1XPIPEPHYSTATUS(ps_cpm_xpipe_ch1_phystatus),
      .IFPSCPMCHANNEL2XPIPEPHYSTATUS(ps_cpm_xpipe_ch2_phystatus),
      .IFPSCPMCHANNEL3XPIPEPHYSTATUS(ps_cpm_xpipe_ch3_phystatus),
      .IFPSCPMCHANNEL4XPIPEPHYSTATUS(ps_cpm_xpipe_ch4_phystatus),
      .IFPSCPMCHANNEL5XPIPEPHYSTATUS(ps_cpm_xpipe_ch5_phystatus),
      .IFPSCPMCHANNEL6XPIPEPHYSTATUS(ps_cpm_xpipe_ch6_phystatus),
      .IFPSCPMCHANNEL7XPIPEPHYSTATUS(ps_cpm_xpipe_ch7_phystatus),
      .IFPSCPMCHANNEL8XPIPEPHYSTATUS(ps_cpm_xpipe_ch8_phystatus),
      .IFPSCPMCHANNEL9XPIPEPHYSTATUS(ps_cpm_xpipe_ch9_phystatus),
      .IFPSCPMCHANNEL10XPIPEPHYSTATUS(ps_cpm_xpipe_ch10_phystatus),
      .IFPSCPMCHANNEL11XPIPEPHYSTATUS(ps_cpm_xpipe_ch11_phystatus),
      .IFPSCPMCHANNEL12XPIPEPHYSTATUS(ps_cpm_xpipe_ch12_phystatus),
      .IFPSCPMCHANNEL13XPIPEPHYSTATUS(ps_cpm_xpipe_ch13_phystatus),
      .IFPSCPMCHANNEL14XPIPEPHYSTATUS(ps_cpm_xpipe_ch14_phystatus),
      .IFPSCPMCHANNEL15XPIPEPHYSTATUS(ps_cpm_xpipe_ch15_phystatus),
      .IFPSCPMCHANNEL0XPIPEPOWERDOWN(ps_cpm_xpipe_ch0_powerdown),
      .IFPSCPMCHANNEL1XPIPEPOWERDOWN(ps_cpm_xpipe_ch1_powerdown),
      .IFPSCPMCHANNEL2XPIPEPOWERDOWN(ps_cpm_xpipe_ch2_powerdown),
      .IFPSCPMCHANNEL3XPIPEPOWERDOWN(ps_cpm_xpipe_ch3_powerdown),
      .IFPSCPMCHANNEL4XPIPEPOWERDOWN(ps_cpm_xpipe_ch4_powerdown),
      .IFPSCPMCHANNEL5XPIPEPOWERDOWN(ps_cpm_xpipe_ch5_powerdown),
      .IFPSCPMCHANNEL6XPIPEPOWERDOWN(ps_cpm_xpipe_ch6_powerdown),
      .IFPSCPMCHANNEL7XPIPEPOWERDOWN(ps_cpm_xpipe_ch7_powerdown),
      .IFPSCPMCHANNEL8XPIPEPOWERDOWN(ps_cpm_xpipe_ch8_powerdown),
      .IFPSCPMCHANNEL9XPIPEPOWERDOWN(ps_cpm_xpipe_ch9_powerdown),
      .IFPSCPMCHANNEL10XPIPEPOWERDOWN(ps_cpm_xpipe_ch10_powerdown),
      .IFPSCPMCHANNEL11XPIPEPOWERDOWN(ps_cpm_xpipe_ch11_powerdown),
      .IFPSCPMCHANNEL12XPIPEPOWERDOWN(ps_cpm_xpipe_ch12_powerdown),
      .IFPSCPMCHANNEL13XPIPEPOWERDOWN(ps_cpm_xpipe_ch13_powerdown),
      .IFPSCPMCHANNEL14XPIPEPOWERDOWN(ps_cpm_xpipe_ch14_powerdown),
      .IFPSCPMCHANNEL15XPIPEPOWERDOWN(ps_cpm_xpipe_ch15_powerdown),
      .IFPSCPMCHANNEL0XPIPERXCHARISK(ps_cpm_xpipe_ch0_rxcharisk),
      .IFPSCPMCHANNEL1XPIPERXCHARISK(ps_cpm_xpipe_ch1_rxcharisk),
      .IFPSCPMCHANNEL2XPIPERXCHARISK(ps_cpm_xpipe_ch2_rxcharisk),
      .IFPSCPMCHANNEL3XPIPERXCHARISK(ps_cpm_xpipe_ch3_rxcharisk),
      .IFPSCPMCHANNEL4XPIPERXCHARISK(ps_cpm_xpipe_ch4_rxcharisk),
      .IFPSCPMCHANNEL5XPIPERXCHARISK(ps_cpm_xpipe_ch5_rxcharisk),
      .IFPSCPMCHANNEL6XPIPERXCHARISK(ps_cpm_xpipe_ch6_rxcharisk),
      .IFPSCPMCHANNEL7XPIPERXCHARISK(ps_cpm_xpipe_ch7_rxcharisk),
      .IFPSCPMCHANNEL8XPIPERXCHARISK(ps_cpm_xpipe_ch8_rxcharisk),
      .IFPSCPMCHANNEL9XPIPERXCHARISK(ps_cpm_xpipe_ch9_rxcharisk),
      .IFPSCPMCHANNEL10XPIPERXCHARISK(ps_cpm_xpipe_ch10_rxcharisk),
      .IFPSCPMCHANNEL11XPIPERXCHARISK(ps_cpm_xpipe_ch11_rxcharisk),
      .IFPSCPMCHANNEL12XPIPERXCHARISK(ps_cpm_xpipe_ch12_rxcharisk),
      .IFPSCPMCHANNEL13XPIPERXCHARISK(ps_cpm_xpipe_ch13_rxcharisk),
      .IFPSCPMCHANNEL14XPIPERXCHARISK(ps_cpm_xpipe_ch14_rxcharisk),
      .IFPSCPMCHANNEL15XPIPERXCHARISK(ps_cpm_xpipe_ch15_rxcharisk),
      .IFPSCPMCHANNEL0XPIPERXDATA(ps_cpm_xpipe_ch0_rxdata),
      .IFPSCPMCHANNEL1XPIPERXDATA(ps_cpm_xpipe_ch1_rxdata),
      .IFPSCPMCHANNEL2XPIPERXDATA(ps_cpm_xpipe_ch2_rxdata),
      .IFPSCPMCHANNEL3XPIPERXDATA(ps_cpm_xpipe_ch3_rxdata),
      .IFPSCPMCHANNEL4XPIPERXDATA(ps_cpm_xpipe_ch4_rxdata),
      .IFPSCPMCHANNEL5XPIPERXDATA(ps_cpm_xpipe_ch5_rxdata),
      .IFPSCPMCHANNEL6XPIPERXDATA(ps_cpm_xpipe_ch6_rxdata),
      .IFPSCPMCHANNEL7XPIPERXDATA(ps_cpm_xpipe_ch7_rxdata),
      .IFPSCPMCHANNEL8XPIPERXDATA(ps_cpm_xpipe_ch8_rxdata),
      .IFPSCPMCHANNEL9XPIPERXDATA(ps_cpm_xpipe_ch9_rxdata),
      .IFPSCPMCHANNEL10XPIPERXDATA(ps_cpm_xpipe_ch10_rxdata),
      .IFPSCPMCHANNEL11XPIPERXDATA(ps_cpm_xpipe_ch11_rxdata),
      .IFPSCPMCHANNEL12XPIPERXDATA(ps_cpm_xpipe_ch12_rxdata),
      .IFPSCPMCHANNEL13XPIPERXDATA(ps_cpm_xpipe_ch13_rxdata),
      .IFPSCPMCHANNEL14XPIPERXDATA(ps_cpm_xpipe_ch14_rxdata),
      .IFPSCPMCHANNEL15XPIPERXDATA(ps_cpm_xpipe_ch15_rxdata),
      .IFPSCPMCHANNEL0XPIPERXDATAVALID(ps_cpm_xpipe_ch0_rxdatavalid),
      .IFPSCPMCHANNEL1XPIPERXDATAVALID(ps_cpm_xpipe_ch1_rxdatavalid),
      .IFPSCPMCHANNEL2XPIPERXDATAVALID(ps_cpm_xpipe_ch2_rxdatavalid),
      .IFPSCPMCHANNEL3XPIPERXDATAVALID(ps_cpm_xpipe_ch3_rxdatavalid),
      .IFPSCPMCHANNEL4XPIPERXDATAVALID(ps_cpm_xpipe_ch4_rxdatavalid),
      .IFPSCPMCHANNEL5XPIPERXDATAVALID(ps_cpm_xpipe_ch5_rxdatavalid),
      .IFPSCPMCHANNEL6XPIPERXDATAVALID(ps_cpm_xpipe_ch6_rxdatavalid),
      .IFPSCPMCHANNEL7XPIPERXDATAVALID(ps_cpm_xpipe_ch7_rxdatavalid),
      .IFPSCPMCHANNEL8XPIPERXDATAVALID(ps_cpm_xpipe_ch8_rxdatavalid),
      .IFPSCPMCHANNEL9XPIPERXDATAVALID(ps_cpm_xpipe_ch9_rxdatavalid),
      .IFPSCPMCHANNEL10XPIPERXDATAVALID(ps_cpm_xpipe_ch10_rxdatavalid),
      .IFPSCPMCHANNEL11XPIPERXDATAVALID(ps_cpm_xpipe_ch11_rxdatavalid),
      .IFPSCPMCHANNEL12XPIPERXDATAVALID(ps_cpm_xpipe_ch12_rxdatavalid),
      .IFPSCPMCHANNEL13XPIPERXDATAVALID(ps_cpm_xpipe_ch13_rxdatavalid),
      .IFPSCPMCHANNEL14XPIPERXDATAVALID(ps_cpm_xpipe_ch14_rxdatavalid),
      .IFPSCPMCHANNEL15XPIPERXDATAVALID(ps_cpm_xpipe_ch15_rxdatavalid),
      .IFPSCPMCHANNEL0XPIPERXELECIDLE(ps_cpm_xpipe_ch0_rxelecidle),
      .IFPSCPMCHANNEL1XPIPERXELECIDLE(ps_cpm_xpipe_ch1_rxelecidle),
      .IFPSCPMCHANNEL2XPIPERXELECIDLE(ps_cpm_xpipe_ch2_rxelecidle),
      .IFPSCPMCHANNEL3XPIPERXELECIDLE(ps_cpm_xpipe_ch3_rxelecidle),
      .IFPSCPMCHANNEL4XPIPERXELECIDLE(ps_cpm_xpipe_ch4_rxelecidle),
      .IFPSCPMCHANNEL5XPIPERXELECIDLE(ps_cpm_xpipe_ch5_rxelecidle),
      .IFPSCPMCHANNEL6XPIPERXELECIDLE(ps_cpm_xpipe_ch6_rxelecidle),
      .IFPSCPMCHANNEL7XPIPERXELECIDLE(ps_cpm_xpipe_ch7_rxelecidle),
      .IFPSCPMCHANNEL8XPIPERXELECIDLE(ps_cpm_xpipe_ch8_rxelecidle),
      .IFPSCPMCHANNEL9XPIPERXELECIDLE(ps_cpm_xpipe_ch9_rxelecidle),
      .IFPSCPMCHANNEL10XPIPERXELECIDLE(ps_cpm_xpipe_ch10_rxelecidle),
      .IFPSCPMCHANNEL11XPIPERXELECIDLE(ps_cpm_xpipe_ch11_rxelecidle),
      .IFPSCPMCHANNEL12XPIPERXELECIDLE(ps_cpm_xpipe_ch12_rxelecidle),
      .IFPSCPMCHANNEL13XPIPERXELECIDLE(ps_cpm_xpipe_ch13_rxelecidle),
      .IFPSCPMCHANNEL14XPIPERXELECIDLE(ps_cpm_xpipe_ch14_rxelecidle),
      .IFPSCPMCHANNEL15XPIPERXELECIDLE(ps_cpm_xpipe_ch15_rxelecidle),
      .IFPSCPMCHANNEL0XPIPERXPOLARITY(ps_cpm_xpipe_ch0_rxpolarity),
      .IFPSCPMCHANNEL1XPIPERXPOLARITY(ps_cpm_xpipe_ch1_rxpolarity),
      .IFPSCPMCHANNEL2XPIPERXPOLARITY(ps_cpm_xpipe_ch2_rxpolarity),
      .IFPSCPMCHANNEL3XPIPERXPOLARITY(ps_cpm_xpipe_ch3_rxpolarity),
      .IFPSCPMCHANNEL4XPIPERXPOLARITY(ps_cpm_xpipe_ch4_rxpolarity),
      .IFPSCPMCHANNEL5XPIPERXPOLARITY(ps_cpm_xpipe_ch5_rxpolarity),
      .IFPSCPMCHANNEL6XPIPERXPOLARITY(ps_cpm_xpipe_ch6_rxpolarity),
      .IFPSCPMCHANNEL7XPIPERXPOLARITY(ps_cpm_xpipe_ch7_rxpolarity),
      .IFPSCPMCHANNEL8XPIPERXPOLARITY(ps_cpm_xpipe_ch8_rxpolarity),
      .IFPSCPMCHANNEL9XPIPERXPOLARITY(ps_cpm_xpipe_ch9_rxpolarity),
      .IFPSCPMCHANNEL10XPIPERXPOLARITY(ps_cpm_xpipe_ch10_rxpolarity),
      .IFPSCPMCHANNEL11XPIPERXPOLARITY(ps_cpm_xpipe_ch11_rxpolarity),
      .IFPSCPMCHANNEL12XPIPERXPOLARITY(ps_cpm_xpipe_ch12_rxpolarity),
      .IFPSCPMCHANNEL13XPIPERXPOLARITY(ps_cpm_xpipe_ch13_rxpolarity),
      .IFPSCPMCHANNEL14XPIPERXPOLARITY(ps_cpm_xpipe_ch14_rxpolarity),
      .IFPSCPMCHANNEL15XPIPERXPOLARITY(ps_cpm_xpipe_ch15_rxpolarity),
      .IFPSCPMCHANNEL0XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch0_rxstartblock),
      .IFPSCPMCHANNEL1XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch1_rxstartblock),
      .IFPSCPMCHANNEL2XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch2_rxstartblock),
      .IFPSCPMCHANNEL3XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch3_rxstartblock),
      .IFPSCPMCHANNEL4XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch4_rxstartblock),
      .IFPSCPMCHANNEL5XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch5_rxstartblock),
      .IFPSCPMCHANNEL6XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch6_rxstartblock),
      .IFPSCPMCHANNEL7XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch7_rxstartblock),
      .IFPSCPMCHANNEL8XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch8_rxstartblock),
      .IFPSCPMCHANNEL9XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch9_rxstartblock),
      .IFPSCPMCHANNEL10XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch10_rxstartblock),
      .IFPSCPMCHANNEL11XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch11_rxstartblock),
      .IFPSCPMCHANNEL12XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch12_rxstartblock),
      .IFPSCPMCHANNEL13XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch13_rxstartblock),
      .IFPSCPMCHANNEL14XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch14_rxstartblock),
      .IFPSCPMCHANNEL15XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch15_rxstartblock),
      .IFPSCPMCHANNEL0XPIPERXSTATUS(ps_cpm_xpipe_ch0_rxstatus),
      .IFPSCPMCHANNEL1XPIPERXSTATUS(ps_cpm_xpipe_ch1_rxstatus),
      .IFPSCPMCHANNEL2XPIPERXSTATUS(ps_cpm_xpipe_ch2_rxstatus),
      .IFPSCPMCHANNEL3XPIPERXSTATUS(ps_cpm_xpipe_ch3_rxstatus),
      .IFPSCPMCHANNEL4XPIPERXSTATUS(ps_cpm_xpipe_ch4_rxstatus),
      .IFPSCPMCHANNEL5XPIPERXSTATUS(ps_cpm_xpipe_ch5_rxstatus),
      .IFPSCPMCHANNEL6XPIPERXSTATUS(ps_cpm_xpipe_ch6_rxstatus),
      .IFPSCPMCHANNEL7XPIPERXSTATUS(ps_cpm_xpipe_ch7_rxstatus),
      .IFPSCPMCHANNEL8XPIPERXSTATUS(ps_cpm_xpipe_ch8_rxstatus),
      .IFPSCPMCHANNEL9XPIPERXSTATUS(ps_cpm_xpipe_ch9_rxstatus),
      .IFPSCPMCHANNEL10XPIPERXSTATUS(ps_cpm_xpipe_ch10_rxstatus),
      .IFPSCPMCHANNEL11XPIPERXSTATUS(ps_cpm_xpipe_ch11_rxstatus),
      .IFPSCPMCHANNEL12XPIPERXSTATUS(ps_cpm_xpipe_ch12_rxstatus),
      .IFPSCPMCHANNEL13XPIPERXSTATUS(ps_cpm_xpipe_ch13_rxstatus),
      .IFPSCPMCHANNEL14XPIPERXSTATUS(ps_cpm_xpipe_ch14_rxstatus),
      .IFPSCPMCHANNEL15XPIPERXSTATUS(ps_cpm_xpipe_ch15_rxstatus),
      .IFPSCPMCHANNEL0XPIPERXSYNCHEADER(ps_cpm_xpipe_ch0_rxsyncheader),
      .IFPSCPMCHANNEL1XPIPERXSYNCHEADER(ps_cpm_xpipe_ch1_rxsyncheader),
      .IFPSCPMCHANNEL2XPIPERXSYNCHEADER(ps_cpm_xpipe_ch2_rxsyncheader),
      .IFPSCPMCHANNEL3XPIPERXSYNCHEADER(ps_cpm_xpipe_ch3_rxsyncheader),
      .IFPSCPMCHANNEL4XPIPERXSYNCHEADER(ps_cpm_xpipe_ch4_rxsyncheader),
      .IFPSCPMCHANNEL5XPIPERXSYNCHEADER(ps_cpm_xpipe_ch5_rxsyncheader),
      .IFPSCPMCHANNEL6XPIPERXSYNCHEADER(ps_cpm_xpipe_ch6_rxsyncheader),
      .IFPSCPMCHANNEL7XPIPERXSYNCHEADER(ps_cpm_xpipe_ch7_rxsyncheader),
      .IFPSCPMCHANNEL8XPIPERXSYNCHEADER(ps_cpm_xpipe_ch8_rxsyncheader),
      .IFPSCPMCHANNEL9XPIPERXSYNCHEADER(ps_cpm_xpipe_ch9_rxsyncheader),
      .IFPSCPMCHANNEL10XPIPERXSYNCHEADER(ps_cpm_xpipe_ch10_rxsyncheader),
      .IFPSCPMCHANNEL11XPIPERXSYNCHEADER(ps_cpm_xpipe_ch11_rxsyncheader),
      .IFPSCPMCHANNEL12XPIPERXSYNCHEADER(ps_cpm_xpipe_ch12_rxsyncheader),
      .IFPSCPMCHANNEL13XPIPERXSYNCHEADER(ps_cpm_xpipe_ch13_rxsyncheader),
      .IFPSCPMCHANNEL14XPIPERXSYNCHEADER(ps_cpm_xpipe_ch14_rxsyncheader),
      .IFPSCPMCHANNEL15XPIPERXSYNCHEADER(ps_cpm_xpipe_ch15_rxsyncheader),
      .IFPSCPMCHANNEL0XPIPERXTERMINATION(ps_cpm_xpipe_ch0_rxtermination),
      .IFPSCPMCHANNEL1XPIPERXTERMINATION(ps_cpm_xpipe_ch1_rxtermination),
      .IFPSCPMCHANNEL2XPIPERXTERMINATION(ps_cpm_xpipe_ch2_rxtermination),
      .IFPSCPMCHANNEL3XPIPERXTERMINATION(ps_cpm_xpipe_ch3_rxtermination),
      .IFPSCPMCHANNEL4XPIPERXTERMINATION(ps_cpm_xpipe_ch4_rxtermination),
      .IFPSCPMCHANNEL5XPIPERXTERMINATION(ps_cpm_xpipe_ch5_rxtermination),
      .IFPSCPMCHANNEL6XPIPERXTERMINATION(ps_cpm_xpipe_ch6_rxtermination),
      .IFPSCPMCHANNEL7XPIPERXTERMINATION(ps_cpm_xpipe_ch7_rxtermination),
      .IFPSCPMCHANNEL8XPIPERXTERMINATION(ps_cpm_xpipe_ch8_rxtermination),
      .IFPSCPMCHANNEL9XPIPERXTERMINATION(ps_cpm_xpipe_ch9_rxtermination),
      .IFPSCPMCHANNEL10XPIPERXTERMINATION(ps_cpm_xpipe_ch10_rxtermination),
      .IFPSCPMCHANNEL11XPIPERXTERMINATION(ps_cpm_xpipe_ch11_rxtermination),
      .IFPSCPMCHANNEL12XPIPERXTERMINATION(ps_cpm_xpipe_ch12_rxtermination),
      .IFPSCPMCHANNEL13XPIPERXTERMINATION(ps_cpm_xpipe_ch13_rxtermination),
      .IFPSCPMCHANNEL14XPIPERXTERMINATION(ps_cpm_xpipe_ch14_rxtermination),
      .IFPSCPMCHANNEL15XPIPERXTERMINATION(ps_cpm_xpipe_ch15_rxtermination),
      .IFPSCPMCHANNEL0XPIPERXVALID(ps_cpm_xpipe_ch0_rxvalid),
      .IFPSCPMCHANNEL1XPIPERXVALID(ps_cpm_xpipe_ch1_rxvalid),
      .IFPSCPMCHANNEL2XPIPERXVALID(ps_cpm_xpipe_ch2_rxvalid),
      .IFPSCPMCHANNEL3XPIPERXVALID(ps_cpm_xpipe_ch3_rxvalid),
      .IFPSCPMCHANNEL4XPIPERXVALID(ps_cpm_xpipe_ch4_rxvalid),
      .IFPSCPMCHANNEL5XPIPERXVALID(ps_cpm_xpipe_ch5_rxvalid),
      .IFPSCPMCHANNEL6XPIPERXVALID(ps_cpm_xpipe_ch6_rxvalid),
      .IFPSCPMCHANNEL7XPIPERXVALID(ps_cpm_xpipe_ch7_rxvalid),
      .IFPSCPMCHANNEL8XPIPERXVALID(ps_cpm_xpipe_ch8_rxvalid),
      .IFPSCPMCHANNEL9XPIPERXVALID(ps_cpm_xpipe_ch9_rxvalid),
      .IFPSCPMCHANNEL10XPIPERXVALID(ps_cpm_xpipe_ch10_rxvalid),
      .IFPSCPMCHANNEL11XPIPERXVALID(ps_cpm_xpipe_ch11_rxvalid),
      .IFPSCPMCHANNEL12XPIPERXVALID(ps_cpm_xpipe_ch12_rxvalid),
      .IFPSCPMCHANNEL13XPIPERXVALID(ps_cpm_xpipe_ch13_rxvalid),
      .IFPSCPMCHANNEL14XPIPERXVALID(ps_cpm_xpipe_ch14_rxvalid),
      .IFPSCPMCHANNEL15XPIPERXVALID(ps_cpm_xpipe_ch15_rxvalid),
      .IFPSCPMCHANNEL0XPIPETXCHARISK(ps_cpm_xpipe_ch0_txcharisk),
      .IFPSCPMCHANNEL1XPIPETXCHARISK(ps_cpm_xpipe_ch1_txcharisk),
      .IFPSCPMCHANNEL2XPIPETXCHARISK(ps_cpm_xpipe_ch2_txcharisk),
      .IFPSCPMCHANNEL3XPIPETXCHARISK(ps_cpm_xpipe_ch3_txcharisk),
      .IFPSCPMCHANNEL4XPIPETXCHARISK(ps_cpm_xpipe_ch4_txcharisk),
      .IFPSCPMCHANNEL5XPIPETXCHARISK(ps_cpm_xpipe_ch5_txcharisk),
      .IFPSCPMCHANNEL6XPIPETXCHARISK(ps_cpm_xpipe_ch6_txcharisk),
      .IFPSCPMCHANNEL7XPIPETXCHARISK(ps_cpm_xpipe_ch7_txcharisk),
      .IFPSCPMCHANNEL8XPIPETXCHARISK(ps_cpm_xpipe_ch8_txcharisk),
      .IFPSCPMCHANNEL9XPIPETXCHARISK(ps_cpm_xpipe_ch9_txcharisk),
      .IFPSCPMCHANNEL10XPIPETXCHARISK(ps_cpm_xpipe_ch10_txcharisk),
      .IFPSCPMCHANNEL11XPIPETXCHARISK(ps_cpm_xpipe_ch11_txcharisk),
      .IFPSCPMCHANNEL12XPIPETXCHARISK(ps_cpm_xpipe_ch12_txcharisk),
      .IFPSCPMCHANNEL13XPIPETXCHARISK(ps_cpm_xpipe_ch13_txcharisk),
      .IFPSCPMCHANNEL14XPIPETXCHARISK(ps_cpm_xpipe_ch14_txcharisk),
      .IFPSCPMCHANNEL15XPIPETXCHARISK(ps_cpm_xpipe_ch15_txcharisk),
      .IFPSCPMCHANNEL0XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch0_txcompliance),
      .IFPSCPMCHANNEL1XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch1_txcompliance),
      .IFPSCPMCHANNEL2XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch2_txcompliance),
      .IFPSCPMCHANNEL3XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch3_txcompliance),
      .IFPSCPMCHANNEL4XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch4_txcompliance),
      .IFPSCPMCHANNEL5XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch5_txcompliance),
      .IFPSCPMCHANNEL6XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch6_txcompliance),
      .IFPSCPMCHANNEL7XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch7_txcompliance),
      .IFPSCPMCHANNEL8XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch8_txcompliance),
      .IFPSCPMCHANNEL9XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch9_txcompliance),
      .IFPSCPMCHANNEL10XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch10_txcompliance),
      .IFPSCPMCHANNEL11XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch11_txcompliance),
      .IFPSCPMCHANNEL12XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch12_txcompliance),
      .IFPSCPMCHANNEL13XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch13_txcompliance),
      .IFPSCPMCHANNEL14XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch14_txcompliance),
      .IFPSCPMCHANNEL15XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch15_txcompliance),
      .IFPSCPMCHANNEL0XPIPETXDATA(ps_cpm_xpipe_ch0_txdata),
      .IFPSCPMCHANNEL1XPIPETXDATA(ps_cpm_xpipe_ch1_txdata),
      .IFPSCPMCHANNEL2XPIPETXDATA(ps_cpm_xpipe_ch2_txdata),
      .IFPSCPMCHANNEL3XPIPETXDATA(ps_cpm_xpipe_ch3_txdata),
      .IFPSCPMCHANNEL4XPIPETXDATA(ps_cpm_xpipe_ch4_txdata),
      .IFPSCPMCHANNEL5XPIPETXDATA(ps_cpm_xpipe_ch5_txdata),
      .IFPSCPMCHANNEL6XPIPETXDATA(ps_cpm_xpipe_ch6_txdata),
      .IFPSCPMCHANNEL7XPIPETXDATA(ps_cpm_xpipe_ch7_txdata),
      .IFPSCPMCHANNEL8XPIPETXDATA(ps_cpm_xpipe_ch8_txdata),
      .IFPSCPMCHANNEL9XPIPETXDATA(ps_cpm_xpipe_ch9_txdata),
      .IFPSCPMCHANNEL10XPIPETXDATA(ps_cpm_xpipe_ch10_txdata),
      .IFPSCPMCHANNEL11XPIPETXDATA(ps_cpm_xpipe_ch11_txdata),
      .IFPSCPMCHANNEL12XPIPETXDATA(ps_cpm_xpipe_ch12_txdata),
      .IFPSCPMCHANNEL13XPIPETXDATA(ps_cpm_xpipe_ch13_txdata),
      .IFPSCPMCHANNEL14XPIPETXDATA(ps_cpm_xpipe_ch14_txdata),
      .IFPSCPMCHANNEL15XPIPETXDATA(ps_cpm_xpipe_ch15_txdata),
      .IFPSCPMCHANNEL0XPIPETXDATAVALID(ps_cpm_xpipe_ch0_txdatavalid),
      .IFPSCPMCHANNEL1XPIPETXDATAVALID(ps_cpm_xpipe_ch1_txdatavalid),
      .IFPSCPMCHANNEL2XPIPETXDATAVALID(ps_cpm_xpipe_ch2_txdatavalid),
      .IFPSCPMCHANNEL3XPIPETXDATAVALID(ps_cpm_xpipe_ch3_txdatavalid),
      .IFPSCPMCHANNEL4XPIPETXDATAVALID(ps_cpm_xpipe_ch4_txdatavalid),
      .IFPSCPMCHANNEL5XPIPETXDATAVALID(ps_cpm_xpipe_ch5_txdatavalid),
      .IFPSCPMCHANNEL6XPIPETXDATAVALID(ps_cpm_xpipe_ch6_txdatavalid),
      .IFPSCPMCHANNEL7XPIPETXDATAVALID(ps_cpm_xpipe_ch7_txdatavalid),
      .IFPSCPMCHANNEL8XPIPETXDATAVALID(ps_cpm_xpipe_ch8_txdatavalid),
      .IFPSCPMCHANNEL9XPIPETXDATAVALID(ps_cpm_xpipe_ch9_txdatavalid),
      .IFPSCPMCHANNEL10XPIPETXDATAVALID(ps_cpm_xpipe_ch10_txdatavalid),
      .IFPSCPMCHANNEL11XPIPETXDATAVALID(ps_cpm_xpipe_ch11_txdatavalid),
      .IFPSCPMCHANNEL12XPIPETXDATAVALID(ps_cpm_xpipe_ch12_txdatavalid),
      .IFPSCPMCHANNEL13XPIPETXDATAVALID(ps_cpm_xpipe_ch13_txdatavalid),
      .IFPSCPMCHANNEL14XPIPETXDATAVALID(ps_cpm_xpipe_ch14_txdatavalid),
      .IFPSCPMCHANNEL15XPIPETXDATAVALID(ps_cpm_xpipe_ch15_txdatavalid),
      .IFPSCPMCHANNEL0XPIPETXDEEMPH(ps_cpm_xpipe_ch0_txdeemph),
      .IFPSCPMCHANNEL1XPIPETXDEEMPH(ps_cpm_xpipe_ch1_txdeemph),
      .IFPSCPMCHANNEL2XPIPETXDEEMPH(ps_cpm_xpipe_ch2_txdeemph),
      .IFPSCPMCHANNEL3XPIPETXDEEMPH(ps_cpm_xpipe_ch3_txdeemph),
      .IFPSCPMCHANNEL4XPIPETXDEEMPH(ps_cpm_xpipe_ch4_txdeemph),
      .IFPSCPMCHANNEL5XPIPETXDEEMPH(ps_cpm_xpipe_ch5_txdeemph),
      .IFPSCPMCHANNEL6XPIPETXDEEMPH(ps_cpm_xpipe_ch6_txdeemph),
      .IFPSCPMCHANNEL7XPIPETXDEEMPH(ps_cpm_xpipe_ch7_txdeemph),
      .IFPSCPMCHANNEL8XPIPETXDEEMPH(ps_cpm_xpipe_ch8_txdeemph),
      .IFPSCPMCHANNEL9XPIPETXDEEMPH(ps_cpm_xpipe_ch9_txdeemph),
      .IFPSCPMCHANNEL10XPIPETXDEEMPH(ps_cpm_xpipe_ch10_txdeemph),
      .IFPSCPMCHANNEL11XPIPETXDEEMPH(ps_cpm_xpipe_ch11_txdeemph),
      .IFPSCPMCHANNEL12XPIPETXDEEMPH(ps_cpm_xpipe_ch12_txdeemph),
      .IFPSCPMCHANNEL13XPIPETXDEEMPH(ps_cpm_xpipe_ch13_txdeemph),
      .IFPSCPMCHANNEL14XPIPETXDEEMPH(ps_cpm_xpipe_ch14_txdeemph),
      .IFPSCPMCHANNEL15XPIPETXDEEMPH(ps_cpm_xpipe_ch15_txdeemph),
      .IFPSCPMCHANNEL0XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch0_txdetectrxloopback),
      .IFPSCPMCHANNEL1XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch1_txdetectrxloopback),
      .IFPSCPMCHANNEL2XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch2_txdetectrxloopback),
      .IFPSCPMCHANNEL3XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch3_txdetectrxloopback),
      .IFPSCPMCHANNEL4XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch4_txdetectrxloopback),
      .IFPSCPMCHANNEL5XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch5_txdetectrxloopback),
      .IFPSCPMCHANNEL6XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch6_txdetectrxloopback),
      .IFPSCPMCHANNEL7XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch7_txdetectrxloopback),
      .IFPSCPMCHANNEL8XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch8_txdetectrxloopback),
      .IFPSCPMCHANNEL9XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch9_txdetectrxloopback),
      .IFPSCPMCHANNEL10XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch10_txdetectrxloopback),
      .IFPSCPMCHANNEL11XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch11_txdetectrxloopback),
      .IFPSCPMCHANNEL12XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch12_txdetectrxloopback),
      .IFPSCPMCHANNEL13XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch13_txdetectrxloopback),
      .IFPSCPMCHANNEL14XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch14_txdetectrxloopback),
      .IFPSCPMCHANNEL15XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch15_txdetectrxloopback),
      .IFPSCPMCHANNEL0XPIPETXELECIDLE(ps_cpm_xpipe_ch0_txelecidle),
      .IFPSCPMCHANNEL1XPIPETXELECIDLE(ps_cpm_xpipe_ch1_txelecidle),
      .IFPSCPMCHANNEL2XPIPETXELECIDLE(ps_cpm_xpipe_ch2_txelecidle),
      .IFPSCPMCHANNEL3XPIPETXELECIDLE(ps_cpm_xpipe_ch3_txelecidle),
      .IFPSCPMCHANNEL4XPIPETXELECIDLE(ps_cpm_xpipe_ch4_txelecidle),
      .IFPSCPMCHANNEL5XPIPETXELECIDLE(ps_cpm_xpipe_ch5_txelecidle),
      .IFPSCPMCHANNEL6XPIPETXELECIDLE(ps_cpm_xpipe_ch6_txelecidle),
      .IFPSCPMCHANNEL7XPIPETXELECIDLE(ps_cpm_xpipe_ch7_txelecidle),
      .IFPSCPMCHANNEL8XPIPETXELECIDLE(ps_cpm_xpipe_ch8_txelecidle),
      .IFPSCPMCHANNEL9XPIPETXELECIDLE(ps_cpm_xpipe_ch9_txelecidle),
      .IFPSCPMCHANNEL10XPIPETXELECIDLE(ps_cpm_xpipe_ch10_txelecidle),
      .IFPSCPMCHANNEL11XPIPETXELECIDLE(ps_cpm_xpipe_ch11_txelecidle),
      .IFPSCPMCHANNEL12XPIPETXELECIDLE(ps_cpm_xpipe_ch12_txelecidle),
      .IFPSCPMCHANNEL13XPIPETXELECIDLE(ps_cpm_xpipe_ch13_txelecidle),
      .IFPSCPMCHANNEL14XPIPETXELECIDLE(ps_cpm_xpipe_ch14_txelecidle),
      .IFPSCPMCHANNEL15XPIPETXELECIDLE(ps_cpm_xpipe_ch15_txelecidle),
      .IFPSCPMCHANNEL0XPIPETXMAINCURSOR(ps_cpm_xpipe_ch0_txmaincursor),
      .IFPSCPMCHANNEL1XPIPETXMAINCURSOR(ps_cpm_xpipe_ch1_txmaincursor),
      .IFPSCPMCHANNEL2XPIPETXMAINCURSOR(ps_cpm_xpipe_ch2_txmaincursor),
      .IFPSCPMCHANNEL3XPIPETXMAINCURSOR(ps_cpm_xpipe_ch3_txmaincursor),
      .IFPSCPMCHANNEL4XPIPETXMAINCURSOR(ps_cpm_xpipe_ch4_txmaincursor),
      .IFPSCPMCHANNEL5XPIPETXMAINCURSOR(ps_cpm_xpipe_ch5_txmaincursor),
      .IFPSCPMCHANNEL6XPIPETXMAINCURSOR(ps_cpm_xpipe_ch6_txmaincursor),
      .IFPSCPMCHANNEL7XPIPETXMAINCURSOR(ps_cpm_xpipe_ch7_txmaincursor),
      .IFPSCPMCHANNEL8XPIPETXMAINCURSOR(ps_cpm_xpipe_ch8_txmaincursor),
      .IFPSCPMCHANNEL9XPIPETXMAINCURSOR(ps_cpm_xpipe_ch9_txmaincursor),
      .IFPSCPMCHANNEL10XPIPETXMAINCURSOR(ps_cpm_xpipe_ch10_txmaincursor),
      .IFPSCPMCHANNEL11XPIPETXMAINCURSOR(ps_cpm_xpipe_ch11_txmaincursor),
      .IFPSCPMCHANNEL12XPIPETXMAINCURSOR(ps_cpm_xpipe_ch12_txmaincursor),
      .IFPSCPMCHANNEL13XPIPETXMAINCURSOR(ps_cpm_xpipe_ch13_txmaincursor),
      .IFPSCPMCHANNEL14XPIPETXMAINCURSOR(ps_cpm_xpipe_ch14_txmaincursor),
      .IFPSCPMCHANNEL15XPIPETXMAINCURSOR(ps_cpm_xpipe_ch15_txmaincursor),
      .IFPSCPMCHANNEL0XPIPETXMARGIN(ps_cpm_xpipe_ch0_txmargin),
      .IFPSCPMCHANNEL1XPIPETXMARGIN(ps_cpm_xpipe_ch1_txmargin),
      .IFPSCPMCHANNEL2XPIPETXMARGIN(ps_cpm_xpipe_ch2_txmargin),
      .IFPSCPMCHANNEL3XPIPETXMARGIN(ps_cpm_xpipe_ch3_txmargin),
      .IFPSCPMCHANNEL4XPIPETXMARGIN(ps_cpm_xpipe_ch4_txmargin),
      .IFPSCPMCHANNEL5XPIPETXMARGIN(ps_cpm_xpipe_ch5_txmargin),
      .IFPSCPMCHANNEL6XPIPETXMARGIN(ps_cpm_xpipe_ch6_txmargin),
      .IFPSCPMCHANNEL7XPIPETXMARGIN(ps_cpm_xpipe_ch7_txmargin),
      .IFPSCPMCHANNEL8XPIPETXMARGIN(ps_cpm_xpipe_ch8_txmargin),
      .IFPSCPMCHANNEL9XPIPETXMARGIN(ps_cpm_xpipe_ch9_txmargin),
      .IFPSCPMCHANNEL10XPIPETXMARGIN(ps_cpm_xpipe_ch10_txmargin),
      .IFPSCPMCHANNEL11XPIPETXMARGIN(ps_cpm_xpipe_ch11_txmargin),
      .IFPSCPMCHANNEL12XPIPETXMARGIN(ps_cpm_xpipe_ch12_txmargin),
      .IFPSCPMCHANNEL13XPIPETXMARGIN(ps_cpm_xpipe_ch13_txmargin),
      .IFPSCPMCHANNEL14XPIPETXMARGIN(ps_cpm_xpipe_ch14_txmargin),
      .IFPSCPMCHANNEL15XPIPETXMARGIN(ps_cpm_xpipe_ch15_txmargin),
      .IFPSCPMCHANNEL0XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch0_txpostcursor),
      .IFPSCPMCHANNEL1XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch1_txpostcursor),
      .IFPSCPMCHANNEL2XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch2_txpostcursor),
      .IFPSCPMCHANNEL3XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch3_txpostcursor),
      .IFPSCPMCHANNEL4XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch4_txpostcursor),
      .IFPSCPMCHANNEL5XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch5_txpostcursor),
      .IFPSCPMCHANNEL6XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch6_txpostcursor),
      .IFPSCPMCHANNEL7XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch7_txpostcursor),
      .IFPSCPMCHANNEL8XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch8_txpostcursor),
      .IFPSCPMCHANNEL9XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch9_txpostcursor),
      .IFPSCPMCHANNEL10XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch10_txpostcursor),
      .IFPSCPMCHANNEL11XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch11_txpostcursor),
      .IFPSCPMCHANNEL12XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch12_txpostcursor),
      .IFPSCPMCHANNEL13XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch13_txpostcursor),
      .IFPSCPMCHANNEL14XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch14_txpostcursor),
      .IFPSCPMCHANNEL15XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch15_txpostcursor),
      .IFPSCPMCHANNEL0XPIPETXPRECURSOR(ps_cpm_xpipe_ch0_txprecursor),
      .IFPSCPMCHANNEL1XPIPETXPRECURSOR(ps_cpm_xpipe_ch1_txprecursor),
      .IFPSCPMCHANNEL2XPIPETXPRECURSOR(ps_cpm_xpipe_ch2_txprecursor),
      .IFPSCPMCHANNEL3XPIPETXPRECURSOR(ps_cpm_xpipe_ch3_txprecursor),
      .IFPSCPMCHANNEL4XPIPETXPRECURSOR(ps_cpm_xpipe_ch4_txprecursor),
      .IFPSCPMCHANNEL5XPIPETXPRECURSOR(ps_cpm_xpipe_ch5_txprecursor),
      .IFPSCPMCHANNEL6XPIPETXPRECURSOR(ps_cpm_xpipe_ch6_txprecursor),
      .IFPSCPMCHANNEL7XPIPETXPRECURSOR(ps_cpm_xpipe_ch7_txprecursor),
      .IFPSCPMCHANNEL8XPIPETXPRECURSOR(ps_cpm_xpipe_ch8_txprecursor),
      .IFPSCPMCHANNEL9XPIPETXPRECURSOR(ps_cpm_xpipe_ch9_txprecursor),
      .IFPSCPMCHANNEL10XPIPETXPRECURSOR(ps_cpm_xpipe_ch10_txprecursor),
      .IFPSCPMCHANNEL11XPIPETXPRECURSOR(ps_cpm_xpipe_ch11_txprecursor),
      .IFPSCPMCHANNEL12XPIPETXPRECURSOR(ps_cpm_xpipe_ch12_txprecursor),
      .IFPSCPMCHANNEL13XPIPETXPRECURSOR(ps_cpm_xpipe_ch13_txprecursor),
      .IFPSCPMCHANNEL14XPIPETXPRECURSOR(ps_cpm_xpipe_ch14_txprecursor),
      .IFPSCPMCHANNEL15XPIPETXPRECURSOR(ps_cpm_xpipe_ch15_txprecursor),
      .IFPSCPMCHANNEL0XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch0_txstartblock),
      .IFPSCPMCHANNEL1XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch1_txstartblock),
      .IFPSCPMCHANNEL2XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch2_txstartblock),
      .IFPSCPMCHANNEL3XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch3_txstartblock),
      .IFPSCPMCHANNEL4XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch4_txstartblock),
      .IFPSCPMCHANNEL5XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch5_txstartblock),
      .IFPSCPMCHANNEL6XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch6_txstartblock),
      .IFPSCPMCHANNEL7XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch7_txstartblock),
      .IFPSCPMCHANNEL8XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch8_txstartblock),
      .IFPSCPMCHANNEL9XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch9_txstartblock),
      .IFPSCPMCHANNEL10XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch10_txstartblock),
      .IFPSCPMCHANNEL11XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch11_txstartblock),
      .IFPSCPMCHANNEL12XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch12_txstartblock),
      .IFPSCPMCHANNEL13XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch13_txstartblock),
      .IFPSCPMCHANNEL14XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch14_txstartblock),
      .IFPSCPMCHANNEL15XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch15_txstartblock),
      .IFPSCPMCHANNEL0XPIPETXSWING(ps_cpm_xpipe_ch0_txswing),
      .IFPSCPMCHANNEL1XPIPETXSWING(ps_cpm_xpipe_ch1_txswing),
      .IFPSCPMCHANNEL2XPIPETXSWING(ps_cpm_xpipe_ch2_txswing),
      .IFPSCPMCHANNEL3XPIPETXSWING(ps_cpm_xpipe_ch3_txswing),
      .IFPSCPMCHANNEL4XPIPETXSWING(ps_cpm_xpipe_ch4_txswing),
      .IFPSCPMCHANNEL5XPIPETXSWING(ps_cpm_xpipe_ch5_txswing),
      .IFPSCPMCHANNEL6XPIPETXSWING(ps_cpm_xpipe_ch6_txswing),
      .IFPSCPMCHANNEL7XPIPETXSWING(ps_cpm_xpipe_ch7_txswing),
      .IFPSCPMCHANNEL8XPIPETXSWING(ps_cpm_xpipe_ch8_txswing),
      .IFPSCPMCHANNEL9XPIPETXSWING(ps_cpm_xpipe_ch9_txswing),
      .IFPSCPMCHANNEL10XPIPETXSWING(ps_cpm_xpipe_ch10_txswing),
      .IFPSCPMCHANNEL11XPIPETXSWING(ps_cpm_xpipe_ch11_txswing),
      .IFPSCPMCHANNEL12XPIPETXSWING(ps_cpm_xpipe_ch12_txswing),
      .IFPSCPMCHANNEL13XPIPETXSWING(ps_cpm_xpipe_ch13_txswing),
      .IFPSCPMCHANNEL14XPIPETXSWING(ps_cpm_xpipe_ch14_txswing),
      .IFPSCPMCHANNEL15XPIPETXSWING(ps_cpm_xpipe_ch15_txswing),
      .IFPSCPMCHANNEL0XPIPETXSYNCHEADER(ps_cpm_xpipe_ch0_txsyncheader),
      .IFPSCPMCHANNEL1XPIPETXSYNCHEADER(ps_cpm_xpipe_ch1_txsyncheader),
      .IFPSCPMCHANNEL2XPIPETXSYNCHEADER(ps_cpm_xpipe_ch2_txsyncheader),
      .IFPSCPMCHANNEL3XPIPETXSYNCHEADER(ps_cpm_xpipe_ch3_txsyncheader),
      .IFPSCPMCHANNEL4XPIPETXSYNCHEADER(ps_cpm_xpipe_ch4_txsyncheader),
      .IFPSCPMCHANNEL5XPIPETXSYNCHEADER(ps_cpm_xpipe_ch5_txsyncheader),
      .IFPSCPMCHANNEL6XPIPETXSYNCHEADER(ps_cpm_xpipe_ch6_txsyncheader),
      .IFPSCPMCHANNEL7XPIPETXSYNCHEADER(ps_cpm_xpipe_ch7_txsyncheader),
      .IFPSCPMCHANNEL8XPIPETXSYNCHEADER(ps_cpm_xpipe_ch8_txsyncheader),
      .IFPSCPMCHANNEL9XPIPETXSYNCHEADER(ps_cpm_xpipe_ch9_txsyncheader),
      .IFPSCPMCHANNEL10XPIPETXSYNCHEADER(ps_cpm_xpipe_ch10_txsyncheader),
      .IFPSCPMCHANNEL11XPIPETXSYNCHEADER(ps_cpm_xpipe_ch11_txsyncheader),
      .IFPSCPMCHANNEL12XPIPETXSYNCHEADER(ps_cpm_xpipe_ch12_txsyncheader),
      .IFPSCPMCHANNEL13XPIPETXSYNCHEADER(ps_cpm_xpipe_ch13_txsyncheader),
      .IFPSCPMCHANNEL14XPIPETXSYNCHEADER(ps_cpm_xpipe_ch14_txsyncheader),
      .IFPSCPMCHANNEL15XPIPETXSYNCHEADER(ps_cpm_xpipe_ch15_txsyncheader),

      .IFPSCPMHSDPCHANNEL0XPIPERXDATAVALID(ps_cpm_hsdp_xpipe_ch0_rxdatavalid),
      .IFPSCPMHSDPCHANNEL0XPIPERXHEADER(ps_cpm_hsdp_xpipe_ch0_rxheader),
      .IFPSCPMHSDPCHANNEL0XPIPERXHEADERVALID(ps_cpm_hsdp_xpipe_ch0_rxheadervalid),
      .IFPSCPMHSDPCHANNEL0XPIPERXRESETDONE(ps_cpm_hsdp_xpipe_ch0_rxresetdone),
      .IFPSCPMHSDPCHANNEL0XPIPETXRESETDONE(ps_cpm_hsdp_xpipe_ch0_txresetdone),
      .IFPSCPMHSDPCHANNEL1XPIPERXDATAVALID(ps_cpm_hsdp_xpipe_ch1_rxdatavalid),
      .IFPSCPMHSDPCHANNEL1XPIPERXHEADER(ps_cpm_hsdp_xpipe_ch1_rxheader),
      .IFPSCPMHSDPCHANNEL1XPIPERXHEADERVALID(ps_cpm_hsdp_xpipe_ch1_rxheadervalid),
      .IFPSCPMHSDPCHANNEL1XPIPERXRESETDONE(ps_cpm_hsdp_xpipe_ch1_rxresetdone),
      .IFPSCPMHSDPCHANNEL1XPIPETXRESETDONE(ps_cpm_hsdp_xpipe_ch1_txresetdone),
      .IFPSCPMHSDPCHANNEL2XPIPERXDATAVALID(ps_cpm_hsdp_xpipe_ch2_rxdatavalid),
      .IFPSCPMHSDPCHANNEL2XPIPERXHEADER(ps_cpm_hsdp_xpipe_ch2_rxheader),
      .IFPSCPMHSDPCHANNEL2XPIPERXHEADERVALID(ps_cpm_hsdp_xpipe_ch2_rxheadervalid),
      .IFPSCPMHSDPCHANNEL2XPIPERXRESETDONE(ps_cpm_hsdp_xpipe_ch2_rxresetdone),
      .IFPSCPMHSDPCHANNEL2XPIPETXRESETDONE(ps_cpm_hsdp_xpipe_ch2_txresetdone),
      .IFPSCPMHSDPCHANNEL0XPIPERXGEARBOXSLIP(ps_cpm_hsdp_xpipe_ch0_rxgearboxslip),
      .IFPSCPMHSDPCHANNEL0XPIPERXPCSRESET(ps_cpm_hsdp_xpipe_ch0_rxpcsreset),
      .IFPSCPMHSDPCHANNEL0XPIPETXHEADER(ps_cpm_hsdp_xpipe_ch0_txheader),
      .IFPSCPMHSDPCHANNEL0XPIPETXSEQUENCE(ps_cpm_hsdp_xpipe_ch0_txsequence),
      .IFPSCPMHSDPCHANNEL1XPIPERXGEARBOXSLIP(ps_cpm_hsdp_xpipe_ch1_rxgearboxslip),
      .IFPSCPMHSDPCHANNEL1XPIPERXPCSRESET(ps_cpm_hsdp_xpipe_ch1_rxpcsreset),
      .IFPSCPMHSDPCHANNEL1XPIPETXHEADER(ps_cpm_hsdp_xpipe_ch1_txheader),
      .IFPSCPMHSDPCHANNEL1XPIPETXSEQUENCE(ps_cpm_hsdp_xpipe_ch1_txsequence),
      .IFPSCPMHSDPCHANNEL2XPIPERXGEARBOXSLIP(ps_cpm_hsdp_xpipe_ch2_rxgearboxslip),
      .IFPSCPMHSDPCHANNEL2XPIPERXPCSRESET(ps_cpm_hsdp_xpipe_ch2_rxpcsreset),
      .IFPSCPMHSDPCHANNEL2XPIPETXHEADER(ps_cpm_hsdp_xpipe_ch2_txheader),
      .IFPSCPMHSDPCHANNEL2XPIPETXSEQUENCE(ps_cpm_hsdp_xpipe_ch2_txsequence),

      .IFPSCPMHSDPLINKXPIPEGTRXUSRCLK(ifpscpmhsdplinkxpipegtrxusrclk),
      .IFPSCPMINTQUADXPIPEPHYREADYFRBOT(ifpscpmintquadxpipephyreadyfrbot),
      .IFPSCPMLINK0XPIPEGTPIPECLK(ps_cpm_link0_xpipe_gtpipeclk),
      .IFPSCPMLINK0XPIPEPCIELINKREACHTARGET(ps_cpm_link0_xpipe_pcielinkreachtarget),
      .IFPSCPMLINK0XPIPEPCIELTSSMSTATE(ps_cpm_link0_xpipe_pcieltssmstate),
      .IFPSCPMLINK0XPIPEPCIEPERSTN(ps_cpm_link0_xpipe_pcieperstn),
      .IFPSCPMLINK0XPIPEPHYESMADAPTATIONSAVE(ps_cpm_link0_xpipe_phyesmadaptationsave),
      .IFPSCPMLINK0XPIPEPIPERATE(ps_cpm_link0_xpipe_piperate),

      .IFPSCPMLINK1XPIPEGTPIPECLK(ps_cpm_link1_xpipe_gtpipeclk),
      .IFPSCPMLINK1XPIPEPCIELINKREACHTARGET(ps_cpm_link1_xpipe_pcielinkreachtarget),
      .IFPSCPMLINK1XPIPEPCIELTSSMSTATE(ps_cpm_link1_xpipe_pcieltssmstate),
      .IFPSCPMLINK1XPIPEPCIEPERSTN(ps_cpm_link1_xpipe_pcieperstn),
      .IFPSCPMLINK1XPIPEPHYESMADAPTATIONSAVE(ps_cpm_link1_xpipe_phyesmadaptationsave),
      .IFPSCPMLINK1XPIPEPIPERATE(ps_cpm_link1_xpipe_piperate),

      .CPMOSCCLKDIV2(cpm_osc_clk_div2),

      .IFPSCPMCFGAXIARADDR(cpm_cfg_axi_araddr),
      .IFPSCPMCFGAXIARBURST(cpm_cfg_axi_arburst),
      .IFPSCPMCFGAXIARCACHE(cpm_cfg_axi_arcache),
      .IFPSCPMCFGAXIARID(cpm_cfg_axi_arid),
      .IFPSCPMCFGAXIARLEN(cpm_cfg_axi_arlen),
      .IFPSCPMCFGAXIARLOCK(cpm_cfg_axi_arlock),
      .IFPSCPMCFGAXIARPROT(cpm_cfg_axi_arprot),
      .IFPSCPMCFGAXIARQOS(cpm_cfg_axi_arqos),
      .IFPSCPMCFGAXIARREGION(cpm_cfg_axi_arregion),
      .IFPSCPMCFGAXIARSIZE(cpm_cfg_axi_arsize),
      .IFPSCPMCFGAXIARUSER(cpm_cfg_axi_aruser),
      .IFPSCPMCFGAXIARVALID(cpm_cfg_axi_arvalid),
      .IFPSCPMCFGAXIAWADDR(cpm_cfg_axi_awaddr),
      .IFPSCPMCFGAXIAWBURST(cpm_cfg_axi_awburst),
      .IFPSCPMCFGAXIAWCACHE(cpm_cfg_axi_awcache),
      .IFPSCPMCFGAXIAWID(cpm_cfg_axi_awid),
      .IFPSCPMCFGAXIAWLEN(cpm_cfg_axi_awlen),
      .IFPSCPMCFGAXIAWLOCK(cpm_cfg_axi_awlock),
      .IFPSCPMCFGAXIAWPROT(cpm_cfg_axi_awprot),
      .IFPSCPMCFGAXIAWQOS(cpm_cfg_axi_awqos),
      .IFPSCPMCFGAXIAWREGION(cpm_cfg_axi_awregion),
      .IFPSCPMCFGAXIAWSIZE(cpm_cfg_axi_awsize),
      .IFPSCPMCFGAXIAWUSER(cpm_cfg_axi_awuser),
      .IFPSCPMCFGAXIAWVALID(cpm_cfg_axi_awvalid),
      .IFPSCPMCFGAXIBREADY(cpm_cfg_axi_bready),
      .IFPSCPMCFGAXIRREADY(cpm_cfg_axi_rready),
      .IFPSCPMCFGAXIWDATA(cpm_cfg_axi_wdata),
      .IFPSCPMCFGAXIWID(cpm_cfg_axi_wid),
      .IFPSCPMCFGAXIWLAST(cpm_cfg_axi_wlast),
      .IFPSCPMCFGAXIWSTRB(cpm_cfg_axi_wstrb),
      .IFPSCPMCFGAXIWUSER(cpm_cfg_axi_wuser),
      .IFPSCPMCFGAXIWVALID(cpm_cfg_axi_wvalid),
      .IFPSCPMCFGAXIARREADY(cpm_cfg_axi_arready),
      .IFPSCPMCFGAXIAWREADY(cpm_cfg_axi_awready),
      .IFPSCPMCFGAXIBID(cpm_cfg_axi_bid),
      .IFPSCPMCFGAXIBRESP(cpm_cfg_axi_bresp),
      .IFPSCPMCFGAXIBUSER(cpm_cfg_axi_buser),
      .IFPSCPMCFGAXIBVALID(cpm_cfg_axi_bvalid),
      .IFPSCPMCFGAXIRDATA(cpm_cfg_axi_rdata),
      .IFPSCPMCFGAXIRID(cpm_cfg_axi_rid),
      .IFPSCPMCFGAXIRLAST(cpm_cfg_axi_rlast),
      .IFPSCPMCFGAXIRRESP(cpm_cfg_axi_rresp),
      .IFPSCPMCFGAXIRUSER(cpm_cfg_axi_ruser),
      .IFPSCPMCFGAXIRVALID(cpm_cfg_axi_rvalid),
      .IFPSCPMCFGAXIWREADY(cpm_cfg_axi_wready),

      .IFPSCPMPCIEAXIARREADY(pcie_axi_arready),
      .IFPSCPMPCIEAXIAWREADY(pcie_axi_awready),
      .IFPSCPMPCIEAXIBID(pcie_axi_bid),
      .IFPSCPMPCIEAXIBRESP(pcie_axi_bresp),
      .IFPSCPMPCIEAXIBUSER(pcie_axi_buser),
      .IFPSCPMPCIEAXIBVALID(pcie_axi_bvalid),
      .IFPSCPMPCIEAXIRDATA(pcie_axi_rdata),
      .IFPSCPMPCIEAXIRID(pcie_axi_rid),
      .IFPSCPMPCIEAXIRLAST(pcie_axi_rlast),
      .IFPSCPMPCIEAXIRRESP(pcie_axi_rresp),
      .IFPSCPMPCIEAXIRUSER(pcie_axi_ruser),
      .IFPSCPMPCIEAXIRVALID(pcie_axi_rvalid),
      .IFPSCPMPCIEAXIWREADY(pcie_axi_wready),
      .IFPSCPMPCIEAXIARADDR(pcie_axi_araddr),
      .IFPSCPMPCIEAXIARBURST(pcie_axi_arburst),
      .IFPSCPMPCIEAXIARCACHE(pcie_axi_arcache),
      .IFPSCPMPCIEAXIARID(pcie_axi_arid),
      .IFPSCPMPCIEAXIARLEN(pcie_axi_arlen),
      .IFPSCPMPCIEAXIARLOCK(pcie_axi_arlock),
      .IFPSCPMPCIEAXIARPROT(pcie_axi_arprot),
      .IFPSCPMPCIEAXIARQOS(pcie_axi_arqos),
      .IFPSCPMPCIEAXIARREGION(pcie_axi_arregion),
      .IFPSCPMPCIEAXIARSIZE(pcie_axi_arsize),
      .IFPSCPMPCIEAXIARUSER(pcie_axi_aruser),
      .IFPSCPMPCIEAXIARVALID(pcie_axi_arvalid),
      .IFPSCPMPCIEAXIAWADDR(pcie_axi_awaddr),
      .IFPSCPMPCIEAXIAWBURST(pcie_axi_awburst),
      .IFPSCPMPCIEAXIAWCACHE(pcie_axi_awcache),
      .IFPSCPMPCIEAXIAWID(pcie_axi_awid),
      .IFPSCPMPCIEAXIAWLEN(pcie_axi_awlen),
      .IFPSCPMPCIEAXIAWLOCK(pcie_axi_awlock),
      .IFPSCPMPCIEAXIAWPROT(pcie_axi_awprot),
      .IFPSCPMPCIEAXIAWQOS(pcie_axi_awqos),
      .IFPSCPMPCIEAXIAWREGION(pcie_axi_awregion),
      .IFPSCPMPCIEAXIAWSIZE(pcie_axi_awsize),
      .IFPSCPMPCIEAXIAWUSER(pcie_axi_awuser),
      .IFPSCPMPCIEAXIAWVALID(pcie_axi_awvalid),
      .IFPSCPMPCIEAXIBREADY(pcie_axi_bready),
      .IFPSCPMPCIEAXIRREADY(pcie_axi_rready),
      .IFPSCPMPCIEAXIWDATA(pcie_axi_wdata),
      .IFPSCPMPCIEAXIWID(pcie_axi_wid),
      .IFPSCPMPCIEAXIWLAST(pcie_axi_wlast),
      .IFPSCPMPCIEAXIWSTRB(pcie_axi_wstrb),
      .IFPSCPMPCIEAXIWUSER(pcie_axi_wuser),
      .IFPSCPMPCIEAXIWVALID(pcie_axi_wvalid),

      .IFPSCPMPCSRPCRAPBEN(cpm_pcr_apben),
      .IFPSCPMPCSRPCRDISNPICLK(cpm_pcr_disnpiclk),
      .IFPSCPMPCSRPCRFABRICEN(cpm_pcr_fabricen),
      .IFPSCPMPCSRPCRGATEREG(cpm_pcr_gatereg),
      .IFPSCPMPCSRPCRHOLDSTATE(cpm_pcr_holdstate),
      .IFPSCPMPCSRPCRINITSTATE(cpm_pcr_initstate),
      .IFPSCPMPCSRPCRMEMCLR(cpm_pcr_memclr),
      .IFPSCPMPCSRPCRODISABLE(cpm_pcr_odisable),
      .IFPSCPMPCSRPCRPCOMPLETE(cpm_pcr_pcomplete),
      .IFPSCPMPCSRPCRPWRDN(cpm_pcr_pwrdn),
      .IFPSCPMPCSRPCRSCANCLR(cpm_pcr_scanclr),
      .IFPSCPMPCSRPCRSTARTBISR(cpm_pcr_startbisr),
      .IFPSCPMPCSRPCRSTARTCAL(cpm_pcr_startcal),
      .IFPSCPMPCSRPCRTRISTATE(cpm_pcr_tristate),

      .LPDCPMINREFCLK(lpdcpminrefclk),
      .LPDCPMSWITCHTIMEOUTCNT(lpdcpmswitchtimeoutcnt),
      .LPDCPMTOPSWCLK(lpdcpmtopswclk),
      .LPDRCLKCLK(lpdrclkclk),

      .STMEVENT(stm_event)
    );

generate
if (C_CPM_PCIE0_AXISTEN_IF_WIDTH == 512) begin
  if (C_CPM_PCIE0_PF0_PASID_CAP_ON == 1 ) begin
  
    assign s_pcie0_cfg_msg_transmit_data[30:29] = pcie0_s_axis_rq_tuser[182:181] ; // pasid_pmode_req[1:0]
    assign s_pcie0_cfg_msg_transmit_data[14:13] = pcie0_s_axis_rq_tuser[180:179] ; // pasid_exe_req[1:0]
    assign s_pcie0_cfg_err_cor_in               = pcie0_s_axis_rq_tuser[178]     ; // pasid[39]
    assign s_pcie0_cfg_interrupt_pending[3:0]   = pcie0_s_axis_rq_tuser[177:174] ; // pasid[38:35]
    assign s_pcie0_cfg_interrupt_int[3:2]       = pcie0_s_axis_rq_tuser[173:172] ; // pasid[34:33]
    assign s_pcie0_cfg_interrupt_int[1:0]       = pcie0_s_axis_rq_tuser[171:170] ; // pasid[32:31]
    assign s_pcie0_cfg_err_uncor_in             = pcie0_s_axis_rq_tuser[169]     ; // pasid[30]
    assign s_pcie0_cfg_msg_transmit_data[12:11] = pcie0_s_axis_rq_tuser[168:167] ; // pasid[29:26]
    assign s_pcie0_cfg_msg_transmit_data[10]    = pcie0_s_axis_rq_tuser[166]     ; // pasid[25]
    assign s_pcie0_cfg_msg_transmit_data[31]    = pcie0_s_axis_rq_tuser[165]     ; // pasid[24]
    assign s_pcie0_cfg_msg_transmit_data[28:23] = pcie0_s_axis_rq_tuser[164:159] ; // pasid[23:20]
    assign s_pcie0_cfg_msg_transmit_type[2]     = pcie0_s_axis_rq_tuser[158]     ; // pasid[19]
    assign s_pcie0_cfg_msg_transmit_data[22:15] = pcie0_s_axis_rq_tuser[157:150] ; // pasid[18:11]
    assign s_pcie0_cfg_msg_transmit_data[9:2]   = pcie0_s_axis_rq_tuser[149:142] ; // pasid[10:3]
    assign s_pcie0_cfg_msg_transmit_data[1:0]   = pcie0_s_axis_rq_tuser[141:140] ; // pasid[2:1]
    assign s_pcie0_cfg_msg_transmit_type[1]     = pcie0_s_axis_rq_tuser[139]     ; // pasid[0]
    assign s_pcie0_cfg_msg_transmit_type[0]     = pcie0_s_axis_rq_tuser[138]     ; // pasid_valid[1]
    assign s_pcie0_cfg_msg_transmit             = pcie0_s_axis_rq_tuser[137]     ; // pasid_valid[0]

    assign pcie0_compl_delivered = 'd0;
    assign pcie0_cq_pipeline_empty = 'd0;
    assign pcie0_posted_req_delivered = 'd0;
    assign pcie0_compl_delivered_tag0 = 'd0;
    assign pcie0_compl_delivered_tag1 = 'd0;
    assign pcie0_compl_credit_released = 'd0;
    assign pcie0_cq_np_user_credit_rcvd = 'd0;
    assign pcie0_posted_credit_released = 'd0;
    assign pcie0_nonposted_credit_released = 'd0;
    assign pcie0_compl_header_credit_released_value = 'd0;
    assign pcie0_compl_payload_credit_released_value = 'd0;
    assign pcie0_postedpayload_credit_released_value = 'd0;
    assign pcie0_nonposted_payload_credit_released_value = 'd0;

  end else begin

    assign s_pcie0_cfg_err_cor_in = pcie0_cfg_err_cor_in;
    assign s_pcie0_cfg_err_uncor_in = pcie0_cfg_err_uncor_in;
    assign s_pcie0_cfg_msg_transmit = pcie0_cfg_msg_transmit;
    assign s_pcie0_cfg_interrupt_int = pcie0_cfg_interrupt_int;
    assign s_pcie0_cfg_msg_transmit_data = pcie0_cfg_msg_transmit_data;
    assign s_pcie0_cfg_msg_transmit_type = pcie0_cfg_msg_transmit_type;
    assign s_pcie0_cfg_interrupt_pending = pcie0_cfg_interrupt_pending;

    assign pcie0_cq_pipeline_empty = pcie0_s_axis_rq_tuser[138];
    assign pcie0_compl_delivered = pcie0_s_axis_rq_tuser[141:140];
    assign pcie0_posted_req_delivered = pcie0_s_axis_rq_tuser[137];
    assign pcie0_compl_credit_released = pcie0_s_axis_rq_tuser[169];
    assign pcie0_cq_np_user_credit_rcvd = pcie0_s_axis_rq_tuser[139];
    assign pcie0_posted_credit_released = pcie0_s_axis_rq_tuser[158];
    assign pcie0_compl_delivered_tag0 = pcie0_s_axis_rq_tuser[149:142];
    assign pcie0_compl_delivered_tag1 = pcie0_s_axis_rq_tuser[157:150];
    assign pcie0_nonposted_credit_released = pcie0_s_axis_rq_tuser[166];
    assign pcie0_compl_header_credit_released_value = pcie0_s_axis_rq_tuser[171:170];
    assign pcie0_compl_payload_credit_released_value = pcie0_s_axis_rq_tuser[178:172];
    assign pcie0_postedpayload_credit_released_value = pcie0_s_axis_rq_tuser[165:159];
    assign pcie0_nonposted_payload_credit_released_value = pcie0_s_axis_rq_tuser[168:167];

  end
end  
endgenerate
generate
if ( C_CPM_PCIE1_AXISTEN_IF_WIDTH == 512) begin
  if ( C_CPM_PCIE1_PF0_PASID_CAP_ON == 1 ) begin

    assign s_pcie1_cfg_msg_transmit_data[30:29] = pcie1_s_axis_rq_tuser[182:181] ; // pasid_pmode_req[1:0]
    assign s_pcie1_cfg_msg_transmit_data[14:13] = pcie1_s_axis_rq_tuser[180:179] ; // pasid_exe_req[1:0]
    assign s_pcie1_cfg_err_cor_in               = pcie1_s_axis_rq_tuser[178]     ; // pasid[39]
    assign s_pcie1_cfg_interrupt_pending[3:0]   = pcie1_s_axis_rq_tuser[177:174] ; // pasid[38:35]
    assign s_pcie1_cfg_interrupt_int[3:2]       = pcie1_s_axis_rq_tuser[173:172] ; // pasid[34:33]
    assign s_pcie1_cfg_interrupt_int[1:0]       = pcie1_s_axis_rq_tuser[171:170] ; // pasid[32:31]
    assign s_pcie1_cfg_err_uncor_in             = pcie1_s_axis_rq_tuser[169]     ; // pasid[30]
    assign s_pcie1_cfg_msg_transmit_data[12:11] = pcie1_s_axis_rq_tuser[168:167] ; // pasid[29:26]
    assign s_pcie1_cfg_msg_transmit_data[10]    = pcie1_s_axis_rq_tuser[166]     ; // pasid[25]
    assign s_pcie1_cfg_msg_transmit_data[31]    = pcie1_s_axis_rq_tuser[165]     ; // pasid[24]
    assign s_pcie1_cfg_msg_transmit_data[28:23] = pcie1_s_axis_rq_tuser[164:159] ; // pasid[23:20]
    assign s_pcie1_cfg_msg_transmit_type[2]     = pcie1_s_axis_rq_tuser[158]     ; // pasid[19]
    assign s_pcie1_cfg_msg_transmit_data[22:15] = pcie1_s_axis_rq_tuser[157:150] ; // pasid[18:11]
    assign s_pcie1_cfg_msg_transmit_data[9:2]   = pcie1_s_axis_rq_tuser[149:142] ; // pasid[10:3]
    assign s_pcie1_cfg_msg_transmit_data[1:0]   = pcie1_s_axis_rq_tuser[141:140] ; // pasid[2:1]
    assign s_pcie1_cfg_msg_transmit_type[1]     = pcie1_s_axis_rq_tuser[139]     ; // pasid[0]
    assign s_pcie1_cfg_msg_transmit_type[0]     = pcie1_s_axis_rq_tuser[138]     ; // pasid_valid[1]
    assign s_pcie1_cfg_msg_transmit             = pcie1_s_axis_rq_tuser[137]     ; // pasid_valid[0]

    assign pcie1_compl_delivered = 'd0;
    assign pcie1_cq_pipeline_empty = 'd0;
    assign pcie1_posted_req_delivered = 'd0;
    assign pcie1_compl_delivered_tag0 = 'd0;
    assign pcie1_compl_delivered_tag1 = 'd0;
    assign pcie1_compl_credit_released = 'd0;
    assign pcie1_cq_np_user_credit_rcvd = 'd0;
    assign pcie1_posted_credit_released = 'd0;
    assign pcie1_nonposted_credit_released = 'd0;
    assign pcie1_compl_header_credit_released_value = 'd0;
    assign pcie1_compl_payload_credit_released_value = 'd0;
    assign pcie1_postedpayload_credit_released_value = 'd0;
    assign pcie1_nonposted_payload_credit_released_value = 'd0;

  end else begin

    assign s_pcie1_cfg_err_cor_in = pcie1_cfg_err_cor_in;
    assign s_pcie1_cfg_err_uncor_in = pcie1_cfg_err_uncor_in;
    assign s_pcie1_cfg_msg_transmit = pcie1_cfg_msg_transmit;
    assign s_pcie1_cfg_interrupt_int = pcie1_cfg_interrupt_int;
    assign s_pcie1_cfg_msg_transmit_data = pcie1_cfg_msg_transmit_data;
    assign s_pcie1_cfg_msg_transmit_type = pcie1_cfg_msg_transmit_type;
    assign s_pcie1_cfg_interrupt_pending = pcie1_cfg_interrupt_pending;

    assign pcie1_cq_pipeline_empty = pcie1_s_axis_rq_tuser[138];
    assign pcie1_compl_delivered = pcie1_s_axis_rq_tuser[141:140];
    assign pcie1_posted_req_delivered = pcie1_s_axis_rq_tuser[137];
    assign pcie1_compl_credit_released = pcie1_s_axis_rq_tuser[169];
    assign pcie1_cq_np_user_credit_rcvd = pcie1_s_axis_rq_tuser[139];
    assign pcie1_posted_credit_released = pcie1_s_axis_rq_tuser[158];
    assign pcie1_compl_delivered_tag0 = pcie1_s_axis_rq_tuser[149:142];
    assign pcie1_compl_delivered_tag1 = pcie1_s_axis_rq_tuser[157:150];
    assign pcie1_nonposted_credit_released = pcie1_s_axis_rq_tuser[166];
    assign pcie1_compl_header_credit_released_value = pcie1_s_axis_rq_tuser[171:170];
    assign pcie1_compl_payload_credit_released_value = pcie1_s_axis_rq_tuser[178:172];
    assign pcie1_postedpayload_credit_released_value = pcie1_s_axis_rq_tuser[165:159];
    assign pcie1_nonposted_payload_credit_released_value = pcie1_s_axis_rq_tuser[168:167];

  end
end  
endgenerate

generate
if (C_CPM_PERIPHERAL_EN > 0) begin


  versal_cips_v2_1_cpm_wrapper_0 cpm_soft_xdma_i (

    .pcie0_user_clk(pcie0_user_clk),
    .pcie0_user_reset(pcie0_user_reset),
    .pcie0_user_lnk_up(pcie0_user_lnk_up),
    .ch0_phyready_m(pcie0_cfg_phy_link_status[1]),

    .dma0_resetn_out(dma0_axi_aresetn),
    .dma0_resetn_in (dma0_soft_resetn),

    .dma0_s_axis_rq_tvalid (dma0_s_axis_rq_tvalid),
    .dma0_s_axis_rq_tdata  (dma0_s_axis_rq_tdata),
    .dma0_s_axis_rq_tkeep  (dma0_s_axis_rq_tkeep),
    .dma0_s_axis_rq_tlast  (dma0_s_axis_rq_tlast),
    .dma0_s_axis_rq_tuser  (dma0_s_axis_rq_tuser),
    .dma0_s_axis_rq_tready (dma0_s_axis_rq_tready),

    .dma0_s_axis_cc_tvalid (dma0_s_axis_cc_tvalid),
    .dma0_s_axis_cc_tdata  (dma0_s_axis_cc_tdata),
    .dma0_s_axis_cc_tkeep  (dma0_s_axis_cc_tkeep),
    .dma0_s_axis_cc_tlast  (dma0_s_axis_cc_tlast),
    .dma0_s_axis_cc_tuser  (dma0_s_axis_cc_tuser),
    .dma0_s_axis_cc_tready (dma0_s_axis_cc_tready),

    .pcie0_cfg_err_cor_out (pcie0_cfg_err_cor_out),
    .pcie0_cfg_err_fatal_out (pcie0_cfg_err_fatal_out),
    .pcie0_cfg_err_nonfatal_out (pcie0_cfg_err_nonfatal_out),

    .pcie0_cfg_ext_function_number (pcie0_cfg_ext_function_number),
    .pcie0_cfg_ext_register_number (pcie0_cfg_ext_register_number),
    .pcie0_cfg_ext_write_byte_enable (pcie0_cfg_ext_write_byte_enable),
    .pcie0_cfg_ext_write_data (pcie0_cfg_ext_write_data),
    .pcie0_cfg_ext_write_received (pcie0_cfg_ext_write_received),

    .pcie0_cfg_fc_cpld (pcie0_cfg_fc_cpld),
    .pcie0_cfg_fc_cpld_scale (pcie0_cfg_fc_cpld_scale),
    .pcie0_cfg_fc_cplh (pcie0_cfg_fc_cplh),
    .pcie0_cfg_fc_cplh_scale (pcie0_cfg_fc_cplh_scale),
    .pcie0_cfg_fc_npd (pcie0_cfg_fc_npd),
    .pcie0_cfg_fc_npd_scale (pcie0_cfg_fc_npd_scale),
    .pcie0_cfg_fc_nph (pcie0_cfg_fc_nph),
    .pcie0_cfg_fc_nph_scale (pcie0_cfg_fc_nph_scale),
    .pcie0_cfg_fc_pd (pcie0_cfg_fc_pd),
    .pcie0_cfg_fc_pd_scale (pcie0_cfg_fc_pd_scale),
    .pcie0_cfg_fc_ph (pcie0_cfg_fc_ph),
    .pcie0_cfg_fc_ph_scale (pcie0_cfg_fc_ph_scale),

    .pcie0_cfg_msix_enable (pcie0_cfg_msix_enable),
    .pcie0_cfg_msix_mask (pcie0_cfg_msix_mask),
    .pcie0_cfg_msix_vf_enable(pcie0_cfg_msix_vf_enable),
    .pcie0_cfg_msix_vf_mask(pcie0_cfg_msix_vf_mask),

    .pcie0_cfg_msi_data (pcie0_cfg_msi_data),
    .pcie0_cfg_msi_enable (pcie0_cfg_msi_enable),
    .pcie0_cfg_msi_mask_update (pcie0_cfg_msi_mask_update),
    .pcie0_cfg_msi_mmenable (pcie0_cfg_msi_mmenable),

    .pcie0_cfg_atomic_requester_enable (pcie0_cfg_atomic_requester_enable),
    .pcie0_cfg_ats_control_enable(pcie0_cfg_ats_control_enable),
    .pcie0_cfg_current_speed (pcie0_cfg_current_speed),
    .pcie0_cfg_ext_tag_enable (pcie0_cfg_ext_tag_enable),
    .pcie0_cfg_flr_in_process (pcie0_cfg_flr_in_process),
    .pcie0_cfg_function_power_state (pcie0_cfg_function_power_state),
    .pcie0_cfg_function_status (pcie0_cfg_function_status),
    .pcie0_cfg_hot_reset_out (pcie0_cfg_hot_reset_out),
    .pcie0_cfg_interrupt_sent (pcie0_cfg_interrupt_sent),
    .pcie0_cfg_link_power_state (pcie0_cfg_link_power_state),
    .pcie0_cfg_local_error_out (pcie0_cfg_local_error_out),
    .pcie0_cfg_local_error_valid (pcie0_cfg_local_error_valid),
    .pcie0_cfg_ltssm_state (pcie0_cfg_ltssm_state),
    .pcie0_cfg_max_pasid_width_control(pcie0_cfg_max_pasid_width_control),
    .pcie0_cfg_max_payload (pcie0_cfg_max_payload),
    .pcie0_cfg_max_read_req (pcie0_cfg_max_read_req),
    .pcie0_cfg_negotiated_width (pcie0_cfg_negotiated_width),
    .pcie0_cfg_pasid_control(pcie0_cfg_pasid_control),
    .pcie0_cfg_phy_link_down  (pcie0_cfg_phy_link_down),
    .pcie0_cfg_phy_link_status (pcie0_cfg_phy_link_status),
    .pcie0_cfg_pl_status_change (pcie0_cfg_pl_status_change),
    .pcie0_cfg_power_state_change_interrupt (pcie0_cfg_power_state_change_interrupt),
    .pcie0_cfg_pri_control(pcie0_cfg_pri_control),
    .pcie0_cfg_rcb_status (pcie0_cfg_rcb_status),
    .pcie0_cfg_rx_pm_state (pcie0_cfg_rx_pm_state),
    .pcie0_cfg_tph_requester_enable (pcie0_cfg_tph_requester_enable),
    .pcie0_cfg_tph_st_mode (pcie0_cfg_tph_st_mode),
    .pcie0_cfg_tx_pm_state (pcie0_cfg_tx_pm_state),
    .pcie0_cfg_vc1_enable (pcie0_cfg_vc1_enable),
    .pcie0_cfg_vc1_negotiation_pending (pcie0_cfg_vc1_negotiation_pending),
    .pcie0_cfg_vf_ats_control_enable(pcie0_cfg_vf_ats_control_enable),
    .pcie0_cfg_vf_flr_done (pcie0_cfg_vf_flr_done),
    .pcie0_cfg_vf_flr_func_num (pcie0_cfg_vf_flr_func_num),
    .pcie0_cfg_vf_flr_in_process (pcie0_cfg_vf_flr_in_process),
    .pcie0_cfg_vf_power_state(pcie0_cfg_vf_power_state),
    .pcie0_cfg_vf_status (pcie0_cfg_vf_status),
    .pcie0_cfg_vf_tph_requester_enable(pcie0_cfg_vf_tph_requester_enable),
    .pcie0_cfg_vf_tph_st_mode(pcie0_cfg_vf_tph_st_mode),

    .pcie1_user_clk(pcie1_user_clk),
    .pcie1_user_reset(pcie1_user_reset),
    .pcie1_user_lnk_up(pcie1_user_lnk_up),
    .ch8_phyready_m(pcie1_cfg_phy_link_status[1]),

    .pcie1_unified_axis_cq_tdata(pcie1_unified_axis_cq_tdata),
    .pcie1_unified_axis_cq_tkeep(pcie1_unified_axis_cq_tkeep),
    .pcie1_unified_axis_cq_tuser(pcie1_unified_axis_cq_tuser),
    .pcie1_unified_axis_cq_tlast(pcie1_unified_axis_cq0_tlast),
    .pcie1_unified_axis_rc_tlast(pcie1_unified_axis_rc0_tlast),
    .pcie1_unified_axis_cq_vld(pcie1_unified_axis_cq0_vld),
    .pcie1_unified_axis_rc_vld(pcie1_unified_axis_rc0_vld),
    .pcie1_unified_axis_cq_crdt(pcie1_unified_axis_cq0_crdt),
    .pcie1_unified_axis_rc_crdt(pcie1_unified_axis_rc0_crdt),

    .pcie1_m_axis_cq_tdata (pcie1_m_axis_cq_tdata),  //Controller 1 Output to fabric
    .pcie1_m_axis_cq_tkeep (pcie1_m_axis_cq_tkeep),
    .pcie1_m_axis_cq_tuser (pcie1_m_axis_cq_tuser),
    .pcie1_m_axis_cq_tlast (pcie1_m_axis_cq_tlast),
    .pcie1_m_axis_cq_tvalid(pcie1_m_axis_cq_tvalid),
    .pcie1_m_axis_cq_tready(pcie1_m_axis_cq_tready),

    .pcie1_m_axis_rc_tdata (pcie1_m_axis_rc_tdata),
    .pcie1_m_axis_rc_tkeep (pcie1_m_axis_rc_tkeep),
    .pcie1_m_axis_rc_tuser (pcie1_m_axis_rc_tuser),
    .pcie1_m_axis_rc_tlast (pcie1_m_axis_rc_tlast),
    .pcie1_m_axis_rc_tvalid(pcie1_m_axis_rc_tvalid),
    .pcie1_m_axis_rc_tready(pcie1_m_axis_rc_tready),

    .pcie1_cfg_ext_function_number (pcie1_cfg_ext_function_number),
    .pcie1_cfg_ext_register_number (pcie1_cfg_ext_register_number),
    .pcie1_cfg_ext_write_byte_enable (pcie1_cfg_ext_write_byte_enable),
    .pcie1_cfg_ext_write_data (pcie1_cfg_ext_write_data),
    .pcie1_cfg_ext_write_received (pcie1_cfg_ext_write_received),

    .pcie1_cfg_msix_enable (pcie1_cfg_msix_enable),
    .pcie1_cfg_msix_mask (pcie1_cfg_msix_mask),
    .pcie1_cfg_msix_vf_enable(pcie1_cfg_msix_vf_enable),
    .pcie1_cfg_msix_vf_mask(pcie1_cfg_msix_vf_mask),

    .pcie1_cfg_msi_data (pcie1_cfg_msi_data),
    .pcie1_cfg_msi_enable (pcie1_cfg_msi_enable),
    .pcie1_cfg_msi_mmenable (pcie1_cfg_msi_mmenable),

    .pcie1_cfg_10b_tag_requester_enable (pcie1_cfg_10b_tag_requester_enable),
    .pcie1_cfg_ats_control_enable(pcie1_cfg_ats_control_enable),
    .pcie1_cfg_ext_tag_enable (pcie1_cfg_ext_tag_enable),
    .pcie1_cfg_flr_in_process (pcie1_cfg_flr_in_process),
    .pcie1_cfg_function_status (pcie1_cfg_function_status),
    .pcie1_cfg_hot_reset_out (pcie1_cfg_hot_reset_out),
    .pcie1_cfg_ltssm_state (pcie1_cfg_ltssm_state),
    .pcie1_cfg_max_pasid_width_control(pcie1_cfg_max_pasid_width_control),
    .pcie1_cfg_max_payload (pcie1_cfg_max_payload),
    .pcie1_cfg_max_read_req (pcie1_cfg_max_read_req),
    .pcie1_cfg_pasid_control(pcie1_cfg_pasid_control),
    .pcie1_cfg_phy_link_down  (pcie1_cfg_phy_link_down),
    .pcie1_cfg_phy_link_status (pcie1_cfg_phy_link_status),
    .pcie1_cfg_pri_control(pcie1_cfg_pri_control),
    .pcie1_cfg_rcb_status (pcie1_cfg_rcb_status),
    .pcie1_cfg_tph_requester_enable (pcie1_cfg_tph_requester_enable),
    .pcie1_cfg_tph_st_mode (pcie1_cfg_tph_st_mode),
    .pcie1_cfg_vf_ats_control_enable(pcie1_cfg_vf_ats_control_enable),
    .pcie1_cfg_vf_flr_in_process (pcie1_cfg_vf_flr_in_process),
    .pcie1_cfg_vf_power_state(pcie1_cfg_vf_power_state),
    .pcie1_cfg_vf_status (pcie1_cfg_vf_status),
    .pcie1_cfg_vf_tph_requester_enable(pcie1_cfg_vf_tph_requester_enable),
    .pcie1_cfg_vf_tph_st_mode(pcie1_cfg_vf_tph_st_mode),

    .pl_eq_mismatch_o_1 (pl_eq_mismatch_o_1),
    .pl_redo_eq_pending_o_1 (pl_redo_eq_pending_o_1),
    .pl_gen34_eq_mismatch_i_1 (pl_gen34_eq_mismatch_i_1),
    .pl_gen34_redo_eq_speed_o_1 (pl_gen34_redo_eq_speed_o_1),
    .pl_gen34_redo_eq_speed_i_1 (pl_gen34_redo_eq_speed_i_1),
    .pl_gen34_redo_equalization_i_1 (pl_gen34_redo_equalization_i_1),
    .pl_gen34_redo_equalization_o_1 (pl_gen34_redo_equalization_o_1),

    //XDMA C2H & H2C
    .dma0_s_axis_c2h_0_tdata(dma0_s_axis_c2h_0_tdata),
    .dma0_s_axis_c2h_0_tlast(dma0_s_axis_c2h_0_tlast),
    .dma0_s_axis_c2h_0_tvalid(dma0_s_axis_c2h_0_tvalid),
    .dma0_s_axis_c2h_0_tready(dma0_s_axis_c2h_0_tready),
    .dma0_s_axis_c2h_0_tuser(dma0_s_axis_c2h_0_tuser),
    .dma0_s_axis_c2h_0_tkeep(dma0_s_axis_c2h_0_tkeep),
    .dma0_m_axis_h2c_0_tdata(dma0_m_axis_h2c_0_tdata),
    .dma0_m_axis_h2c_0_tlast(dma0_m_axis_h2c_0_tlast),
    .dma0_m_axis_h2c_0_tvalid(dma0_m_axis_h2c_0_tvalid),
    .dma0_m_axis_h2c_0_tready(dma0_m_axis_h2c_0_tready),
    .dma0_m_axis_h2c_0_tuser(dma0_m_axis_h2c_0_tuser),
    .dma0_m_axis_h2c_0_tkeep(dma0_m_axis_h2c_0_tkeep),
    .dma0_s_axis_c2h_1_tdata(dma0_s_axis_c2h_1_tdata),
    .dma0_s_axis_c2h_1_tlast(dma0_s_axis_c2h_1_tlast),
    .dma0_s_axis_c2h_1_tvalid(dma0_s_axis_c2h_1_tvalid),
    .dma0_s_axis_c2h_1_tready(dma0_s_axis_c2h_1_tready),
    .dma0_s_axis_c2h_1_tuser(dma0_s_axis_c2h_1_tuser),
    .dma0_s_axis_c2h_1_tkeep(dma0_s_axis_c2h_1_tkeep),
    .dma0_m_axis_h2c_1_tdata(dma0_m_axis_h2c_1_tdata),
    .dma0_m_axis_h2c_1_tlast(dma0_m_axis_h2c_1_tlast),
    .dma0_m_axis_h2c_1_tvalid(dma0_m_axis_h2c_1_tvalid),
    .dma0_m_axis_h2c_1_tready(dma0_m_axis_h2c_1_tready),
    .dma0_m_axis_h2c_1_tuser(dma0_m_axis_h2c_1_tuser),
    .dma0_m_axis_h2c_1_tkeep(dma0_m_axis_h2c_1_tkeep),
    .dma0_s_axis_c2h_2_tdata(dma0_s_axis_c2h_2_tdata),
    .dma0_s_axis_c2h_2_tlast(dma0_s_axis_c2h_2_tlast),
    .dma0_s_axis_c2h_2_tvalid(dma0_s_axis_c2h_2_tvalid),
    .dma0_s_axis_c2h_2_tready(dma0_s_axis_c2h_2_tready),
    .dma0_s_axis_c2h_2_tuser(dma0_s_axis_c2h_2_tuser),
    .dma0_s_axis_c2h_2_tkeep(dma0_s_axis_c2h_2_tkeep),
    .dma0_m_axis_h2c_2_tdata(dma0_m_axis_h2c_2_tdata),
    .dma0_m_axis_h2c_2_tlast(dma0_m_axis_h2c_2_tlast),
    .dma0_m_axis_h2c_2_tvalid(dma0_m_axis_h2c_2_tvalid),
    .dma0_m_axis_h2c_2_tready(dma0_m_axis_h2c_2_tready),
    .dma0_m_axis_h2c_2_tuser(dma0_m_axis_h2c_2_tuser),
    .dma0_m_axis_h2c_2_tkeep(dma0_m_axis_h2c_2_tkeep),
    .dma0_s_axis_c2h_3_tdata(dma0_s_axis_c2h_3_tdata),
    .dma0_s_axis_c2h_3_tlast(dma0_s_axis_c2h_3_tlast),
    .dma0_s_axis_c2h_3_tvalid(dma0_s_axis_c2h_3_tvalid),
    .dma0_s_axis_c2h_3_tready(dma0_s_axis_c2h_3_tready),
    .dma0_s_axis_c2h_3_tuser(dma0_s_axis_c2h_3_tuser),
    .dma0_s_axis_c2h_3_tkeep(dma0_s_axis_c2h_3_tkeep),
    .dma0_m_axis_h2c_3_tdata(dma0_m_axis_h2c_3_tdata),
    .dma0_m_axis_h2c_3_tlast(dma0_m_axis_h2c_3_tlast),
    .dma0_m_axis_h2c_3_tvalid(dma0_m_axis_h2c_3_tvalid),
    .dma0_m_axis_h2c_3_tready(dma0_m_axis_h2c_3_tready),
    .dma0_m_axis_h2c_3_tuser(dma0_m_axis_h2c_3_tuser),
    .dma0_m_axis_h2c_3_tkeep(dma0_m_axis_h2c_3_tkeep),

    .dma0_c2h_dsc_byp_0_ready(dma0_c2h_dsc_byp_0_ready),
    .dma0_c2h_dsc_byp_0_src_addr(dma0_c2h_dsc_byp_0_src_addr),
    .dma0_c2h_dsc_byp_0_dst_addr(dma0_c2h_dsc_byp_0_dst_addr),
    .dma0_c2h_dsc_byp_0_len(dma0_c2h_dsc_byp_0_len),
    .dma0_c2h_dsc_byp_0_ctl(dma0_c2h_dsc_byp_0_ctl),
    .dma0_c2h_dsc_byp_0_load(dma0_c2h_dsc_byp_0_load),
    .dma0_c2h_dsc_byp_1_ready(dma0_c2h_dsc_byp_1_ready),
    .dma0_c2h_dsc_byp_1_src_addr(dma0_c2h_dsc_byp_1_src_addr),
    .dma0_c2h_dsc_byp_1_dst_addr(dma0_c2h_dsc_byp_1_dst_addr),
    .dma0_c2h_dsc_byp_1_len(dma0_c2h_dsc_byp_1_len),
    .dma0_c2h_dsc_byp_1_ctl(dma0_c2h_dsc_byp_1_ctl),
    .dma0_c2h_dsc_byp_1_load(dma0_c2h_dsc_byp_1_load),
    .dma0_c2h_dsc_byp_2_ready(dma0_c2h_dsc_byp_2_ready),
    .dma0_c2h_dsc_byp_2_src_addr(dma0_c2h_dsc_byp_2_src_addr),
    .dma0_c2h_dsc_byp_2_dst_addr(dma0_c2h_dsc_byp_2_dst_addr),
    .dma0_c2h_dsc_byp_2_len(dma0_c2h_dsc_byp_2_len),
    .dma0_c2h_dsc_byp_2_ctl(dma0_c2h_dsc_byp_2_ctl),
    .dma0_c2h_dsc_byp_2_load(dma0_c2h_dsc_byp_2_load),
    .dma0_c2h_dsc_byp_3_ready(dma0_c2h_dsc_byp_3_ready),
    .dma0_c2h_dsc_byp_3_src_addr(dma0_c2h_dsc_byp_3_src_addr),
    .dma0_c2h_dsc_byp_3_dst_addr(dma0_c2h_dsc_byp_3_dst_addr),
    .dma0_c2h_dsc_byp_3_len(dma0_c2h_dsc_byp_3_len),
    .dma0_c2h_dsc_byp_3_ctl(dma0_c2h_dsc_byp_3_ctl),
    .dma0_c2h_dsc_byp_3_load(dma0_c2h_dsc_byp_3_load),
    .dma0_h2c_dsc_byp_0_ready(dma0_h2c_dsc_byp_0_ready),
    .dma0_h2c_dsc_byp_0_src_addr(dma0_h2c_dsc_byp_0_src_addr),
    .dma0_h2c_dsc_byp_0_dst_addr(dma0_h2c_dsc_byp_0_dst_addr),
    .dma0_h2c_dsc_byp_0_len(dma0_h2c_dsc_byp_0_len),
    .dma0_h2c_dsc_byp_0_ctl(dma0_h2c_dsc_byp_0_ctl),
    .dma0_h2c_dsc_byp_0_load(dma0_h2c_dsc_byp_0_load),
    .dma0_h2c_dsc_byp_1_ready(dma0_h2c_dsc_byp_1_ready),
    .dma0_h2c_dsc_byp_1_src_addr(dma0_h2c_dsc_byp_1_src_addr),
    .dma0_h2c_dsc_byp_1_dst_addr(dma0_h2c_dsc_byp_1_dst_addr),
    .dma0_h2c_dsc_byp_1_len(dma0_h2c_dsc_byp_1_len),
    .dma0_h2c_dsc_byp_1_ctl(dma0_h2c_dsc_byp_1_ctl),
    .dma0_h2c_dsc_byp_1_load(dma0_h2c_dsc_byp_1_load),
    .dma0_h2c_dsc_byp_2_ready(dma0_h2c_dsc_byp_2_ready),
    .dma0_h2c_dsc_byp_2_src_addr(dma0_h2c_dsc_byp_2_src_addr),
    .dma0_h2c_dsc_byp_2_dst_addr(dma0_h2c_dsc_byp_2_dst_addr),
    .dma0_h2c_dsc_byp_2_len(dma0_h2c_dsc_byp_2_len),
    .dma0_h2c_dsc_byp_2_ctl(dma0_h2c_dsc_byp_2_ctl),
    .dma0_h2c_dsc_byp_2_load(dma0_h2c_dsc_byp_2_load),
    .dma0_h2c_dsc_byp_3_ready(dma0_h2c_dsc_byp_3_ready),
    .dma0_h2c_dsc_byp_3_src_addr(dma0_h2c_dsc_byp_3_src_addr),
    .dma0_h2c_dsc_byp_3_dst_addr(dma0_h2c_dsc_byp_3_dst_addr),
    .dma0_h2c_dsc_byp_3_len(dma0_h2c_dsc_byp_3_len),
    .dma0_h2c_dsc_byp_3_ctl(dma0_h2c_dsc_byp_3_ctl),
    .dma0_h2c_dsc_byp_3_load(dma0_h2c_dsc_byp_3_load),

    .xdma0_usr_irq_fnc(xdma0_usr_irq_fnc),
    .xdma0_usr_irq_req(xdma0_usr_irq_req),
    .xdma0_usr_irq_ack(xdma0_usr_irq_ack),

    .dma0_c2h_sts_0(dma0_c2h_sts_0),
    .dma0_c2h_sts_1(dma0_c2h_sts_1),
    .dma0_c2h_sts_2(dma0_c2h_sts_2),
    .dma0_c2h_sts_3(dma0_c2h_sts_3),
    .dma0_h2c_sts_0(dma0_h2c_sts_0),
    .dma0_h2c_sts_1(dma0_h2c_sts_1),
    .dma0_h2c_sts_2(dma0_h2c_sts_2),
    .dma0_h2c_sts_3(dma0_h2c_sts_3),

    .dma0_usr_flr_done_fnc (dma0_usr_flr_done_fnc),
    .dma0_usr_flr_done_vld (dma0_usr_flr_done_vld),
    .dma0_usr_flr_fnc (dma0_usr_flr_fnc),
    .dma0_usr_flr_set (dma0_usr_flr_set),
    .dma0_usr_flr_clr (dma0_usr_flr_clr),

    .dma0_irq (dma0_irq),

    .dma0_mgmt_req_vld (dma0_mgmt_req_vld),
    .dma0_mgmt_req_dat (dma0_mgmt_req_dat),
    .dma0_mgmt_req_adr (dma0_mgmt_req_adr),
    .dma0_mgmt_req_fnc (dma0_mgmt_req_fnc),
    .dma0_mgmt_req_msc (dma0_mgmt_req_msc),
    .dma0_mgmt_req_cmd (dma0_mgmt_req_cmd),
    .dma0_mgmt_req_rdy (dma0_mgmt_req_rdy),
    .dma0_mgmt_cpl_vld (dma0_mgmt_cpl_vld),
    .dma0_mgmt_cpl_sts (dma0_mgmt_cpl_sts),
    .dma0_mgmt_cpl_dat (dma0_mgmt_cpl_dat),
    .dma0_mgmt_cpl_rdy (dma0_mgmt_cpl_rdy),

    .dma0_st_rx_msg_valid (dma0_st_rx_msg_valid),
    .dma0_st_rx_msg_rdy   (dma0_st_rx_msg_rdy),
    .dma0_st_rx_msg_data  (dma0_st_rx_msg_data),
    .dma0_st_rx_msg_last  (dma0_st_rx_msg_last),

    .pl_eq_mismatch_o_0 (pl_eq_mismatch_o_0),
    .pl_redo_eq_pending_o_0 (pl_redo_eq_pending_o_0),
    .pl_gen34_eq_mismatch_i_0 (pl_gen34_eq_mismatch_i_0),
    .pl_gen34_redo_eq_speed_i_0 (pl_gen34_redo_eq_speed_i_0),
    .pl_gen34_redo_eq_speed_o_0 (pl_gen34_redo_eq_speed_o_0),
    .pl_gen34_redo_equalization_i_0 (pl_gen34_redo_equalization_i_0),
    .pl_gen34_redo_equalization_o_0 (pl_gen34_redo_equalization_o_0)
  );



    CPM #( .CPM_MODE_0  (C_CPM_PCIE0_MODE_FOR_POWER),
           .CPM_MODE_1  (C_CPM_PCIE1_MODE_FOR_POWER),
           .LINK_SPEED_0(C_CPM_PCIE0_LINK_SPEED_FOR_POWER),
           .LINK_SPEED_1(C_CPM_PCIE1_LINK_SPEED_FOR_POWER),
           .LINK_WIDTH_0(C_CPM_PCIE0_LINK_WIDTH_FOR_POWER),
           .LINK_WIDTH_1(C_CPM_PCIE1_LINK_WIDTH_FOR_POWER),
           .PCI_CHANNELS(C_CPM_PCIE_CHANNELS_FOR_POWER))
    CPM_INST (
      .CPMDPLLPCIE0USERCLK(pcie0_user_clk_loc),
      .CPMDPLLPCIE1USERCLK(pcie1_user_clk_loc),
      .IFEXTPLPCIE0CFGHPOCFGCCIXEDRDATARATECHANGEREQ(pcie0_edr_datarate_change_req),
      .IFEXTPLPCIE0CFGHPOCFGCURRENTSPEED(pcie0_cfg_current_speed),
      .IFEXTPLPCIE0CFGHPOCFGEDRENABLE(pcie0_edr_enable),
      .IFEXTPLPCIE0CFGHPOCFGERRCOROUT(pcie0_cfg_err_cor_out),
      .IFEXTPLPCIE0CFGHPOCFGERRFATALOUT(pcie0_cfg_err_fatal_out),
      .IFEXTPLPCIE0CFGHPOCFGERRNONFATALOUT(pcie0_cfg_err_nonfatal_out),
      .IFEXTPLPCIE0CFGHPOCFGEXTFUNCTIONNUMBER(pcie0_cfg_ext_function_number),
      .IFEXTPLPCIE0CFGHPOCFGEXTREADRECEIVED(pcie0_cfg_ext_read_received),
      .IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER(pcie0_cfg_ext_register_number),
      .IFEXTPLPCIE0CFGHPOCFGEXTWRITEBYTEENABLE(pcie0_cfg_ext_write_byte_enable),
      .IFEXTPLPCIE0CFGHPOCFGEXTWRITEDATA(pcie0_cfg_ext_write_data),
      .IFEXTPLPCIE0CFGHPOCFGEXTWRITERECEIVED(pcie0_cfg_ext_write_received),
      .IFEXTPLPCIE0CFGHPOCFGFCNPD(pcie0_cfg_fc_npd),
      .IFEXTPLPCIE0CFGHPOCFGFCNPDSCALE(pcie0_cfg_fc_npd_scale),
      .IFEXTPLPCIE0CFGHPOCFGFCNPH(pcie0_cfg_fc_nph),
      .IFEXTPLPCIE0CFGHPOCFGFCNPHSCALE(pcie0_cfg_fc_nph_scale),
      .IFEXTPLPCIE0CFGHPOCFGFCPD(pcie0_cfg_fc_pd),
      .IFEXTPLPCIE0CFGHPOCFGFCPDSCALE(pcie0_cfg_fc_pd_scale),
      .IFEXTPLPCIE0CFGHPOCFGFCPH(pcie0_cfg_fc_ph),
      .IFEXTPLPCIE0CFGHPOCFGFCPHSCALE(pcie0_cfg_fc_ph_scale),
      .IFEXTPLPCIE0CFGHPOCFGHOTRESETOUT(pcie0_cfg_hot_reset_out),
      .IFEXTPLPCIE0CFGHPOCFGINTERRUPTSENT(pcie0_cfg_interrupt_sent),
      .IFEXTPLPCIE0CFGHPOCFGLINKPOWERSTATE(pcie0_cfg_link_power_state),
      .IFEXTPLPCIE0CFGHPOCFGLOCALERROROUT(pcie0_cfg_local_error_out),
      .IFEXTPLPCIE0CFGHPOCFGLOCALERRORVALID(pcie0_cfg_local_error_valid),
      .IFEXTPLPCIE0CFGHPOCFGLTSSMSTATE(pcie0_cfg_ltssm_state),
      .IFEXTPLPCIE0CFGHPOCFGMGMTREADDATA(pcie0_cfg_mgmt_read_data),
      .IFEXTPLPCIE0CFGHPOCFGMGMTREADWRITEDONE(pcie0_cfg_mgmt_read_write_done),
      .IFEXTPLPCIE0CFGHPOCFGNEGOTIATEDWIDTH(pcie0_cfg_negotiated_width),
      .IFEXTPLPCIE0CFGHPOCFGPASIDENABLE(pcie0_cfg_pasid_enable),
      .IFEXTPLPCIE0CFGHPOCFGPASIDEXECPERMISSIONENABLE(pcie0_cfg_pasid_exec_permission_enable),
      .IFEXTPLPCIE0CFGHPOCFGPASIDPRIVILMODEENABLE(pcie0_cfg_pasid_privil_mode_enable),
      .IFEXTPLPCIE0CFGHPOCFGPHYLINKDOWN(pcie0_cfg_phy_link_down),
      .IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS(pcie0_cfg_phy_link_status),
      .IFEXTPLPCIE0CFGHPOCFGPLSTATUSCHANGE(pcie0_cfg_pl_status_change),
      .IFEXTPLPCIE0CFGHPOCFGPOWERSTATECHANGEINTERRUPT(pcie0_cfg_power_state_change_interrupt),
      .IFEXTPLPCIE0CFGHPOCFGRXPMSTATE(pcie0_cfg_rx_pm_state),
      .IFEXTPLPCIE0CFGHPOCFGTXPMSTATE(pcie0_cfg_tx_pm_state),
      .IFEXTPLPCIE0CFGLPOCFG10BTAGREQUESTERENABLE(pcie0_cfg_10b_tag_requester_enable),
      .IFEXTPLPCIE0CFGLPOCFGATOMICREQUESTERENABLE(pcie0_cfg_atomic_requester_enable),
      .IFEXTPLPCIE0CFGLPOCFGEXTTAGENABLE(pcie0_cfg_ext_tag_enable),
      .IFEXTPLPCIE0CFGLPOCFGFCCPLD(pcie0_cfg_fc_cpld),
      .IFEXTPLPCIE0CFGLPOCFGFCCPLDSCALE(pcie0_cfg_fc_cpld_scale),
      .IFEXTPLPCIE0CFGLPOCFGFCCPLH(pcie0_cfg_fc_cplh),
      .IFEXTPLPCIE0CFGLPOCFGFCCPLHSCALE(pcie0_cfg_fc_cplh_scale),
      .IFEXTPLPCIE0CFGLPOCFGFLRINPROCESS(pcie0_cfg_flr_in_process),
      .IFEXTPLPCIE0CFGLPOCFGFUNCTIONPOWERSTATE(pcie0_cfg_function_power_state),
      .IFEXTPLPCIE0CFGLPOCFGFUNCTIONSTATUS(pcie0_cfg_function_status),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIDATA(pcie0_cfg_msi_data),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIENABLE(pcie0_cfg_msi_enable),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIFAIL(s_pcie0_cfg_msi_fail),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIMASKUPDATE(pcie0_cfg_msi_mask_update),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIMMENABLE(pcie0_cfg_msi_mmenable),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSISENT(s_pcie0_cfg_msi_sent),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXENABLE(pcie0_cfg_msix_enable),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXMASK(pcie0_cfg_msix_mask),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXVECPENDINGSTATUS(pcie0_cfg_msix_vec_pending_status),
      .IFEXTPLPCIE0CFGLPOCFGMAXPAYLOAD(pcie0_cfg_max_payload),
      .IFEXTPLPCIE0CFGLPOCFGMAXREADREQ(pcie0_cfg_max_read_req),
      .IFEXTPLPCIE0CFGLPOCFGMSGRECEIVED(pcie0_cfg_msg_received),
      .IFEXTPLPCIE0CFGLPOCFGMSGRECEIVEDDATA(pcie0_cfg_msg_received_data),
      .IFEXTPLPCIE0CFGLPOCFGMSGRECEIVEDTYPE(pcie0_cfg_msg_received_type),
      .IFEXTPLPCIE0CFGLPOCFGMSGTRANSMITDONE(pcie0_cfg_msg_transmit_done),
      .IFEXTPLPCIE0CFGLPOCFGRCBSTATUS(pcie0_cfg_rcb_status),
      .IFEXTPLPCIE0CFGLPOCFGTPHREQUESTERENABLE(pcie0_cfg_tph_requester_enable),
      .IFEXTPLPCIE0CFGLPOCFGTPHSTMODE(pcie0_cfg_tph_st_mode),
      .IFEXTPLPCIE0CFGLPOCFGVC1ENABLE(pcie0_cfg_vc1_enable),
      .IFEXTPLPCIE0CFGLPOCFGVC1NEGOTIATIONPENDING(pcie0_cfg_vc1_negotiation_pending),
      .IFCPMPCIEADPLLCPMDPLL0RSTN(dpll0_rstn),
      .IFCPMPCIEADPLLCPMDPLL1RSTN(dpll1_rstn),
      .IFCPMPLISRCORREVENT(cpm_cor_irq),
      .IFCPMPLISRMISCEVENT(cpm_misc_irq),
      .IFCPMPLISRUNCORREVENT(cpm_uncor_irq),

      .IFCPMPSAXI0ARADDR  (cpm_ps_axi0_araddr),
      .IFCPMPSAXI0ARBURST (cpm_ps_axi0_arburst),
      .IFCPMPSAXI0ARCACHE (cpm_ps_axi0_arcache),
      .IFCPMPSAXI0ARID    (cpm_ps_axi0_arid),
      .IFCPMPSAXI0ARLEN   (cpm_ps_axi0_arlen),
      .IFCPMPSAXI0ARLOCK  (cpm_ps_axi0_arlock),
      .IFCPMPSAXI0ARPROT  (cpm_ps_axi0_arprot),
      .IFCPMPSAXI0ARQOS   (cpm_ps_axi0_arqos),
      .IFCPMPSAXI0ARREADY (cpm_ps_axi0_arready),
      .IFCPMPSAXI0ARREGION(cpm_ps_axi0_arregion),
      .IFCPMPSAXI0ARSIZE  (cpm_ps_axi0_arsize),
      .IFCPMPSAXI0ARUSER  (cpm_ps_axi0_aruser),
      .IFCPMPSAXI0ARVALID (cpm_ps_axi0_arvalid),
      .IFCPMPSAXI0AWADDR  (cpm_ps_axi0_awaddr),
      .IFCPMPSAXI0AWBURST (cpm_ps_axi0_awburst),
      .IFCPMPSAXI0AWCACHE (cpm_ps_axi0_awcache),
      .IFCPMPSAXI0AWID    (cpm_ps_axi0_awid),
      .IFCPMPSAXI0AWLEN   (cpm_ps_axi0_awlen),
      .IFCPMPSAXI0AWLOCK  (cpm_ps_axi0_awlock),
      .IFCPMPSAXI0AWPROT  (cpm_ps_axi0_awprot),
      .IFCPMPSAXI0AWQOS   (cpm_ps_axi0_awqos),
      .IFCPMPSAXI0AWREADY (cpm_ps_axi0_awready),
      .IFCPMPSAXI0AWREGION(cpm_ps_axi0_awregion),
      .IFCPMPSAXI0AWSIZE  (cpm_ps_axi0_awsize),
      .IFCPMPSAXI0AWUSER  (cpm_ps_axi0_awuser),
      .IFCPMPSAXI0AWVALID (cpm_ps_axi0_awvalid),
      .IFCPMPSAXI0BID     (cpm_ps_axi0_bid),
      .IFCPMPSAXI0BREADY  (cpm_ps_axi0_bready),
      .IFCPMPSAXI0BRESP   (cpm_ps_axi0_bresp),
      .IFCPMPSAXI0BUSER   (cpm_ps_axi0_buser),
      .IFCPMPSAXI0BVALID  (cpm_ps_axi0_bvalid),
      .IFCPMPSAXI0RDATA   (cpm_ps_axi0_rdata),
      .IFCPMPSAXI0RID     (cpm_ps_axi0_rid),
      .IFCPMPSAXI0RLAST   (cpm_ps_axi0_rlast),
      .IFCPMPSAXI0RREADY  (cpm_ps_axi0_rready),
      .IFCPMPSAXI0RRESP   (cpm_ps_axi0_rresp),
      .IFCPMPSAXI0RUSER   (cpm_ps_axi0_ruser),
      .IFCPMPSAXI0RVALID  (cpm_ps_axi0_rvalid),
      .IFCPMPSAXI0WDATA   (cpm_ps_axi0_wdata),
      .IFCPMPSAXI0WID     (cpm_ps_axi0_wid),
      .IFCPMPSAXI0WLAST   (cpm_ps_axi0_wlast),
      .IFCPMPSAXI0WREADY  (cpm_ps_axi0_wready),
      .IFCPMPSAXI0WSTRB   (cpm_ps_axi0_wstrb),
      .IFCPMPSAXI0WUSER   (cpm_ps_axi0_wuser),
      .IFCPMPSAXI0WVALID  (cpm_ps_axi0_wvalid),

      .IFCPMPSAXI1ARADDR  (cpm_ps_axi1_araddr),
      .IFCPMPSAXI1ARBURST (cpm_ps_axi1_arburst),
      .IFCPMPSAXI1ARCACHE (cpm_ps_axi1_arcache),
      .IFCPMPSAXI1ARID    (cpm_ps_axi1_arid),
      .IFCPMPSAXI1ARLEN   (cpm_ps_axi1_arlen),
      .IFCPMPSAXI1ARLOCK  (cpm_ps_axi1_arlock),
      .IFCPMPSAXI1ARPROT  (cpm_ps_axi1_arprot),
      .IFCPMPSAXI1ARQOS   (cpm_ps_axi1_arqos),
      .IFCPMPSAXI1ARREADY (cpm_ps_axi1_arready),
      .IFCPMPSAXI1ARREGION(cpm_ps_axi1_arregion),
      .IFCPMPSAXI1ARSIZE  (cpm_ps_axi1_arsize),
      .IFCPMPSAXI1ARUSER  (cpm_ps_axi1_aruser),
      .IFCPMPSAXI1ARVALID (cpm_ps_axi1_arvalid),
      .IFCPMPSAXI1AWADDR  (cpm_ps_axi1_awaddr),
      .IFCPMPSAXI1AWBURST (cpm_ps_axi1_awburst),
      .IFCPMPSAXI1AWCACHE (cpm_ps_axi1_awcache),
      .IFCPMPSAXI1AWID    (cpm_ps_axi1_awid),
      .IFCPMPSAXI1AWLEN   (cpm_ps_axi1_awlen),
      .IFCPMPSAXI1AWLOCK  (cpm_ps_axi1_awlock),
      .IFCPMPSAXI1AWPROT  (cpm_ps_axi1_awprot),
      .IFCPMPSAXI1AWQOS   (cpm_ps_axi1_awqos),
      .IFCPMPSAXI1AWREADY (cpm_ps_axi1_awready),
      .IFCPMPSAXI1AWREGION(cpm_ps_axi1_awregion),
      .IFCPMPSAXI1AWSIZE  (cpm_ps_axi1_awsize),
      .IFCPMPSAXI1AWUSER  (cpm_ps_axi1_awuser),
      .IFCPMPSAXI1AWVALID (cpm_ps_axi1_awvalid),
      .IFCPMPSAXI1BID     (cpm_ps_axi1_bid),
      .IFCPMPSAXI1BREADY  (cpm_ps_axi1_bready),
      .IFCPMPSAXI1BRESP   (cpm_ps_axi1_bresp),
      .IFCPMPSAXI1BUSER   (cpm_ps_axi1_buser),
      .IFCPMPSAXI1BVALID  (cpm_ps_axi1_bvalid),
      .IFCPMPSAXI1RDATA   (cpm_ps_axi1_rdata),
      .IFCPMPSAXI1RID     (cpm_ps_axi1_rid),
      .IFCPMPSAXI1RLAST   (cpm_ps_axi1_rlast),
      .IFCPMPSAXI1RREADY  (cpm_ps_axi1_rready),
      .IFCPMPSAXI1RRESP   (cpm_ps_axi1_rresp),
      .IFCPMPSAXI1RUSER   (cpm_ps_axi1_ruser),
      .IFCPMPSAXI1RVALID  (cpm_ps_axi1_rvalid),
      .IFCPMPSAXI1WDATA   (cpm_ps_axi1_wdata),
      .IFCPMPSAXI1WID     (cpm_ps_axi1_wid),
      .IFCPMPSAXI1WLAST   (cpm_ps_axi1_wlast),
      .IFCPMPSAXI1WREADY  (cpm_ps_axi1_wready),
      .IFCPMPSAXI1WSTRB   (cpm_ps_axi1_wstrb),
      .IFCPMPSAXI1WUSER   (cpm_ps_axi1_wuser),
      .IFCPMPSAXI1WVALID  (cpm_ps_axi1_wvalid),

      .IFCPMPSISRCORREVENT(cpm_ps_corr_irq),
      .IFCPMPSISRMISCEVENT(cpm_ps_misc_irq),
      .IFCPMPSISRUNCORREVENT(cpm_ps_uncorr_irq),

      .IFCPMXPIPECHANNEL0XPIPEPHYSTATUS(xpipe_pipe_ch0_phystatus), // connect to xpipe_quad0
      .IFCPMXPIPECHANNEL1XPIPEPHYSTATUS(xpipe_pipe_ch1_phystatus),
      .IFCPMXPIPECHANNEL2XPIPEPHYSTATUS(xpipe_pipe_ch2_phystatus),
      .IFCPMXPIPECHANNEL3XPIPEPHYSTATUS(xpipe_pipe_ch3_phystatus),
      .IFCPMXPIPECHANNEL4XPIPEPHYSTATUS(xpipe_pipe_ch4_phystatus),
      .IFCPMXPIPECHANNEL5XPIPEPHYSTATUS(xpipe_pipe_ch5_phystatus),
      .IFCPMXPIPECHANNEL6XPIPEPHYSTATUS(xpipe_pipe_ch6_phystatus),
      .IFCPMXPIPECHANNEL7XPIPEPHYSTATUS(xpipe_pipe_ch7_phystatus),
      .IFCPMXPIPECHANNEL8XPIPEPHYSTATUS(xpipe_pipe_ch8_phystatus),
      .IFCPMXPIPECHANNEL9XPIPEPHYSTATUS(xpipe_pipe_ch9_phystatus),
      .IFCPMXPIPECHANNEL10XPIPEPHYSTATUS(xpipe_pipe_ch10_phystatus),
      .IFCPMXPIPECHANNEL11XPIPEPHYSTATUS(xpipe_pipe_ch11_phystatus),
      .IFCPMXPIPECHANNEL12XPIPEPHYSTATUS(xpipe_pipe_ch12_phystatus),
      .IFCPMXPIPECHANNEL13XPIPEPHYSTATUS(xpipe_pipe_ch13_phystatus),
      .IFCPMXPIPECHANNEL14XPIPEPHYSTATUS(xpipe_pipe_ch14_phystatus),
      .IFCPMXPIPECHANNEL15XPIPEPHYSTATUS(xpipe_pipe_ch15_phystatus),
      .IFCPMXPIPECHANNEL0XPIPEPOWERDOWN(xpipe_pipe_ch0_powerdown),
      .IFCPMXPIPECHANNEL1XPIPEPOWERDOWN(xpipe_pipe_ch1_powerdown),
      .IFCPMXPIPECHANNEL2XPIPEPOWERDOWN(xpipe_pipe_ch2_powerdown),
      .IFCPMXPIPECHANNEL3XPIPEPOWERDOWN(xpipe_pipe_ch3_powerdown),
      .IFCPMXPIPECHANNEL4XPIPEPOWERDOWN(xpipe_pipe_ch4_powerdown),
      .IFCPMXPIPECHANNEL5XPIPEPOWERDOWN(xpipe_pipe_ch5_powerdown),
      .IFCPMXPIPECHANNEL6XPIPEPOWERDOWN(xpipe_pipe_ch6_powerdown),
      .IFCPMXPIPECHANNEL7XPIPEPOWERDOWN(xpipe_pipe_ch7_powerdown),
      .IFCPMXPIPECHANNEL8XPIPEPOWERDOWN(xpipe_pipe_ch8_powerdown),
      .IFCPMXPIPECHANNEL9XPIPEPOWERDOWN(xpipe_pipe_ch9_powerdown),
      .IFCPMXPIPECHANNEL10XPIPEPOWERDOWN(xpipe_pipe_ch10_powerdown),
      .IFCPMXPIPECHANNEL11XPIPEPOWERDOWN(xpipe_pipe_ch11_powerdown),
      .IFCPMXPIPECHANNEL12XPIPEPOWERDOWN(xpipe_pipe_ch12_powerdown),
      .IFCPMXPIPECHANNEL13XPIPEPOWERDOWN(xpipe_pipe_ch13_powerdown),
      .IFCPMXPIPECHANNEL14XPIPEPOWERDOWN(xpipe_pipe_ch14_powerdown),
      .IFCPMXPIPECHANNEL15XPIPEPOWERDOWN(xpipe_pipe_ch15_powerdown),
      .IFCPMXPIPECHANNEL0XPIPERXCHARISK(xpipe_pipe_ch0_rxcharisk),
      .IFCPMXPIPECHANNEL1XPIPERXCHARISK(xpipe_pipe_ch1_rxcharisk),
      .IFCPMXPIPECHANNEL2XPIPERXCHARISK(xpipe_pipe_ch2_rxcharisk),
      .IFCPMXPIPECHANNEL3XPIPERXCHARISK(xpipe_pipe_ch3_rxcharisk),
      .IFCPMXPIPECHANNEL4XPIPERXCHARISK(xpipe_pipe_ch4_rxcharisk),
      .IFCPMXPIPECHANNEL5XPIPERXCHARISK(xpipe_pipe_ch5_rxcharisk),
      .IFCPMXPIPECHANNEL6XPIPERXCHARISK(xpipe_pipe_ch6_rxcharisk),
      .IFCPMXPIPECHANNEL7XPIPERXCHARISK(xpipe_pipe_ch7_rxcharisk),
      .IFCPMXPIPECHANNEL8XPIPERXCHARISK(xpipe_pipe_ch8_rxcharisk),
      .IFCPMXPIPECHANNEL9XPIPERXCHARISK(xpipe_pipe_ch9_rxcharisk),
      .IFCPMXPIPECHANNEL10XPIPERXCHARISK(xpipe_pipe_ch10_rxcharisk),
      .IFCPMXPIPECHANNEL11XPIPERXCHARISK(xpipe_pipe_ch11_rxcharisk),
      .IFCPMXPIPECHANNEL12XPIPERXCHARISK(xpipe_pipe_ch12_rxcharisk),
      .IFCPMXPIPECHANNEL13XPIPERXCHARISK(xpipe_pipe_ch13_rxcharisk),
      .IFCPMXPIPECHANNEL14XPIPERXCHARISK(xpipe_pipe_ch14_rxcharisk),
      .IFCPMXPIPECHANNEL15XPIPERXCHARISK(xpipe_pipe_ch15_rxcharisk),
      .IFCPMXPIPECHANNEL0XPIPERXDATA(xpipe_pipe_ch0_rxdata),
      .IFCPMXPIPECHANNEL1XPIPERXDATA(xpipe_pipe_ch1_rxdata),
      .IFCPMXPIPECHANNEL2XPIPERXDATA(xpipe_pipe_ch2_rxdata),
      .IFCPMXPIPECHANNEL3XPIPERXDATA(xpipe_pipe_ch3_rxdata),
      .IFCPMXPIPECHANNEL4XPIPERXDATA(xpipe_pipe_ch4_rxdata),
      .IFCPMXPIPECHANNEL5XPIPERXDATA(xpipe_pipe_ch5_rxdata),
      .IFCPMXPIPECHANNEL6XPIPERXDATA(xpipe_pipe_ch6_rxdata),
      .IFCPMXPIPECHANNEL7XPIPERXDATA(xpipe_pipe_ch7_rxdata),
      .IFCPMXPIPECHANNEL8XPIPERXDATA(xpipe_pipe_ch8_rxdata),
      .IFCPMXPIPECHANNEL9XPIPERXDATA(xpipe_pipe_ch9_rxdata),
      .IFCPMXPIPECHANNEL10XPIPERXDATA(xpipe_pipe_ch10_rxdata),
      .IFCPMXPIPECHANNEL11XPIPERXDATA(xpipe_pipe_ch11_rxdata),
      .IFCPMXPIPECHANNEL12XPIPERXDATA(xpipe_pipe_ch12_rxdata),
      .IFCPMXPIPECHANNEL13XPIPERXDATA(xpipe_pipe_ch13_rxdata),
      .IFCPMXPIPECHANNEL14XPIPERXDATA(xpipe_pipe_ch14_rxdata),
      .IFCPMXPIPECHANNEL15XPIPERXDATA(xpipe_pipe_ch15_rxdata),
      .IFCPMXPIPECHANNEL0XPIPERXDATAVALID(xpipe_pipe_ch0_rxdatavalid),
      .IFCPMXPIPECHANNEL1XPIPERXDATAVALID(xpipe_pipe_ch1_rxdatavalid),
      .IFCPMXPIPECHANNEL2XPIPERXDATAVALID(xpipe_pipe_ch2_rxdatavalid),
      .IFCPMXPIPECHANNEL3XPIPERXDATAVALID(xpipe_pipe_ch3_rxdatavalid),
      .IFCPMXPIPECHANNEL4XPIPERXDATAVALID(xpipe_pipe_ch4_rxdatavalid),
      .IFCPMXPIPECHANNEL5XPIPERXDATAVALID(xpipe_pipe_ch5_rxdatavalid),
      .IFCPMXPIPECHANNEL6XPIPERXDATAVALID(xpipe_pipe_ch6_rxdatavalid),
      .IFCPMXPIPECHANNEL7XPIPERXDATAVALID(xpipe_pipe_ch7_rxdatavalid),
      .IFCPMXPIPECHANNEL8XPIPERXDATAVALID(xpipe_pipe_ch8_rxdatavalid),
      .IFCPMXPIPECHANNEL9XPIPERXDATAVALID(xpipe_pipe_ch9_rxdatavalid),
      .IFCPMXPIPECHANNEL10XPIPERXDATAVALID(xpipe_pipe_ch10_rxdatavalid),
      .IFCPMXPIPECHANNEL11XPIPERXDATAVALID(xpipe_pipe_ch11_rxdatavalid),
      .IFCPMXPIPECHANNEL12XPIPERXDATAVALID(xpipe_pipe_ch12_rxdatavalid),
      .IFCPMXPIPECHANNEL13XPIPERXDATAVALID(xpipe_pipe_ch13_rxdatavalid),
      .IFCPMXPIPECHANNEL14XPIPERXDATAVALID(xpipe_pipe_ch14_rxdatavalid),
      .IFCPMXPIPECHANNEL15XPIPERXDATAVALID(xpipe_pipe_ch15_rxdatavalid),
      .IFCPMXPIPECHANNEL0XPIPERXELECIDLE(xpipe_pipe_ch0_rxelecidle),
      .IFCPMXPIPECHANNEL1XPIPERXELECIDLE(xpipe_pipe_ch1_rxelecidle),
      .IFCPMXPIPECHANNEL2XPIPERXELECIDLE(xpipe_pipe_ch2_rxelecidle),
      .IFCPMXPIPECHANNEL3XPIPERXELECIDLE(xpipe_pipe_ch3_rxelecidle),
      .IFCPMXPIPECHANNEL4XPIPERXELECIDLE(xpipe_pipe_ch4_rxelecidle),
      .IFCPMXPIPECHANNEL5XPIPERXELECIDLE(xpipe_pipe_ch5_rxelecidle),
      .IFCPMXPIPECHANNEL6XPIPERXELECIDLE(xpipe_pipe_ch6_rxelecidle),
      .IFCPMXPIPECHANNEL7XPIPERXELECIDLE(xpipe_pipe_ch7_rxelecidle),
      .IFCPMXPIPECHANNEL8XPIPERXELECIDLE(xpipe_pipe_ch8_rxelecidle),
      .IFCPMXPIPECHANNEL9XPIPERXELECIDLE(xpipe_pipe_ch9_rxelecidle),
      .IFCPMXPIPECHANNEL10XPIPERXELECIDLE(xpipe_pipe_ch10_rxelecidle),
      .IFCPMXPIPECHANNEL11XPIPERXELECIDLE(xpipe_pipe_ch11_rxelecidle),
      .IFCPMXPIPECHANNEL12XPIPERXELECIDLE(xpipe_pipe_ch12_rxelecidle),
      .IFCPMXPIPECHANNEL13XPIPERXELECIDLE(xpipe_pipe_ch13_rxelecidle),
      .IFCPMXPIPECHANNEL14XPIPERXELECIDLE(xpipe_pipe_ch14_rxelecidle),
      .IFCPMXPIPECHANNEL15XPIPERXELECIDLE(xpipe_pipe_ch15_rxelecidle),
      .IFCPMXPIPECHANNEL0XPIPERXPOLARITY(xpipe_pipe_ch0_rxpolarity),
      .IFCPMXPIPECHANNEL1XPIPERXPOLARITY(xpipe_pipe_ch1_rxpolarity),
      .IFCPMXPIPECHANNEL2XPIPERXPOLARITY(xpipe_pipe_ch2_rxpolarity),
      .IFCPMXPIPECHANNEL3XPIPERXPOLARITY(xpipe_pipe_ch3_rxpolarity),
      .IFCPMXPIPECHANNEL4XPIPERXPOLARITY(xpipe_pipe_ch4_rxpolarity),
      .IFCPMXPIPECHANNEL5XPIPERXPOLARITY(xpipe_pipe_ch5_rxpolarity),
      .IFCPMXPIPECHANNEL6XPIPERXPOLARITY(xpipe_pipe_ch6_rxpolarity),
      .IFCPMXPIPECHANNEL7XPIPERXPOLARITY(xpipe_pipe_ch7_rxpolarity),
      .IFCPMXPIPECHANNEL8XPIPERXPOLARITY(xpipe_pipe_ch8_rxpolarity),
      .IFCPMXPIPECHANNEL9XPIPERXPOLARITY(xpipe_pipe_ch9_rxpolarity),
      .IFCPMXPIPECHANNEL10XPIPERXPOLARITY(xpipe_pipe_ch10_rxpolarity),
      .IFCPMXPIPECHANNEL11XPIPERXPOLARITY(xpipe_pipe_ch11_rxpolarity),
      .IFCPMXPIPECHANNEL12XPIPERXPOLARITY(xpipe_pipe_ch12_rxpolarity),
      .IFCPMXPIPECHANNEL13XPIPERXPOLARITY(xpipe_pipe_ch13_rxpolarity),
      .IFCPMXPIPECHANNEL14XPIPERXPOLARITY(xpipe_pipe_ch14_rxpolarity),
      .IFCPMXPIPECHANNEL15XPIPERXPOLARITY(xpipe_pipe_ch15_rxpolarity),
      .IFCPMXPIPECHANNEL0XPIPERXSTARTBLOCK(xpipe_pipe_ch0_rxstartblock),
      .IFCPMXPIPECHANNEL1XPIPERXSTARTBLOCK(xpipe_pipe_ch1_rxstartblock),
      .IFCPMXPIPECHANNEL2XPIPERXSTARTBLOCK(xpipe_pipe_ch2_rxstartblock),
      .IFCPMXPIPECHANNEL3XPIPERXSTARTBLOCK(xpipe_pipe_ch3_rxstartblock),
      .IFCPMXPIPECHANNEL4XPIPERXSTARTBLOCK(xpipe_pipe_ch4_rxstartblock),
      .IFCPMXPIPECHANNEL5XPIPERXSTARTBLOCK(xpipe_pipe_ch5_rxstartblock),
      .IFCPMXPIPECHANNEL6XPIPERXSTARTBLOCK(xpipe_pipe_ch6_rxstartblock),
      .IFCPMXPIPECHANNEL7XPIPERXSTARTBLOCK(xpipe_pipe_ch7_rxstartblock),
      .IFCPMXPIPECHANNEL8XPIPERXSTARTBLOCK(xpipe_pipe_ch8_rxstartblock),
      .IFCPMXPIPECHANNEL9XPIPERXSTARTBLOCK(xpipe_pipe_ch9_rxstartblock),
      .IFCPMXPIPECHANNEL10XPIPERXSTARTBLOCK(xpipe_pipe_ch10_rxstartblock),
      .IFCPMXPIPECHANNEL11XPIPERXSTARTBLOCK(xpipe_pipe_ch11_rxstartblock),
      .IFCPMXPIPECHANNEL12XPIPERXSTARTBLOCK(xpipe_pipe_ch12_rxstartblock),
      .IFCPMXPIPECHANNEL13XPIPERXSTARTBLOCK(xpipe_pipe_ch13_rxstartblock),
      .IFCPMXPIPECHANNEL14XPIPERXSTARTBLOCK(xpipe_pipe_ch14_rxstartblock),
      .IFCPMXPIPECHANNEL15XPIPERXSTARTBLOCK(xpipe_pipe_ch15_rxstartblock),
      .IFCPMXPIPECHANNEL0XPIPERXSTATUS(xpipe_pipe_ch0_rxstatus),
      .IFCPMXPIPECHANNEL1XPIPERXSTATUS(xpipe_pipe_ch1_rxstatus),
      .IFCPMXPIPECHANNEL2XPIPERXSTATUS(xpipe_pipe_ch2_rxstatus),
      .IFCPMXPIPECHANNEL3XPIPERXSTATUS(xpipe_pipe_ch3_rxstatus),
      .IFCPMXPIPECHANNEL4XPIPERXSTATUS(xpipe_pipe_ch4_rxstatus),
      .IFCPMXPIPECHANNEL5XPIPERXSTATUS(xpipe_pipe_ch5_rxstatus),
      .IFCPMXPIPECHANNEL6XPIPERXSTATUS(xpipe_pipe_ch6_rxstatus),
      .IFCPMXPIPECHANNEL7XPIPERXSTATUS(xpipe_pipe_ch7_rxstatus),
      .IFCPMXPIPECHANNEL8XPIPERXSTATUS(xpipe_pipe_ch8_rxstatus),
      .IFCPMXPIPECHANNEL9XPIPERXSTATUS(xpipe_pipe_ch9_rxstatus),
      .IFCPMXPIPECHANNEL10XPIPERXSTATUS(xpipe_pipe_ch10_rxstatus),
      .IFCPMXPIPECHANNEL11XPIPERXSTATUS(xpipe_pipe_ch11_rxstatus),
      .IFCPMXPIPECHANNEL12XPIPERXSTATUS(xpipe_pipe_ch12_rxstatus),
      .IFCPMXPIPECHANNEL13XPIPERXSTATUS(xpipe_pipe_ch13_rxstatus),
      .IFCPMXPIPECHANNEL14XPIPERXSTATUS(xpipe_pipe_ch14_rxstatus),
      .IFCPMXPIPECHANNEL15XPIPERXSTATUS(xpipe_pipe_ch15_rxstatus),
      .IFCPMXPIPECHANNEL0XPIPERXSYNCHEADER(xpipe_pipe_ch0_rxsyncheader),
      .IFCPMXPIPECHANNEL1XPIPERXSYNCHEADER(xpipe_pipe_ch1_rxsyncheader),
      .IFCPMXPIPECHANNEL2XPIPERXSYNCHEADER(xpipe_pipe_ch2_rxsyncheader),
      .IFCPMXPIPECHANNEL3XPIPERXSYNCHEADER(xpipe_pipe_ch3_rxsyncheader),
      .IFCPMXPIPECHANNEL4XPIPERXSYNCHEADER(xpipe_pipe_ch4_rxsyncheader),
      .IFCPMXPIPECHANNEL5XPIPERXSYNCHEADER(xpipe_pipe_ch5_rxsyncheader),
      .IFCPMXPIPECHANNEL6XPIPERXSYNCHEADER(xpipe_pipe_ch6_rxsyncheader),
      .IFCPMXPIPECHANNEL7XPIPERXSYNCHEADER(xpipe_pipe_ch7_rxsyncheader),
      .IFCPMXPIPECHANNEL8XPIPERXSYNCHEADER(xpipe_pipe_ch8_rxsyncheader),
      .IFCPMXPIPECHANNEL9XPIPERXSYNCHEADER(xpipe_pipe_ch9_rxsyncheader),
      .IFCPMXPIPECHANNEL10XPIPERXSYNCHEADER(xpipe_pipe_ch10_rxsyncheader),
      .IFCPMXPIPECHANNEL11XPIPERXSYNCHEADER(xpipe_pipe_ch11_rxsyncheader),
      .IFCPMXPIPECHANNEL12XPIPERXSYNCHEADER(xpipe_pipe_ch12_rxsyncheader),
      .IFCPMXPIPECHANNEL13XPIPERXSYNCHEADER(xpipe_pipe_ch13_rxsyncheader),
      .IFCPMXPIPECHANNEL14XPIPERXSYNCHEADER(xpipe_pipe_ch14_rxsyncheader),
      .IFCPMXPIPECHANNEL15XPIPERXSYNCHEADER(xpipe_pipe_ch15_rxsyncheader),
      .IFCPMXPIPECHANNEL0XPIPERXTERMINATION(xpipe_pipe_ch0_rxtermination),
      .IFCPMXPIPECHANNEL1XPIPERXTERMINATION(xpipe_pipe_ch1_rxtermination),
      .IFCPMXPIPECHANNEL2XPIPERXTERMINATION(xpipe_pipe_ch2_rxtermination),
      .IFCPMXPIPECHANNEL3XPIPERXTERMINATION(xpipe_pipe_ch3_rxtermination),
      .IFCPMXPIPECHANNEL4XPIPERXTERMINATION(xpipe_pipe_ch4_rxtermination),
      .IFCPMXPIPECHANNEL5XPIPERXTERMINATION(xpipe_pipe_ch5_rxtermination),
      .IFCPMXPIPECHANNEL6XPIPERXTERMINATION(xpipe_pipe_ch6_rxtermination),
      .IFCPMXPIPECHANNEL7XPIPERXTERMINATION(xpipe_pipe_ch7_rxtermination),
      .IFCPMXPIPECHANNEL8XPIPERXTERMINATION(xpipe_pipe_ch8_rxtermination),
      .IFCPMXPIPECHANNEL9XPIPERXTERMINATION(xpipe_pipe_ch9_rxtermination),
      .IFCPMXPIPECHANNEL10XPIPERXTERMINATION(xpipe_pipe_ch10_rxtermination),
      .IFCPMXPIPECHANNEL11XPIPERXTERMINATION(xpipe_pipe_ch11_rxtermination),
      .IFCPMXPIPECHANNEL12XPIPERXTERMINATION(xpipe_pipe_ch12_rxtermination),
      .IFCPMXPIPECHANNEL13XPIPERXTERMINATION(xpipe_pipe_ch13_rxtermination),
      .IFCPMXPIPECHANNEL14XPIPERXTERMINATION(xpipe_pipe_ch14_rxtermination),
      .IFCPMXPIPECHANNEL15XPIPERXTERMINATION(xpipe_pipe_ch15_rxtermination),
      .IFCPMXPIPECHANNEL0XPIPERXVALID(xpipe_pipe_ch0_rxvalid),
      .IFCPMXPIPECHANNEL1XPIPERXVALID(xpipe_pipe_ch1_rxvalid),
      .IFCPMXPIPECHANNEL2XPIPERXVALID(xpipe_pipe_ch2_rxvalid),
      .IFCPMXPIPECHANNEL3XPIPERXVALID(xpipe_pipe_ch3_rxvalid),
      .IFCPMXPIPECHANNEL4XPIPERXVALID(xpipe_pipe_ch4_rxvalid),
      .IFCPMXPIPECHANNEL5XPIPERXVALID(xpipe_pipe_ch5_rxvalid),
      .IFCPMXPIPECHANNEL6XPIPERXVALID(xpipe_pipe_ch6_rxvalid),
      .IFCPMXPIPECHANNEL7XPIPERXVALID(xpipe_pipe_ch7_rxvalid),
      .IFCPMXPIPECHANNEL8XPIPERXVALID(xpipe_pipe_ch8_rxvalid),
      .IFCPMXPIPECHANNEL9XPIPERXVALID(xpipe_pipe_ch9_rxvalid),
      .IFCPMXPIPECHANNEL10XPIPERXVALID(xpipe_pipe_ch10_rxvalid),
      .IFCPMXPIPECHANNEL11XPIPERXVALID(xpipe_pipe_ch11_rxvalid),
      .IFCPMXPIPECHANNEL12XPIPERXVALID(xpipe_pipe_ch12_rxvalid),
      .IFCPMXPIPECHANNEL13XPIPERXVALID(xpipe_pipe_ch13_rxvalid),
      .IFCPMXPIPECHANNEL14XPIPERXVALID(xpipe_pipe_ch14_rxvalid),
      .IFCPMXPIPECHANNEL15XPIPERXVALID(xpipe_pipe_ch15_rxvalid),
      .IFCPMXPIPECHANNEL0XPIPETXCHARISK(xpipe_pipe_ch0_txcharisk),
      .IFCPMXPIPECHANNEL1XPIPETXCHARISK(xpipe_pipe_ch1_txcharisk),
      .IFCPMXPIPECHANNEL2XPIPETXCHARISK(xpipe_pipe_ch2_txcharisk),
      .IFCPMXPIPECHANNEL3XPIPETXCHARISK(xpipe_pipe_ch3_txcharisk),
      .IFCPMXPIPECHANNEL4XPIPETXCHARISK(xpipe_pipe_ch4_txcharisk),
      .IFCPMXPIPECHANNEL5XPIPETXCHARISK(xpipe_pipe_ch5_txcharisk),
      .IFCPMXPIPECHANNEL6XPIPETXCHARISK(xpipe_pipe_ch6_txcharisk),
      .IFCPMXPIPECHANNEL7XPIPETXCHARISK(xpipe_pipe_ch7_txcharisk),
      .IFCPMXPIPECHANNEL8XPIPETXCHARISK(xpipe_pipe_ch8_txcharisk),
      .IFCPMXPIPECHANNEL9XPIPETXCHARISK(xpipe_pipe_ch9_txcharisk),
      .IFCPMXPIPECHANNEL10XPIPETXCHARISK(xpipe_pipe_ch10_txcharisk),
      .IFCPMXPIPECHANNEL11XPIPETXCHARISK(xpipe_pipe_ch11_txcharisk),
      .IFCPMXPIPECHANNEL12XPIPETXCHARISK(xpipe_pipe_ch12_txcharisk),
      .IFCPMXPIPECHANNEL13XPIPETXCHARISK(xpipe_pipe_ch13_txcharisk),
      .IFCPMXPIPECHANNEL14XPIPETXCHARISK(xpipe_pipe_ch14_txcharisk),
      .IFCPMXPIPECHANNEL15XPIPETXCHARISK(xpipe_pipe_ch15_txcharisk),
      .IFCPMXPIPECHANNEL0XPIPETXCOMPLIANCE(xpipe_pipe_ch0_txcompliance),
      .IFCPMXPIPECHANNEL1XPIPETXCOMPLIANCE(xpipe_pipe_ch1_txcompliance),
      .IFCPMXPIPECHANNEL2XPIPETXCOMPLIANCE(xpipe_pipe_ch2_txcompliance),
      .IFCPMXPIPECHANNEL3XPIPETXCOMPLIANCE(xpipe_pipe_ch3_txcompliance),
      .IFCPMXPIPECHANNEL4XPIPETXCOMPLIANCE(xpipe_pipe_ch4_txcompliance),
      .IFCPMXPIPECHANNEL5XPIPETXCOMPLIANCE(xpipe_pipe_ch5_txcompliance),
      .IFCPMXPIPECHANNEL6XPIPETXCOMPLIANCE(xpipe_pipe_ch6_txcompliance),
      .IFCPMXPIPECHANNEL7XPIPETXCOMPLIANCE(xpipe_pipe_ch7_txcompliance),
      .IFCPMXPIPECHANNEL8XPIPETXCOMPLIANCE(xpipe_pipe_ch8_txcompliance),
      .IFCPMXPIPECHANNEL9XPIPETXCOMPLIANCE(xpipe_pipe_ch9_txcompliance),
      .IFCPMXPIPECHANNEL10XPIPETXCOMPLIANCE(xpipe_pipe_ch10_txcompliance),
      .IFCPMXPIPECHANNEL11XPIPETXCOMPLIANCE(xpipe_pipe_ch11_txcompliance),
      .IFCPMXPIPECHANNEL12XPIPETXCOMPLIANCE(xpipe_pipe_ch12_txcompliance),
      .IFCPMXPIPECHANNEL13XPIPETXCOMPLIANCE(xpipe_pipe_ch13_txcompliance),
      .IFCPMXPIPECHANNEL14XPIPETXCOMPLIANCE(xpipe_pipe_ch14_txcompliance),
      .IFCPMXPIPECHANNEL15XPIPETXCOMPLIANCE(xpipe_pipe_ch15_txcompliance),
      .IFCPMXPIPECHANNEL0XPIPETXDATA(xpipe_pipe_ch0_txdata),
      .IFCPMXPIPECHANNEL1XPIPETXDATA(xpipe_pipe_ch1_txdata),
      .IFCPMXPIPECHANNEL2XPIPETXDATA(xpipe_pipe_ch2_txdata),
      .IFCPMXPIPECHANNEL3XPIPETXDATA(xpipe_pipe_ch3_txdata),
      .IFCPMXPIPECHANNEL4XPIPETXDATA(xpipe_pipe_ch4_txdata),
      .IFCPMXPIPECHANNEL5XPIPETXDATA(xpipe_pipe_ch5_txdata),
      .IFCPMXPIPECHANNEL6XPIPETXDATA(xpipe_pipe_ch6_txdata),
      .IFCPMXPIPECHANNEL7XPIPETXDATA(xpipe_pipe_ch7_txdata),
      .IFCPMXPIPECHANNEL8XPIPETXDATA(xpipe_pipe_ch8_txdata),
      .IFCPMXPIPECHANNEL9XPIPETXDATA(xpipe_pipe_ch9_txdata),
      .IFCPMXPIPECHANNEL10XPIPETXDATA(xpipe_pipe_ch10_txdata),
      .IFCPMXPIPECHANNEL11XPIPETXDATA(xpipe_pipe_ch11_txdata),
      .IFCPMXPIPECHANNEL12XPIPETXDATA(xpipe_pipe_ch12_txdata),
      .IFCPMXPIPECHANNEL13XPIPETXDATA(xpipe_pipe_ch13_txdata),
      .IFCPMXPIPECHANNEL14XPIPETXDATA(xpipe_pipe_ch14_txdata),
      .IFCPMXPIPECHANNEL15XPIPETXDATA(xpipe_pipe_ch15_txdata),
      .IFCPMXPIPECHANNEL0XPIPETXDATAVALID(xpipe_pipe_ch0_txdatavalid),
      .IFCPMXPIPECHANNEL1XPIPETXDATAVALID(xpipe_pipe_ch1_txdatavalid),
      .IFCPMXPIPECHANNEL2XPIPETXDATAVALID(xpipe_pipe_ch2_txdatavalid),
      .IFCPMXPIPECHANNEL3XPIPETXDATAVALID(xpipe_pipe_ch3_txdatavalid),
      .IFCPMXPIPECHANNEL4XPIPETXDATAVALID(xpipe_pipe_ch4_txdatavalid),
      .IFCPMXPIPECHANNEL5XPIPETXDATAVALID(xpipe_pipe_ch5_txdatavalid),
      .IFCPMXPIPECHANNEL6XPIPETXDATAVALID(xpipe_pipe_ch6_txdatavalid),
      .IFCPMXPIPECHANNEL7XPIPETXDATAVALID(xpipe_pipe_ch7_txdatavalid),
      .IFCPMXPIPECHANNEL8XPIPETXDATAVALID(xpipe_pipe_ch8_txdatavalid),
      .IFCPMXPIPECHANNEL9XPIPETXDATAVALID(xpipe_pipe_ch9_txdatavalid),
      .IFCPMXPIPECHANNEL10XPIPETXDATAVALID(xpipe_pipe_ch10_txdatavalid),
      .IFCPMXPIPECHANNEL11XPIPETXDATAVALID(xpipe_pipe_ch11_txdatavalid),
      .IFCPMXPIPECHANNEL12XPIPETXDATAVALID(xpipe_pipe_ch12_txdatavalid),
      .IFCPMXPIPECHANNEL13XPIPETXDATAVALID(xpipe_pipe_ch13_txdatavalid),
      .IFCPMXPIPECHANNEL14XPIPETXDATAVALID(xpipe_pipe_ch14_txdatavalid),
      .IFCPMXPIPECHANNEL15XPIPETXDATAVALID(xpipe_pipe_ch15_txdatavalid),
      .IFCPMXPIPECHANNEL0XPIPETXDEEMPH(xpipe_pipe_ch0_txdeemph),
      .IFCPMXPIPECHANNEL1XPIPETXDEEMPH(xpipe_pipe_ch1_txdeemph),
      .IFCPMXPIPECHANNEL2XPIPETXDEEMPH(xpipe_pipe_ch2_txdeemph),
      .IFCPMXPIPECHANNEL3XPIPETXDEEMPH(xpipe_pipe_ch3_txdeemph),
      .IFCPMXPIPECHANNEL4XPIPETXDEEMPH(xpipe_pipe_ch4_txdeemph),
      .IFCPMXPIPECHANNEL5XPIPETXDEEMPH(xpipe_pipe_ch5_txdeemph),
      .IFCPMXPIPECHANNEL6XPIPETXDEEMPH(xpipe_pipe_ch6_txdeemph),
      .IFCPMXPIPECHANNEL7XPIPETXDEEMPH(xpipe_pipe_ch7_txdeemph),
      .IFCPMXPIPECHANNEL8XPIPETXDEEMPH(xpipe_pipe_ch8_txdeemph),
      .IFCPMXPIPECHANNEL9XPIPETXDEEMPH(xpipe_pipe_ch9_txdeemph),
      .IFCPMXPIPECHANNEL10XPIPETXDEEMPH(xpipe_pipe_ch10_txdeemph),
      .IFCPMXPIPECHANNEL11XPIPETXDEEMPH(xpipe_pipe_ch11_txdeemph),
      .IFCPMXPIPECHANNEL12XPIPETXDEEMPH(xpipe_pipe_ch12_txdeemph),
      .IFCPMXPIPECHANNEL13XPIPETXDEEMPH(xpipe_pipe_ch13_txdeemph),
      .IFCPMXPIPECHANNEL14XPIPETXDEEMPH(xpipe_pipe_ch14_txdeemph),
      .IFCPMXPIPECHANNEL15XPIPETXDEEMPH(xpipe_pipe_ch15_txdeemph),
      .IFCPMXPIPECHANNEL0XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch0_txdetectrxloopback),
      .IFCPMXPIPECHANNEL1XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch1_txdetectrxloopback),
      .IFCPMXPIPECHANNEL2XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch2_txdetectrxloopback),
      .IFCPMXPIPECHANNEL3XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch3_txdetectrxloopback),
      .IFCPMXPIPECHANNEL4XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch4_txdetectrxloopback),
      .IFCPMXPIPECHANNEL5XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch5_txdetectrxloopback),
      .IFCPMXPIPECHANNEL6XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch6_txdetectrxloopback),
      .IFCPMXPIPECHANNEL7XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch7_txdetectrxloopback),
      .IFCPMXPIPECHANNEL8XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch8_txdetectrxloopback),
      .IFCPMXPIPECHANNEL9XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch9_txdetectrxloopback),
      .IFCPMXPIPECHANNEL10XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch10_txdetectrxloopback),
      .IFCPMXPIPECHANNEL11XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch11_txdetectrxloopback),
      .IFCPMXPIPECHANNEL12XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch12_txdetectrxloopback),
      .IFCPMXPIPECHANNEL13XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch13_txdetectrxloopback),
      .IFCPMXPIPECHANNEL14XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch14_txdetectrxloopback),
      .IFCPMXPIPECHANNEL15XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch15_txdetectrxloopback),
      .IFCPMXPIPECHANNEL0XPIPETXELECIDLE(xpipe_pipe_ch0_txelecidle),
      .IFCPMXPIPECHANNEL1XPIPETXELECIDLE(xpipe_pipe_ch1_txelecidle),
      .IFCPMXPIPECHANNEL2XPIPETXELECIDLE(xpipe_pipe_ch2_txelecidle),
      .IFCPMXPIPECHANNEL3XPIPETXELECIDLE(xpipe_pipe_ch3_txelecidle),
      .IFCPMXPIPECHANNEL4XPIPETXELECIDLE(xpipe_pipe_ch4_txelecidle),
      .IFCPMXPIPECHANNEL5XPIPETXELECIDLE(xpipe_pipe_ch5_txelecidle),
      .IFCPMXPIPECHANNEL6XPIPETXELECIDLE(xpipe_pipe_ch6_txelecidle),
      .IFCPMXPIPECHANNEL7XPIPETXELECIDLE(xpipe_pipe_ch7_txelecidle),
      .IFCPMXPIPECHANNEL8XPIPETXELECIDLE(xpipe_pipe_ch8_txelecidle),
      .IFCPMXPIPECHANNEL9XPIPETXELECIDLE(xpipe_pipe_ch9_txelecidle),
      .IFCPMXPIPECHANNEL10XPIPETXELECIDLE(xpipe_pipe_ch10_txelecidle),
      .IFCPMXPIPECHANNEL11XPIPETXELECIDLE(xpipe_pipe_ch11_txelecidle),
      .IFCPMXPIPECHANNEL12XPIPETXELECIDLE(xpipe_pipe_ch12_txelecidle),
      .IFCPMXPIPECHANNEL13XPIPETXELECIDLE(xpipe_pipe_ch13_txelecidle),
      .IFCPMXPIPECHANNEL14XPIPETXELECIDLE(xpipe_pipe_ch14_txelecidle),
      .IFCPMXPIPECHANNEL15XPIPETXELECIDLE(xpipe_pipe_ch15_txelecidle),
      .IFCPMXPIPECHANNEL0XPIPETXMAINCURSOR(xpipe_pipe_ch0_txmaincursor),
      .IFCPMXPIPECHANNEL1XPIPETXMAINCURSOR(xpipe_pipe_ch1_txmaincursor),
      .IFCPMXPIPECHANNEL2XPIPETXMAINCURSOR(xpipe_pipe_ch2_txmaincursor),
      .IFCPMXPIPECHANNEL3XPIPETXMAINCURSOR(xpipe_pipe_ch3_txmaincursor),
      .IFCPMXPIPECHANNEL4XPIPETXMAINCURSOR(xpipe_pipe_ch4_txmaincursor),
      .IFCPMXPIPECHANNEL5XPIPETXMAINCURSOR(xpipe_pipe_ch5_txmaincursor),
      .IFCPMXPIPECHANNEL6XPIPETXMAINCURSOR(xpipe_pipe_ch6_txmaincursor),
      .IFCPMXPIPECHANNEL7XPIPETXMAINCURSOR(xpipe_pipe_ch7_txmaincursor),
      .IFCPMXPIPECHANNEL8XPIPETXMAINCURSOR(xpipe_pipe_ch8_txmaincursor),
      .IFCPMXPIPECHANNEL9XPIPETXMAINCURSOR(xpipe_pipe_ch9_txmaincursor),
      .IFCPMXPIPECHANNEL10XPIPETXMAINCURSOR(xpipe_pipe_ch10_txmaincursor),
      .IFCPMXPIPECHANNEL11XPIPETXMAINCURSOR(xpipe_pipe_ch11_txmaincursor),
      .IFCPMXPIPECHANNEL12XPIPETXMAINCURSOR(xpipe_pipe_ch12_txmaincursor),
      .IFCPMXPIPECHANNEL13XPIPETXMAINCURSOR(xpipe_pipe_ch13_txmaincursor),
      .IFCPMXPIPECHANNEL14XPIPETXMAINCURSOR(xpipe_pipe_ch14_txmaincursor),
      .IFCPMXPIPECHANNEL15XPIPETXMAINCURSOR(xpipe_pipe_ch15_txmaincursor),
      .IFCPMXPIPECHANNEL0XPIPETXMARGIN(xpipe_pipe_ch0_txmargin),
      .IFCPMXPIPECHANNEL1XPIPETXMARGIN(xpipe_pipe_ch1_txmargin),
      .IFCPMXPIPECHANNEL2XPIPETXMARGIN(xpipe_pipe_ch2_txmargin),
      .IFCPMXPIPECHANNEL3XPIPETXMARGIN(xpipe_pipe_ch3_txmargin),
      .IFCPMXPIPECHANNEL4XPIPETXMARGIN(xpipe_pipe_ch4_txmargin),
      .IFCPMXPIPECHANNEL5XPIPETXMARGIN(xpipe_pipe_ch5_txmargin),
      .IFCPMXPIPECHANNEL6XPIPETXMARGIN(xpipe_pipe_ch6_txmargin),
      .IFCPMXPIPECHANNEL7XPIPETXMARGIN(xpipe_pipe_ch7_txmargin),
      .IFCPMXPIPECHANNEL8XPIPETXMARGIN(xpipe_pipe_ch8_txmargin),
      .IFCPMXPIPECHANNEL9XPIPETXMARGIN(xpipe_pipe_ch9_txmargin),
      .IFCPMXPIPECHANNEL10XPIPETXMARGIN(xpipe_pipe_ch10_txmargin),
      .IFCPMXPIPECHANNEL11XPIPETXMARGIN(xpipe_pipe_ch11_txmargin),
      .IFCPMXPIPECHANNEL12XPIPETXMARGIN(xpipe_pipe_ch12_txmargin),
      .IFCPMXPIPECHANNEL13XPIPETXMARGIN(xpipe_pipe_ch13_txmargin),
      .IFCPMXPIPECHANNEL14XPIPETXMARGIN(xpipe_pipe_ch14_txmargin),
      .IFCPMXPIPECHANNEL15XPIPETXMARGIN(xpipe_pipe_ch15_txmargin),
      .IFCPMXPIPECHANNEL0XPIPETXPOSTCURSOR(xpipe_pipe_ch0_txpostcursor),
      .IFCPMXPIPECHANNEL1XPIPETXPOSTCURSOR(xpipe_pipe_ch1_txpostcursor),
      .IFCPMXPIPECHANNEL2XPIPETXPOSTCURSOR(xpipe_pipe_ch2_txpostcursor),
      .IFCPMXPIPECHANNEL3XPIPETXPOSTCURSOR(xpipe_pipe_ch3_txpostcursor),
      .IFCPMXPIPECHANNEL4XPIPETXPOSTCURSOR(xpipe_pipe_ch4_txpostcursor),
      .IFCPMXPIPECHANNEL5XPIPETXPOSTCURSOR(xpipe_pipe_ch5_txpostcursor),
      .IFCPMXPIPECHANNEL6XPIPETXPOSTCURSOR(xpipe_pipe_ch6_txpostcursor),
      .IFCPMXPIPECHANNEL7XPIPETXPOSTCURSOR(xpipe_pipe_ch7_txpostcursor),
      .IFCPMXPIPECHANNEL8XPIPETXPOSTCURSOR(xpipe_pipe_ch8_txpostcursor),
      .IFCPMXPIPECHANNEL9XPIPETXPOSTCURSOR(xpipe_pipe_ch9_txpostcursor),
      .IFCPMXPIPECHANNEL10XPIPETXPOSTCURSOR(xpipe_pipe_ch10_txpostcursor),
      .IFCPMXPIPECHANNEL11XPIPETXPOSTCURSOR(xpipe_pipe_ch11_txpostcursor),
      .IFCPMXPIPECHANNEL12XPIPETXPOSTCURSOR(xpipe_pipe_ch12_txpostcursor),
      .IFCPMXPIPECHANNEL13XPIPETXPOSTCURSOR(xpipe_pipe_ch13_txpostcursor),
      .IFCPMXPIPECHANNEL14XPIPETXPOSTCURSOR(xpipe_pipe_ch14_txpostcursor),
      .IFCPMXPIPECHANNEL15XPIPETXPOSTCURSOR(xpipe_pipe_ch15_txpostcursor),
      .IFCPMXPIPECHANNEL0XPIPETXPRECURSOR(xpipe_pipe_ch0_txprecursor),
      .IFCPMXPIPECHANNEL1XPIPETXPRECURSOR(xpipe_pipe_ch1_txprecursor),
      .IFCPMXPIPECHANNEL2XPIPETXPRECURSOR(xpipe_pipe_ch2_txprecursor),
      .IFCPMXPIPECHANNEL3XPIPETXPRECURSOR(xpipe_pipe_ch3_txprecursor),
      .IFCPMXPIPECHANNEL4XPIPETXPRECURSOR(xpipe_pipe_ch4_txprecursor),
      .IFCPMXPIPECHANNEL5XPIPETXPRECURSOR(xpipe_pipe_ch5_txprecursor),
      .IFCPMXPIPECHANNEL6XPIPETXPRECURSOR(xpipe_pipe_ch6_txprecursor),
      .IFCPMXPIPECHANNEL7XPIPETXPRECURSOR(xpipe_pipe_ch7_txprecursor),
      .IFCPMXPIPECHANNEL8XPIPETXPRECURSOR(xpipe_pipe_ch8_txprecursor),
      .IFCPMXPIPECHANNEL9XPIPETXPRECURSOR(xpipe_pipe_ch9_txprecursor),
      .IFCPMXPIPECHANNEL10XPIPETXPRECURSOR(xpipe_pipe_ch10_txprecursor),
      .IFCPMXPIPECHANNEL11XPIPETXPRECURSOR(xpipe_pipe_ch11_txprecursor),
      .IFCPMXPIPECHANNEL12XPIPETXPRECURSOR(xpipe_pipe_ch12_txprecursor),
      .IFCPMXPIPECHANNEL13XPIPETXPRECURSOR(xpipe_pipe_ch13_txprecursor),
      .IFCPMXPIPECHANNEL14XPIPETXPRECURSOR(xpipe_pipe_ch14_txprecursor),
      .IFCPMXPIPECHANNEL15XPIPETXPRECURSOR(xpipe_pipe_ch15_txprecursor),
      .IFCPMXPIPECHANNEL0XPIPETXSTARTBLOCK(xpipe_pipe_ch0_txstartblock),
      .IFCPMXPIPECHANNEL1XPIPETXSTARTBLOCK(xpipe_pipe_ch1_txstartblock),
      .IFCPMXPIPECHANNEL2XPIPETXSTARTBLOCK(xpipe_pipe_ch2_txstartblock),
      .IFCPMXPIPECHANNEL3XPIPETXSTARTBLOCK(xpipe_pipe_ch3_txstartblock),
      .IFCPMXPIPECHANNEL4XPIPETXSTARTBLOCK(xpipe_pipe_ch4_txstartblock),
      .IFCPMXPIPECHANNEL5XPIPETXSTARTBLOCK(xpipe_pipe_ch5_txstartblock),
      .IFCPMXPIPECHANNEL6XPIPETXSTARTBLOCK(xpipe_pipe_ch6_txstartblock),
      .IFCPMXPIPECHANNEL7XPIPETXSTARTBLOCK(xpipe_pipe_ch7_txstartblock),
      .IFCPMXPIPECHANNEL8XPIPETXSTARTBLOCK(xpipe_pipe_ch8_txstartblock),
      .IFCPMXPIPECHANNEL9XPIPETXSTARTBLOCK(xpipe_pipe_ch9_txstartblock),
      .IFCPMXPIPECHANNEL10XPIPETXSTARTBLOCK(xpipe_pipe_ch10_txstartblock),
      .IFCPMXPIPECHANNEL11XPIPETXSTARTBLOCK(xpipe_pipe_ch11_txstartblock),
      .IFCPMXPIPECHANNEL12XPIPETXSTARTBLOCK(xpipe_pipe_ch12_txstartblock),
      .IFCPMXPIPECHANNEL13XPIPETXSTARTBLOCK(xpipe_pipe_ch13_txstartblock),
      .IFCPMXPIPECHANNEL14XPIPETXSTARTBLOCK(xpipe_pipe_ch14_txstartblock),
      .IFCPMXPIPECHANNEL15XPIPETXSTARTBLOCK(xpipe_pipe_ch15_txstartblock),
      .IFCPMXPIPECHANNEL0XPIPETXSWING(xpipe_pipe_ch0_txswing),
      .IFCPMXPIPECHANNEL1XPIPETXSWING(xpipe_pipe_ch1_txswing),
      .IFCPMXPIPECHANNEL2XPIPETXSWING(xpipe_pipe_ch2_txswing),
      .IFCPMXPIPECHANNEL3XPIPETXSWING(xpipe_pipe_ch3_txswing),
      .IFCPMXPIPECHANNEL4XPIPETXSWING(xpipe_pipe_ch4_txswing),
      .IFCPMXPIPECHANNEL5XPIPETXSWING(xpipe_pipe_ch5_txswing),
      .IFCPMXPIPECHANNEL6XPIPETXSWING(xpipe_pipe_ch6_txswing),
      .IFCPMXPIPECHANNEL7XPIPETXSWING(xpipe_pipe_ch7_txswing),
      .IFCPMXPIPECHANNEL8XPIPETXSWING(xpipe_pipe_ch8_txswing),
      .IFCPMXPIPECHANNEL9XPIPETXSWING(xpipe_pipe_ch9_txswing),
      .IFCPMXPIPECHANNEL10XPIPETXSWING(xpipe_pipe_ch10_txswing),
      .IFCPMXPIPECHANNEL11XPIPETXSWING(xpipe_pipe_ch11_txswing),
      .IFCPMXPIPECHANNEL12XPIPETXSWING(xpipe_pipe_ch12_txswing),
      .IFCPMXPIPECHANNEL13XPIPETXSWING(xpipe_pipe_ch13_txswing),
      .IFCPMXPIPECHANNEL14XPIPETXSWING(xpipe_pipe_ch14_txswing),
      .IFCPMXPIPECHANNEL15XPIPETXSWING(xpipe_pipe_ch15_txswing),
      .IFCPMXPIPECHANNEL0XPIPETXSYNCHEADER(xpipe_pipe_ch0_txsyncheader),
      .IFCPMXPIPECHANNEL1XPIPETXSYNCHEADER(xpipe_pipe_ch1_txsyncheader),
      .IFCPMXPIPECHANNEL2XPIPETXSYNCHEADER(xpipe_pipe_ch2_txsyncheader),
      .IFCPMXPIPECHANNEL3XPIPETXSYNCHEADER(xpipe_pipe_ch3_txsyncheader),
      .IFCPMXPIPECHANNEL4XPIPETXSYNCHEADER(xpipe_pipe_ch4_txsyncheader),
      .IFCPMXPIPECHANNEL5XPIPETXSYNCHEADER(xpipe_pipe_ch5_txsyncheader),
      .IFCPMXPIPECHANNEL6XPIPETXSYNCHEADER(xpipe_pipe_ch6_txsyncheader),
      .IFCPMXPIPECHANNEL7XPIPETXSYNCHEADER(xpipe_pipe_ch7_txsyncheader),
      .IFCPMXPIPECHANNEL8XPIPETXSYNCHEADER(xpipe_pipe_ch8_txsyncheader),
      .IFCPMXPIPECHANNEL9XPIPETXSYNCHEADER(xpipe_pipe_ch9_txsyncheader),
      .IFCPMXPIPECHANNEL10XPIPETXSYNCHEADER(xpipe_pipe_ch10_txsyncheader),
      .IFCPMXPIPECHANNEL11XPIPETXSYNCHEADER(xpipe_pipe_ch11_txsyncheader),
      .IFCPMXPIPECHANNEL12XPIPETXSYNCHEADER(xpipe_pipe_ch12_txsyncheader),
      .IFCPMXPIPECHANNEL13XPIPETXSYNCHEADER(xpipe_pipe_ch13_txsyncheader),
      .IFCPMXPIPECHANNEL14XPIPETXSYNCHEADER(xpipe_pipe_ch14_txsyncheader),
      .IFCPMXPIPECHANNEL15XPIPETXSYNCHEADER(xpipe_pipe_ch15_txsyncheader),

      .IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP(xpipe_hsdp_rxgearboxslip),
      .IFCPMXPIPEHSDPCHANNEL0XPIPERXPCSRESET(xpipe_hsdp_rxpcsreset),
      .IFCPMXPIPEHSDPCHANNEL0XPIPETXHEADER(xpipe_hsdp_txheader),
      .IFCPMXPIPEHSDPCHANNEL0XPIPETXSEQUENCE(xpipe_hsdp_txsequence),
      .IFCPMXPIPEHSDPCHANNEL0XPIPERXDATAVALID(xpipe_hsdp_rxdatavalid),
      .IFCPMXPIPEHSDPCHANNEL0XPIPERXHEADER(xpipe_hsdp_rxheader),
      .IFCPMXPIPEHSDPCHANNEL0XPIPERXHEADERVALID(xpipe_hsdp_rxheadervalid),
      .IFCPMXPIPEHSDPCHANNEL0XPIPERXRESETDONE(xpipe_hsdp_rxresetdone),
      .IFCPMXPIPEHSDPCHANNEL0XPIPETXRESETDONE(xpipe_hsdp_txresetdone),

      .IFCPMXPIPEHSDPCHANNEL1XPIPERXGEARBOXSLIP(xpipe_hsdp_rxgearboxslip_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPERXPCSRESET(xpipe_hsdp_rxpcsreset_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPETXHEADER(xpipe_hsdp_txheader_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPETXSEQUENCE(xpipe_hsdp_txsequence_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPERXDATAVALID(xpipe_hsdp_rxdatavalid_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPERXHEADER(xpipe_hsdp_rxheader_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPERXHEADERVALID(xpipe_hsdp_rxheadervalid_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPERXRESETDONE(xpipe_hsdp_rxresetdone_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPETXRESETDONE(xpipe_hsdp_txresetdone_1),

      .IFCPMXPIPEHSDPCHANNEL2XPIPERXGEARBOXSLIP(xpipe_hsdp_rxgearboxslip_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPERXPCSRESET(xpipe_hsdp_rxpcsreset_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPETXHEADER(xpipe_hsdp_txheader_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPETXSEQUENCE(xpipe_hsdp_txsequence_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPERXDATAVALID(xpipe_hsdp_rxdatavalid_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPERXHEADER(xpipe_hsdp_rxheader_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPERXHEADERVALID(xpipe_hsdp_rxheadervalid_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPERXRESETDONE(xpipe_hsdp_rxresetdone_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPETXRESETDONE(xpipe_hsdp_txresetdone_2),

      .IFCPMXPIPEQUAD0XPIPERXMARGINREQACK(xpipe_rxmarginreqack),
      .IFCPMXPIPEQUAD1XPIPERXMARGINREQACK(xpipe_rxmarginreqack_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINREQACK(xpipe_rxmarginreqack_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINREQACK(xpipe_rxmarginreqack_3),
      .IFCPMXPIPEQUAD0XPIPERXMARGINREQCMD(xpipe_rxmarginreqcmd), //XPIPE_RXMARGINREQCMD
      .IFCPMXPIPEQUAD1XPIPERXMARGINREQCMD(xpipe_rxmarginreqcmd_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINREQCMD(xpipe_rxmarginreqcmd_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINREQCMD(xpipe_rxmarginreqcmd_3),
      .IFCPMXPIPEQUAD0XPIPERXMARGINREQLANENUM(xpipe_rxmarginreqlanenum),
      .IFCPMXPIPEQUAD1XPIPERXMARGINREQLANENUM(xpipe_rxmarginreqlanenum_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINREQLANENUM(xpipe_rxmarginreqlanenum_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINREQLANENUM(xpipe_rxmarginreqlanenum_3),
      .IFCPMXPIPEQUAD0XPIPERXMARGINREQPAYLOAD(xpipe_rxmarginreqpayload),
      .IFCPMXPIPEQUAD1XPIPERXMARGINREQPAYLOAD(xpipe_rxmarginreqpayload_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINREQPAYLOAD(xpipe_rxmarginreqpayload_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINREQPAYLOAD(xpipe_rxmarginreqpayload_3),
      .IFCPMXPIPEQUAD0XPIPERXMARGINREQREQ(xpipe_rxmarginreqreq),
      .IFCPMXPIPEQUAD1XPIPERXMARGINREQREQ(xpipe_rxmarginreqreq_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINREQREQ(xpipe_rxmarginreqreq_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINREQREQ(xpipe_rxmarginreqreq_3),
      .IFCPMXPIPEQUAD0XPIPERXMARGINRESACK(xpipe_rxmarginresack),
      .IFCPMXPIPEQUAD1XPIPERXMARGINRESACK(xpipe_rxmarginresack_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINRESACK(xpipe_rxmarginresack_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINRESACK(xpipe_rxmarginresack_3),
      .IFCPMXPIPEQUAD0XPIPERXMARGINRESCMD(xpipe_rxmarginrescmd),
      .IFCPMXPIPEQUAD1XPIPERXMARGINRESCMD(xpipe_rxmarginrescmd_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINRESCMD(xpipe_rxmarginrescmd_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINRESCMD(xpipe_rxmarginrescmd_3),
      .IFCPMXPIPEQUAD0XPIPERXMARGINRESLANENUM(xpipe_rxmarginreslanenum),
      .IFCPMXPIPEQUAD1XPIPERXMARGINRESLANENUM(xpipe_rxmarginreslanenum_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINRESLANENUM(xpipe_rxmarginreslanenum_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINRESLANENUM(xpipe_rxmarginreslanenum_3),
      .IFCPMXPIPEQUAD0XPIPERXMARGINRESPAYLOAD(xpipe_rxmarginrespayload),
      .IFCPMXPIPEQUAD1XPIPERXMARGINRESPAYLOAD(xpipe_rxmarginrespayload_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINRESPAYLOAD(xpipe_rxmarginrespayload_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINRESPAYLOAD(xpipe_rxmarginrespayload_3),
      .IFCPMXPIPEQUAD0XPIPERXMARGINRESREQ(xpipe_rxmarginresreq),
      .IFCPMXPIPEQUAD1XPIPERXMARGINRESREQ(xpipe_rxmarginresreq_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINRESREQ(xpipe_rxmarginresreq_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINRESREQ(xpipe_rxmarginresreq_3),

      .IFCPMXPIPEHSDPLINKXPIPEGTRXOUTCLK(xpipe_gt_rxoutclk),
      .IFCPMXPIPEHSDPLINKXPIPEGTRXUSRCLK(xpipe_gt_rxusrclk),
      .IFCPMXPIPEINTQUADXPIPEPHYREADYFRBOT(xpipe_phyready_fr_bot),
      .IFCPMXPIPEINTQUADXPIPEPHYREADYTOBOT(xpipe_phyready_to_bot),

      .IFCPMXPIPELINK0XPIPEBUFGTCE(xpipe_bufgtce),
      .IFCPMXPIPELINK0XPIPEBUFGTCEMASK(xpipe_bufgtce_mask),
      .IFCPMXPIPELINK0XPIPEBUFGTDIV(xpipe_bufgtdiv),
      .IFCPMXPIPELINK0XPIPEBUFGTRST(xpipe_bufgtrst),
      .IFCPMXPIPELINK0XPIPEBUFGTRSTMASK(xpipe_bufgtrst_mask),
      .IFCPMXPIPELINK0XPIPEGTOUTCLK(xpipe_gt_outclk),
      .IFCPMXPIPELINK0XPIPEGTPIPECLK(xpipe_gt_pipeclk),
      .IFCPMXPIPELINK0XPIPEPCIELINKREACHTARGET(xpipe_pcielinkreachtarget),
      .IFCPMXPIPELINK0XPIPEPCIELTSSMSTATE(xpipe_pcieltssmstate),
      .IFCPMXPIPELINK0XPIPEPCIEPERSTN(xpipe_pcie_perst_n),
      .IFCPMXPIPELINK0XPIPEPHYESMADAPTATIONSAVE(xpipe_phyesmadaptsave),
      .IFCPMXPIPELINK0XPIPEPHYREADY(xpipe_phy_ready),
      .IFCPMXPIPELINK0XPIPEPIPERATE(xpipe_pcie_rate),

      .IFCPMXPIPELINK1XPIPEBUFGTCE(xpipe_bufgtce_1),
      .IFCPMXPIPELINK1XPIPEBUFGTCEMASK(xpipe_bufgtce_mask_1),
      .IFCPMXPIPELINK1XPIPEBUFGTDIV(xpipe_bufgtdiv_1),
      .IFCPMXPIPELINK1XPIPEBUFGTRST(xpipe_bufgtrst_1),
      .IFCPMXPIPELINK1XPIPEBUFGTRSTMASK(xpipe_bufgtrst_mask_1),
      .IFCPMXPIPELINK1XPIPEGTOUTCLK(xpipe_gt_outclk_1),
      .IFCPMXPIPELINK1XPIPEGTPIPECLK(xpipe_gt_pipeclk_1),
      .IFCPMXPIPELINK1XPIPEPCIELINKREACHTARGET(xpipe_pcielinkreachtarget_1),
      .IFCPMXPIPELINK1XPIPEPCIELTSSMSTATE(xpipe_pcieltssmstate_1),
      .IFCPMXPIPELINK1XPIPEPCIEPERSTN(xpipe_pcie_perst_n_1),
      .IFCPMXPIPELINK1XPIPEPHYESMADAPTATIONSAVE(xpipe_phyesmadaptsave_1),
      .IFCPMXPIPELINK1XPIPEPHYREADY(xpipe_phy_ready_1),
      .IFCPMXPIPELINK1XPIPEPIPERATE(xpipe_pcie_rate_1),

      .IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA(pcie0_unified_axis_cq_tdata),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTKEEP(pcie0_unified_axis_cq_tkeep),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER(pcie0_unified_axis_cq_tuser),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT0CQTLAST(pcie0_unified_axis_cq0_tlast),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT0RCTLAST(pcie0_unified_axis_rc0_tlast),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT1CQTLAST(pcie0_unified_axis_cq1_tlast),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT1RCTLAST(pcie0_unified_axis_rc1_tlast),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQVLD(pcie0_unified_axis_cq0_vld),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCVLD(pcie0_unified_axis_rc0_vld),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQVLD(pcie0_unified_axis_cq1_vld),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCVLD(pcie0_unified_axis_rc1_vld),

      .IFEXTPLPCIE1CFGHPOCFGCCIXEDRDATARATECHANGEREQ(pcie1_edr_datarate_change_req),
      .IFEXTPLPCIE1CFGHPOCFGCURRENTSPEED(pcie1_cfg_current_speed),
      .IFEXTPLPCIE1CFGHPOCFGEDRENABLE(pcie1_edr_enable),
      .IFEXTPLPCIE1CFGHPOCFGERRCOROUT(pcie1_cfg_err_cor_out),
      .IFEXTPLPCIE1CFGHPOCFGERRFATALOUT(pcie1_cfg_err_fatal_out),
      .IFEXTPLPCIE1CFGHPOCFGERRNONFATALOUT(pcie1_cfg_err_nonfatal_out),
      .IFEXTPLPCIE1CFGHPOCFGEXTFUNCTIONNUMBER(pcie1_cfg_ext_function_number),
      .IFEXTPLPCIE1CFGHPOCFGEXTREADRECEIVED(pcie1_cfg_ext_read_received),
      .IFEXTPLPCIE1CFGHPOCFGEXTREGISTERNUMBER(pcie1_cfg_ext_register_number),
      .IFEXTPLPCIE1CFGHPOCFGEXTWRITEBYTEENABLE(pcie1_cfg_ext_write_byte_enable),
      .IFEXTPLPCIE1CFGHPOCFGEXTWRITEDATA(pcie1_cfg_ext_write_data),
      .IFEXTPLPCIE1CFGHPOCFGEXTWRITERECEIVED(pcie1_cfg_ext_write_received),
      .IFEXTPLPCIE1CFGHPOCFGFCNPD(pcie1_cfg_fc_npd),
      .IFEXTPLPCIE1CFGHPOCFGFCNPDSCALE(pcie1_cfg_fc_npd_scale),
      .IFEXTPLPCIE1CFGHPOCFGFCNPH(pcie1_cfg_fc_nph),
      .IFEXTPLPCIE1CFGHPOCFGFCNPHSCALE(pcie1_cfg_fc_nph_scale),
      .IFEXTPLPCIE1CFGHPOCFGFCPD(pcie1_cfg_fc_pd),
      .IFEXTPLPCIE1CFGHPOCFGFCPDSCALE(pcie1_cfg_fc_pd_scale),
      .IFEXTPLPCIE1CFGHPOCFGFCPH(pcie1_cfg_fc_ph),
      .IFEXTPLPCIE1CFGHPOCFGFCPHSCALE(pcie1_cfg_fc_ph_scale),
      .IFEXTPLPCIE1CFGHPOCFGHOTRESETOUT(pcie1_cfg_hot_reset_out),
      .IFEXTPLPCIE1CFGHPOCFGINTERRUPTSENT(pcie1_cfg_interrupt_sent),
      .IFEXTPLPCIE1CFGHPOCFGLINKPOWERSTATE(pcie1_cfg_link_power_state),
      .IFEXTPLPCIE1CFGHPOCFGLOCALERROROUT(pcie1_cfg_local_error_out),
      .IFEXTPLPCIE1CFGHPOCFGLOCALERRORVALID(pcie1_cfg_local_error_valid),
      .IFEXTPLPCIE1CFGHPOCFGLTSSMSTATE(pcie1_cfg_ltssm_state),
      .IFEXTPLPCIE1CFGHPOCFGMGMTREADDATA(pcie1_cfg_mgmt_read_data),
      .IFEXTPLPCIE1CFGHPOCFGMGMTREADWRITEDONE(pcie1_cfg_mgmt_read_write_done),
      .IFEXTPLPCIE1CFGHPOCFGNEGOTIATEDWIDTH(pcie1_cfg_negotiated_width),
      .IFEXTPLPCIE1CFGHPOCFGPASIDENABLE(pcie1_cfg_pasid_enable),
      .IFEXTPLPCIE1CFGHPOCFGPASIDEXECPERMISSIONENABLE(pcie1_cfg_pasid_exec_permission_enable),
      .IFEXTPLPCIE1CFGHPOCFGPASIDPRIVILMODEENABLE(pcie1_cfg_pasid_privil_mode_enable),
      .IFEXTPLPCIE1CFGHPOCFGPHYLINKDOWN(pcie1_cfg_phy_link_down),
      .IFEXTPLPCIE1CFGHPOCFGPHYLINKSTATUS(pcie1_cfg_phy_link_status),
      .IFEXTPLPCIE1CFGHPOCFGPLSTATUSCHANGE(pcie1_cfg_pl_status_change),
      .IFEXTPLPCIE1CFGHPOCFGPOWERSTATECHANGEINTERRUPT(pcie1_cfg_power_state_change_interrupt),
      .IFEXTPLPCIE1CFGHPOCFGRXPMSTATE(pcie1_cfg_rx_pm_state),
      .IFEXTPLPCIE1CFGHPOCFGTXPMSTATE(pcie1_cfg_tx_pm_state),

      .IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTDATA(pcie1_unified_axis_cq_tdata),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTKEEP(pcie1_unified_axis_cq_tkeep),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTUSER(pcie1_unified_axis_cq_tuser),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT0CQTLAST(pcie1_unified_axis_cq0_tlast),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT0RCTLAST(pcie1_unified_axis_rc0_tlast),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT1CQTLAST(pcie1_unified_axis_cq1_tlast),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT1RCTLAST(pcie1_unified_axis_rc1_tlast),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQVLD(pcie1_unified_axis_cq0_vld),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCVLD(pcie1_unified_axis_rc0_vld),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQVLD(pcie1_unified_axis_cq1_vld),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCVLD(pcie1_unified_axis_rc1_vld),

      .IFPCIE1PLCCAXISAXISCCTREADY(pcie1_s_axis_cc_tready),
      .IFPCIE1PLRQAXISAXISRQTREADY(pcie1_s_axis_rq_tready),

      .IFPLCPMP0CHICRSPFLIT(chi0_crspflit),
      .IFPLCPMP0CHICRSPFLITPEND(chi0_crspflitpend),
      .IFPLCPMP0CHICRSPFLITV(chi0_crspflitv),
      .IFPLCPMP0CHIMLINKACTIVEACK(chi0_mlinkactiveack),
      .IFPLCPMP0CHIRDATFLIT(chi0_rdatflit),
      .IFPLCPMP0CHIRDATFLITPEND(chi0_rdatflitpend),
      .IFPLCPMP0CHIRDATFLITV(chi0_rdatflitv),
      .IFPLCPMP0CHIREQLCRDV(chi0_reqlcrdv),
      .IFPLCPMP0CHISLINKACTIVEREQ(chi0_slinkactivereq),
      .IFPLCPMP0CHISNPFLIT(chi0_snpflit),
      .IFPLCPMP0CHISNPFLITPEND(chi0_snpflitpend),
      .IFPLCPMP0CHISNPFLITV(chi0_snpflitv),
      .IFPLCPMP0CHISRSPLCRDV(chi0_srsplcrdv),
      .IFPLCPMP0CHISSACTIVE(chi0_ssactive),
      .IFPLCPMP0CHISYSCOACK(chi0_syscoack),
      .IFPLCPMP0CHIWDATLCRDV(chi0_wdatlcrdv),
      .IFPLCPMP1CHICRSPFLIT(chi1_crspflit),
      .IFPLCPMP1CHICRSPFLITPEND(chi1_crspflitpend),
      .IFPLCPMP1CHICRSPFLITV(chi1_crspflitv),
      .IFPLCPMP1CHIMLINKACTIVEACK(chi1_mlinkactiveack),
      .IFPLCPMP1CHIRDATFLIT(chi1_rdatflit),
      .IFPLCPMP1CHIRDATFLITPEND(chi1_rdatflitpend),
      .IFPLCPMP1CHIRDATFLITV(chi1_rdatflitv),
      .IFPLCPMP1CHIREQLCRDV(chi1_reqlcrdv),
      .IFPLCPMP1CHISLINKACTIVEREQ(chi1_slinkactivereq),
      .IFPLCPMP1CHISNPFLIT(chi1_snpflit),
      .IFPLCPMP1CHISNPFLITPEND(chi1_snpflitpend),
      .IFPLCPMP1CHISNPFLITV(chi1_snpflitv),
      .IFPLCPMP1CHISRSPLCRDV(chi1_srsplcrdv),
      .IFPLCPMP1CHISSACTIVE(chi1_ssactive),
      .IFPLCPMP1CHISYSCOACK(chi1_syscoack),
      .IFPLCPMP1CHIWDATLCRDV(chi1_wdatlcrdv),

      .IFPLEXTPCIE0AXIPCIECQNPREQCOUNT(pcie0_cq_np_req_count),
      .IFPLEXTPCIE0AXIPCIERQSEQNUM0(pcie0_rq_seq_num0),
      .IFPLEXTPCIE0AXIPCIERQSEQNUM1(pcie0_rq_seq_num1),
      .IFPLEXTPCIE0AXIPCIERQSEQNUMVLD0(pcie0_rq_seq_num_vld0),
      .IFPLEXTPCIE0AXIPCIERQSEQNUMVLD1(pcie0_rq_seq_num_vld1),
      .IFPLEXTPCIE0AXIPCIERQTAG0(pcie0_rq_tag0),
      .IFPLEXTPCIE0AXIPCIERQTAG1(pcie0_rq_tag1),
      .IFPLEXTPCIE0AXIPCIERQTAGAV(pcie0_rq_tag_av),
      .IFPLEXTPCIE0AXIPCIERQTAGVLD0(pcie0_rq_tag_vld0),
      .IFPLEXTPCIE0AXIPCIERQTAGVLD1(pcie0_rq_tag_vld1),
      .IFPLEXTPCIE0AXIPCIETFCNPDAV(pcie0_tfc_npd_av),
      .IFPLEXTPCIE0AXIPCIETFCNPHAV(pcie0_tfc_nph_av),

      .IFPLEXTPCIE1AXIPCIECQNPREQCOUNT(pcie1_cq_np_req_count),
      .IFPLEXTPCIE1AXIPCIERQSEQNUM0(pcie1_rq_seq_num0),
      .IFPLEXTPCIE1AXIPCIERQSEQNUM1(pcie1_rq_seq_num1),
      .IFPLEXTPCIE1AXIPCIERQSEQNUMVLD0(pcie1_rq_seq_num_vld0),
      .IFPLEXTPCIE1AXIPCIERQSEQNUMVLD1(pcie1_rq_seq_num_vld1),
      .IFPLEXTPCIE1AXIPCIERQTAG0(pcie1_rq_tag0),
      .IFPLEXTPCIE1AXIPCIERQTAG1(pcie1_rq_tag1),
      .IFPLEXTPCIE1AXIPCIERQTAGAV(pcie1_rq_tag_av),
      .IFPLEXTPCIE1AXIPCIERQTAGVLD0(pcie1_rq_tag_vld0),
      .IFPLEXTPCIE1AXIPCIERQTAGVLD1(pcie1_rq_tag_vld1),
      .IFPLEXTPCIE1AXIPCIETFCNPDAV(pcie1_tfc_npd_av),
      .IFPLEXTPCIE1AXIPCIETFCNPHAV(pcie1_tfc_nph_av),

      .IFPSCPMHSDPCHANNEL0XPIPERXDATAVALID(ps_cpm_hsdp_xpipe_ch0_rxdatavalid),
      .IFPSCPMHSDPCHANNEL1XPIPERXDATAVALID(ps_cpm_hsdp_xpipe_ch1_rxdatavalid),
      .IFPSCPMHSDPCHANNEL2XPIPERXDATAVALID(ps_cpm_hsdp_xpipe_ch2_rxdatavalid),
      .IFPSCPMHSDPCHANNEL0XPIPERXGEARBOXSLIP(ps_cpm_hsdp_xpipe_ch0_rxgearboxslip),
      .IFPSCPMHSDPCHANNEL1XPIPERXGEARBOXSLIP(ps_cpm_hsdp_xpipe_ch1_rxgearboxslip),
      .IFPSCPMHSDPCHANNEL2XPIPERXGEARBOXSLIP(ps_cpm_hsdp_xpipe_ch2_rxgearboxslip),
      .IFPSCPMHSDPCHANNEL0XPIPERXHEADER(ps_cpm_hsdp_xpipe_ch0_rxheader),
      .IFPSCPMHSDPCHANNEL1XPIPERXHEADER(ps_cpm_hsdp_xpipe_ch1_rxheader),
      .IFPSCPMHSDPCHANNEL2XPIPERXHEADER(ps_cpm_hsdp_xpipe_ch2_rxheader),
      .IFPSCPMHSDPCHANNEL0XPIPERXHEADERVALID(ps_cpm_hsdp_xpipe_ch0_rxheadervalid),
      .IFPSCPMHSDPCHANNEL1XPIPERXHEADERVALID(ps_cpm_hsdp_xpipe_ch1_rxheadervalid),
      .IFPSCPMHSDPCHANNEL2XPIPERXHEADERVALID(ps_cpm_hsdp_xpipe_ch2_rxheadervalid),
      .IFPSCPMHSDPCHANNEL0XPIPERXPCSRESET(ps_cpm_hsdp_xpipe_ch0_rxpcsreset),
      .IFPSCPMHSDPCHANNEL1XPIPERXPCSRESET(ps_cpm_hsdp_xpipe_ch1_rxpcsreset),
      .IFPSCPMHSDPCHANNEL2XPIPERXPCSRESET(ps_cpm_hsdp_xpipe_ch2_rxpcsreset),
      .IFPSCPMHSDPCHANNEL0XPIPERXRESETDONE(ps_cpm_hsdp_xpipe_ch0_rxresetdone),
      .IFPSCPMHSDPCHANNEL1XPIPERXRESETDONE(ps_cpm_hsdp_xpipe_ch1_rxresetdone),
      .IFPSCPMHSDPCHANNEL2XPIPERXRESETDONE(ps_cpm_hsdp_xpipe_ch2_rxresetdone),
      .IFPSCPMHSDPCHANNEL0XPIPETXHEADER(ps_cpm_hsdp_xpipe_ch0_txheader),
      .IFPSCPMHSDPCHANNEL1XPIPETXHEADER(ps_cpm_hsdp_xpipe_ch1_txheader),
      .IFPSCPMHSDPCHANNEL2XPIPETXHEADER(ps_cpm_hsdp_xpipe_ch2_txheader),
      .IFPSCPMHSDPCHANNEL0XPIPETXRESETDONE(ps_cpm_hsdp_xpipe_ch0_txresetdone),
      .IFPSCPMHSDPCHANNEL1XPIPETXRESETDONE(ps_cpm_hsdp_xpipe_ch1_txresetdone),
      .IFPSCPMHSDPCHANNEL2XPIPETXRESETDONE(ps_cpm_hsdp_xpipe_ch2_txresetdone),
      .IFPSCPMHSDPCHANNEL0XPIPETXSEQUENCE(ps_cpm_hsdp_xpipe_ch0_txsequence),
      .IFPSCPMHSDPCHANNEL1XPIPETXSEQUENCE(ps_cpm_hsdp_xpipe_ch1_txsequence),
      .IFPSCPMHSDPCHANNEL2XPIPETXSEQUENCE(ps_cpm_hsdp_xpipe_ch2_txsequence),

      .IFPSCPMHSDPLINKXPIPEGTRXOUTCLK(ifpscpmhsdplinkxpipegtrxoutclk),
      .IFPSCPMINTQUADXPIPEPHYREADYTOBOT(ifpscpmintquadxpipephyreadytobot),

      .IFPSCPMLINK0XPIPEBUFGTCE(ps_cpm_link0_xpipe_bufgtce),
      .IFPSCPMLINK0XPIPEBUFGTCEMASK(ps_cpm_link0_xpipe_bufgtcemask),
      .IFPSCPMLINK0XPIPEBUFGTDIV(ps_cpm_link0_xpipe_bufgtdiv),
      .IFPSCPMLINK0XPIPEBUFGTRST(ps_cpm_link0_xpipe_bufgtrst),
      .IFPSCPMLINK0XPIPEBUFGTRSTMASK(ps_cpm_link0_xpipe_bufgtrstmask),
      .IFPSCPMLINK0XPIPEGTOUTCLK(ps_cpm_link0_xpipe_gtoutclk),
      .IFPSCPMLINK0XPIPEPHYREADY(ps_cpm_link0_xpipe_phyready),

      .IFPSCPMLINK1XPIPEBUFGTCE(ps_cpm_link1_xpipe_bufgtce),
      .IFPSCPMLINK1XPIPEBUFGTCEMASK(ps_cpm_link1_xpipe_bufgtcemask),
      .IFPSCPMLINK1XPIPEBUFGTDIV(ps_cpm_link1_xpipe_bufgtdiv),
      .IFPSCPMLINK1XPIPEBUFGTRST(ps_cpm_link1_xpipe_bufgtrst),
      .IFPSCPMLINK1XPIPEBUFGTRSTMASK(ps_cpm_link1_xpipe_bufgtrstmask),
      .IFPSCPMLINK1XPIPEGTOUTCLK(ps_cpm_link1_xpipe_gtoutclk),
      .IFPSCPMLINK1XPIPEPHYREADY(ps_cpm_link1_xpipe_phyready),

    //.IFPSCPMPCSRPSRBISRDONE(cpm_psr_bisrdone),
    //.IFPSCPMPCSRPSRBISRERR(cpm_psr_bisrerr),
    //.IFPSCPMPCSRPSRCALDONE(cpm_psr_caldone),
    //.IFPSCPMPCSRPSRCALERROR(cpm_psr_calerror),
    //.IFPSCPMPCSRPSRINCAL(cpm_psr_incal),
    //.IFPSCPMPCSRPSRMEMCLRDONE(cpm_psr_memclrdone),
    //.IFPSCPMPCSRPSRMEMCLRPASS(cpm_psr_memclrpass),
    //.IFPSCPMPCSRPSRSCANCLRDONE(cpm_psr_scanclrdone),
    //.IFPSCPMPCSRPSRSCANCLRPASS(cpm_psr_scanclrpass),

      .IFCPMPCIEA0CFGHPICFGCCIXEDRDATARATECHANGEACK(pcie0_edr_datarate_change_ack),
      .IFCPMPCIEA0CFGHPICFGERRCORIN(s_pcie0_cfg_err_cor_in),
      .IFCPMPCIEA0CFGHPICFGERRUNCORIN(s_pcie0_cfg_err_uncor_in),
      .IFCPMPCIEA0CFGHPICFGEXTREADDATA(pcie0_cfg_ext_read_data),
      .IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID(pcie0_cfg_ext_read_data_valid),
      .IFCPMPCIEA0CFGHPICFGFCSEL(pcie0_cfg_fc_sel),
      .IFCPMPCIEA0CFGHPICFGFCVCSEL(pcie0_cfg_fc_vc_sel),
      .IFCPMPCIEA0CFGHPICFGFLRDONE(pcie0_cfg_flr_done),
      .IFCPMPCIEA0CFGHPICFGHOTRESETIN(pcie0_cfg_hot_reset_in),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTINT(s_pcie0_cfg_interrupt_int),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIATTR(s_pcie0_cfg_msi_attr),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIFUNCTIONNUMBER(s_pcie0_cfg_msi_function_number),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIINT(s_pcie0_cfg_msi_int),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUS(pcie0_cfg_msi_pending_status),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUSDATAENABLE(pcie0_cfg_msi_pending_status_data_enable),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM(pcie0_cfg_msi_pending_status_function_number),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSISELECT(pcie0_cfg_msi_select),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHPRESENT(s_pcie0_cfg_msi_tph_present),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHSTTAG(s_pcie0_cfg_msi_tph_st_tag),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHTYPE(s_pcie0_cfg_msi_tph_type),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXADDRESS(pcie0_cfg_msix_address),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXDATA(pcie0_cfg_msix_data),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXINT(pcie0_cfg_msix_int_vector),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXVECPENDING(pcie0_cfg_msix_vec_pending),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTPENDING(s_pcie0_cfg_interrupt_pending ),
      .IFCPMPCIEA0CFGHPICFGMGMTADDR(pcie0_cfg_mgmt_addr),
      .IFCPMPCIEA0CFGHPICFGMGMTBYTEENABLE(pcie0_cfg_mgmt_byte_en),
      .IFCPMPCIEA0CFGHPICFGMGMTDEBUGACCESS(pcie0_cfg_mgmt_debug_access),
      .IFCPMPCIEA0CFGHPICFGMGMTFUNCTIONNUMBER(pcie0_cfg_mgmt_function_number),
      .IFCPMPCIEA0CFGHPICFGMGMTREAD(pcie0_cfg_mgmt_read_en),
      .IFCPMPCIEA0CFGHPICFGMGMTWRITE(pcie0_cfg_mgmt_write_en),
      .IFCPMPCIEA0CFGHPICFGMGMTWRITEDATA(pcie0_cfg_mgmt_write_data),
      .IFCPMPCIEA0CFGHPICFGMSGTRANSMIT(s_pcie0_cfg_msg_transmit),
      .IFCPMPCIEA0CFGHPICFGMSGTRANSMITDATA(s_pcie0_cfg_msg_transmit_data),
      .IFCPMPCIEA0CFGHPICFGMSGTRANSMITTYPE(s_pcie0_cfg_msg_transmit_type),
      .IFCPMPCIEA0CFGHPICFGPOWERSTATECHANGEACK(pcie0_cfg_power_state_change_ack),
      .IFCPMPCIEA0CFGHPICFGVFFLRDONE(pcie0_cfg_vf_flr_done),
      .IFCPMPCIEA0CFGHPICFGVFFLRFUNCNUM(pcie0_cfg_vf_flr_func_num),

      .IFCPMPCIEA1CFGHPICFGCCIXEDRDATARATECHANGEACK(pcie1_edr_datarate_change_ack),
      .IFCPMPCIEA1CFGHPICFGERRCORIN(s_pcie1_cfg_err_cor_in),
      .IFCPMPCIEA1CFGHPICFGERRUNCORIN(s_pcie1_cfg_err_uncor_in),
      .IFCPMPCIEA1CFGHPICFGEXTREADDATA(pcie1_cfg_ext_read_data),
      .IFCPMPCIEA1CFGHPICFGEXTREADDATAVALID(pcie1_cfg_ext_read_data_valid),
      .IFCPMPCIEA1CFGHPICFGFCSEL(pcie1_cfg_fc_sel),
      .IFCPMPCIEA1CFGHPICFGFCVCSEL(pcie1_cfg_fc_vc_sel),
      .IFCPMPCIEA1CFGHPICFGFLRDONE(pcie1_cfg_flr_done),
      .IFCPMPCIEA1CFGHPICFGHOTRESETIN(pcie1_cfg_hot_reset_in),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTINT(s_pcie1_cfg_interrupt_int),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIATTR(s_pcie1_cfg_msi_attr),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIFUNCTIONNUMBER(s_pcie1_cfg_msi_function_number),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIINT(s_pcie1_cfg_msi_int),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUS(pcie1_cfg_msi_pending_status),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUSDATAENABLE(pcie1_cfg_msi_pending_status_data_enable),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM(pcie1_cfg_msi_pending_status_function_number),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSISELECT(pcie1_cfg_msi_select),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHPRESENT(s_pcie1_cfg_msi_tph_present),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHSTTAG(s_pcie1_cfg_msi_tph_st_tag),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHTYPE(s_pcie1_cfg_msi_tph_type),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXADDRESS(pcie1_cfg_msix_address),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXDATA(pcie1_cfg_msix_data),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXINT(pcie1_cfg_msix_int_vector),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXVECPENDING(pcie1_cfg_msix_vec_pending),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTPENDING(s_pcie1_cfg_interrupt_pending),
      .IFCPMPCIEA1CFGHPICFGMGMTADDR(pcie1_cfg_mgmt_addr),
      .IFCPMPCIEA1CFGHPICFGMGMTBYTEENABLE(pcie1_cfg_mgmt_byte_en),
      .IFCPMPCIEA1CFGHPICFGMGMTDEBUGACCESS(pcie1_cfg_mgmt_debug_access),
      .IFCPMPCIEA1CFGHPICFGMGMTFUNCTIONNUMBER(pcie1_cfg_mgmt_function_number),
      .IFCPMPCIEA1CFGHPICFGMGMTREAD(pcie1_cfg_mgmt_read_en),
      .IFCPMPCIEA1CFGHPICFGMGMTWRITE(pcie1_cfg_mgmt_write_en),
      .IFCPMPCIEA1CFGHPICFGMGMTWRITEDATA(pcie1_cfg_mgmt_write_data),
      .IFCPMPCIEA1CFGHPICFGMSGTRANSMIT(s_pcie1_cfg_msg_transmit),
      .IFCPMPCIEA1CFGHPICFGMSGTRANSMITDATA(s_pcie1_cfg_msg_transmit_data),
      .IFCPMPCIEA1CFGHPICFGMSGTRANSMITTYPE(s_pcie1_cfg_msg_transmit_type),
      .IFCPMPCIEA1CFGHPICFGPOWERSTATECHANGEACK(pcie1_cfg_power_state_change_ack),
      .IFCPMPCIEA1CFGHPICFGVFFLRDONE(pcie1_cfg_vf_flr_done),
      .IFCPMPCIEA1CFGHPICFGVFFLRFUNCNUM(pcie1_cfg_vf_flr_func_num),
      .IFCPMPCIEADPLLDPLL0CPMLOCKED(dpll0_locked),
      .IFCPMPCIEADPLLDPLL1CPMLOCKED(dpll1_locked),

      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQCRDT(pcie0_unified_axis_cq0_crdt),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCCRDT(pcie0_unified_axis_rc0_crdt),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQCRDT(pcie0_unified_axis_cq1_crdt),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCCRDT(pcie0_unified_axis_rc1_crdt),

      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQCRDT(pcie1_unified_axis_cq0_crdt),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCCRDT(pcie1_unified_axis_rc0_crdt),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQCRDT(pcie1_unified_axis_cq1_crdt),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCCRDT(pcie1_unified_axis_rc1_crdt),

      .IFPCIE0PLCCAXISAXISCCTDATA(dma0_s_axis_cc_tdata),  //Frm MUX to CPM
      .IFPCIE0PLCCAXISAXISCCTKEEP(dma0_s_axis_cc_tkeep),
      .IFPCIE0PLCCAXISAXISCCTLAST(dma0_s_axis_cc_tlast),
      .IFPCIE0PLCCAXISAXISCCTUSER(dma0_s_axis_cc_tuser),
      .IFPCIE0PLCCAXISAXISCCTVALID(dma0_s_axis_cc_tvalid),
      .IFPCIE0PLRQAXISAXISRQTDATA(dma0_s_axis_rq_tdata),   //From MUX TO CPM
      .IFPCIE0PLRQAXISAXISRQTKEEP(dma0_s_axis_rq_tkeep),
      .IFPCIE0PLRQAXISAXISRQTLAST(dma0_s_axis_rq_tlast),
      .IFPCIE0PLRQAXISAXISRQTUSER(dma0_s_axis_rq_tuser),
      .IFPCIE0PLRQAXISAXISRQTVALID(dma0_s_axis_rq_tvalid),
      .IFPCIE0PLCCAXISAXISCCTREADY(dma0_s_axis_cc_tready),  //From MUX to CPM
      .IFPCIE0PLRQAXISAXISRQTREADY(dma0_s_axis_rq_tready),  //From MUX to CPM

      .IFPCIE1PLCCAXISAXISCCTDATA(pcie1_s_axis_cc_tdata),
      .IFPCIE1PLCCAXISAXISCCTKEEP(pcie1_s_axis_cc_tkeep),
      .IFPCIE1PLCCAXISAXISCCTLAST(pcie1_s_axis_cc_tlast),
      .IFPCIE1PLCCAXISAXISCCTUSER(pcie1_s_axis_cc_tuser),
      .IFPCIE1PLCCAXISAXISCCTVALID(pcie1_s_axis_cc_tvalid),
      .IFPCIE1PLRQAXISAXISRQTDATA(pcie1_s_axis_rq_tdata),
      .IFPCIE1PLRQAXISAXISRQTKEEP(pcie1_s_axis_rq_tkeep),
      .IFPCIE1PLRQAXISAXISRQTLAST(pcie1_s_axis_rq_tlast),
      .IFPCIE1PLRQAXISAXISRQTUSER(pcie1_s_axis_rq_tuser),
      .IFPCIE1PLRQAXISAXISRQTVALID(pcie1_s_axis_rq_tvalid),

      .IFPLCPMP0CHICRSPLCRDV(chi0_crsplcrdv),
      .IFPLCPMP0CHIMLINKACTIVEREQ(chi0_mlinkactivereq),
      .IFPLCPMP0CHIMSACTIVE(chi0_msactive),
      .IFPLCPMP0CHIRDATLCRDV(chi0_rdatlcrdv),
      .IFPLCPMP0CHIREQFLIT(chi0_reqflit),
      .IFPLCPMP0CHIREQFLITPEND(chi0_reqflitpend),
      .IFPLCPMP0CHIREQFLITV(chi0_reqflitv),
      .IFPLCPMP0CHISLINKACTIVEACK(chi0_slinkactiveack),
      .IFPLCPMP0CHISNPLCRDV(chi0_snplcrdv),
      .IFPLCPMP0CHISRSPFLIT(chi0_srspflit),
      .IFPLCPMP0CHISRSPFLITPEND(chi0_srspflitpend),
      .IFPLCPMP0CHISRSPFLITV(chi0_srspflitv),
      .IFPLCPMP0CHISYSCOREQ(chi0_syscoreq),
      .IFPLCPMP0CHIWDATFLIT(chi0_wdatflit),
      .IFPLCPMP0CHIWDATFLITPEND(chi0_wdatflitpend),
      .IFPLCPMP0CHIWDATFLITV(chi0_wdatflitv),
      .IFPLCPMP1CHICRSPLCRDV(chi1_crsplcrdv),
      .IFPLCPMP1CHIMLINKACTIVEREQ(chi1_mlinkactivereq),
      .IFPLCPMP1CHIMSACTIVE(chi1_msactive),
      .IFPLCPMP1CHIRDATLCRDV(chi1_rdatlcrdv),
      .IFPLCPMP1CHIREQFLIT(chi1_reqflit),
      .IFPLCPMP1CHIREQFLITPEND(chi1_reqflitpend),
      .IFPLCPMP1CHIREQFLITV(chi1_reqflitv),
      .IFPLCPMP1CHISLINKACTIVEACK(chi1_slinkactiveack),
      .IFPLCPMP1CHISNPLCRDV(chi1_snplcrdv),
      .IFPLCPMP1CHISRSPFLIT(chi1_srspflit),
      .IFPLCPMP1CHISRSPFLITPEND(chi1_srspflitpend),
      .IFPLCPMP1CHISRSPFLITV(chi1_srspflitv),
      .IFPLCPMP1CHISYSCOREQ(chi1_syscoreq),
      .IFPLCPMP1CHIWDATFLIT(chi1_wdatflit),
      .IFPLCPMP1CHIWDATFLITPEND(chi1_wdatflitpend),
      .IFPLCPMP1CHIWDATFLITV(chi1_wdatflitv),

      .IFPLEXTPCIE0AXIPCIECOMPLDELIVERED(pcie0_compl_delivered),
      .IFPLEXTPCIE0AXIPCIECOMPLDELIVEREDTAG0(pcie0_compl_delivered_tag0),
      .IFPLEXTPCIE0AXIPCIECOMPLDELIVEREDTAG1(pcie0_compl_delivered_tag1),
      .IFPLEXTPCIE0AXIPCIECQNPREQ(pcie0_cq_np_req),
      .IFPLEXTPCIE0AXIPCIECQNPUSERCREDITRCVD(pcie0_cq_np_user_credit_rcvd),
      .IFPLEXTPCIE0AXIPCIECQPIPELINEEMPTY(pcie0_cq_pipeline_empty),
      .IFPLEXTPCIE0AXIPCIEPOSTEDREQDELIVERED(pcie0_posted_req_delivered),
      .IFPLEXTPCIE0AXITLRXCOMPLCREDITRELEASED(pcie0_compl_credit_released),
      .IFPLEXTPCIE0AXITLRXCOMPLHEADERCREDITRELEASEDVALUE(pcie0_compl_header_credit_released_value),
      .IFPLEXTPCIE0AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE(pcie0_compl_payload_credit_released_value),
      .IFPLEXTPCIE0AXITLRXNONPOSTEDCREDITRELEASED(pcie0_nonposted_credit_released),
      .IFPLEXTPCIE0AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE(pcie0_nonposted_payload_credit_released_value),
      .IFPLEXTPCIE0AXITLRXPOSTEDCREDITRELEASED(pcie0_posted_credit_released),
      .IFPLEXTPCIE0AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE(pcie0_postedpayload_credit_released_value),

      .IFPLEXTPCIE1AXIPCIECOMPLDELIVERED(pcie1_compl_delivered),
      .IFPLEXTPCIE1AXIPCIECOMPLDELIVEREDTAG0(pcie1_compl_delivered_tag0),
      .IFPLEXTPCIE1AXIPCIECOMPLDELIVEREDTAG1(pcie1_compl_delivered_tag1),
      .IFPLEXTPCIE1AXIPCIECQNPREQ(pcie1_cq_np_req),
      .IFPLEXTPCIE1AXIPCIECQNPUSERCREDITRCVD(pcie1_cq_np_user_credit_rcvd),
      .IFPLEXTPCIE1AXIPCIECQPIPELINEEMPTY(pcie1_cq_pipeline_empty),
      .IFPLEXTPCIE1AXIPCIEPOSTEDREQDELIVERED(pcie1_posted_req_delivered),
      .IFPLEXTPCIE1AXITLRXCOMPLCREDITRELEASED(pcie1_compl_credit_released),
      .IFPLEXTPCIE1AXITLRXCOMPLHEADERCREDITRELEASEDVALUE(pcie1_compl_header_credit_released_value),
      .IFPLEXTPCIE1AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE(pcie1_compl_payload_credit_released_value),
      .IFPLEXTPCIE1AXITLRXNONPOSTEDCREDITRELEASED(pcie1_nonposted_credit_released),
      .IFPLEXTPCIE1AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE(pcie1_nonposted_payload_credit_released_value),
      .IFPLEXTPCIE1AXITLRXPOSTEDCREDITRELEASED(pcie1_posted_credit_released),
      .IFPLEXTPCIE1AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE(pcie1_postedpayload_credit_released_value),

      .IFPSCPMCHANNEL0XPIPEPHYSTATUS(ps_cpm_xpipe_ch0_phystatus),
      .IFPSCPMCHANNEL1XPIPEPHYSTATUS(ps_cpm_xpipe_ch1_phystatus),
      .IFPSCPMCHANNEL2XPIPEPHYSTATUS(ps_cpm_xpipe_ch2_phystatus),
      .IFPSCPMCHANNEL3XPIPEPHYSTATUS(ps_cpm_xpipe_ch3_phystatus),
      .IFPSCPMCHANNEL4XPIPEPHYSTATUS(ps_cpm_xpipe_ch4_phystatus),
      .IFPSCPMCHANNEL5XPIPEPHYSTATUS(ps_cpm_xpipe_ch5_phystatus),
      .IFPSCPMCHANNEL6XPIPEPHYSTATUS(ps_cpm_xpipe_ch6_phystatus),
      .IFPSCPMCHANNEL7XPIPEPHYSTATUS(ps_cpm_xpipe_ch7_phystatus),
      .IFPSCPMCHANNEL8XPIPEPHYSTATUS(ps_cpm_xpipe_ch8_phystatus),
      .IFPSCPMCHANNEL9XPIPEPHYSTATUS(ps_cpm_xpipe_ch9_phystatus),
      .IFPSCPMCHANNEL10XPIPEPHYSTATUS(ps_cpm_xpipe_ch10_phystatus),
      .IFPSCPMCHANNEL11XPIPEPHYSTATUS(ps_cpm_xpipe_ch11_phystatus),
      .IFPSCPMCHANNEL12XPIPEPHYSTATUS(ps_cpm_xpipe_ch12_phystatus),
      .IFPSCPMCHANNEL13XPIPEPHYSTATUS(ps_cpm_xpipe_ch13_phystatus),
      .IFPSCPMCHANNEL14XPIPEPHYSTATUS(ps_cpm_xpipe_ch14_phystatus),
      .IFPSCPMCHANNEL15XPIPEPHYSTATUS(ps_cpm_xpipe_ch15_phystatus),
      .IFPSCPMCHANNEL0XPIPEPOWERDOWN(ps_cpm_xpipe_ch0_powerdown),
      .IFPSCPMCHANNEL1XPIPEPOWERDOWN(ps_cpm_xpipe_ch1_powerdown),
      .IFPSCPMCHANNEL2XPIPEPOWERDOWN(ps_cpm_xpipe_ch2_powerdown),
      .IFPSCPMCHANNEL3XPIPEPOWERDOWN(ps_cpm_xpipe_ch3_powerdown),
      .IFPSCPMCHANNEL4XPIPEPOWERDOWN(ps_cpm_xpipe_ch4_powerdown),
      .IFPSCPMCHANNEL5XPIPEPOWERDOWN(ps_cpm_xpipe_ch5_powerdown),
      .IFPSCPMCHANNEL6XPIPEPOWERDOWN(ps_cpm_xpipe_ch6_powerdown),
      .IFPSCPMCHANNEL7XPIPEPOWERDOWN(ps_cpm_xpipe_ch7_powerdown),
      .IFPSCPMCHANNEL8XPIPEPOWERDOWN(ps_cpm_xpipe_ch8_powerdown),
      .IFPSCPMCHANNEL9XPIPEPOWERDOWN(ps_cpm_xpipe_ch9_powerdown),
      .IFPSCPMCHANNEL10XPIPEPOWERDOWN(ps_cpm_xpipe_ch10_powerdown),
      .IFPSCPMCHANNEL11XPIPEPOWERDOWN(ps_cpm_xpipe_ch11_powerdown),
      .IFPSCPMCHANNEL12XPIPEPOWERDOWN(ps_cpm_xpipe_ch12_powerdown),
      .IFPSCPMCHANNEL13XPIPEPOWERDOWN(ps_cpm_xpipe_ch13_powerdown),
      .IFPSCPMCHANNEL14XPIPEPOWERDOWN(ps_cpm_xpipe_ch14_powerdown),
      .IFPSCPMCHANNEL15XPIPEPOWERDOWN(ps_cpm_xpipe_ch15_powerdown),
      .IFPSCPMCHANNEL0XPIPERXCHARISK(ps_cpm_xpipe_ch0_rxcharisk),
      .IFPSCPMCHANNEL1XPIPERXCHARISK(ps_cpm_xpipe_ch1_rxcharisk),
      .IFPSCPMCHANNEL2XPIPERXCHARISK(ps_cpm_xpipe_ch2_rxcharisk),
      .IFPSCPMCHANNEL3XPIPERXCHARISK(ps_cpm_xpipe_ch3_rxcharisk),
      .IFPSCPMCHANNEL4XPIPERXCHARISK(ps_cpm_xpipe_ch4_rxcharisk),
      .IFPSCPMCHANNEL5XPIPERXCHARISK(ps_cpm_xpipe_ch5_rxcharisk),
      .IFPSCPMCHANNEL6XPIPERXCHARISK(ps_cpm_xpipe_ch6_rxcharisk),
      .IFPSCPMCHANNEL7XPIPERXCHARISK(ps_cpm_xpipe_ch7_rxcharisk),
      .IFPSCPMCHANNEL8XPIPERXCHARISK(ps_cpm_xpipe_ch8_rxcharisk),
      .IFPSCPMCHANNEL9XPIPERXCHARISK(ps_cpm_xpipe_ch9_rxcharisk),
      .IFPSCPMCHANNEL10XPIPERXCHARISK(ps_cpm_xpipe_ch10_rxcharisk),
      .IFPSCPMCHANNEL11XPIPERXCHARISK(ps_cpm_xpipe_ch11_rxcharisk),
      .IFPSCPMCHANNEL12XPIPERXCHARISK(ps_cpm_xpipe_ch12_rxcharisk),
      .IFPSCPMCHANNEL13XPIPERXCHARISK(ps_cpm_xpipe_ch13_rxcharisk),
      .IFPSCPMCHANNEL14XPIPERXCHARISK(ps_cpm_xpipe_ch14_rxcharisk),
      .IFPSCPMCHANNEL15XPIPERXCHARISK(ps_cpm_xpipe_ch15_rxcharisk),
      .IFPSCPMCHANNEL0XPIPERXDATA(ps_cpm_xpipe_ch0_rxdata),
      .IFPSCPMCHANNEL1XPIPERXDATA(ps_cpm_xpipe_ch1_rxdata),
      .IFPSCPMCHANNEL2XPIPERXDATA(ps_cpm_xpipe_ch2_rxdata),
      .IFPSCPMCHANNEL3XPIPERXDATA(ps_cpm_xpipe_ch3_rxdata),
      .IFPSCPMCHANNEL4XPIPERXDATA(ps_cpm_xpipe_ch4_rxdata),
      .IFPSCPMCHANNEL5XPIPERXDATA(ps_cpm_xpipe_ch5_rxdata),
      .IFPSCPMCHANNEL6XPIPERXDATA(ps_cpm_xpipe_ch6_rxdata),
      .IFPSCPMCHANNEL7XPIPERXDATA(ps_cpm_xpipe_ch7_rxdata),
      .IFPSCPMCHANNEL8XPIPERXDATA(ps_cpm_xpipe_ch8_rxdata),
      .IFPSCPMCHANNEL9XPIPERXDATA(ps_cpm_xpipe_ch9_rxdata),
      .IFPSCPMCHANNEL10XPIPERXDATA(ps_cpm_xpipe_ch10_rxdata),
      .IFPSCPMCHANNEL11XPIPERXDATA(ps_cpm_xpipe_ch11_rxdata),
      .IFPSCPMCHANNEL12XPIPERXDATA(ps_cpm_xpipe_ch12_rxdata),
      .IFPSCPMCHANNEL13XPIPERXDATA(ps_cpm_xpipe_ch13_rxdata),
      .IFPSCPMCHANNEL14XPIPERXDATA(ps_cpm_xpipe_ch14_rxdata),
      .IFPSCPMCHANNEL15XPIPERXDATA(ps_cpm_xpipe_ch15_rxdata),
      .IFPSCPMCHANNEL0XPIPERXDATAVALID(ps_cpm_xpipe_ch0_rxdatavalid),
      .IFPSCPMCHANNEL1XPIPERXDATAVALID(ps_cpm_xpipe_ch1_rxdatavalid),
      .IFPSCPMCHANNEL2XPIPERXDATAVALID(ps_cpm_xpipe_ch2_rxdatavalid),
      .IFPSCPMCHANNEL3XPIPERXDATAVALID(ps_cpm_xpipe_ch3_rxdatavalid),
      .IFPSCPMCHANNEL4XPIPERXDATAVALID(ps_cpm_xpipe_ch4_rxdatavalid),
      .IFPSCPMCHANNEL5XPIPERXDATAVALID(ps_cpm_xpipe_ch5_rxdatavalid),
      .IFPSCPMCHANNEL6XPIPERXDATAVALID(ps_cpm_xpipe_ch6_rxdatavalid),
      .IFPSCPMCHANNEL7XPIPERXDATAVALID(ps_cpm_xpipe_ch7_rxdatavalid),
      .IFPSCPMCHANNEL8XPIPERXDATAVALID(ps_cpm_xpipe_ch8_rxdatavalid),
      .IFPSCPMCHANNEL9XPIPERXDATAVALID(ps_cpm_xpipe_ch9_rxdatavalid),
      .IFPSCPMCHANNEL10XPIPERXDATAVALID(ps_cpm_xpipe_ch10_rxdatavalid),
      .IFPSCPMCHANNEL11XPIPERXDATAVALID(ps_cpm_xpipe_ch11_rxdatavalid),
      .IFPSCPMCHANNEL12XPIPERXDATAVALID(ps_cpm_xpipe_ch12_rxdatavalid),
      .IFPSCPMCHANNEL13XPIPERXDATAVALID(ps_cpm_xpipe_ch13_rxdatavalid),
      .IFPSCPMCHANNEL14XPIPERXDATAVALID(ps_cpm_xpipe_ch14_rxdatavalid),
      .IFPSCPMCHANNEL15XPIPERXDATAVALID(ps_cpm_xpipe_ch15_rxdatavalid),
      .IFPSCPMCHANNEL0XPIPERXELECIDLE(ps_cpm_xpipe_ch0_rxelecidle),
      .IFPSCPMCHANNEL1XPIPERXELECIDLE(ps_cpm_xpipe_ch1_rxelecidle),
      .IFPSCPMCHANNEL2XPIPERXELECIDLE(ps_cpm_xpipe_ch2_rxelecidle),
      .IFPSCPMCHANNEL3XPIPERXELECIDLE(ps_cpm_xpipe_ch3_rxelecidle),
      .IFPSCPMCHANNEL4XPIPERXELECIDLE(ps_cpm_xpipe_ch4_rxelecidle),
      .IFPSCPMCHANNEL5XPIPERXELECIDLE(ps_cpm_xpipe_ch5_rxelecidle),
      .IFPSCPMCHANNEL6XPIPERXELECIDLE(ps_cpm_xpipe_ch6_rxelecidle),
      .IFPSCPMCHANNEL7XPIPERXELECIDLE(ps_cpm_xpipe_ch7_rxelecidle),
      .IFPSCPMCHANNEL8XPIPERXELECIDLE(ps_cpm_xpipe_ch8_rxelecidle),
      .IFPSCPMCHANNEL9XPIPERXELECIDLE(ps_cpm_xpipe_ch9_rxelecidle),
      .IFPSCPMCHANNEL10XPIPERXELECIDLE(ps_cpm_xpipe_ch10_rxelecidle),
      .IFPSCPMCHANNEL11XPIPERXELECIDLE(ps_cpm_xpipe_ch11_rxelecidle),
      .IFPSCPMCHANNEL12XPIPERXELECIDLE(ps_cpm_xpipe_ch12_rxelecidle),
      .IFPSCPMCHANNEL13XPIPERXELECIDLE(ps_cpm_xpipe_ch13_rxelecidle),
      .IFPSCPMCHANNEL14XPIPERXELECIDLE(ps_cpm_xpipe_ch14_rxelecidle),
      .IFPSCPMCHANNEL15XPIPERXELECIDLE(ps_cpm_xpipe_ch15_rxelecidle),
      .IFPSCPMCHANNEL0XPIPERXPOLARITY(ps_cpm_xpipe_ch0_rxpolarity),
      .IFPSCPMCHANNEL1XPIPERXPOLARITY(ps_cpm_xpipe_ch1_rxpolarity),
      .IFPSCPMCHANNEL2XPIPERXPOLARITY(ps_cpm_xpipe_ch2_rxpolarity),
      .IFPSCPMCHANNEL3XPIPERXPOLARITY(ps_cpm_xpipe_ch3_rxpolarity),
      .IFPSCPMCHANNEL4XPIPERXPOLARITY(ps_cpm_xpipe_ch4_rxpolarity),
      .IFPSCPMCHANNEL5XPIPERXPOLARITY(ps_cpm_xpipe_ch5_rxpolarity),
      .IFPSCPMCHANNEL6XPIPERXPOLARITY(ps_cpm_xpipe_ch6_rxpolarity),
      .IFPSCPMCHANNEL7XPIPERXPOLARITY(ps_cpm_xpipe_ch7_rxpolarity),
      .IFPSCPMCHANNEL8XPIPERXPOLARITY(ps_cpm_xpipe_ch8_rxpolarity),
      .IFPSCPMCHANNEL9XPIPERXPOLARITY(ps_cpm_xpipe_ch9_rxpolarity),
      .IFPSCPMCHANNEL10XPIPERXPOLARITY(ps_cpm_xpipe_ch10_rxpolarity),
      .IFPSCPMCHANNEL11XPIPERXPOLARITY(ps_cpm_xpipe_ch11_rxpolarity),
      .IFPSCPMCHANNEL12XPIPERXPOLARITY(ps_cpm_xpipe_ch12_rxpolarity),
      .IFPSCPMCHANNEL13XPIPERXPOLARITY(ps_cpm_xpipe_ch13_rxpolarity),
      .IFPSCPMCHANNEL14XPIPERXPOLARITY(ps_cpm_xpipe_ch14_rxpolarity),
      .IFPSCPMCHANNEL15XPIPERXPOLARITY(ps_cpm_xpipe_ch15_rxpolarity),
      .IFPSCPMCHANNEL0XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch0_rxstartblock),
      .IFPSCPMCHANNEL1XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch1_rxstartblock),
      .IFPSCPMCHANNEL2XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch2_rxstartblock),
      .IFPSCPMCHANNEL3XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch3_rxstartblock),
      .IFPSCPMCHANNEL4XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch4_rxstartblock),
      .IFPSCPMCHANNEL5XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch5_rxstartblock),
      .IFPSCPMCHANNEL6XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch6_rxstartblock),
      .IFPSCPMCHANNEL7XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch7_rxstartblock),
      .IFPSCPMCHANNEL8XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch8_rxstartblock),
      .IFPSCPMCHANNEL9XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch9_rxstartblock),
      .IFPSCPMCHANNEL10XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch10_rxstartblock),
      .IFPSCPMCHANNEL11XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch11_rxstartblock),
      .IFPSCPMCHANNEL12XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch12_rxstartblock),
      .IFPSCPMCHANNEL13XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch13_rxstartblock),
      .IFPSCPMCHANNEL14XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch14_rxstartblock),
      .IFPSCPMCHANNEL15XPIPERXSTARTBLOCK(ps_cpm_xpipe_ch15_rxstartblock),
      .IFPSCPMCHANNEL0XPIPERXSTATUS(ps_cpm_xpipe_ch0_rxstatus),
      .IFPSCPMCHANNEL1XPIPERXSTATUS(ps_cpm_xpipe_ch1_rxstatus),
      .IFPSCPMCHANNEL2XPIPERXSTATUS(ps_cpm_xpipe_ch2_rxstatus),
      .IFPSCPMCHANNEL3XPIPERXSTATUS(ps_cpm_xpipe_ch3_rxstatus),
      .IFPSCPMCHANNEL4XPIPERXSTATUS(ps_cpm_xpipe_ch4_rxstatus),
      .IFPSCPMCHANNEL5XPIPERXSTATUS(ps_cpm_xpipe_ch5_rxstatus),
      .IFPSCPMCHANNEL6XPIPERXSTATUS(ps_cpm_xpipe_ch6_rxstatus),
      .IFPSCPMCHANNEL7XPIPERXSTATUS(ps_cpm_xpipe_ch7_rxstatus),
      .IFPSCPMCHANNEL8XPIPERXSTATUS(ps_cpm_xpipe_ch8_rxstatus),
      .IFPSCPMCHANNEL9XPIPERXSTATUS(ps_cpm_xpipe_ch9_rxstatus),
      .IFPSCPMCHANNEL10XPIPERXSTATUS(ps_cpm_xpipe_ch10_rxstatus),
      .IFPSCPMCHANNEL11XPIPERXSTATUS(ps_cpm_xpipe_ch11_rxstatus),
      .IFPSCPMCHANNEL12XPIPERXSTATUS(ps_cpm_xpipe_ch12_rxstatus),
      .IFPSCPMCHANNEL13XPIPERXSTATUS(ps_cpm_xpipe_ch13_rxstatus),
      .IFPSCPMCHANNEL14XPIPERXSTATUS(ps_cpm_xpipe_ch14_rxstatus),
      .IFPSCPMCHANNEL15XPIPERXSTATUS(ps_cpm_xpipe_ch15_rxstatus),
      .IFPSCPMCHANNEL0XPIPERXSYNCHEADER(ps_cpm_xpipe_ch0_rxsyncheader),
      .IFPSCPMCHANNEL1XPIPERXSYNCHEADER(ps_cpm_xpipe_ch1_rxsyncheader),
      .IFPSCPMCHANNEL2XPIPERXSYNCHEADER(ps_cpm_xpipe_ch2_rxsyncheader),
      .IFPSCPMCHANNEL3XPIPERXSYNCHEADER(ps_cpm_xpipe_ch3_rxsyncheader),
      .IFPSCPMCHANNEL4XPIPERXSYNCHEADER(ps_cpm_xpipe_ch4_rxsyncheader),
      .IFPSCPMCHANNEL5XPIPERXSYNCHEADER(ps_cpm_xpipe_ch5_rxsyncheader),
      .IFPSCPMCHANNEL6XPIPERXSYNCHEADER(ps_cpm_xpipe_ch6_rxsyncheader),
      .IFPSCPMCHANNEL7XPIPERXSYNCHEADER(ps_cpm_xpipe_ch7_rxsyncheader),
      .IFPSCPMCHANNEL8XPIPERXSYNCHEADER(ps_cpm_xpipe_ch8_rxsyncheader),
      .IFPSCPMCHANNEL9XPIPERXSYNCHEADER(ps_cpm_xpipe_ch9_rxsyncheader),
      .IFPSCPMCHANNEL10XPIPERXSYNCHEADER(ps_cpm_xpipe_ch10_rxsyncheader),
      .IFPSCPMCHANNEL11XPIPERXSYNCHEADER(ps_cpm_xpipe_ch11_rxsyncheader),
      .IFPSCPMCHANNEL12XPIPERXSYNCHEADER(ps_cpm_xpipe_ch12_rxsyncheader),
      .IFPSCPMCHANNEL13XPIPERXSYNCHEADER(ps_cpm_xpipe_ch13_rxsyncheader),
      .IFPSCPMCHANNEL14XPIPERXSYNCHEADER(ps_cpm_xpipe_ch14_rxsyncheader),
      .IFPSCPMCHANNEL15XPIPERXSYNCHEADER(ps_cpm_xpipe_ch15_rxsyncheader),
      .IFPSCPMCHANNEL0XPIPERXTERMINATION(ps_cpm_xpipe_ch0_rxtermination),
      .IFPSCPMCHANNEL1XPIPERXTERMINATION(ps_cpm_xpipe_ch1_rxtermination),
      .IFPSCPMCHANNEL2XPIPERXTERMINATION(ps_cpm_xpipe_ch2_rxtermination),
      .IFPSCPMCHANNEL3XPIPERXTERMINATION(ps_cpm_xpipe_ch3_rxtermination),
      .IFPSCPMCHANNEL4XPIPERXTERMINATION(ps_cpm_xpipe_ch4_rxtermination),
      .IFPSCPMCHANNEL5XPIPERXTERMINATION(ps_cpm_xpipe_ch5_rxtermination),
      .IFPSCPMCHANNEL6XPIPERXTERMINATION(ps_cpm_xpipe_ch6_rxtermination),
      .IFPSCPMCHANNEL7XPIPERXTERMINATION(ps_cpm_xpipe_ch7_rxtermination),
      .IFPSCPMCHANNEL8XPIPERXTERMINATION(ps_cpm_xpipe_ch8_rxtermination),
      .IFPSCPMCHANNEL9XPIPERXTERMINATION(ps_cpm_xpipe_ch9_rxtermination),
      .IFPSCPMCHANNEL10XPIPERXTERMINATION(ps_cpm_xpipe_ch10_rxtermination),
      .IFPSCPMCHANNEL11XPIPERXTERMINATION(ps_cpm_xpipe_ch11_rxtermination),
      .IFPSCPMCHANNEL12XPIPERXTERMINATION(ps_cpm_xpipe_ch12_rxtermination),
      .IFPSCPMCHANNEL13XPIPERXTERMINATION(ps_cpm_xpipe_ch13_rxtermination),
      .IFPSCPMCHANNEL14XPIPERXTERMINATION(ps_cpm_xpipe_ch14_rxtermination),
      .IFPSCPMCHANNEL15XPIPERXTERMINATION(ps_cpm_xpipe_ch15_rxtermination),
      .IFPSCPMCHANNEL0XPIPERXVALID(ps_cpm_xpipe_ch0_rxvalid),
      .IFPSCPMCHANNEL1XPIPERXVALID(ps_cpm_xpipe_ch1_rxvalid),
      .IFPSCPMCHANNEL2XPIPERXVALID(ps_cpm_xpipe_ch2_rxvalid),
      .IFPSCPMCHANNEL3XPIPERXVALID(ps_cpm_xpipe_ch3_rxvalid),
      .IFPSCPMCHANNEL4XPIPERXVALID(ps_cpm_xpipe_ch4_rxvalid),
      .IFPSCPMCHANNEL5XPIPERXVALID(ps_cpm_xpipe_ch5_rxvalid),
      .IFPSCPMCHANNEL6XPIPERXVALID(ps_cpm_xpipe_ch6_rxvalid),
      .IFPSCPMCHANNEL7XPIPERXVALID(ps_cpm_xpipe_ch7_rxvalid),
      .IFPSCPMCHANNEL8XPIPERXVALID(ps_cpm_xpipe_ch8_rxvalid),
      .IFPSCPMCHANNEL9XPIPERXVALID(ps_cpm_xpipe_ch9_rxvalid),
      .IFPSCPMCHANNEL10XPIPERXVALID(ps_cpm_xpipe_ch10_rxvalid),
      .IFPSCPMCHANNEL11XPIPERXVALID(ps_cpm_xpipe_ch11_rxvalid),
      .IFPSCPMCHANNEL12XPIPERXVALID(ps_cpm_xpipe_ch12_rxvalid),
      .IFPSCPMCHANNEL13XPIPERXVALID(ps_cpm_xpipe_ch13_rxvalid),
      .IFPSCPMCHANNEL14XPIPERXVALID(ps_cpm_xpipe_ch14_rxvalid),
      .IFPSCPMCHANNEL15XPIPERXVALID(ps_cpm_xpipe_ch15_rxvalid),
      .IFPSCPMCHANNEL0XPIPETXCHARISK(ps_cpm_xpipe_ch0_txcharisk),
      .IFPSCPMCHANNEL1XPIPETXCHARISK(ps_cpm_xpipe_ch1_txcharisk),
      .IFPSCPMCHANNEL2XPIPETXCHARISK(ps_cpm_xpipe_ch2_txcharisk),
      .IFPSCPMCHANNEL3XPIPETXCHARISK(ps_cpm_xpipe_ch3_txcharisk),
      .IFPSCPMCHANNEL4XPIPETXCHARISK(ps_cpm_xpipe_ch4_txcharisk),
      .IFPSCPMCHANNEL5XPIPETXCHARISK(ps_cpm_xpipe_ch5_txcharisk),
      .IFPSCPMCHANNEL6XPIPETXCHARISK(ps_cpm_xpipe_ch6_txcharisk),
      .IFPSCPMCHANNEL7XPIPETXCHARISK(ps_cpm_xpipe_ch7_txcharisk),
      .IFPSCPMCHANNEL8XPIPETXCHARISK(ps_cpm_xpipe_ch8_txcharisk),
      .IFPSCPMCHANNEL9XPIPETXCHARISK(ps_cpm_xpipe_ch9_txcharisk),
      .IFPSCPMCHANNEL10XPIPETXCHARISK(ps_cpm_xpipe_ch10_txcharisk),
      .IFPSCPMCHANNEL11XPIPETXCHARISK(ps_cpm_xpipe_ch11_txcharisk),
      .IFPSCPMCHANNEL12XPIPETXCHARISK(ps_cpm_xpipe_ch12_txcharisk),
      .IFPSCPMCHANNEL13XPIPETXCHARISK(ps_cpm_xpipe_ch13_txcharisk),
      .IFPSCPMCHANNEL14XPIPETXCHARISK(ps_cpm_xpipe_ch14_txcharisk),
      .IFPSCPMCHANNEL15XPIPETXCHARISK(ps_cpm_xpipe_ch15_txcharisk),
      .IFPSCPMCHANNEL0XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch0_txcompliance),
      .IFPSCPMCHANNEL1XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch1_txcompliance),
      .IFPSCPMCHANNEL2XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch2_txcompliance),
      .IFPSCPMCHANNEL3XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch3_txcompliance),
      .IFPSCPMCHANNEL4XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch4_txcompliance),
      .IFPSCPMCHANNEL5XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch5_txcompliance),
      .IFPSCPMCHANNEL6XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch6_txcompliance),
      .IFPSCPMCHANNEL7XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch7_txcompliance),
      .IFPSCPMCHANNEL8XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch8_txcompliance),
      .IFPSCPMCHANNEL9XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch9_txcompliance),
      .IFPSCPMCHANNEL10XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch10_txcompliance),
      .IFPSCPMCHANNEL11XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch11_txcompliance),
      .IFPSCPMCHANNEL12XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch12_txcompliance),
      .IFPSCPMCHANNEL13XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch13_txcompliance),
      .IFPSCPMCHANNEL14XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch14_txcompliance),
      .IFPSCPMCHANNEL15XPIPETXCOMPLIANCE(ps_cpm_xpipe_ch15_txcompliance),
      .IFPSCPMCHANNEL0XPIPETXDATA(ps_cpm_xpipe_ch0_txdata),
      .IFPSCPMCHANNEL1XPIPETXDATA(ps_cpm_xpipe_ch1_txdata),
      .IFPSCPMCHANNEL2XPIPETXDATA(ps_cpm_xpipe_ch2_txdata),
      .IFPSCPMCHANNEL3XPIPETXDATA(ps_cpm_xpipe_ch3_txdata),
      .IFPSCPMCHANNEL4XPIPETXDATA(ps_cpm_xpipe_ch4_txdata),
      .IFPSCPMCHANNEL5XPIPETXDATA(ps_cpm_xpipe_ch5_txdata),
      .IFPSCPMCHANNEL6XPIPETXDATA(ps_cpm_xpipe_ch6_txdata),
      .IFPSCPMCHANNEL7XPIPETXDATA(ps_cpm_xpipe_ch7_txdata),
      .IFPSCPMCHANNEL8XPIPETXDATA(ps_cpm_xpipe_ch8_txdata),
      .IFPSCPMCHANNEL9XPIPETXDATA(ps_cpm_xpipe_ch9_txdata),
      .IFPSCPMCHANNEL10XPIPETXDATA(ps_cpm_xpipe_ch10_txdata),
      .IFPSCPMCHANNEL11XPIPETXDATA(ps_cpm_xpipe_ch11_txdata),
      .IFPSCPMCHANNEL12XPIPETXDATA(ps_cpm_xpipe_ch12_txdata),
      .IFPSCPMCHANNEL13XPIPETXDATA(ps_cpm_xpipe_ch13_txdata),
      .IFPSCPMCHANNEL14XPIPETXDATA(ps_cpm_xpipe_ch14_txdata),
      .IFPSCPMCHANNEL15XPIPETXDATA(ps_cpm_xpipe_ch15_txdata),
      .IFPSCPMCHANNEL0XPIPETXDATAVALID(ps_cpm_xpipe_ch0_txdatavalid),
      .IFPSCPMCHANNEL1XPIPETXDATAVALID(ps_cpm_xpipe_ch1_txdatavalid),
      .IFPSCPMCHANNEL2XPIPETXDATAVALID(ps_cpm_xpipe_ch2_txdatavalid),
      .IFPSCPMCHANNEL3XPIPETXDATAVALID(ps_cpm_xpipe_ch3_txdatavalid),
      .IFPSCPMCHANNEL4XPIPETXDATAVALID(ps_cpm_xpipe_ch4_txdatavalid),
      .IFPSCPMCHANNEL5XPIPETXDATAVALID(ps_cpm_xpipe_ch5_txdatavalid),
      .IFPSCPMCHANNEL6XPIPETXDATAVALID(ps_cpm_xpipe_ch6_txdatavalid),
      .IFPSCPMCHANNEL7XPIPETXDATAVALID(ps_cpm_xpipe_ch7_txdatavalid),
      .IFPSCPMCHANNEL8XPIPETXDATAVALID(ps_cpm_xpipe_ch8_txdatavalid),
      .IFPSCPMCHANNEL9XPIPETXDATAVALID(ps_cpm_xpipe_ch9_txdatavalid),
      .IFPSCPMCHANNEL10XPIPETXDATAVALID(ps_cpm_xpipe_ch10_txdatavalid),
      .IFPSCPMCHANNEL11XPIPETXDATAVALID(ps_cpm_xpipe_ch11_txdatavalid),
      .IFPSCPMCHANNEL12XPIPETXDATAVALID(ps_cpm_xpipe_ch12_txdatavalid),
      .IFPSCPMCHANNEL13XPIPETXDATAVALID(ps_cpm_xpipe_ch13_txdatavalid),
      .IFPSCPMCHANNEL14XPIPETXDATAVALID(ps_cpm_xpipe_ch14_txdatavalid),
      .IFPSCPMCHANNEL15XPIPETXDATAVALID(ps_cpm_xpipe_ch15_txdatavalid),
      .IFPSCPMCHANNEL0XPIPETXDEEMPH(ps_cpm_xpipe_ch0_txdeemph),
      .IFPSCPMCHANNEL1XPIPETXDEEMPH(ps_cpm_xpipe_ch1_txdeemph),
      .IFPSCPMCHANNEL2XPIPETXDEEMPH(ps_cpm_xpipe_ch2_txdeemph),
      .IFPSCPMCHANNEL3XPIPETXDEEMPH(ps_cpm_xpipe_ch3_txdeemph),
      .IFPSCPMCHANNEL4XPIPETXDEEMPH(ps_cpm_xpipe_ch4_txdeemph),
      .IFPSCPMCHANNEL5XPIPETXDEEMPH(ps_cpm_xpipe_ch5_txdeemph),
      .IFPSCPMCHANNEL6XPIPETXDEEMPH(ps_cpm_xpipe_ch6_txdeemph),
      .IFPSCPMCHANNEL7XPIPETXDEEMPH(ps_cpm_xpipe_ch7_txdeemph),
      .IFPSCPMCHANNEL8XPIPETXDEEMPH(ps_cpm_xpipe_ch8_txdeemph),
      .IFPSCPMCHANNEL9XPIPETXDEEMPH(ps_cpm_xpipe_ch9_txdeemph),
      .IFPSCPMCHANNEL10XPIPETXDEEMPH(ps_cpm_xpipe_ch10_txdeemph),
      .IFPSCPMCHANNEL11XPIPETXDEEMPH(ps_cpm_xpipe_ch11_txdeemph),
      .IFPSCPMCHANNEL12XPIPETXDEEMPH(ps_cpm_xpipe_ch12_txdeemph),
      .IFPSCPMCHANNEL13XPIPETXDEEMPH(ps_cpm_xpipe_ch13_txdeemph),
      .IFPSCPMCHANNEL14XPIPETXDEEMPH(ps_cpm_xpipe_ch14_txdeemph),
      .IFPSCPMCHANNEL15XPIPETXDEEMPH(ps_cpm_xpipe_ch15_txdeemph),
      .IFPSCPMCHANNEL0XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch0_txdetectrxloopback),
      .IFPSCPMCHANNEL1XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch1_txdetectrxloopback),
      .IFPSCPMCHANNEL2XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch2_txdetectrxloopback),
      .IFPSCPMCHANNEL3XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch3_txdetectrxloopback),
      .IFPSCPMCHANNEL4XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch4_txdetectrxloopback),
      .IFPSCPMCHANNEL5XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch5_txdetectrxloopback),
      .IFPSCPMCHANNEL6XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch6_txdetectrxloopback),
      .IFPSCPMCHANNEL7XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch7_txdetectrxloopback),
      .IFPSCPMCHANNEL8XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch8_txdetectrxloopback),
      .IFPSCPMCHANNEL9XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch9_txdetectrxloopback),
      .IFPSCPMCHANNEL10XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch10_txdetectrxloopback),
      .IFPSCPMCHANNEL11XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch11_txdetectrxloopback),
      .IFPSCPMCHANNEL12XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch12_txdetectrxloopback),
      .IFPSCPMCHANNEL13XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch13_txdetectrxloopback),
      .IFPSCPMCHANNEL14XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch14_txdetectrxloopback),
      .IFPSCPMCHANNEL15XPIPETXDETECTRXLOOPBACK(ps_cpm_xpipe_ch15_txdetectrxloopback),
      .IFPSCPMCHANNEL0XPIPETXELECIDLE(ps_cpm_xpipe_ch0_txelecidle),
      .IFPSCPMCHANNEL1XPIPETXELECIDLE(ps_cpm_xpipe_ch1_txelecidle),
      .IFPSCPMCHANNEL2XPIPETXELECIDLE(ps_cpm_xpipe_ch2_txelecidle),
      .IFPSCPMCHANNEL3XPIPETXELECIDLE(ps_cpm_xpipe_ch3_txelecidle),
      .IFPSCPMCHANNEL4XPIPETXELECIDLE(ps_cpm_xpipe_ch4_txelecidle),
      .IFPSCPMCHANNEL5XPIPETXELECIDLE(ps_cpm_xpipe_ch5_txelecidle),
      .IFPSCPMCHANNEL6XPIPETXELECIDLE(ps_cpm_xpipe_ch6_txelecidle),
      .IFPSCPMCHANNEL7XPIPETXELECIDLE(ps_cpm_xpipe_ch7_txelecidle),
      .IFPSCPMCHANNEL8XPIPETXELECIDLE(ps_cpm_xpipe_ch8_txelecidle),
      .IFPSCPMCHANNEL9XPIPETXELECIDLE(ps_cpm_xpipe_ch9_txelecidle),
      .IFPSCPMCHANNEL10XPIPETXELECIDLE(ps_cpm_xpipe_ch10_txelecidle),
      .IFPSCPMCHANNEL11XPIPETXELECIDLE(ps_cpm_xpipe_ch11_txelecidle),
      .IFPSCPMCHANNEL12XPIPETXELECIDLE(ps_cpm_xpipe_ch12_txelecidle),
      .IFPSCPMCHANNEL13XPIPETXELECIDLE(ps_cpm_xpipe_ch13_txelecidle),
      .IFPSCPMCHANNEL14XPIPETXELECIDLE(ps_cpm_xpipe_ch14_txelecidle),
      .IFPSCPMCHANNEL15XPIPETXELECIDLE(ps_cpm_xpipe_ch15_txelecidle),
      .IFPSCPMCHANNEL0XPIPETXMAINCURSOR(ps_cpm_xpipe_ch0_txmaincursor),
      .IFPSCPMCHANNEL1XPIPETXMAINCURSOR(ps_cpm_xpipe_ch1_txmaincursor),
      .IFPSCPMCHANNEL2XPIPETXMAINCURSOR(ps_cpm_xpipe_ch2_txmaincursor),
      .IFPSCPMCHANNEL3XPIPETXMAINCURSOR(ps_cpm_xpipe_ch3_txmaincursor),
      .IFPSCPMCHANNEL4XPIPETXMAINCURSOR(ps_cpm_xpipe_ch4_txmaincursor),
      .IFPSCPMCHANNEL5XPIPETXMAINCURSOR(ps_cpm_xpipe_ch5_txmaincursor),
      .IFPSCPMCHANNEL6XPIPETXMAINCURSOR(ps_cpm_xpipe_ch6_txmaincursor),
      .IFPSCPMCHANNEL7XPIPETXMAINCURSOR(ps_cpm_xpipe_ch7_txmaincursor),
      .IFPSCPMCHANNEL8XPIPETXMAINCURSOR(ps_cpm_xpipe_ch8_txmaincursor),
      .IFPSCPMCHANNEL9XPIPETXMAINCURSOR(ps_cpm_xpipe_ch9_txmaincursor),
      .IFPSCPMCHANNEL10XPIPETXMAINCURSOR(ps_cpm_xpipe_ch10_txmaincursor),
      .IFPSCPMCHANNEL11XPIPETXMAINCURSOR(ps_cpm_xpipe_ch11_txmaincursor),
      .IFPSCPMCHANNEL12XPIPETXMAINCURSOR(ps_cpm_xpipe_ch12_txmaincursor),
      .IFPSCPMCHANNEL13XPIPETXMAINCURSOR(ps_cpm_xpipe_ch13_txmaincursor),
      .IFPSCPMCHANNEL14XPIPETXMAINCURSOR(ps_cpm_xpipe_ch14_txmaincursor),
      .IFPSCPMCHANNEL15XPIPETXMAINCURSOR(ps_cpm_xpipe_ch15_txmaincursor),
      .IFPSCPMCHANNEL0XPIPETXMARGIN(ps_cpm_xpipe_ch0_txmargin),
      .IFPSCPMCHANNEL1XPIPETXMARGIN(ps_cpm_xpipe_ch1_txmargin),
      .IFPSCPMCHANNEL2XPIPETXMARGIN(ps_cpm_xpipe_ch2_txmargin),
      .IFPSCPMCHANNEL3XPIPETXMARGIN(ps_cpm_xpipe_ch3_txmargin),
      .IFPSCPMCHANNEL4XPIPETXMARGIN(ps_cpm_xpipe_ch4_txmargin),
      .IFPSCPMCHANNEL5XPIPETXMARGIN(ps_cpm_xpipe_ch5_txmargin),
      .IFPSCPMCHANNEL6XPIPETXMARGIN(ps_cpm_xpipe_ch6_txmargin),
      .IFPSCPMCHANNEL7XPIPETXMARGIN(ps_cpm_xpipe_ch7_txmargin),
      .IFPSCPMCHANNEL8XPIPETXMARGIN(ps_cpm_xpipe_ch8_txmargin),
      .IFPSCPMCHANNEL9XPIPETXMARGIN(ps_cpm_xpipe_ch9_txmargin),
      .IFPSCPMCHANNEL10XPIPETXMARGIN(ps_cpm_xpipe_ch10_txmargin),
      .IFPSCPMCHANNEL11XPIPETXMARGIN(ps_cpm_xpipe_ch11_txmargin),
      .IFPSCPMCHANNEL12XPIPETXMARGIN(ps_cpm_xpipe_ch12_txmargin),
      .IFPSCPMCHANNEL13XPIPETXMARGIN(ps_cpm_xpipe_ch13_txmargin),
      .IFPSCPMCHANNEL14XPIPETXMARGIN(ps_cpm_xpipe_ch14_txmargin),
      .IFPSCPMCHANNEL15XPIPETXMARGIN(ps_cpm_xpipe_ch15_txmargin),
      .IFPSCPMCHANNEL0XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch0_txpostcursor),
      .IFPSCPMCHANNEL1XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch1_txpostcursor),
      .IFPSCPMCHANNEL2XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch2_txpostcursor),
      .IFPSCPMCHANNEL3XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch3_txpostcursor),
      .IFPSCPMCHANNEL4XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch4_txpostcursor),
      .IFPSCPMCHANNEL5XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch5_txpostcursor),
      .IFPSCPMCHANNEL6XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch6_txpostcursor),
      .IFPSCPMCHANNEL7XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch7_txpostcursor),
      .IFPSCPMCHANNEL8XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch8_txpostcursor),
      .IFPSCPMCHANNEL9XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch9_txpostcursor),
      .IFPSCPMCHANNEL10XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch10_txpostcursor),
      .IFPSCPMCHANNEL11XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch11_txpostcursor),
      .IFPSCPMCHANNEL12XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch12_txpostcursor),
      .IFPSCPMCHANNEL13XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch13_txpostcursor),
      .IFPSCPMCHANNEL14XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch14_txpostcursor),
      .IFPSCPMCHANNEL15XPIPETXPOSTCURSOR(ps_cpm_xpipe_ch15_txpostcursor),
      .IFPSCPMCHANNEL0XPIPETXPRECURSOR(ps_cpm_xpipe_ch0_txprecursor),
      .IFPSCPMCHANNEL1XPIPETXPRECURSOR(ps_cpm_xpipe_ch1_txprecursor),
      .IFPSCPMCHANNEL2XPIPETXPRECURSOR(ps_cpm_xpipe_ch2_txprecursor),
      .IFPSCPMCHANNEL3XPIPETXPRECURSOR(ps_cpm_xpipe_ch3_txprecursor),
      .IFPSCPMCHANNEL4XPIPETXPRECURSOR(ps_cpm_xpipe_ch4_txprecursor),
      .IFPSCPMCHANNEL5XPIPETXPRECURSOR(ps_cpm_xpipe_ch5_txprecursor),
      .IFPSCPMCHANNEL6XPIPETXPRECURSOR(ps_cpm_xpipe_ch6_txprecursor),
      .IFPSCPMCHANNEL7XPIPETXPRECURSOR(ps_cpm_xpipe_ch7_txprecursor),
      .IFPSCPMCHANNEL8XPIPETXPRECURSOR(ps_cpm_xpipe_ch8_txprecursor),
      .IFPSCPMCHANNEL9XPIPETXPRECURSOR(ps_cpm_xpipe_ch9_txprecursor),
      .IFPSCPMCHANNEL10XPIPETXPRECURSOR(ps_cpm_xpipe_ch10_txprecursor),
      .IFPSCPMCHANNEL11XPIPETXPRECURSOR(ps_cpm_xpipe_ch11_txprecursor),
      .IFPSCPMCHANNEL12XPIPETXPRECURSOR(ps_cpm_xpipe_ch12_txprecursor),
      .IFPSCPMCHANNEL13XPIPETXPRECURSOR(ps_cpm_xpipe_ch13_txprecursor),
      .IFPSCPMCHANNEL14XPIPETXPRECURSOR(ps_cpm_xpipe_ch14_txprecursor),
      .IFPSCPMCHANNEL15XPIPETXPRECURSOR(ps_cpm_xpipe_ch15_txprecursor),
      .IFPSCPMCHANNEL0XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch0_txstartblock),
      .IFPSCPMCHANNEL1XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch1_txstartblock),
      .IFPSCPMCHANNEL2XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch2_txstartblock),
      .IFPSCPMCHANNEL3XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch3_txstartblock),
      .IFPSCPMCHANNEL4XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch4_txstartblock),
      .IFPSCPMCHANNEL5XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch5_txstartblock),
      .IFPSCPMCHANNEL6XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch6_txstartblock),
      .IFPSCPMCHANNEL7XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch7_txstartblock),
      .IFPSCPMCHANNEL8XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch8_txstartblock),
      .IFPSCPMCHANNEL9XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch9_txstartblock),
      .IFPSCPMCHANNEL10XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch10_txstartblock),
      .IFPSCPMCHANNEL11XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch11_txstartblock),
      .IFPSCPMCHANNEL12XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch12_txstartblock),
      .IFPSCPMCHANNEL13XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch13_txstartblock),
      .IFPSCPMCHANNEL14XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch14_txstartblock),
      .IFPSCPMCHANNEL15XPIPETXSTARTBLOCK(ps_cpm_xpipe_ch15_txstartblock),
      .IFPSCPMCHANNEL0XPIPETXSWING(ps_cpm_xpipe_ch0_txswing),
      .IFPSCPMCHANNEL1XPIPETXSWING(ps_cpm_xpipe_ch1_txswing),
      .IFPSCPMCHANNEL2XPIPETXSWING(ps_cpm_xpipe_ch2_txswing),
      .IFPSCPMCHANNEL3XPIPETXSWING(ps_cpm_xpipe_ch3_txswing),
      .IFPSCPMCHANNEL4XPIPETXSWING(ps_cpm_xpipe_ch4_txswing),
      .IFPSCPMCHANNEL5XPIPETXSWING(ps_cpm_xpipe_ch5_txswing),
      .IFPSCPMCHANNEL6XPIPETXSWING(ps_cpm_xpipe_ch6_txswing),
      .IFPSCPMCHANNEL7XPIPETXSWING(ps_cpm_xpipe_ch7_txswing),
      .IFPSCPMCHANNEL8XPIPETXSWING(ps_cpm_xpipe_ch8_txswing),
      .IFPSCPMCHANNEL9XPIPETXSWING(ps_cpm_xpipe_ch9_txswing),
      .IFPSCPMCHANNEL10XPIPETXSWING(ps_cpm_xpipe_ch10_txswing),
      .IFPSCPMCHANNEL11XPIPETXSWING(ps_cpm_xpipe_ch11_txswing),
      .IFPSCPMCHANNEL12XPIPETXSWING(ps_cpm_xpipe_ch12_txswing),
      .IFPSCPMCHANNEL13XPIPETXSWING(ps_cpm_xpipe_ch13_txswing),
      .IFPSCPMCHANNEL14XPIPETXSWING(ps_cpm_xpipe_ch14_txswing),
      .IFPSCPMCHANNEL15XPIPETXSWING(ps_cpm_xpipe_ch15_txswing),
      .IFPSCPMCHANNEL0XPIPETXSYNCHEADER(ps_cpm_xpipe_ch0_txsyncheader),
      .IFPSCPMCHANNEL1XPIPETXSYNCHEADER(ps_cpm_xpipe_ch1_txsyncheader),
      .IFPSCPMCHANNEL2XPIPETXSYNCHEADER(ps_cpm_xpipe_ch2_txsyncheader),
      .IFPSCPMCHANNEL3XPIPETXSYNCHEADER(ps_cpm_xpipe_ch3_txsyncheader),
      .IFPSCPMCHANNEL4XPIPETXSYNCHEADER(ps_cpm_xpipe_ch4_txsyncheader),
      .IFPSCPMCHANNEL5XPIPETXSYNCHEADER(ps_cpm_xpipe_ch5_txsyncheader),
      .IFPSCPMCHANNEL6XPIPETXSYNCHEADER(ps_cpm_xpipe_ch6_txsyncheader),
      .IFPSCPMCHANNEL7XPIPETXSYNCHEADER(ps_cpm_xpipe_ch7_txsyncheader),
      .IFPSCPMCHANNEL8XPIPETXSYNCHEADER(ps_cpm_xpipe_ch8_txsyncheader),
      .IFPSCPMCHANNEL9XPIPETXSYNCHEADER(ps_cpm_xpipe_ch9_txsyncheader),
      .IFPSCPMCHANNEL10XPIPETXSYNCHEADER(ps_cpm_xpipe_ch10_txsyncheader),
      .IFPSCPMCHANNEL11XPIPETXSYNCHEADER(ps_cpm_xpipe_ch11_txsyncheader),
      .IFPSCPMCHANNEL12XPIPETXSYNCHEADER(ps_cpm_xpipe_ch12_txsyncheader),
      .IFPSCPMCHANNEL13XPIPETXSYNCHEADER(ps_cpm_xpipe_ch13_txsyncheader),
      .IFPSCPMCHANNEL14XPIPETXSYNCHEADER(ps_cpm_xpipe_ch14_txsyncheader),
      .IFPSCPMCHANNEL15XPIPETXSYNCHEADER(ps_cpm_xpipe_ch15_txsyncheader),

      .IFPSCPMHSDPLINKXPIPEGTRXUSRCLK(ifpscpmhsdplinkxpipegtrxusrclk),
      .IFPSCPMINTQUADXPIPEPHYREADYFRBOT(ifpscpmintquadxpipephyreadyfrbot),
      .IFPSCPMLINK0XPIPEGTPIPECLK(ps_cpm_link0_xpipe_gtpipeclk),
      .IFPSCPMLINK0XPIPEPCIELINKREACHTARGET(ps_cpm_link0_xpipe_pcielinkreachtarget),
      .IFPSCPMLINK0XPIPEPCIELTSSMSTATE(ps_cpm_link0_xpipe_pcieltssmstate),
      .IFPSCPMLINK0XPIPEPCIEPERSTN(ps_cpm_link0_xpipe_pcieperstn),
      .IFPSCPMLINK0XPIPEPHYESMADAPTATIONSAVE(ps_cpm_link0_xpipe_phyesmadaptationsave),
      .IFPSCPMLINK0XPIPEPIPERATE(ps_cpm_link0_xpipe_piperate),

      .IFPSCPMLINK1XPIPEGTPIPECLK(ps_cpm_link1_xpipe_gtpipeclk),
      .IFPSCPMLINK1XPIPEPCIELINKREACHTARGET(ps_cpm_link1_xpipe_pcielinkreachtarget),
      .IFPSCPMLINK1XPIPEPCIELTSSMSTATE(ps_cpm_link1_xpipe_pcieltssmstate),
      .IFPSCPMLINK1XPIPEPCIEPERSTN(ps_cpm_link1_xpipe_pcieperstn),
      .IFPSCPMLINK1XPIPEPHYESMADAPTATIONSAVE(ps_cpm_link1_xpipe_phyesmadaptationsave),
      .IFPSCPMLINK1XPIPEPIPERATE(ps_cpm_link1_xpipe_piperate),

      .CPMOSCCLKDIV2(cpm_osc_clk_div2),

      .IFPSCPMCFGAXIARADDR  (cpm_cfg_axi_araddr),
      .IFPSCPMCFGAXIARBURST (cpm_cfg_axi_arburst),
      .IFPSCPMCFGAXIARCACHE (cpm_cfg_axi_arcache),
      .IFPSCPMCFGAXIARID    (cpm_cfg_axi_arid),
      .IFPSCPMCFGAXIARLEN   (cpm_cfg_axi_arlen),
      .IFPSCPMCFGAXIARLOCK  (cpm_cfg_axi_arlock),
      .IFPSCPMCFGAXIARPROT  (cpm_cfg_axi_arprot),
      .IFPSCPMCFGAXIARQOS   (cpm_cfg_axi_arqos),
      .IFPSCPMCFGAXIARREGION(cpm_cfg_axi_arregion),
      .IFPSCPMCFGAXIARSIZE  (cpm_cfg_axi_arsize),
      .IFPSCPMCFGAXIARUSER  (cpm_cfg_axi_aruser),
      .IFPSCPMCFGAXIARVALID (cpm_cfg_axi_arvalid),
      .IFPSCPMCFGAXIAWADDR  (cpm_cfg_axi_awaddr),
      .IFPSCPMCFGAXIAWBURST (cpm_cfg_axi_awburst),
      .IFPSCPMCFGAXIAWCACHE (cpm_cfg_axi_awcache),
      .IFPSCPMCFGAXIAWID    (cpm_cfg_axi_awid),
      .IFPSCPMCFGAXIAWLEN   (cpm_cfg_axi_awlen),
      .IFPSCPMCFGAXIAWLOCK  (cpm_cfg_axi_awlock),
      .IFPSCPMCFGAXIAWPROT  (cpm_cfg_axi_awprot),
      .IFPSCPMCFGAXIAWQOS   (cpm_cfg_axi_awqos),
      .IFPSCPMCFGAXIAWREGION(cpm_cfg_axi_awregion),
      .IFPSCPMCFGAXIAWSIZE  (cpm_cfg_axi_awsize),
      .IFPSCPMCFGAXIAWUSER  (cpm_cfg_axi_awuser),
      .IFPSCPMCFGAXIAWVALID (cpm_cfg_axi_awvalid),
      .IFPSCPMCFGAXIBREADY  (cpm_cfg_axi_bready),
      .IFPSCPMCFGAXIRREADY  (cpm_cfg_axi_rready),
      .IFPSCPMCFGAXIWDATA   (cpm_cfg_axi_wdata),
      .IFPSCPMCFGAXIWID     (cpm_cfg_axi_wid),
      .IFPSCPMCFGAXIWLAST   (cpm_cfg_axi_wlast),
      .IFPSCPMCFGAXIWSTRB   (cpm_cfg_axi_wstrb),
      .IFPSCPMCFGAXIWUSER   (cpm_cfg_axi_wuser),
      .IFPSCPMCFGAXIWVALID  (cpm_cfg_axi_wvalid),
      .IFPSCPMCFGAXIARREADY (cpm_cfg_axi_arready),
      .IFPSCPMCFGAXIAWREADY (cpm_cfg_axi_awready),
      .IFPSCPMCFGAXIBID     (cpm_cfg_axi_bid),
      .IFPSCPMCFGAXIBRESP   (cpm_cfg_axi_bresp),
      .IFPSCPMCFGAXIBUSER   (cpm_cfg_axi_buser),
      .IFPSCPMCFGAXIBVALID  (cpm_cfg_axi_bvalid),
      .IFPSCPMCFGAXIRDATA   (cpm_cfg_axi_rdata),
      .IFPSCPMCFGAXIRID     (cpm_cfg_axi_rid),
      .IFPSCPMCFGAXIRLAST   (cpm_cfg_axi_rlast),
      .IFPSCPMCFGAXIRRESP   (cpm_cfg_axi_rresp),
      .IFPSCPMCFGAXIRUSER   (cpm_cfg_axi_ruser),
      .IFPSCPMCFGAXIRVALID  (cpm_cfg_axi_rvalid),
      .IFPSCPMCFGAXIWREADY  (cpm_cfg_axi_wready),

      .IFPSCPMPCIEAXIARREADY (pcie_axi_arready),
      .IFPSCPMPCIEAXIAWREADY (pcie_axi_awready),
      .IFPSCPMPCIEAXIBID     (pcie_axi_bid),
      .IFPSCPMPCIEAXIBRESP   (pcie_axi_bresp),
      .IFPSCPMPCIEAXIBUSER   (pcie_axi_buser),
      .IFPSCPMPCIEAXIBVALID  (pcie_axi_bvalid),
      .IFPSCPMPCIEAXIRDATA   (pcie_axi_rdata),
      .IFPSCPMPCIEAXIRID     (pcie_axi_rid),
      .IFPSCPMPCIEAXIRLAST   (pcie_axi_rlast),
      .IFPSCPMPCIEAXIRRESP   (pcie_axi_rresp),
      .IFPSCPMPCIEAXIRUSER   (pcie_axi_ruser),
      .IFPSCPMPCIEAXIRVALID  (pcie_axi_rvalid),
      .IFPSCPMPCIEAXIWREADY  (pcie_axi_wready),
      .IFPSCPMPCIEAXIARADDR  (pcie_axi_araddr),
      .IFPSCPMPCIEAXIARBURST (pcie_axi_arburst),
      .IFPSCPMPCIEAXIARCACHE (pcie_axi_arcache),
      .IFPSCPMPCIEAXIARID    (pcie_axi_arid),
      .IFPSCPMPCIEAXIARLEN   (pcie_axi_arlen),
      .IFPSCPMPCIEAXIARLOCK  (pcie_axi_arlock),
      .IFPSCPMPCIEAXIARPROT  (pcie_axi_arprot),
      .IFPSCPMPCIEAXIARQOS   (pcie_axi_arqos),
      .IFPSCPMPCIEAXIARREGION(pcie_axi_arregion),
      .IFPSCPMPCIEAXIARSIZE  (pcie_axi_arsize),
      .IFPSCPMPCIEAXIARUSER  (pcie_axi_aruser),
      .IFPSCPMPCIEAXIARVALID (pcie_axi_arvalid),
      .IFPSCPMPCIEAXIAWADDR  (pcie_axi_awaddr),
      .IFPSCPMPCIEAXIAWBURST (pcie_axi_awburst),
      .IFPSCPMPCIEAXIAWCACHE (pcie_axi_awcache),
      .IFPSCPMPCIEAXIAWID    (pcie_axi_awid),
      .IFPSCPMPCIEAXIAWLEN   (pcie_axi_awlen),
      .IFPSCPMPCIEAXIAWLOCK  (pcie_axi_awlock),
      .IFPSCPMPCIEAXIAWPROT  (pcie_axi_awprot),
      .IFPSCPMPCIEAXIAWQOS   (pcie_axi_awqos),
      .IFPSCPMPCIEAXIAWREGION(pcie_axi_awregion),
      .IFPSCPMPCIEAXIAWSIZE  (pcie_axi_awsize),
      .IFPSCPMPCIEAXIAWUSER  (pcie_axi_awuser),
      .IFPSCPMPCIEAXIAWVALID (pcie_axi_awvalid),
      .IFPSCPMPCIEAXIBREADY  (pcie_axi_bready),
      .IFPSCPMPCIEAXIRREADY  (pcie_axi_rready),
      .IFPSCPMPCIEAXIWDATA   (pcie_axi_wdata),
      .IFPSCPMPCIEAXIWID     (pcie_axi_wid),
      .IFPSCPMPCIEAXIWLAST   (pcie_axi_wlast),
      .IFPSCPMPCIEAXIWSTRB   (pcie_axi_wstrb),
      .IFPSCPMPCIEAXIWUSER   (pcie_axi_wuser),
      .IFPSCPMPCIEAXIWVALID  (pcie_axi_wvalid),

      .IFPSCPMPCSRPCRAPBEN    (cpm_pcr_apben),
      .IFPSCPMPCSRPCRDISNPICLK(cpm_pcr_disnpiclk),
      .IFPSCPMPCSRPCRFABRICEN (cpm_pcr_fabricen),
      .IFPSCPMPCSRPCRGATEREG  (cpm_pcr_gatereg),
      .IFPSCPMPCSRPCRHOLDSTATE(cpm_pcr_holdstate),
      .IFPSCPMPCSRPCRINITSTATE(cpm_pcr_initstate),
      .IFPSCPMPCSRPCRMEMCLR   (cpm_pcr_memclr),
      .IFPSCPMPCSRPCRODISABLE (cpm_pcr_odisable),
      .IFPSCPMPCSRPCRPCOMPLETE(cpm_pcr_pcomplete),
      .IFPSCPMPCSRPCRPWRDN    (cpm_pcr_pwrdn),
      .IFPSCPMPCSRPCRSCANCLR  (cpm_pcr_scanclr),
      .IFPSCPMPCSRPCRSTARTBISR(cpm_pcr_startbisr),
      .IFPSCPMPCSRPCRSTARTCAL (cpm_pcr_startcal),
      .IFPSCPMPCSRPCRTRISTATE (cpm_pcr_tristate),

      .IFPSCPMQUAD0XPIPERXMARGINREQACK(ps_cpm_q0_xpipe_rxmargin_req_ack),
      .IFPSCPMQUAD0XPIPERXMARGINREQCMD(ps_cpm_q0_xpipe_rxmargin_req_cmd),
      .IFPSCPMQUAD0XPIPERXMARGINREQLANENUM(ps_cpm_q0_xpipe_rxmargin_req_lanenum),
      .IFPSCPMQUAD0XPIPERXMARGINREQPAYLOAD(ps_cpm_q0_xpipe_rxmargin_req_payload),
      .IFPSCPMQUAD0XPIPERXMARGINREQREQ(ps_cpm_q0_xpipe_rxmargin_req_req),
      .IFPSCPMQUAD0XPIPERXMARGINRESACK(ps_cpm_q0_xpipe_rxmargin_res_ack),
      .IFPSCPMQUAD0XPIPERXMARGINRESCMD(ps_cpm_q0_xpipe_rxmargin_res_cmd),
      .IFPSCPMQUAD0XPIPERXMARGINRESLANENUM(ps_cpm_q0_xpipe_rxmargin_res_lanenum),
      .IFPSCPMQUAD0XPIPERXMARGINRESPAYLOAD(ps_cpm_q0_xpipe_rxmargin_res_payload),
      .IFPSCPMQUAD0XPIPERXMARGINRESREQ(ps_cpm_q0_xpipe_rxmargin_res_req),
      .IFPSCPMQUAD1XPIPERXMARGINREQACK(ps_cpm_q1_xpipe_rxmargin_req_ack),
      .IFPSCPMQUAD1XPIPERXMARGINREQCMD(ps_cpm_q1_xpipe_rxmargin_req_cmd),
      .IFPSCPMQUAD1XPIPERXMARGINREQLANENUM(ps_cpm_q1_xpipe_rxmargin_req_lanenum),
      .IFPSCPMQUAD1XPIPERXMARGINREQPAYLOAD(ps_cpm_q1_xpipe_rxmargin_req_payload),
      .IFPSCPMQUAD1XPIPERXMARGINREQREQ(ps_cpm_q1_xpipe_rxmargin_req_req),
      .IFPSCPMQUAD1XPIPERXMARGINRESACK(ps_cpm_q1_xpipe_rxmargin_res_ack),
      .IFPSCPMQUAD1XPIPERXMARGINRESCMD(ps_cpm_q1_xpipe_rxmargin_res_cmd),
      .IFPSCPMQUAD1XPIPERXMARGINRESLANENUM(ps_cpm_q1_xpipe_rxmargin_res_lanenum),
      .IFPSCPMQUAD1XPIPERXMARGINRESPAYLOAD(ps_cpm_q1_xpipe_rxmargin_res_payload),
      .IFPSCPMQUAD1XPIPERXMARGINRESREQ(ps_cpm_q1_xpipe_rxmargin_res_req),
      .IFPSCPMQUAD2XPIPERXMARGINREQACK(ps_cpm_q2_xpipe_rxmargin_req_ack),
      .IFPSCPMQUAD2XPIPERXMARGINREQCMD(ps_cpm_q2_xpipe_rxmargin_req_cmd),
      .IFPSCPMQUAD2XPIPERXMARGINREQLANENUM(ps_cpm_q2_xpipe_rxmargin_req_lanenum),
      .IFPSCPMQUAD2XPIPERXMARGINREQPAYLOAD(ps_cpm_q2_xpipe_rxmargin_req_payload),
      .IFPSCPMQUAD2XPIPERXMARGINREQREQ(ps_cpm_q2_xpipe_rxmargin_req_req),
      .IFPSCPMQUAD2XPIPERXMARGINRESACK(ps_cpm_q2_xpipe_rxmargin_res_ack),
      .IFPSCPMQUAD2XPIPERXMARGINRESCMD(ps_cpm_q2_xpipe_rxmargin_res_cmd),
      .IFPSCPMQUAD2XPIPERXMARGINRESLANENUM(ps_cpm_q2_xpipe_rxmargin_res_lanenum),
      .IFPSCPMQUAD2XPIPERXMARGINRESPAYLOAD(ps_cpm_q2_xpipe_rxmargin_res_payload),
      .IFPSCPMQUAD2XPIPERXMARGINRESREQ(ps_cpm_q2_xpipe_rxmargin_res_req),
      .IFPSCPMQUAD3XPIPERXMARGINREQACK(ps_cpm_q3_xpipe_rxmargin_req_ack),
      .IFPSCPMQUAD3XPIPERXMARGINREQCMD(ps_cpm_q3_xpipe_rxmargin_req_cmd),
      .IFPSCPMQUAD3XPIPERXMARGINREQLANENUM(ps_cpm_q3_xpipe_rxmargin_req_lanenum),
      .IFPSCPMQUAD3XPIPERXMARGINREQPAYLOAD(ps_cpm_q3_xpipe_rxmargin_req_payload),
      .IFPSCPMQUAD3XPIPERXMARGINREQREQ(ps_cpm_q3_xpipe_rxmargin_req_req),
      .IFPSCPMQUAD3XPIPERXMARGINRESACK(ps_cpm_q3_xpipe_rxmargin_res_ack),
      .IFPSCPMQUAD3XPIPERXMARGINRESCMD(ps_cpm_q3_xpipe_rxmargin_res_cmd),
      .IFPSCPMQUAD3XPIPERXMARGINRESLANENUM(ps_cpm_q3_xpipe_rxmargin_res_lanenum),
      .IFPSCPMQUAD3XPIPERXMARGINRESPAYLOAD(ps_cpm_q3_xpipe_rxmargin_res_payload),
      .IFPSCPMQUAD3XPIPERXMARGINRESREQ(ps_cpm_q3_xpipe_rxmargin_res_req),

      .LPDCPMINREFCLK(lpdcpminrefclk),
      .LPDCPMSWITCHTIMEOUTCNT(lpdcpmswitchtimeoutcnt),
      .LPDCPMTOPSWCLK(lpdcpmtopswclk),
      .PERST0N(perst0n),
      .PERST1N(perst1n),
      .PLCHI0CLK(chi0_clk),
      .PLCHI1CLK(chi1_clk),
      .PLCPMIRQ0(cpm_irq0),
      .PLCPMIRQ1(cpm_irq1),
      .PLREFCLK(pl_ref_clk)
    );

  end

endgenerate

  wire [127:0] Q0_dbg0;
  wire [127:0] Q0_dbg1;
  wire [127:0] Q0_dbg2;
  wire [127:0] Q0_dbg3;
  wire [15:0] Q0_APB3PADDR;
  wire [31:0] Q0_APB3PWDATA;
  wire Q0_APB3PENABLE;
  wire Q0_APB3PSEL;
  wire Q0_APB3PWRITE;
  wire Q0_APB3PREADY;

  wire refclk_q2q3_div2_ibuf_o;


generate
  if ((C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH > 0) || (( (C_PS_HSDP_MODE == "HSDP0") || (C_PS_HSDP_MODE == "HSDP1") ) && (C_PS_HSDP_INGRESS_TRAFFIC == "AURORA")) ) begin

    XPIPE_QUAD #( .XPIPE_LOC(C_XPIPE_0_LOC),
      .XPIPE_MODE       (C_XPIPE_0_MODE),
      .XPIPE_RSVD       (C_XPIPE_0_RSVD),
      .XPIPE_LINK0_CFG  (C_XPIPE_0_LINK0_CFG),
      .XPIPE_LINK1_CFG  (C_XPIPE_0_LINK1_CFG),
      .XPIPE_CLK_CFG    (C_XPIPE_0_CLK_CFG),
      .XPIPE_CLKDLY_CFG (C_XPIPE_0_CLKDLY_CFG),
      .XPIPE_REG_CFG    (C_XPIPE_0_REG_CFG))
    XPIPE_QUAD0_inst (
     .XPIPE_GT_OUTCLK(xpipe_gt_outclk),
     .XPIPE_GT_OUTCLK_1(xpipe_gt_outclk_1),
     .XPIPE_GT_RXOUTCLK(xpipe_gt_rxoutclk),
     .XPIPE_GT_RXUSRCLK(xpipe_gt_rxusrclk),
     .XPIPE_GT_PIPECLK(xpipe_gt_pipeclk),
     .XPIPE_GT_PIPECLK_1(xpipe_gt_pipeclk_1),

     .XPIPE_PHYESMADAPTSAVE(xpipe_phyesmadaptsave),
     .XPIPE_PHYESMADAPTSAVE_1(xpipe_phyesmadaptsave_1),
     .XPIPE_PHYESMADAPTSAVE_M(q0q1_xpipe_phyesmadaptsave_m),
     .XPIPE_PHYESMADAPTSAVE_M_1(q0q1_xpipe_phyesmadaptsave_m_1),

     .XPIPE_BUFGTCE(xpipe_bufgtce),
     .XPIPE_BUFGTCE_1(xpipe_bufgtce_1),
     .XPIPE_BUFGTCE_MASK(xpipe_bufgtce_mask),
     .XPIPE_BUFGTCE_MASK_1(xpipe_bufgtce_mask_1),
     .XPIPE_BUFGTDIV(xpipe_bufgtdiv),
     .XPIPE_BUFGTDIV_1(xpipe_bufgtdiv_1),
     .XPIPE_BUFGTRST(xpipe_bufgtrst),
     .XPIPE_BUFGTRST_1(xpipe_bufgtrst_1),
     .XPIPE_BUFGTRST_MASK(xpipe_bufgtrst_mask),
     .XPIPE_BUFGTRST_MASK_1(xpipe_bufgtrst_mask_1),

     .XPIPE_PCIE_PERST_N     (xpipe_pcie_perst_n),
     .XPIPE_PCIE_PERST_N_1   (xpipe_pcie_perst_n_1),
     .XPIPE_PCIE_PERST_N_M   (q0q1_xpipe_pcie_perst_n_m),
     .XPIPE_PCIE_PERST_N_M_1 (q0q1_xpipe_pcie_perst_n_m_1),
     .XPIPE_PCIE_RATE(xpipe_pcie_rate),
     .XPIPE_PCIE_RATE_1(xpipe_pcie_rate_1),
     .XPIPE_PCIE_RATE_M(q0q1_xpipe_pcie_rate_m),
     .XPIPE_PCIE_RATE_M_1(q0q1_xpipe_pcie_rate_m_1),

     .XPIPE_GT_OUTCLK_M    (q0q1_xpipe_gt_outclk_m),
     .XPIPE_GT_OUTCLK_M_1  (q0q1_xpipe_gt_outclk_m_1),
     .XPIPE_GT_RXOUTCLK_M  (q0q1_xpipe_gt_rxoutclk_m),
     .XPIPE_GT_RXUSRCLK_M  (q0q1_xpipe_gt_rxusrclk_m),
     .XPIPE_GT_PIPECLK_M   (q0q1_xpipe_gt_pipeclk_m),
     .XPIPE_GT_PIPECLK_M_1 (q0q1_xpipe_gt_pipeclk_m_1),
     .XPIPE_BUFGTCE_M      (q0q1_xpipe_bufgtce_m),
     .XPIPE_BUFGTCE_MASK_M (q0q1_xpipe_bufgtce_mask_m),
     .XPIPE_BUFGTCE_MASK_M_1(q0q1_xpipe_bufgtce_mask_m_1),
     .XPIPE_BUFGTCE_M_1    (q0q1_xpipe_bufgtce_m_1),
     .XPIPE_BUFGTDIV_M     (q0q1_xpipe_bufgtdiv_m),
     .XPIPE_BUFGTDIV_M_1   (q0q1_xpipe_bufgtdiv_m_1),
     .XPIPE_BUFGTRST_M     (q0q1_xpipe_bufgtrst_m),
     .XPIPE_BUFGTRST_MASK_M(q0q1_xpipe_bufgtrst_mask_m),
     .XPIPE_BUFGTRST_MASK_M_1(q0q1_xpipe_bufgtrst_mask_m_1),
     .XPIPE_BUFGTRST_M_1   (q0q1_xpipe_bufgtrst_m_1),

     .XPIPE_PHYREADY_FR_BOT_M(q0q1_xpipe_phyready_fr_bot_m),
     .XPIPE_PHYREADY_TO_BOT(xpipe_phyready_to_bot),
     .XPIPE_PHY_READY      (xpipe_phy_ready),
     .XPIPE_PHY_READY_1    (xpipe_phy_ready_1),
     .XPIPE_PHYREADY_FR_BOT(xpipe_phyready_fr_bot),
     .XPIPE_PHYREADY_TO_BOT_M(q0q1_xpipe_phyready_to_bot_m),
     .XPIPE_PHY_READY_M    (q0q1_xpipe_phy_ready_m),
     .XPIPE_PHY_READY_M_1  (q0q1_xpipe_phy_ready_m_1),

      .ALTCLK_M     (altclk_m),
      .APB3PADDR_M  (apb3paddr_m),
      .APB3CLK_M    (apb3clk_m),
      .AXISCLK_M    (axisclk_m),
      .APB3PENABLE_M(apb3penable_m),
      .APB3PRESETN_M(apb3presetn_m),
      .APB3PSEL_M   (apb3psel_m),
      .APB3PWDATA_M (apb3pwdata_m),
      .APB3PWRITE_M (apb3pwrite_m),

      .BGBYPASSB_M  (bgbypassb_m),
      .BGMONITORENB_M(bgmonitorenb_m),
      .BGPDB_M      (bgpdb_m),
      .BGRCALOVRDENB_M(bgrcalovrdenb_m),
      .BGRCALOVRD_M (bgrcalovrd_m),

      .CH0_RXUSRCLK_M     (ch0_rxusrclk_m),
      .CH0_RXOUTCLK_M     (ch0_rxoutclk_m),
      .CH0_CDRBMCDRREQ_M  (ch0_cdrbmcdrreq_m),
      .CH0_CDRFREQOS_M    (ch0_cdrfreqos_m),
      .CH0_CDRINCPCTRL_M  (ch0_cdrincpctrl_m),
      .CH0_CDRSTEPDIR_M   (ch0_cdrstepdir_m),
      .CH0_CDRSTEPSQ_M    (ch0_cdrstepsq_m),
      .CH0_CDRSTEPSX_M    (ch0_cdrstepsx_m),
    //.CH0_CFOKOVWRFINISH_M(ch0_cfokovwrfinish_m),
    //.CH0_CFOKOVWRPULSE_M(ch0_cfokovwrpulse_m),
    //.CH0_CFOKOVWRSTART_M(ch0_cfokovwrstart_m),
      .CH0_CLKRSVD0_M     (ch0_clkrsvd0_m),
      .CH0_CLKRSVD1_M     (ch0_clkrsvd1_m),
      .CH0_DMONFIFORESET_M(ch0_dmonfiforeset_m),
      .CH0_DMONITORCLK_M  (ch0_dmonitorclk_m),
      .CH0_EYESCANRESET_M (ch0_eyescanreset_m),
      .CH0_EYESCANTRIGGER_M(ch0_eyescantrigger_m),
      .CH0_GTRSVD_M       (ch0_gtrsvd_m),
      .CH0_GTRXRESET_M    (ch0_gtrxreset_m),
      .CH0_GTTXRESET_M    (ch0_gttxreset_m),
      .CH0_HSDPPCSRESET_M (ch0_hsdppcsreset_m),
      .CH0_ILORESETMASK_M (ch0_iloresetmask_m),
      .CH0_ILORESET_M     (ch0_iloreset_m),
      .CH0_LOOPBACK_M     (ch0_loopback_m),
      .CH0_PCIERSTB_M     (ch0_pcierstb_m),
      .CH0_PCSRSVDIN_M    (ch0_pcsrsvdin_m),
      .CH0_PHYESMADAPTSAVE_M(ch0_phyesmadaptsave_m),
      .CH0_RXCDRHOLD_M    (ch0_rxcdrhold_m),
      .CH0_RXCDROVRDEN_M  (ch0_rxcdrovrden_m),
      .CH0_RXCDRRESET_M   (ch0_rxcdrreset_m),
      .CH0_RXCHBONDI_M    (ch0_rxchbondi_m),
      .CH0_RXDAPICODEOVRDEN_M(ch0_rxdapicodeovrden_m),
      .CH0_RXDAPICODERESET_M(ch0_rxdapicodereset_m),
      .CH0_RXDLYALIGNREQ_M(ch0_rxdlyalignreq_m),
      .CH0_RXEQTRAINING_M (ch0_rxeqtraining_m),
      .CH0_RXGEARBOXSLIP_M(ch0_rxgearboxslip_m),
      .CH0_RXLATCLK_M     (ch0_rxlatclk_m),
      .CH0_RXLPMEN_M      (ch0_rxlpmen_m),
      .CH0_RXMLDCHAINDONE_M(ch0_rxmldchaindone_m),
      .CH0_RXMLDCHAINREQ_M(ch0_rxmldchainreq_m),
      .CH0_RXMLFINEALIGNREQ_M(ch0_rxmlfinealignreq_m),
      .CH0_RXOOBRESET_M   (ch0_rxoobreset_m),
      .CH0_RXPCSRESETMASK_M(ch0_rxpcsresetmask_m),
      .CH0_RXPD_M         (ch0_rxpd_m),
      .CH0_RXPHALIGNREQ_M (ch0_rxphalignreq_m),
      .CH0_RXPHALIGNRESETMASK_M(ch0_rxphalignresetmask_m),
      .CH0_RXPHDLYPD_M    (ch0_rxphdlypd_m),
      .CH0_RXPHDLYRESET_M (ch0_rxphdlyreset_m),
      .CH0_RXPHSETINITREQ_M(ch0_rxphsetinitreq_m),
      .CH0_RXPHSHIFT180_M (ch0_rxphshift180_m),
      .CH0_RXPMARESETMASK_M(ch0_rxpmaresetmask_m),
      .CH0_RXPOLARITY_M   (ch0_rxpolarity_m),
      .CH0_RXPRBSCNTRESET_M(ch0_rxprbscntreset_m),
      .CH0_RXPRBSSEL_M    (ch0_rxprbssel_m),
      .CH0_RXPROGDIVRESET_M(ch0_rxprogdivreset_m),
      .CH0_RXRATE_M       (ch0_rxrate_m),
      .CH0_RXRESETMODE_M  (ch0_rxresetmode_m),
      .CH0_RXSLIDE_M      (ch0_rxslide_m),
      .CH0_RXSYNCALLIN_M  (ch0_rxsyncallin_m),
      .CH0_RXTERMINATION_M(ch0_rxtermination_m),
      .CH0_RXUSERRDY_M    (ch0_rxuserrdy_m),
      .CH0_TSTIN_M        (ch0_tstin_m),
      .CH0_TXCOMINIT_M    (ch0_txcominit_m),
      .CH0_TXCOMSAS_M     (ch0_txcomsas_m),
      .CH0_TXCOMWAKE_M    (ch0_txcomwake_m),
      .CH0_TXCTRL0_M      (ch0_txctrl0_m),
      .CH0_TXCTRL1_M      (ch0_txctrl1_m),
      .CH0_TXCTRL2_M      (ch0_txctrl2_m),
      .CH0_TXDAPICODEOVRDEN_M(ch0_txdapicodeovrden_m),
      .CH0_TXDAPICODERESET_M(ch0_txdapicodereset_m),
      .CH0_TXDATAEXTENDRSVD_M(ch0_txdataextendrsvd_m),
      .CH0_TXDATA_M       (ch0_txdata_m),
      .CH0_TXDEEMPH_M     (ch0_txdeemph_m),
      .CH0_TXDETECTRX_M   (ch0_txdetectrx_m),
      .CH0_TXDIFFCTRL_M   (ch0_txdiffctrl_m),
      .CH0_TXDLYALIGNREQ_M(ch0_txdlyalignreq_m),
      .CH0_TXELECIDLE_M   (ch0_txelecidle_m),
      .CH0_TXHEADER_M     (ch0_txheader_m),
      .CH0_TXINHIBIT_M    (ch0_txinhibit_m),
      .CH0_TXLATCLK_M     (ch0_txlatclk_m),
      .CH0_TXMAINCURSOR_M (ch0_txmaincursor_m),
      .CH0_TXMARGIN_M     (ch0_txmargin_m),
      .CH0_TXMLDCHAINDONE_M(ch0_txmldchaindone_m),
      .CH0_TXMLDCHAINREQ_M(ch0_txmldchainreq_m),
      .CH0_TXONESZEROS_M  (ch0_txoneszeros_m),
      .CH0_TXPAUSEDELAYALIGN_M(ch0_txpausedelayalign_m),
      .CH0_TXPCSRESETMASK_M(ch0_txpcsresetmask_m),
      .CH0_TXPD_M         (ch0_txpd_m),
      .CH0_TXPHALIGNREQ_M (ch0_txphalignreq_m),
      .CH0_TXPHALIGNRESETMASK_M(ch0_txphalignresetmask_m),
      .CH0_TXPHDLYPD_M    (ch0_txphdlypd_m),
      .CH0_TXPHDLYRESET_M (ch0_txphdlyreset_m),
      .CH0_TXPHDLYTSTCLK_M(ch0_txphdlytstclk_m),
      .CH0_TXPHSETINITREQ_M(ch0_txphsetinitreq_m),
      .CH0_TXPHSHIFT180_M (ch0_txphshift180_m),
      .CH0_TXPICODEOVRDEN_M(ch0_txpicodeovrden_m),
      .CH0_TXPICODERESET_M(ch0_txpicodereset_m),
      .CH0_TXPIPPMEN_M    (ch0_txpippmen_m),
      .CH0_TXPIPPMSTEPSIZE_M(ch0_txpippmstepsize_m),
      .CH0_TXPISOPD_M     (ch0_txpisopd_m),
      .CH0_TXPMARESETMASK_M(ch0_txpmaresetmask_m),
      .CH0_TXPOLARITY_M   (ch0_txpolarity_m),
      .CH0_TXPOSTCURSOR_M (ch0_txpostcursor_m),
      .CH0_TXPRBSFORCEERR_M(ch0_txprbsforceerr_m),
      .CH0_TXPRBSSEL_M    (ch0_txprbssel_m),
      .CH0_TXPRECURSOR_M  (ch0_txprecursor_m),
      .CH0_TXPROGDIVRESET_M(ch0_txprogdivreset_m),
      .CH0_TXRATE_M       (ch0_txrate_m),
      .CH0_TXRESETMODE_M  (ch0_txresetmode_m),
      .CH0_TXSEQUENCE_M   (ch0_txsequence_m),
      .CH0_TXSWING_M      (ch0_txswing_m),
      .CH0_TXSYNCALLIN_M  (ch0_txsyncallin_m),
      .CH0_TXUSERRDY_M    (ch0_txuserrdy_m),
      .CH0_TXUSRCLK_M     (ch0_txusrclk_m),
      .CH1_CDRBMCDRREQ_M  (ch1_cdrbmcdrreq_m),
      .CH1_CDRFREQOS_M    (ch1_cdrfreqos_m),
      .CH1_CDRINCPCTRL_M  (ch1_cdrincpctrl_m),
      .CH1_CDRSTEPDIR_M   (ch1_cdrstepdir_m),
      .CH1_CDRSTEPSQ_M    (ch1_cdrstepsq_m),
      .CH1_CDRSTEPSX_M    (ch1_cdrstepsx_m),
    //.CH1_CFOKOVWRFINISH_M(ch1_cfokovwrfinish_m),
    //.CH1_CFOKOVWRPULSE_M(ch1_cfokovwrpulse_m),
    //.CH1_CFOKOVWRSTART_M(ch1_cfokovwrstart_m),
      .CH1_CLKRSVD0_M     (ch1_clkrsvd0_m),
      .CH1_CLKRSVD1_M     (ch1_clkrsvd1_m),
      .CH1_DMONFIFORESET_M(ch1_dmonfiforeset_m),
      .CH1_DMONITORCLK_M  (ch1_dmonitorclk_m),
      .CH1_EYESCANRESET_M (ch1_eyescanreset_m),
      .CH1_EYESCANTRIGGER_M(ch1_eyescantrigger_m),
      .CH1_GTRSVD_M       (ch1_gtrsvd_m),
      .CH1_GTRXRESET_M    (ch1_gtrxreset_m),
      .CH1_GTTXRESET_M    (ch1_gttxreset_m),
      .CH1_HSDPPCSRESET_M (ch1_hsdppcsreset_m),
      .CH1_ILORESETMASK_M (ch1_iloresetmask_m),
      .CH1_ILORESET_M     (ch1_iloreset_m),
      .CH1_LOOPBACK_M     (ch1_loopback_m),
      .CH1_PCIERSTB_M     (ch1_pcierstb_m),
      .CH1_PCSRSVDIN_M    (ch1_pcsrsvdin_m),
      .CH1_PHYESMADAPTSAVE_M(ch1_phyesmadaptsave_m),
      .CH1_RXCDRHOLD_M    (ch1_rxcdrhold_m),
      .CH1_RXCDROVRDEN_M  (ch1_rxcdrovrden_m),
      .CH1_RXCDRRESET_M   (ch1_rxcdrreset_m),
      .CH1_RXCHBONDI_M    (ch1_rxchbondi_m),
      .CH1_RXDAPICODEOVRDEN_M(ch1_rxdapicodeovrden_m),
      .CH1_RXDAPICODERESET_M(ch1_rxdapicodereset_m),
      .CH1_RXDLYALIGNREQ_M(ch1_rxdlyalignreq_m),
      .CH1_RXEQTRAINING_M (ch1_rxeqtraining_m),
      .CH1_RXGEARBOXSLIP_M(ch1_rxgearboxslip_m),
      .CH1_RXLATCLK_M     (ch1_rxlatclk_m),
      .CH1_RXLPMEN_M      (ch1_rxlpmen_m),
      .CH1_RXMLDCHAINDONE_M(ch1_rxmldchaindone_m),
      .CH1_RXMLDCHAINREQ_M(ch1_rxmldchainreq_m),
      .CH1_RXMLFINEALIGNREQ_M(ch1_rxmlfinealignreq_m),
      .CH1_RXOOBRESET_M   (ch1_rxoobreset_m),
      .CH1_RXPCSRESETMASK_M(ch1_rxpcsresetmask_m),
      .CH1_RXPD_M         (ch1_rxpd_m),
      .CH1_RXPHALIGNREQ_M (ch1_rxphalignreq_m),
      .CH1_RXPHALIGNRESETMASK_M(ch1_rxphalignresetmask_m),
      .CH1_RXPHDLYPD_M    (ch1_rxphdlypd_m),
      .CH1_RXPHDLYRESET_M (ch1_rxphdlyreset_m),
      .CH1_RXPHSETINITREQ_M(ch1_rxphsetinitreq_m),
      .CH1_RXPHSHIFT180_M (ch1_rxphshift180_m),
      .CH1_RXPMARESETMASK_M(ch1_rxpmaresetmask_m),
      .CH1_RXPOLARITY_M   (ch1_rxpolarity_m),
      .CH1_RXPRBSCNTRESET_M(ch1_rxprbscntreset_m),
      .CH1_RXPRBSSEL_M    (ch1_rxprbssel_m),
      .CH1_RXPROGDIVRESET_M(ch1_rxprogdivreset_m),
      .CH1_RXRATE_M       (ch1_rxrate_m),
      .CH1_RXRESETMODE_M  (ch1_rxresetmode_m),
      .CH1_RXSLIDE_M      (ch1_rxslide_m),
      .CH1_RXSYNCALLIN_M  (ch1_rxsyncallin_m),
      .CH1_RXTERMINATION_M(ch1_rxtermination_m),
      .CH1_RXUSERRDY_M    (ch1_rxuserrdy_m),
      .CH1_RXUSRCLK_M     (ch1_rxusrclk_m),
      .CH1_TSTIN_M        (ch1_tstin_m),
      .CH1_TXCOMINIT_M    (ch1_txcominit_m),
      .CH1_TXCOMSAS_M     (ch1_txcomsas_m),
      .CH1_TXCOMWAKE_M    (ch1_txcomwake_m),
      .CH1_TXCTRL0_M      (ch1_txctrl0_m),
      .CH1_TXCTRL1_M      (ch1_txctrl1_m),
      .CH1_TXCTRL2_M      (ch1_txctrl2_m),
      .CH1_TXDAPICODEOVRDEN_M(ch1_txdapicodeovrden_m),
      .CH1_TXDAPICODERESET_M(ch1_txdapicodereset_m),
      .CH1_TXDATAEXTENDRSVD_M(ch1_txdataextendrsvd_m),
      .CH1_TXDATA_M       (ch1_txdata_m),
      .CH1_TXDEEMPH_M     (ch1_txdeemph_m),
      .CH1_TXDETECTRX_M   (ch1_txdetectrx_m),
      .CH1_TXDIFFCTRL_M   (ch1_txdiffctrl_m),
      .CH1_TXDLYALIGNREQ_M(ch1_txdlyalignreq_m),
      .CH1_TXELECIDLE_M   (ch1_txelecidle_m),
      .CH1_TXHEADER_M     (ch1_txheader_m),
      .CH1_TXINHIBIT_M    (ch1_txinhibit_m),
      .CH1_TXLATCLK_M     (ch1_txlatclk_m),
      .CH1_TXMAINCURSOR_M (ch1_txmaincursor_m),
      .CH1_TXMARGIN_M     (ch1_txmargin_m),
      .CH1_TXMLDCHAINDONE_M(ch1_txmldchaindone_m),
      .CH1_TXMLDCHAINREQ_M(ch1_txmldchainreq_m),
      .CH1_TXONESZEROS_M  (ch1_txoneszeros_m),
      .CH1_TXPAUSEDELAYALIGN_M(ch1_txpausedelayalign_m),
      .CH1_TXPCSRESETMASK_M(ch1_txpcsresetmask_m),
      .CH1_TXPD_M         (ch1_txpd_m),
      .CH1_TXPHALIGNREQ_M (ch1_txphalignreq_m),
      .CH1_TXPHALIGNRESETMASK_M(ch1_txphalignresetmask_m),
      .CH1_TXPHDLYPD_M    (ch1_txphdlypd_m),
      .CH1_TXPHDLYRESET_M (ch1_txphdlyreset_m),
      .CH1_TXPHDLYTSTCLK_M(ch1_txphdlytstclk_m),
      .CH1_TXPHSETINITREQ_M(ch1_txphsetinitreq_m),
      .CH1_TXPHSHIFT180_M (ch1_txphshift180_m),
      .CH1_TXPICODEOVRDEN_M(ch1_txpicodeovrden_m),
      .CH1_TXPICODERESET_M(ch1_txpicodereset_m),
      .CH1_TXPIPPMEN_M    (ch1_txpippmen_m),
      .CH1_TXPIPPMSTEPSIZE_M(ch1_txpippmstepsize_m),
      .CH1_TXPISOPD_M     (ch1_txpisopd_m),
      .CH1_TXPMARESETMASK_M(ch1_txpmaresetmask_m),
      .CH1_TXPOLARITY_M   (ch1_txpolarity_m),
      .CH1_TXPOSTCURSOR_M (ch1_txpostcursor_m),
      .CH1_TXPRBSFORCEERR_M(ch1_txprbsforceerr_m),
      .CH1_TXPRBSSEL_M    (ch1_txprbssel_m),
      .CH1_TXPRECURSOR_M  (ch1_txprecursor_m),
      .CH1_TXPROGDIVRESET_M(ch1_txprogdivreset_m),
      .CH1_TXRATE_M       (ch1_txrate_m),
      .CH1_TXRESETMODE_M  (ch1_txresetmode_m),
      .CH1_TXSEQUENCE_M   (ch1_txsequence_m),
      .CH1_TXSWING_M      (ch1_txswing_m),
      .CH1_TXSYNCALLIN_M  (ch1_txsyncallin_m),
      .CH1_TXUSERRDY_M    (ch1_txuserrdy_m),
      .CH1_TXUSRCLK_M     (ch1_txusrclk_m),
      .CH2_CDRBMCDRREQ_M  (ch2_cdrbmcdrreq_m),
      .CH2_CDRFREQOS_M    (ch2_cdrfreqos_m),
      .CH2_CDRINCPCTRL_M  (ch2_cdrincpctrl_m),
      .CH2_CDRSTEPDIR_M   (ch2_cdrstepdir_m),
      .CH2_CDRSTEPSQ_M    (ch2_cdrstepsq_m),
      .CH2_CDRSTEPSX_M    (ch2_cdrstepsx_m),
    //.CH2_CFOKOVWRFINISH_M(ch2_cfokovwrfinish_m),
    //.CH2_CFOKOVWRPULSE_M(ch2_cfokovwrpulse_m),
    //.CH2_CFOKOVWRSTART_M(ch2_cfokovwrstart_m),
      .CH2_CLKRSVD0_M     (ch2_clkrsvd0_m),
      .CH2_CLKRSVD1_M     (ch2_clkrsvd1_m),
      .CH2_DMONFIFORESET_M(ch2_dmonfiforeset_m),
      .CH2_DMONITORCLK_M  (ch2_dmonitorclk_m),
      .CH2_EYESCANRESET_M (ch2_eyescanreset_m),
      .CH2_EYESCANTRIGGER_M(ch2_eyescantrigger_m),
      .CH2_GTRSVD_M       (ch2_gtrsvd_m),
      .CH2_GTRXRESET_M    (ch2_gtrxreset_m),
      .CH2_GTTXRESET_M    (ch2_gttxreset_m),
      .CH2_HSDPPCSRESET_M (ch2_hsdppcsreset_m),
      .CH2_ILORESETMASK_M (ch2_iloresetmask_m),
      .CH2_ILORESET_M     (ch2_iloreset_m),
      .CH2_LOOPBACK_M     (ch2_loopback_m),
      .CH2_PCIERSTB_M     (ch2_pcierstb_m),
      .CH2_PCSRSVDIN_M    (ch2_pcsrsvdin_m),
      .CH2_PHYESMADAPTSAVE_M(ch2_phyesmadaptsave_m),
      .CH2_RXCDRHOLD_M    (ch2_rxcdrhold_m),
      .CH2_RXCDROVRDEN_M  (ch2_rxcdrovrden_m),
      .CH2_RXCDRRESET_M   (ch2_rxcdrreset_m),
      .CH2_RXCHBONDI_M    (ch2_rxchbondi_m),
      .CH2_RXDAPICODEOVRDEN_M(ch2_rxdapicodeovrden_m),
      .CH2_RXDAPICODERESET_M(ch2_rxdapicodereset_m),
      .CH2_RXDLYALIGNREQ_M(ch2_rxdlyalignreq_m),
      .CH2_RXEQTRAINING_M (ch2_rxeqtraining_m),
      .CH2_RXGEARBOXSLIP_M(ch2_rxgearboxslip_m),
      .CH2_RXLATCLK_M     (ch2_rxlatclk_m),
      .CH2_RXLPMEN_M      (ch2_rxlpmen_m),
      .CH2_RXMLDCHAINDONE_M(ch2_rxmldchaindone_m),
      .CH2_RXMLDCHAINREQ_M(ch2_rxmldchainreq_m),
      .CH2_RXMLFINEALIGNREQ_M(ch2_rxmlfinealignreq_m),
      .CH2_RXOOBRESET_M   (ch2_rxoobreset_m),
      .CH2_RXPCSRESETMASK_M(ch2_rxpcsresetmask_m),
      .CH2_RXPD_M         (ch2_rxpd_m),
      .CH2_RXPHALIGNREQ_M (ch2_rxphalignreq_m),
      .CH2_RXPHALIGNRESETMASK_M(ch2_rxphalignresetmask_m),
      .CH2_RXPHDLYPD_M    (ch2_rxphdlypd_m),
      .CH2_RXPHDLYRESET_M (ch2_rxphdlyreset_m),
      .CH2_RXPHSETINITREQ_M(ch2_rxphsetinitreq_m),
      .CH2_RXPHSHIFT180_M (ch2_rxphshift180_m),
      .CH2_RXPMARESETMASK_M(ch2_rxpmaresetmask_m),
      .CH2_RXPOLARITY_M   (ch2_rxpolarity_m),
      .CH2_RXPRBSCNTRESET_M(ch2_rxprbscntreset_m),
      .CH2_RXPRBSSEL_M    (ch2_rxprbssel_m),
      .CH2_RXPROGDIVRESET_M(ch2_rxprogdivreset_m),
      .CH2_RXRATE_M       (ch2_rxrate_m),
      .CH2_RXRESETMODE_M  (ch2_rxresetmode_m),
      .CH2_RXSLIDE_M      (ch2_rxslide_m),
      .CH2_RXSYNCALLIN_M  (ch2_rxsyncallin_m),
      .CH2_RXTERMINATION_M(ch2_rxtermination_m),
      .CH2_RXUSERRDY_M    (ch2_rxuserrdy_m),
      .CH2_RXUSRCLK_M     (ch2_rxusrclk_m),
      .CH2_TSTIN_M        (ch2_tstin_m),
      .CH2_TXCOMINIT_M    (ch2_txcominit_m),
      .CH2_TXCOMSAS_M     (ch2_txcomsas_m),
      .CH2_TXCOMWAKE_M    (ch2_txcomwake_m),
      .CH2_TXCTRL0_M      (ch2_txctrl0_m),
      .CH2_TXCTRL1_M      (ch2_txctrl1_m),
      .CH2_TXCTRL2_M      (ch2_txctrl2_m),
      .CH2_TXDAPICODEOVRDEN_M(ch2_txdapicodeovrden_m),
      .CH2_TXDAPICODERESET_M(ch2_txdapicodereset_m),
      .CH2_TXDATAEXTENDRSVD_M(ch2_txdataextendrsvd_m),
      .CH2_TXDATA_M       (ch2_txdata_m),
      .CH2_TXDEEMPH_M     (ch2_txdeemph_m),
      .CH2_TXDETECTRX_M   (ch2_txdetectrx_m),
      .CH2_TXDIFFCTRL_M   (ch2_txdiffctrl_m),
      .CH2_TXDLYALIGNREQ_M(ch2_txdlyalignreq_m),
      .CH2_TXELECIDLE_M   (ch2_txelecidle_m),
      .CH2_TXHEADER_M     (ch2_txheader_m),
      .CH2_TXINHIBIT_M    (ch2_txinhibit_m),
      .CH2_TXLATCLK_M     (ch2_txlatclk_m),
      .CH2_TXMAINCURSOR_M (ch2_txmaincursor_m),
      .CH2_TXMARGIN_M     (ch2_txmargin_m),
      .CH2_TXMLDCHAINDONE_M(ch2_txmldchaindone_m),
      .CH2_TXMLDCHAINREQ_M(ch2_txmldchainreq_m),
      .CH2_TXONESZEROS_M  (ch2_txoneszeros_m),
      .CH2_TXPAUSEDELAYALIGN_M(ch2_txpausedelayalign_m),
      .CH2_TXPCSRESETMASK_M(ch2_txpcsresetmask_m),
      .CH2_TXPD_M         (ch2_txpd_m),
      .CH2_TXPHALIGNREQ_M (ch2_txphalignreq_m),
      .CH2_TXPHALIGNRESETMASK_M(ch2_txphalignresetmask_m),
      .CH2_TXPHDLYPD_M    (ch2_txphdlypd_m),
      .CH2_TXPHDLYRESET_M (ch2_txphdlyreset_m),
      .CH2_TXPHDLYTSTCLK_M(ch2_txphdlytstclk_m),
      .CH2_TXPHSETINITREQ_M(ch2_txphsetinitreq_m),
      .CH2_TXPHSHIFT180_M (ch2_txphshift180_m),
      .CH2_TXPICODEOVRDEN_M(ch2_txpicodeovrden_m),
      .CH2_TXPICODERESET_M(ch2_txpicodereset_m),
      .CH2_TXPIPPMEN_M    (ch2_txpippmen_m),
      .CH2_TXPIPPMSTEPSIZE_M(ch2_txpippmstepsize_m),
      .CH2_TXPISOPD_M     (ch2_txpisopd_m),
      .CH2_TXPMARESETMASK_M(ch2_txpmaresetmask_m),
      .CH2_TXPOLARITY_M   (ch2_txpolarity_m),
      .CH2_TXPOSTCURSOR_M (ch2_txpostcursor_m),
      .CH2_TXPRBSFORCEERR_M(ch2_txprbsforceerr_m),
      .CH2_TXPRBSSEL_M    (ch2_txprbssel_m),
      .CH2_TXPRECURSOR_M  (ch2_txprecursor_m),
      .CH2_TXPROGDIVRESET_M(ch2_txprogdivreset_m),
      .CH2_TXRATE_M       (ch2_txrate_m),
      .CH2_TXRESETMODE_M  (ch2_txresetmode_m),
      .CH2_TXSEQUENCE_M   (ch2_txsequence_m),
      .CH2_TXSWING_M      (ch2_txswing_m),
      .CH2_TXSYNCALLIN_M  (ch2_txsyncallin_m),
      .CH2_TXUSERRDY_M    (ch2_txuserrdy_m),
      .CH2_TXUSRCLK_M     (ch2_txusrclk_m),
      .CH3_CDRBMCDRREQ_M  (ch3_cdrbmcdrreq_m),
      .CH3_CDRFREQOS_M    (ch3_cdrfreqos_m),
      .CH3_CDRINCPCTRL_M  (ch3_cdrincpctrl_m),
      .CH3_CDRSTEPDIR_M   (ch3_cdrstepdir_m),
      .CH3_CDRSTEPSQ_M    (ch3_cdrstepsq_m),
      .CH3_CDRSTEPSX_M    (ch3_cdrstepsx_m),
    //.CH3_CFOKOVWRFINISH_M(ch3_cfokovwrfinish_m),
    //.CH3_CFOKOVWRPULSE_M(ch3_cfokovwrpulse_m),
    //.CH3_CFOKOVWRSTART_M(ch3_cfokovwrstart_m),
      .CH3_CLKRSVD0_M     (ch3_clkrsvd0_m),
      .CH3_CLKRSVD1_M     (ch3_clkrsvd1_m),
      .CH3_DMONFIFORESET_M(ch3_dmonfiforeset_m),
      .CH3_DMONITORCLK_M  (ch3_dmonitorclk_m),
      .CH3_EYESCANRESET_M (ch3_eyescanreset_m),
      .CH3_EYESCANTRIGGER_M(ch3_eyescantrigger_m),
      .CH3_GTRSVD_M       (ch3_gtrsvd_m),
      .CH3_GTRXRESET_M    (ch3_gtrxreset_m),
      .CH3_GTTXRESET_M    (ch3_gttxreset_m),
      .CH3_HSDPPCSRESET_M (ch3_hsdppcsreset_m),
      .CH3_ILORESETMASK_M (ch3_iloresetmask_m),
      .CH3_ILORESET_M     (ch3_iloreset_m),
      .CH3_LOOPBACK_M     (ch3_loopback_m),
      .CH3_PCIERSTB_M     (ch3_pcierstb_m),
      .CH3_PCSRSVDIN_M    (ch3_pcsrsvdin_m),
      .CH3_PHYESMADAPTSAVE_M(ch3_phyesmadaptsave_m),
      .CH3_RXCDRHOLD_M    (ch3_rxcdrhold_m),
      .CH3_RXCDROVRDEN_M  (ch3_rxcdrovrden_m),
      .CH3_RXCDRRESET_M   (ch3_rxcdrreset_m),
      .CH3_RXCHBONDI_M    (ch3_rxchbondi_m),
      .CH3_RXDAPICODEOVRDEN_M(ch3_rxdapicodeovrden_m),
      .CH3_RXDAPICODERESET_M(ch3_rxdapicodereset_m),
      .CH3_RXDLYALIGNREQ_M(ch3_rxdlyalignreq_m),
      .CH3_RXEQTRAINING_M (ch3_rxeqtraining_m),
      .CH3_RXGEARBOXSLIP_M(ch3_rxgearboxslip_m),
      .CH3_RXLATCLK_M     (ch3_rxlatclk_m),
      .CH3_RXLPMEN_M      (ch3_rxlpmen_m),
      .CH3_RXMLDCHAINDONE_M(ch3_rxmldchaindone_m),
      .CH3_RXMLDCHAINREQ_M(ch3_rxmldchainreq_m),
      .CH3_RXMLFINEALIGNREQ_M(ch3_rxmlfinealignreq_m),
      .CH3_RXOOBRESET_M   (ch3_rxoobreset_m),
      .CH3_RXPCSRESETMASK_M(ch3_rxpcsresetmask_m),
      .CH3_RXPD_M         (ch3_rxpd_m),
      .CH3_RXPHALIGNREQ_M (ch3_rxphalignreq_m),
      .CH3_RXPHALIGNRESETMASK_M(ch3_rxphalignresetmask_m),
      .CH3_RXPHDLYPD_M    (ch3_rxphdlypd_m),
      .CH3_RXPHDLYRESET_M (ch3_rxphdlyreset_m),
      .CH3_RXPHSETINITREQ_M(ch3_rxphsetinitreq_m),
      .CH3_RXPHSHIFT180_M (ch3_rxphshift180_m),
      .CH3_RXPMARESETMASK_M(ch3_rxpmaresetmask_m),
      .CH3_RXPOLARITY_M   (ch3_rxpolarity_m),
      .CH3_RXPRBSCNTRESET_M(ch3_rxprbscntreset_m),
      .CH3_RXPRBSSEL_M    (ch3_rxprbssel_m),
      .CH3_RXPROGDIVRESET_M(ch3_rxprogdivreset_m),
      .CH3_RXRATE_M       (ch3_rxrate_m),
      .CH3_RXRESETMODE_M  (ch3_rxresetmode_m),
      .CH3_RXSLIDE_M      (ch3_rxslide_m),
      .CH3_RXSYNCALLIN_M  (ch3_rxsyncallin_m),
      .CH3_RXTERMINATION_M(ch3_rxtermination_m),
      .CH3_RXUSERRDY_M    (ch3_rxuserrdy_m),
      .CH3_RXUSRCLK_M     (ch3_rxusrclk_m),
      .CH3_TSTIN_M        (ch3_tstin_m),
      .CH3_TXCOMINIT_M    (ch3_txcominit_m),
      .CH3_TXCOMSAS_M     (ch3_txcomsas_m),
      .CH3_TXCOMWAKE_M    (ch3_txcomwake_m),
      .CH3_TXCTRL0_M      (ch3_txctrl0_m),
      .CH3_TXCTRL1_M      (ch3_txctrl1_m),
      .CH3_TXCTRL2_M      (ch3_txctrl2_m),
      .CH3_TXDAPICODEOVRDEN_M(ch3_txdapicodeovrden_m),
      .CH3_TXDAPICODERESET_M(ch3_txdapicodereset_m),
      .CH3_TXDATAEXTENDRSVD_M(ch3_txdataextendrsvd_m),
      .CH3_TXDATA_M       (ch3_txdata_m),
      .CH3_TXDEEMPH_M     (ch3_txdeemph_m),
      .CH3_TXDETECTRX_M   (ch3_txdetectrx_m),
      .CH3_TXDIFFCTRL_M   (ch3_txdiffctrl_m),
      .CH3_TXDLYALIGNREQ_M(ch3_txdlyalignreq_m),
      .CH3_TXELECIDLE_M   (ch3_txelecidle_m),
      .CH3_TXHEADER_M     (ch3_txheader_m),
      .CH3_TXINHIBIT_M    (ch3_txinhibit_m),
      .CH3_TXLATCLK_M     (ch3_txlatclk_m),
      .CH3_TXMAINCURSOR_M (ch3_txmaincursor_m),
      .CH3_TXMARGIN_M     (ch3_txmargin_m),
      .CH3_TXMLDCHAINDONE_M(ch3_txmldchaindone_m),
      .CH3_TXMLDCHAINREQ_M(ch3_txmldchainreq_m),
      .CH3_TXONESZEROS_M  (ch3_txoneszeros_m),
      .CH3_TXPAUSEDELAYALIGN_M(ch3_txpausedelayalign_m),
      .CH3_TXPCSRESETMASK_M(ch3_txpcsresetmask_m),
      .CH3_TXPD_M         (ch3_txpd_m),
      .CH3_TXPHALIGNREQ_M (ch3_txphalignreq_m),
      .CH3_TXPHALIGNRESETMASK_M(ch3_txphalignresetmask_m),
      .CH3_TXPHDLYPD_M    (ch3_txphdlypd_m),
      .CH3_TXPHDLYRESET_M (ch3_txphdlyreset_m),
      .CH3_TXPHDLYTSTCLK_M(ch3_txphdlytstclk_m),
      .CH3_TXPHSETINITREQ_M(ch3_txphsetinitreq_m),
      .CH3_TXPHSHIFT180_M (ch3_txphshift180_m),
      .CH3_TXPICODEOVRDEN_M(ch3_txpicodeovrden_m),
      .CH3_TXPICODERESET_M(ch3_txpicodereset_m),
      .CH3_TXPIPPMEN_M    (ch3_txpippmen_m),
      .CH3_TXPIPPMSTEPSIZE_M(ch3_txpippmstepsize_m),
      .CH3_TXPISOPD_M     (ch3_txpisopd_m),
      .CH3_TXPMARESETMASK_M(ch3_txpmaresetmask_m),
      .CH3_TXPOLARITY_M   (ch3_txpolarity_m),
      .CH3_TXPOSTCURSOR_M (ch3_txpostcursor_m),
      .CH3_TXPRBSFORCEERR_M(ch3_txprbsforceerr_m),
      .CH3_TXPRBSSEL_M    (ch3_txprbssel_m),
      .CH3_TXPRECURSOR_M  (ch3_txprecursor_m),
      .CH3_TXPROGDIVRESET_M(ch3_txprogdivreset_m),
      .CH3_TXRATE_M       (ch3_txrate_m),
      .CH3_TXRESETMODE_M  (ch3_txresetmode_m),
      .CH3_TXSEQUENCE_M   (ch3_txsequence_m),
      .CH3_TXSWING_M      (ch3_txswing_m),
      .CH3_TXSYNCALLIN_M  (ch3_txsyncallin_m),
      .CH3_TXUSERRDY_M    (ch3_txuserrdy_m),
      .CH3_TXUSRCLK_M     (ch3_txusrclk_m),
      .CTRLRSVDIN0_M      (ctrlrsvdin0_m),
      .CTRLRSVDIN1_M      (ctrlrsvdin1_m),
      .DEBUGTRACECLK_M    (debugtraceclk_m),
      .DEBUGTRACEREADY_M  (debugtracetready_m),

      .GPI_M(gpi_m),

    //.HSCLK0_GTGREFCLK2LCPLL_M(hsclk0_gtgrefclk2lcpll_m),
    //.HSCLK0_GTGREFCLK2RPLL_M(hsclk0_gtgrefclk2rpll_m),
      .HSCLK0_LCPLLCLKRSVD0_M (hsclk0_lcpllclkrsvd0_m),
      .HSCLK0_LCPLLCLKRSVD1_M (hsclk0_lcpllclkrsvd1_m),
      .HSCLK0_LCPLLFBDIV_M    (hsclk0_lcpllfbdiv_m),
      .HSCLK0_LCPLLPD_M       (hsclk0_lcpllpd_m),
      .HSCLK0_LCPLLREFCLKSEL_M(hsclk0_lcpllrefclksel_m),
      .HSCLK0_LCPLLRESETBYPASSMODE_M(hsclk0_lcpllresetbypassmode_m),
      .HSCLK0_LCPLLRESETMASK_M(hsclk0_lcpllresetmask_m),
      .HSCLK0_LCPLLRESET_M    (hsclk0_lcpllreset_m),
      .HSCLK0_LCPLLRSVD0_M    (hsclk0_lcpllrsvd0_m),
      .HSCLK0_LCPLLRSVD1_M    (hsclk0_lcpllrsvd1_m),
      .HSCLK0_LCPLLSDMDATA_M  (hsclk0_lcpllsdmdata_m),
      .HSCLK0_LCPLLSDMTOGGLE_M(hsclk0_lcpllsdmtoggle_m),
      .HSCLK0_RPLLCLKRSVD0_M  (hsclk0_rpllclkrsvd0_m),
      .HSCLK0_RPLLCLKRSVD1_M  (hsclk0_rpllclkrsvd1_m),
      .HSCLK0_RPLLFBDIV_M     (hsclk0_rpllfbdiv_m),
      .HSCLK0_RPLLPD_M        (hsclk0_rpllpd_m),
      .HSCLK0_RPLLREFCLKSEL_M (hsclk0_rpllrefclksel_m),
      .HSCLK0_RPLLRESETBYPASSMODE_M(hsclk0_rpllresetbypassmode_m),
      .HSCLK0_RPLLRESETMASK_M (hsclk0_rpllresetmask_m),
      .HSCLK0_RPLLRESET_M     (hsclk0_rpllreset_m),
      .HSCLK0_RPLLRSVD0_M     (hsclk0_rpllrsvd0_m),
      .HSCLK0_RPLLRSVD1_M     (hsclk0_rpllrsvd1_m),
      .HSCLK0_RPLLSDMDATA_M   (hsclk0_rpllsdmdata_m),
      .HSCLK0_RPLLSDMTOGGLE_M (hsclk0_rpllsdmtoggle_m),
    //.HSCLK1_GTGREFCLK2LCPLL_M(hsclk1_gtgrefclk2lcpll_m),
    //.HSCLK1_GTGREFCLK2RPLL_M(hsclk1_gtgrefclk2rpll_m),
      .HSCLK1_LCPLLCLKRSVD0_M (hsclk1_lcpllclkrsvd0_m),
      .HSCLK1_LCPLLCLKRSVD1_M (hsclk1_lcpllclkrsvd1_m),
      .HSCLK1_LCPLLFBDIV_M    (hsclk1_lcpllfbdiv_m),
      .HSCLK1_LCPLLPD_M       (hsclk1_lcpllpd_m),
      .HSCLK1_LCPLLREFCLKSEL_M(hsclk1_lcpllrefclksel_m),
      .HSCLK1_LCPLLRESETBYPASSMODE_M(hsclk1_lcpllresetbypassmode_m),
      .HSCLK1_LCPLLRESETMASK_M(hsclk1_lcpllresetmask_m),
      .HSCLK1_LCPLLRESET_M    (hsclk1_lcpllreset_m),
      .HSCLK1_LCPLLRSVD0_M    (hsclk1_lcpllrsvd0_m),
      .HSCLK1_LCPLLRSVD1_M    (hsclk1_lcpllrsvd1_m),
      .HSCLK1_LCPLLSDMDATA_M  (hsclk1_lcpllsdmdata_m),
      .HSCLK1_LCPLLSDMTOGGLE_M(hsclk1_lcpllsdmtoggle_m),
      .HSCLK1_RPLLCLKRSVD0_M  (hsclk1_rpllclkrsvd0_m),
      .HSCLK1_RPLLCLKRSVD1_M  (hsclk1_rpllclkrsvd1_m),
      .HSCLK1_RPLLFBDIV_M     (hsclk1_rpllfbdiv_m),
      .HSCLK1_RPLLPD_M        (hsclk1_rpllpd_m),
      .HSCLK1_RPLLREFCLKSEL_M (hsclk1_rpllrefclksel_m),
      .HSCLK1_RPLLRESETBYPASSMODE_M(hsclk1_rpllresetbypassmode_m),
      .HSCLK1_RPLLRESETMASK_M (hsclk1_rpllresetmask_m),
      .HSCLK1_RPLLRESET_M     (hsclk1_rpllreset_m),
      .HSCLK1_RPLLRSVD0_M     (hsclk1_rpllrsvd0_m),
      .HSCLK1_RPLLRSVD1_M     (hsclk1_rpllrsvd1_m),
      .HSCLK1_RPLLSDMDATA_M   (hsclk1_rpllsdmdata_m),
      .HSCLK1_RPLLSDMTOGGLE_M (hsclk1_rpllsdmtoggle_m),
      .M0_AXIS_TREADY_M(s0_axis_tready_m),
      .M1_AXIS_TREADY_M(s1_axis_tready_m),
      .M2_AXIS_TREADY_M(s2_axis_tready_m),
      .MSTRXRESET_M           ({ch3_mstrxreset_m,ch2_mstrxreset_m,ch1_mstrxreset_m,ch0_mstrxreset_m}),
      .MSTTXRESET_M           ({ch3_msttxreset_m,ch2_msttxreset_m,ch1_msttxreset_m,ch0_msttxreset_m}),
      .PCIELINKREACHTARGET_M  (pcielinkreachtarget_m),
      .PCIELTSSM_M            (pcieltssm_m),
      .RCALENB_M              (rcalenb_m),
    //.REFCLK0_CEB_M          (refclk0_ceb_m),
      .REFCLK0_CLKTESTSIG_M   (refclk0_clktestsig_m),
      .REFCLK0_GTREFCLKPD_M   (refclk0_gtrefclkpd_m),
    //.REFCLK0_GTREFCLKPD_M   (1'b0),
    //.REFCLK1_CEB_M          (refclk1_ceb_m),
      .REFCLK1_CLKTESTSIG_M   (refclk1_clktestsig_m),
      .REFCLK1_GTREFCLKPD_M   (refclk1_gtrefclkpd_m),
      .RXMARGINREQCMD_M       (rxmarginreqcmd_m),
      .RXMARGINREQLANENUM_M   (rxmarginreqlanenum_m),
      .RXMARGINREQPAYLD_M     (rxmarginreqpayld_m),
      .RXMARGINREQREQ_M       (rxmarginreqreq_m),
      .RXMARGINRESACK_M       (rxmarginresack_m),
      .S0_AXIS_TDATA_M  (m0_axis_tdata_m),
      .S0_AXIS_TLAST_M  (m0_axis_tlast_m),
      .S0_AXIS_TVALID_M (m0_axis_tvalid_m),
      .S0_AXIS_TREADY_M (m0_axis_tready_m),
      .S1_AXIS_TDATA_M  (m1_axis_tdata_m),
      .S1_AXIS_TLAST_M  (m1_axis_tlast_m),
      .S1_AXIS_TVALID_M (m1_axis_tvalid_m),
      .S1_AXIS_TREADY_M (m1_axis_tready_m),
      .S2_AXIS_TREADY_M (m2_axis_tready_m),
      .S2_AXIS_TDATA_M  (m2_axis_tdata_m),
      .S2_AXIS_TLAST_M  (m2_axis_tlast_m),
      .S2_AXIS_TVALID_M (m2_axis_tvalid_m),
      .TRIGACKOUT0_M         (trigackout0_m),
      .TRIGIN0_M            (trigin0_m),
      .UBENABLE_M           (ubenable_m),
      .UBINTR_M             (ubintr_m),
      .UBIOLMBRST_M         (ubiolmbrst_m),
      .UBMBRST_M            (ubmbrst_m),
      .UBRXUART_M           (ubrxuart_m),
      .APB3PRDATA_M         (apb3prdata_m),
      .APB3PREADY_M         (apb3pready_m),
      .APB3PSLVERR_M        (apb3pslverr_m),
      .CH0_BUFGTCEMASK_M    (ch0_bufgtcemask_m),
      .CH0_BUFGTCE_M        (ch0_bufgtce_m),
      .CH0_BUFGTDIV_M       (ch0_bufgtdiv_m),
      .CH0_BUFGTRSTMASK_M   (ch0_bufgtrstmask_m),
      .CH0_BUFGTRST_M       (ch0_bufgtrst_m),
    //.CH0_CFOKOVWRRDY0_M   (ch0_cfokovwrrdy0_m),
    //.CH0_CFOKOVWRRDY1_M   (ch0_cfokovwrrdy1_m),
      .CH0_DMONITOROUT_M    (ch0_dmonitorout_m),
      .CH0_EYESCANDATAERROR_M(ch0_eyescandataerror_m),
      .CH0_ILORESETDONE_M   (ch0_iloresetdone_m),
      .CH0_PCSRSVDOUT_M     (ch0_pcsrsvdout_m),
      .CH0_PINRSVDAS_M      (ch0_pinrsvdas_m),
      .CH0_PHYREADY_M       (ch0_phyready_m),
      .CH0_PHYSTATUS_M      (ch0_phystatus_m),
    //.CH0_PINRSRVDAS_M     (ch0_pinrsrvdas_m),
      .CH0_RESETEXCEPTION_M (ch0_resetexception_m),
      .CH0_RX10GSTAT_M      (ch0_rx10gstat_m),
      .CH0_RXBUFSTATUS_M    (ch0_rxbufstatus_m),
      .CH0_RXBYTEISALIGNED_M(ch0_rxbyteisaligned_m),
      .CH0_RXBYTEREALIGN_M  (ch0_rxbyterealign_m),
      .CH0_RXCDRLOCK_M      (ch0_rxcdrlock_m),
      .CH0_RXCDRPHDONE_M    (ch0_rxcdrphdone_m),
      .CH0_RXCHANBONDSEQ_M  (ch0_rxchanbondseq_m),
      .CH0_RXCHANISALIGNED_M(ch0_rxchanisaligned_m),
      .CH0_RXCHANREALIGN_M  (ch0_rxchanrealign_m),
      .CH0_RXCHBONDO_M      (ch0_rxchbondo_m),
      .CH0_RXCLKCORCNT_M    (ch0_rxclkcorcnt_m),
      .CH0_RXCOMINITDET_M   (ch0_rxcominitdet_m),
      .CH0_RXCOMMADET_M     (ch0_rxcommadet_m),
      .CH0_RXCOMSASDET_M    (ch0_rxcomsasdet_m),
      .CH0_RXCOMWAKEDET_M   (ch0_rxcomwakedet_m),
      .CH0_RXCTRL0_M        (ch0_rxctrl0_m),
      .CH0_RXCTRL1_M        (ch0_rxctrl1_m),
      .CH0_RXCTRL2_M        (ch0_rxctrl2_m),
      .CH0_RXCTRL3_M        (ch0_rxctrl3_m),
      .CH0_RXDATAEXTENDRSVD_M(ch0_rxdataextendrsvd_m),
      .CH0_RXDATAVALID_M    (ch0_rxdatavalid_m),
      .CH0_RXDATA_M         (ch0_rxdata_m),
      .CH0_RXDCCDONE_M      (ch0_rxdccdone_m),
      .CH0_RXDLYALIGNERR_M  (ch0_rxdlyalignerr_m),
      .CH0_RXDLYALIGNPROG_M (ch0_rxdlyalignprog_m),
      .CH0_RXELECIDLE_M     (ch0_rxelecidle_m),
      .CH0_RXFINEALIGNDONE_M(ch0_rxfinealigndone_m),
      .CH0_RXHEADERVALID_M  (ch0_rxheadervalid_m),
      .CH0_RXHEADER_M       (ch0_rxheader_m),
      .CH0_RXOSINTDONE_M    (ch0_rxosintdone_m),
      .CH0_RXOSINTSTARTED_M (ch0_rxosintstarted_m),
      .CH0_RXOSINTSTROBEDONE_M(ch0_rxosintstrobedone_m),
      .CH0_RXOSINTSTROBESTARTED_M(ch0_rxosintstrobestarted_m),
      .CH0_RXPHALIGNDONE_M  (ch0_rxphaligndone_m),
      .CH0_RXPHALIGNERR_M   (ch0_rxphalignerr_m),
      .CH0_RXPHDLYRESETDONE_M(ch0_rxphdlyresetdone_m),
      .CH0_RXPHSETINITDONE_M(ch0_rxphsetinitdone_m),
      .CH0_RXPHSHIFT180DONE_M(ch0_rxphshift180done_m),
      .CH0_RXPMARESETDONE_M (ch0_rxpmaresetdone_m),
      .CH0_RXPRBSERR_M      (ch0_rxprbserr_m),
      .CH0_RXPRBSLOCKED_M   (ch0_rxprbslocked_m),
    //.CH0_RXPRGDIVRESETDONE_M(ch0_rxprgdivresetdone_m),
      .CH0_RXRESETDONE_M    (ch0_rxresetdone_m),
      .CH0_RXSLIDERDY_M     (ch0_rxsliderdy_m),
      .CH0_RXSTARTOFSEQ_M   (ch0_rxstartofseq_m),
      .CH0_RXSTATUS_M       (ch0_rxstatus_m),
      .CH0_RXSYNCDONE_M     (ch0_rxsyncdone_m),
      .CH0_RXVALID_M        (ch0_rxvalid_m),

      .CH0_TSTCLK0_M(ch0_tstclk0_m),
      .CH0_TSTCLK1_M(ch0_tstclk1_m),
      .CH1_TSTCLK0_M(ch1_tstclk0_m),
      .CH1_TSTCLK1_M(ch1_tstclk1_m),
      .CH2_TSTCLK0_M(ch2_tstclk0_m),
      .CH2_TSTCLK1_M(ch2_tstclk1_m),
      .CH3_TSTCLK0_M(ch3_tstclk0_m),
      .CH3_TSTCLK1_M(ch3_tstclk1_m),

      .CH0_TX10GSTAT_M      (ch0_tx10gstat_m),
      .CH0_TXBUFSTATUS_M    (ch0_txbufstatus_m),
      .CH0_TXCOMFINISH_M    (ch0_txcomfinish_m),
      .CH0_TXDCCDONE_M      (ch0_txdccdone_m),
      .CH0_TXDLYALIGNERR_M  (ch0_txdlyalignerr_m),
      .CH0_TXDLYALIGNPROG_M (ch0_txdlyalignprog_m),
      .CH0_TXOUTCLK_M       (ch0_txoutclk_m),
      .CH0_TXPHALIGNDONE_M  (ch0_txphaligndone_m),
      .CH0_TXPHALIGNERR_M   (ch0_txphalignerr_m),
      .CH0_TXPHALIGNOUTRSVD_M(ch0_txphalignoutrsvd_m),
      .CH0_TXPHDLYRESETDONE_M(ch0_txphdlyresetdone_m),
      .CH0_TXPHSETINITDONE_M(ch0_txphsetinitdone_m),
      .CH0_CFOKOVRDFINISH_M (ch0_cfokovrdfinish_m),
      .CH1_CFOKOVRDFINISH_M (ch1_cfokovrdfinish_m),
      .CH2_CFOKOVRDFINISH_M (ch2_cfokovrdfinish_m),
      .CH3_CFOKOVRDFINISH_M (ch3_cfokovrdfinish_m),
      .CH0_CFOKOVRDPULSE_M  (ch0_cfokovrdpulse_m),
      .CH1_CFOKOVRDPULSE_M  (ch1_cfokovrdpulse_m),
      .CH2_CFOKOVRDPULSE_M  (ch2_cfokovrdpulse_m),
      .CH3_CFOKOVRDPULSE_M  (ch3_cfokovrdpulse_m),

      .CH0_CFOKOVRDSTART_M  (ch0_cfokovrdstart_m),
      .CH1_CFOKOVRDSTART_M  (ch1_cfokovrdstart_m),
      .CH2_CFOKOVRDSTART_M  (ch2_cfokovrdstart_m),
      .CH3_CFOKOVRDSTART_M  (ch3_cfokovrdstart_m),
      .CH0_CFOKOVRDRDY0_M   (ch0_cfokovrdrdy0_m),
      .CH0_CFOKOVRDRDY1_M   (ch0_cfokovrdrdy1_m),
      .CH1_CFOKOVRDRDY0_M   (ch1_cfokovrdrdy0_m),
      .CH1_CFOKOVRDRDY1_M   (ch1_cfokovrdrdy1_m),
      .CH2_CFOKOVRDRDY0_M   (ch2_cfokovrdrdy0_m),
      .CH2_CFOKOVRDRDY1_M   (ch2_cfokovrdrdy1_m),
      .CH3_CFOKOVRDRDY0_M   (ch3_cfokovrdrdy0_m),
      .CH3_CFOKOVRDRDY1_M   (ch3_cfokovrdrdy1_m),

      .CH0_TXPHSHIFT180DONE_M (ch0_txphshift180done_m),
      .CH0_TXPMARESETDONE_M   (ch0_txpmaresetdone_m),
    //.CH0_TXPRGDIVRESETDONE_M(ch0_txprgdivresetdone_m),
      .CH0_TXRESETDONE_M      (ch0_txresetdone_m),
      .CH0_TXSYNCDONE_M       (ch0_txsyncdone_m),
      .CH1_BUFGTCEMASK_M      (ch1_bufgtcemask_m),
      .CH1_BUFGTCE_M          (ch1_bufgtce_m),
      .CH1_BUFGTDIV_M         (ch1_bufgtdiv_m),
      .CH1_BUFGTRSTMASK_M     (ch1_bufgtrstmask_m),
      .CH1_BUFGTRST_M         (ch1_bufgtrst_m),
    //.CH1_CFOKOVWRRDY0_M     (ch1_cfokovwrrdy0_m),
    //.CH1_CFOKOVWRRDY1_M     (ch1_cfokovwrrdy1_m),
      .CH1_DMONITOROUT_M      (ch1_dmonitorout_m),
      .CH1_EYESCANDATAERROR_M (ch1_eyescandataerror_m),
      .CH1_ILORESETDONE_M     (ch1_iloresetdone_m),
      .CH1_PCSRSVDOUT_M       (ch1_pcsrsvdout_m),
      .CH1_PINRSVDAS_M        (ch1_pinrsvdas_m),
      .CH1_PHYREADY_M         (ch1_phyready_m),
      .CH1_PHYSTATUS_M        (ch1_phystatus_m),
    //.CH1_PINRSRVDAS_M       (ch1_pinrsrvdas_m),
      .CH1_RESETEXCEPTION_M   (ch1_resetexception_m),
      .CH1_RX10GSTAT_M        (ch1_rx10gstat_m),
      .CH1_RXBUFSTATUS_M      (ch1_rxbufstatus_m),
      .CH1_RXBYTEISALIGNED_M  (ch1_rxbyteisaligned_m),
      .CH1_RXBYTEREALIGN_M    (ch1_rxbyterealign_m),
      .CH1_RXCDRLOCK_M        (ch1_rxcdrlock_m),
      .CH1_RXCDRPHDONE_M      (ch1_rxcdrphdone_m),
      .CH1_RXCHANBONDSEQ_M    (ch1_rxchanbondseq_m),
      .CH1_RXCHANISALIGNED_M  (ch1_rxchanisaligned_m),
      .CH1_RXCHANREALIGN_M    (ch1_rxchanrealign_m),
      .CH1_RXCHBONDO_M        (ch1_rxchbondo_m),
      .CH1_RXCLKCORCNT_M      (ch1_rxclkcorcnt_m),
      .CH1_RXCOMINITDET_M     (ch1_rxcominitdet_m),
      .CH1_RXCOMMADET_M       (ch1_rxcommadet_m),
      .CH1_RXCOMSASDET_M      (ch1_rxcomsasdet_m),
      .CH1_RXCOMWAKEDET_M     (ch1_rxcomwakedet_m),
      .CH1_RXCTRL0_M          (ch1_rxctrl0_m),
      .CH1_RXCTRL1_M          (ch1_rxctrl1_m),
      .CH1_RXCTRL2_M          (ch1_rxctrl2_m),
      .CH1_RXCTRL3_M          (ch1_rxctrl3_m),
      .CH1_RXDATAEXTENDRSVD_M (ch1_rxdataextendrsvd_m),
      .CH1_RXDATAVALID_M      (ch1_rxdatavalid_m),
      .CH1_RXDATA_M           (ch1_rxdata_m),
      .CH1_RXDCCDONE_M        (ch1_rxdccdone_m),
      .CH1_RXDLYALIGNERR_M    (ch1_rxdlyalignerr_m),
      .CH1_RXDLYALIGNPROG_M   (ch1_rxdlyalignprog_m),
      .CH1_RXELECIDLE_M       (ch1_rxelecidle_m),
      .CH1_RXFINEALIGNDONE_M  (ch1_rxfinealigndone_m),
      .CH1_RXHEADERVALID_M    (ch1_rxheadervalid_m),
      .CH1_RXHEADER_M         (ch1_rxheader_m),
      .CH1_RXOSINTDONE_M      (ch1_rxosintdone_m),
      .CH1_RXOSINTSTARTED_M   (ch1_rxosintstarted_m),
      .CH1_RXOSINTSTROBEDONE_M(ch1_rxosintstrobedone_m),
      .CH1_RXOSINTSTROBESTARTED_M(ch1_rxosintstrobestarted_m),
      .CH1_RXPHALIGNDONE_M    (ch1_rxphaligndone_m),
      .CH1_RXPHALIGNERR_M     (ch1_rxphalignerr_m),
      .CH1_RXPHDLYRESETDONE_M (ch1_rxphdlyresetdone_m),
      .CH1_RXPHSETINITDONE_M  (ch1_rxphsetinitdone_m),
      .CH1_RXPHSHIFT180DONE_M (ch1_rxphshift180done_m),
      .CH1_RXPMARESETDONE_M   (ch1_rxpmaresetdone_m),
      .CH1_RXPRBSERR_M        (ch1_rxprbserr_m),
      .CH1_RXPRBSLOCKED_M     (ch1_rxprbslocked_m),
    //.CH1_RXPRGDIVRESETDONE_M(ch1_rxprgdivresetdone_m),
      .CH1_RXRESETDONE_M      (ch1_rxresetdone_m),
      .CH1_RXSLIDERDY_M       (ch1_rxsliderdy_m),
      .CH1_RXSTARTOFSEQ_M     (ch1_rxstartofseq_m),
      .CH1_RXSTATUS_M         (ch1_rxstatus_m),
      .CH1_RXSYNCDONE_M       (ch1_rxsyncdone_m),
      .CH1_RXVALID_M          (ch1_rxvalid_m),
      .CH1_TX10GSTAT_M        (ch1_tx10gstat_m),
      .CH1_TXBUFSTATUS_M      (ch1_txbufstatus_m),
      .CH1_TXCOMFINISH_M      (ch1_txcomfinish_m),
      .CH1_TXDCCDONE_M        (ch1_txdccdone_m),
      .CH1_TXDLYALIGNERR_M    (ch1_txdlyalignerr_m),
      .CH1_TXDLYALIGNPROG_M   (ch1_txdlyalignprog_m),
      .CH1_TXPHALIGNDONE_M    (ch1_txphaligndone_m),
      .CH1_TXPHALIGNERR_M     (ch1_txphalignerr_m),
      .CH1_TXPHALIGNOUTRSVD_M (ch1_txphalignoutrsvd_m),
      .CH1_TXPHDLYRESETDONE_M (ch1_txphdlyresetdone_m),
      .CH1_TXPHSETINITDONE_M  (ch1_txphsetinitdone_m),
      .CH1_TXPHSHIFT180DONE_M (ch1_txphshift180done_m),
      .CH1_TXPMARESETDONE_M   (ch1_txpmaresetdone_m),
    //.CH1_TXPRGDIVRESETDONE_M(ch1_txprgdivresetdone_m),
      .CH1_TXRESETDONE_M      (ch1_txresetdone_m),
      .CH1_TXSYNCDONE_M       (ch1_txsyncdone_m),
      .CH2_BUFGTCEMASK_M      (ch2_bufgtcemask_m),
      .CH2_BUFGTCE_M          (ch2_bufgtce_m),
      .CH2_BUFGTDIV_M         (ch2_bufgtdiv_m),
      .CH2_BUFGTRSTMASK_M     (ch2_bufgtrstmask_m),
      .CH2_BUFGTRST_M         (ch2_bufgtrst_m),
    //.CH2_CFOKOVWRRDY0_M     (ch2_cfokovwrrdy0_m),
    //.CH2_CFOKOVWRRDY1_M     (ch2_cfokovwrrdy1_m),
      .CH2_DMONITOROUT_M      (ch2_dmonitorout_m),
      .CH2_EYESCANDATAERROR_M (ch2_eyescandataerror_m),
      .CH2_ILORESETDONE_M     (ch2_iloresetdone_m),
      .CH2_PCSRSVDOUT_M       (ch2_pcsrsvdout_m),
      .CH2_PINRSVDAS_M        (ch2_pinrsvdas_m),
      .CH2_PHYREADY_M         (ch2_phyready_m),
      .CH2_PHYSTATUS_M        (ch2_phystatus_m),
    //.CH2_PINRSRVDAS_M       (ch2_pinrsrvdas_m),
      .CH2_RESETEXCEPTION_M   (ch2_resetexception_m),
      .CH2_RX10GSTAT_M        (ch2_rx10gstat_m),
      .CH2_RXBUFSTATUS_M      (ch2_rxbufstatus_m),
      .CH2_RXBYTEISALIGNED_M  (ch2_rxbyteisaligned_m),
      .CH2_RXBYTEREALIGN_M    (ch2_rxbyterealign_m),
      .CH2_RXCDRLOCK_M        (ch2_rxcdrlock_m),
      .CH2_RXCDRPHDONE_M      (ch2_rxcdrphdone_m),
      .CH2_RXCHANBONDSEQ_M    (ch2_rxchanbondseq_m),
      .CH2_RXCHANISALIGNED_M  (ch2_rxchanisaligned_m),
      .CH2_RXCHANREALIGN_M    (ch2_rxchanrealign_m),
      .CH2_RXCHBONDO_M        (ch2_rxchbondo_m),
      .CH2_RXCLKCORCNT_M      (ch2_rxclkcorcnt_m),
      .CH2_RXCOMINITDET_M     (ch2_rxcominitdet_m),
      .CH2_RXCOMMADET_M       (ch2_rxcommadet_m),
      .CH2_RXCOMSASDET_M      (ch2_rxcomsasdet_m),
      .CH2_RXCOMWAKEDET_M     (ch2_rxcomwakedet_m),
      .CH2_RXCTRL0_M          (ch2_rxctrl0_m),
      .CH2_RXCTRL1_M          (ch2_rxctrl1_m),
      .CH2_RXCTRL2_M          (ch2_rxctrl2_m),
      .CH2_RXCTRL3_M          (ch2_rxctrl3_m),
      .CH2_RXDATAEXTENDRSVD_M (ch2_rxdataextendrsvd_m),
      .CH2_RXDATAVALID_M      (ch2_rxdatavalid_m),
      .CH2_RXDATA_M           (ch2_rxdata_m),
      .CH2_RXDCCDONE_M        (ch2_rxdccdone_m),
      .CH2_RXDLYALIGNERR_M    (ch2_rxdlyalignerr_m),
      .CH2_RXDLYALIGNPROG_M   (ch2_rxdlyalignprog_m),
      .CH2_RXELECIDLE_M       (ch2_rxelecidle_m),
      .CH2_RXFINEALIGNDONE_M  (ch2_rxfinealigndone_m),
      .CH2_RXHEADERVALID_M    (ch2_rxheadervalid_m),
      .CH2_RXHEADER_M         (ch2_rxheader_m),
      .CH2_RXOSINTDONE_M      (ch2_rxosintdone_m),
      .CH2_RXOSINTSTARTED_M   (ch2_rxosintstarted_m),
      .CH2_RXOSINTSTROBEDONE_M(ch2_rxosintstrobedone_m),
      .CH2_RXOSINTSTROBESTARTED_M(ch2_rxosintstrobestarted_m),
      .CH2_RXPHALIGNDONE_M    (ch2_rxphaligndone_m),
      .CH2_RXPHALIGNERR_M     (ch2_rxphalignerr_m),
      .CH2_RXPHDLYRESETDONE_M (ch2_rxphdlyresetdone_m),
      .CH2_RXPHSETINITDONE_M  (ch2_rxphsetinitdone_m),
      .CH2_RXPHSHIFT180DONE_M (ch2_rxphshift180done_m),
      .CH2_RXPMARESETDONE_M   (ch2_rxpmaresetdone_m),
      .CH2_RXPRBSERR_M        (ch2_rxprbserr_m),
      .CH2_RXPRBSLOCKED_M     (ch2_rxprbslocked_m),
    //.CH2_RXPRGDIVRESETDONE_M(ch2_rxprgdivresetdone_m),
      .CH2_RXRESETDONE_M      (ch2_rxresetdone_m),
      .CH2_RXSLIDERDY_M       (ch2_rxsliderdy_m),
      .CH2_RXSTARTOFSEQ_M     (ch2_rxstartofseq_m),
      .CH2_RXSTATUS_M         (ch2_rxstatus_m),
      .CH2_RXSYNCDONE_M       (ch2_rxsyncdone_m),
      .CH2_RXVALID_M          (ch2_rxvalid_m),
      .CH2_TX10GSTAT_M        (ch2_tx10gstat_m),
      .CH2_TXBUFSTATUS_M      (ch2_txbufstatus_m),
      .CH2_TXCOMFINISH_M      (ch2_txcomfinish_m),
      .CH2_TXDCCDONE_M        (ch2_txdccdone_m),
      .CH2_TXDLYALIGNERR_M    (ch2_txdlyalignerr_m),
      .CH2_TXDLYALIGNPROG_M   (ch2_txdlyalignprog_m),
      .CH2_TXPHALIGNDONE_M    (ch2_txphaligndone_m),
      .CH2_TXPHALIGNERR_M     (ch2_txphalignerr_m),
      .CH2_TXPHALIGNOUTRSVD_M (ch2_txphalignoutrsvd_m),
      .CH2_TXPHDLYRESETDONE_M (ch2_txphdlyresetdone_m),
      .CH2_TXPHSETINITDONE_M  (ch2_txphsetinitdone_m),
      .CH2_TXPHSHIFT180DONE_M (ch2_txphshift180done_m),
      .CH2_TXPMARESETDONE_M   (ch2_txpmaresetdone_m),
    //.CH2_TXPRGDIVRESETDONE_M(ch2_txprgdivresetdone_m),
      .CH2_TXRESETDONE_M      (ch2_txresetdone_m),
      .CH2_TXSYNCDONE_M       (ch2_txsyncdone_m),
      .CH3_BUFGTCEMASK_M      (ch3_bufgtcemask_m),
      .CH3_BUFGTCE_M          (ch3_bufgtce_m),
      .CH3_BUFGTDIV_M         (ch3_bufgtdiv_m),
      .CH3_BUFGTRSTMASK_M     (ch3_bufgtrstmask_m),
      .CH3_BUFGTRST_M         (ch3_bufgtrst_m),
    //.CH3_CFOKOVWRRDY0_M     (ch3_cfokovwrrdy0_m),
    //.CH3_CFOKOVWRRDY1_M     (ch3_cfokovwrrdy1_m),
      .CH3_DMONITOROUT_M      (ch3_dmonitorout_m),
      .CH3_EYESCANDATAERROR_M (ch3_eyescandataerror_m),
      .CH3_ILORESETDONE_M     (ch3_iloresetdone_m),
      .CH3_PCSRSVDOUT_M       (ch3_pcsrsvdout_m),
      .CH3_PINRSVDAS_M        (ch3_pinrsvdas_m),
      .CH3_PHYREADY_M         (ch3_phyready_m),
      .CH3_PHYSTATUS_M        (ch3_phystatus_m),
    //.CH3_PINRSRVDAS_M       (ch3_pinrsrvdas_m),
      .CH3_RESETEXCEPTION_M   (ch3_resetexception_m),
      .CH3_RX10GSTAT_M        (ch3_rx10gstat_m),
      .CH3_RXBUFSTATUS_M      (ch3_rxbufstatus_m),
      .CH3_RXBYTEISALIGNED_M  (ch3_rxbyteisaligned_m),
      .CH3_RXBYTEREALIGN_M    (ch3_rxbyterealign_m),
      .CH3_RXCDRLOCK_M        (ch3_rxcdrlock_m),
      .CH3_RXCDRPHDONE_M      (ch3_rxcdrphdone_m),
      .CH3_RXCHANBONDSEQ_M    (ch3_rxchanbondseq_m),
      .CH3_RXCHANISALIGNED_M  (ch3_rxchanisaligned_m),
      .CH3_RXCHANREALIGN_M    (ch3_rxchanrealign_m),
      .CH3_RXCHBONDO_M        (ch3_rxchbondo_m),
      .CH3_RXCLKCORCNT_M      (ch3_rxclkcorcnt_m),
      .CH3_RXCOMINITDET_M     (ch3_rxcominitdet_m),
      .CH3_RXCOMMADET_M       (ch3_rxcommadet_m),
      .CH3_RXCOMSASDET_M      (ch3_rxcomsasdet_m),
      .CH3_RXCOMWAKEDET_M     (ch3_rxcomwakedet_m),
      .CH3_RXCTRL0_M          (ch3_rxctrl0_m),
      .CH3_RXCTRL1_M          (ch3_rxctrl1_m),
      .CH3_RXCTRL2_M          (ch3_rxctrl2_m),
      .CH3_RXCTRL3_M          (ch3_rxctrl3_m),
      .CH3_RXDATAEXTENDRSVD_M (ch3_rxdataextendrsvd_m),
      .CH3_RXDATAVALID_M      (ch3_rxdatavalid_m),
      .CH3_RXDATA_M           (ch3_rxdata_m),
      .CH3_RXDCCDONE_M        (ch3_rxdccdone_m),
      .CH3_RXDLYALIGNERR_M    (ch3_rxdlyalignerr_m),
      .CH3_RXDLYALIGNPROG_M   (ch3_rxdlyalignprog_m),
      .CH3_RXELECIDLE_M       (ch3_rxelecidle_m),
      .CH3_RXFINEALIGNDONE_M  (ch3_rxfinealigndone_m),
      .CH3_RXHEADERVALID_M    (ch3_rxheadervalid_m),
      .CH3_RXHEADER_M         (ch3_rxheader_m),
      .CH3_RXOSINTDONE_M      (ch3_rxosintdone_m),
      .CH3_RXOSINTSTARTED_M   (ch3_rxosintstarted_m),
      .CH3_RXOSINTSTROBEDONE_M(ch3_rxosintstrobedone_m),
      .CH3_RXOSINTSTROBESTARTED_M(ch3_rxosintstrobestarted_m),
      .CH3_RXPHALIGNDONE_M    (ch3_rxphaligndone_m),
      .CH3_RXPHALIGNERR_M     (ch3_rxphalignerr_m),
      .CH3_RXPHDLYRESETDONE_M (ch3_rxphdlyresetdone_m),
      .CH3_RXPHSETINITDONE_M  (ch3_rxphsetinitdone_m),
      .CH3_RXPHSHIFT180DONE_M (ch3_rxphshift180done_m),
      .CH3_RXPMARESETDONE_M   (ch3_rxpmaresetdone_m),
      .CH3_RXPRBSERR_M        (ch3_rxprbserr_m),
      .CH3_RXPRBSLOCKED_M     (ch3_rxprbslocked_m),
    //.CH3_RXPRGDIVRESETDONE_M(ch3_rxprgdivresetdone_m),
      .CH3_RXRESETDONE_M      (ch3_rxresetdone_m),
      .CH3_RXSLIDERDY_M       (ch3_rxsliderdy_m),
      .CH3_RXSTARTOFSEQ_M     (ch3_rxstartofseq_m),
      .CH3_RXSTATUS_M         (ch3_rxstatus_m),
      .CH3_RXSYNCDONE_M       (ch3_rxsyncdone_m),
      .CH3_RXVALID_M          (ch3_rxvalid_m),

      .CH3_TX10GSTAT_M        (ch3_tx10gstat_m),
      .CH3_TXBUFSTATUS_M      (ch3_txbufstatus_m),
      .CH3_TXCOMFINISH_M      (ch3_txcomfinish_m),
      .CH3_TXDCCDONE_M        (ch3_txdccdone_m),
      .CH3_TXDLYALIGNERR_M    (ch3_txdlyalignerr_m),
      .CH3_TXDLYALIGNPROG_M   (ch3_txdlyalignprog_m),
      .CH3_TXPHALIGNDONE_M    (ch3_txphaligndone_m),
      .CH3_TXPHALIGNERR_M     (ch3_txphalignerr_m),
      .CH3_TXPHALIGNOUTRSVD_M (ch3_txphalignoutrsvd_m),
      .CH3_TXPHDLYRESETDONE_M (ch3_txphdlyresetdone_m),
      .CH3_TXPHSETINITDONE_M  (ch3_txphsetinitdone_m),
      .CH3_TXPHSHIFT180DONE_M (ch3_txphshift180done_m),
      .CH3_TXPMARESETDONE_M   (ch3_txpmaresetdone_m),
    //.CH3_TXPRGDIVRESETDONE_M(ch3_txprgdivresetdone_m),
      .CH3_TXRESETDONE_M      (ch3_txresetdone_m),
      .CH3_TXSYNCDONE_M       (ch3_txsyncdone_m),
      .CORRECTERR_M           (correcterr_m),
      .CTRLRSVDOUT_M          (ctrlrsvdout_m),
      .DEBUGTRACETDATA_M      (debugtracetdata_m),
      .DEBUGTRACETVALID_M     (debugtracetvalid_m),
      .GPO_M(gpo_m),
      .GTPOWERGOOD_M (gtpowergood_m),
      .HSCLK0_LCPLLFBCLKLOST_M(hsclk0_lcpllfbclklost_m),
      .HSCLK0_LCPLLLOCK_M   (hsclk0_lcplllock_m),
      .HSCLK0_LCPLLREFCLKLOST_M(hsclk0_lcpllrefclklost_m),
      .HSCLK0_LCPLLREFCLKMONITOR_M(hsclk0_lcpllrefclkmonitor_m),
      .HSCLK0_LCPLLRSVDOUT_M(hsclk0_lcpllrsvdout_m),
      .HSCLK0_RPLLFBCLKLOST_M(hsclk0_rpllfbclklost_m),
      .HSCLK0_RPLLLOCK_M    (hsclk0_rplllock_m),
      .HSCLK0_RPLLREFCLKLOST_M(hsclk0_rpllrefclklost_m),
      .HSCLK0_RPLLREFCLKMONITOR_M(hsclk0_rpllrefclkmonitor_m),
      .HSCLK0_RPLLRSVDOUT_M (hsclk0_rpllrsvdout_m),
      .HSCLK1_LCPLLFBCLKLOST_M(hsclk1_lcpllfbclklost_m),
      .HSCLK1_LCPLLLOCK_M   (hsclk1_lcplllock_m),
      .HSCLK1_LCPLLREFCLKLOST_M(hsclk1_lcpllrefclklost_m),
      .HSCLK1_LCPLLREFCLKMONITOR_M(hsclk1_lcpllrefclkmonitor_m),
      .HSCLK1_LCPLLRSVDOUT_M(hsclk1_lcpllrsvdout_m),
      .HSCLK1_RPLLFBCLKLOST_M(hsclk1_rpllfbclklost_m),
      .HSCLK1_RPLLLOCK_M    (hsclk1_rplllock_m),
      .HSCLK1_RPLLREFCLKLOST_M(hsclk1_rpllrefclklost_m),
      .HSCLK1_RPLLREFCLKMONITOR_M(hsclk1_rpllrefclkmonitor_m),
      .HSCLK1_RPLLRSVDOUT_M (hsclk1_rpllrsvdout_m),
      .M0_AXIS_TDATA_M      (s0_axis_tdata_m),
      .M0_AXIS_TLAST_M      (s0_axis_tlast_m),
      .M0_AXIS_TVALID_M     (s0_axis_tvalid_m),
      .M1_AXIS_TDATA_M      (s1_axis_tdata_m),
      .M1_AXIS_TLAST_M      (s1_axis_tlast_m),
      .M1_AXIS_TVALID_M     (s1_axis_tvalid_m),
      .M2_AXIS_TDATA_M      (s2_axis_tdata_m),
      .M2_AXIS_TLAST_M      (s2_axis_tlast_m),
      .M2_AXIS_TVALID_M     (s2_axis_tvalid_m),
      .MSTRXRESETDONE_M     ({ch3_mstrxresetdone_m,ch2_mstrxresetdone_m,ch1_mstrxresetdone_m,ch0_mstrxresetdone_m}),
      .MSTTXRESETDONE_M     ({ch3_msttxresetdone_m,ch2_msttxresetdone_m,ch1_msttxresetdone_m,ch0_msttxresetdone_m}),
      .CH0_RXPROGDIVRESETDONE_M(ch0_rxprogdivresetdone_m),
      .CH1_RXPROGDIVRESETDONE_M(ch1_rxprogdivresetdone_m),
      .CH2_RXPROGDIVRESETDONE_M(ch2_rxprogdivresetdone_m),
      .CH3_RXPROGDIVRESETDONE_M(ch3_rxprogdivresetdone_m),
      .CH0_TXPROGDIVRESETDONE_M(ch0_txprogdivresetdone_m),
      .CH1_TXPROGDIVRESETDONE_M(ch1_txprogdivresetdone_m),
      .CH2_TXPROGDIVRESETDONE_M(ch2_txprogdivresetdone_m),
      .CH3_TXPROGDIVRESETDONE_M(ch3_txprogdivresetdone_m),
      .RXMARGINREQACK_M     (rxmarginreqack_m),
      .RXMARGINRESCMD_M     (rxmarginrescmd_m),
      .RXMARGINRESLANENUM_M (rxmarginreslanenum_m),
      .RXMARGINRESPAYLD_M   (rxmarginrespayld_m),
      .RXMARGINRESREQ_M     (rxmarginresreq_m),
      .TRIGACKIN0_M         (trigackin0_m),
      .TRIGOUT0_M           (trigout0_m),
      .UBINTERRUPT_M        (ubinterrupt_m),
      .UBTXUART_M           (ubtxuart_m),
      .UNCORRECTERR_M       (uncorrecterr_m),
      .RXMARGINCLK_M        (rxmarginclk_m),

      .XPIPE_HSDP_RXGEARBOXSLIP (xpipe_hsdp_rxgearboxslip), //IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP
      .XPIPE_HSDP_RXPCSRESET    (xpipe_hsdp_rxpcsreset),
      .XPIPE_HSDP_TXHEADER      (xpipe_hsdp_txheader),
      .XPIPE_HSDP_TXSEQUENCE    (xpipe_hsdp_txsequence),
      .XPIPE_HSDP_RXDATAVALID   (xpipe_hsdp_rxdatavalid),
      .XPIPE_HSDP_RXHEADER      (xpipe_hsdp_rxheader),
      .XPIPE_HSDP_RXRESETDONE   (xpipe_hsdp_rxresetdone),
      .XPIPE_HSDP_TXRESETDONE   (xpipe_hsdp_txresetdone),
      .XPIPE_HSDP_RXHEADERVALID (xpipe_hsdp_rxheadervalid),

      .XPIPE_HSDP_RXGEARBOXSLIP_1(xpipe_hsdp_rxgearboxslip_1),
      .XPIPE_HSDP_RXPCSRESET_1  (xpipe_hsdp_rxpcsreset_1),
      .XPIPE_HSDP_TXHEADER_1    (xpipe_hsdp_txheader_1),
      .XPIPE_HSDP_TXSEQUENCE_1  (xpipe_hsdp_txsequence_1),
      .XPIPE_HSDP_RXDATAVALID_1 (xpipe_hsdp_rxdatavalid_1),
      .XPIPE_HSDP_RXHEADER_1    (xpipe_hsdp_rxheader_1),
      .XPIPE_HSDP_RXRESETDONE_1 (xpipe_hsdp_rxresetdone_1),
      .XPIPE_HSDP_TXRESETDONE_1 (xpipe_hsdp_txresetdone_1),
      .XPIPE_HSDP_RXHEADERVALID_1(xpipe_hsdp_rxheadervalid_1),

      .XPIPE_HSDP_RXGEARBOXSLIP_2(xpipe_hsdp_rxgearboxslip_2),
      .XPIPE_HSDP_RXPCSRESET_2  (xpipe_hsdp_rxpcsreset_2),
      .XPIPE_HSDP_TXHEADER_2    (xpipe_hsdp_txheader_2),
      .XPIPE_HSDP_TXSEQUENCE_2  (xpipe_hsdp_txsequence_2),
      .XPIPE_HSDP_RXDATAVALID_2 (xpipe_hsdp_rxdatavalid_2),
      .XPIPE_HSDP_RXHEADER_2    (xpipe_hsdp_rxheader_2),
      .XPIPE_HSDP_RXRESETDONE_2 (xpipe_hsdp_rxresetdone_2),
      .XPIPE_HSDP_TXRESETDONE_2 (xpipe_hsdp_txresetdone_2),
      .XPIPE_HSDP_RXHEADERVALID_2(xpipe_hsdp_rxheadervalid_2),

      .XPIPE_HSDP_RXGEARBOXSLIP_M(q0q1_xpipe_hsdp_rxgearboxslip),
      .XPIPE_HSDP_RXPCSRESET_M  (q0q1_xpipe_hsdp_rxpcsreset),
      .XPIPE_HSDP_TXHEADER_M    (q0q1_xpipe_hsdp_txheader),
      .XPIPE_HSDP_TXSEQUENCE_M  (q0q1_xpipe_hsdp_txsequence),
      .XPIPE_HSDP_RXDATAVALID_M (q0q1_xpipe_hsdp_rxdatavalid),
      .XPIPE_HSDP_RXHEADER_M    (q0q1_xpipe_hsdp_rxheader),
      .XPIPE_HSDP_RXRESETDONE_M (q0q1_xpipe_hsdp_rxresetdone),
      .XPIPE_HSDP_TXRESETDONE_M (q0q1_xpipe_hsdp_txresetdone),
      .XPIPE_HSDP_RXHEADERVALID_M(q0q1_xpipe_hsdp_rxheadervalid),

      .XPIPE_HSDP_RXGEARBOXSLIP_M_1(q0q1_xpipe_hsdp_rxgearboxslip_1),
      .XPIPE_HSDP_RXPCSRESET_M_1(q0q1_xpipe_hsdp_rxpcsreset_1),
      .XPIPE_HSDP_TXHEADER_M_1  (q0q1_xpipe_hsdp_txheader_1),
      .XPIPE_HSDP_TXSEQUENCE_M_1(q0q1_xpipe_hsdp_txsequence_1),
      .XPIPE_HSDP_RXDATAVALID_M_1(q0q1_xpipe_hsdp_rxdatavalid_1),
      .XPIPE_HSDP_RXHEADER_M_1  (q0q1_xpipe_hsdp_rxheader_1),
      .XPIPE_HSDP_RXRESETDONE_M_1(q0q1_xpipe_hsdp_rxresetdone_1),
      .XPIPE_HSDP_TXRESETDONE_M_1(q0q1_xpipe_hsdp_txresetdone_1),
      .XPIPE_HSDP_RXHEADERVALID_M_1(q0q1_xpipe_hsdp_rxheadervalid_1),

      .XPIPE_HSDP_RXGEARBOXSLIP_M_2(q0q1_xpipe_hsdp_rxgearboxslip_2),
      .XPIPE_HSDP_RXPCSRESET_M_2(q0q1_xpipe_hsdp_rxpcsreset_2),
      .XPIPE_HSDP_TXHEADER_M_2  (q0q1_xpipe_hsdp_txheader_2),
      .XPIPE_HSDP_TXSEQUENCE_M_2(q0q1_xpipe_hsdp_txsequence_2),
      .XPIPE_HSDP_RXDATAVALID_M_2(q0q1_xpipe_hsdp_rxdatavalid_2),
      .XPIPE_HSDP_RXHEADER_M_2  (q0q1_xpipe_hsdp_rxheader_2),
      .XPIPE_HSDP_RXRESETDONE_M_2(q0q1_xpipe_hsdp_rxresetdone_2),
      .XPIPE_HSDP_TXRESETDONE_M_2(q0q1_xpipe_hsdp_txresetdone_2),
      .XPIPE_HSDP_RXHEADERVALID_M_2(q0q1_xpipe_hsdp_rxheadervalid_2),

      .XPIPE_PCIELINKREACHTARGET(xpipe_pcielinkreachtarget),
      .XPIPE_PCIELTSSMSTATE     (xpipe_pcieltssmstate),
      .XPIPE_PCIELINKREACHTARGET_1(xpipe_pcielinkreachtarget_1),
      .XPIPE_PCIELTSSMSTATE_1   (xpipe_pcieltssmstate_1),
      .XPIPE_RXMARGINREQCMD     (xpipe_rxmarginreqcmd),
      .XPIPE_RXMARGINREQLANENUM (xpipe_rxmarginreqlanenum),
      .XPIPE_RXMARGINREQPAYLOAD (xpipe_rxmarginreqpayload),
      .XPIPE_RXMARGINREQREQ     (xpipe_rxmarginreqreq),
      .XPIPE_RXMARGINRESACK     (xpipe_rxmarginresack),
      .XPIPE_RXMARGINREQCMD_1   (xpipe_rxmarginreqcmd_1),
      .XPIPE_RXMARGINREQLANENUM_1(xpipe_rxmarginreqlanenum_1),
      .XPIPE_RXMARGINREQPAYLOAD_1(xpipe_rxmarginreqpayload_1),
      .XPIPE_RXMARGINREQREQ_1   (xpipe_rxmarginreqreq_1),
      .XPIPE_RXMARGINRESACK_1   (xpipe_rxmarginresack_1),
      .XPIPE_RXMARGINREQCMD_2   (xpipe_rxmarginreqcmd_2),
      .XPIPE_RXMARGINREQLANENUM_2(xpipe_rxmarginreqlanenum_2),
      .XPIPE_RXMARGINREQPAYLOAD_2(xpipe_rxmarginreqpayload_2),
      .XPIPE_RXMARGINREQREQ_2   (xpipe_rxmarginreqreq_2),
      .XPIPE_RXMARGINRESACK_2   (xpipe_rxmarginresack_2),
      .XPIPE_RXMARGINREQCMD_3   (xpipe_rxmarginreqcmd_3),
      .XPIPE_RXMARGINREQLANENUM_3(xpipe_rxmarginreqlanenum_3),
      .XPIPE_RXMARGINREQPAYLOAD_3(xpipe_rxmarginreqpayload_3),
      .XPIPE_RXMARGINREQREQ_3   (xpipe_rxmarginreqreq_3),
      .XPIPE_RXMARGINRESACK_3   (xpipe_rxmarginresack_3),
      .XPIPE_RXMARGINREQACK      (xpipe_rxmarginreqack),
      .XPIPE_RXMARGINREQACK_1    (xpipe_rxmarginreqack_1),
      .XPIPE_RXMARGINREQACK_2    (xpipe_rxmarginreqack_2),
      .XPIPE_RXMARGINREQACK_3    (xpipe_rxmarginreqack_3),
      .XPIPE_RXMARGINRESCMD      (xpipe_rxmarginrescmd),
      .XPIPE_RXMARGINRESCMD_1    (xpipe_rxmarginrescmd_1),
      .XPIPE_RXMARGINRESCMD_2    (xpipe_rxmarginrescmd_2),
      .XPIPE_RXMARGINRESCMD_3    (xpipe_rxmarginrescmd_3),
      .XPIPE_RXMARGINRESLANENUM  (xpipe_rxmarginreslanenum),
      .XPIPE_RXMARGINRESLANENUM_1(xpipe_rxmarginreslanenum_1),
      .XPIPE_RXMARGINRESLANENUM_2(xpipe_rxmarginreslanenum_2),
      .XPIPE_RXMARGINRESLANENUM_3(xpipe_rxmarginreslanenum_3),
      .XPIPE_RXMARGINRESPAYLOAD  (xpipe_rxmarginrespayload),
      .XPIPE_RXMARGINRESPAYLOAD_1(xpipe_rxmarginrespayload_1),
      .XPIPE_RXMARGINRESPAYLOAD_2(xpipe_rxmarginrespayload_2),
      .XPIPE_RXMARGINRESPAYLOAD_3(xpipe_rxmarginrespayload_3),
      .XPIPE_RXMARGINRESREQ      (xpipe_rxmarginresreq),
      .XPIPE_RXMARGINRESREQ_1    (xpipe_rxmarginresreq_1),
      .XPIPE_RXMARGINRESREQ_2    (xpipe_rxmarginresreq_2),
      .XPIPE_RXMARGINRESREQ_3    (xpipe_rxmarginresreq_3),

      .XPIPE_PCIELINKREACHTARGET_M(q0q1_xpipe_pcielinkreachtarget_m),
      .XPIPE_PCIELINKREACHTARGET_M_1(q0q1_xpipe_pcielinkreachtarget_m_1),
      .XPIPE_PCIELTSSMSTATE_M(q0q1_xpipe_pcieltssmstate_m),
      .XPIPE_PCIELTSSMSTATE_M_1(q0q1_xpipe_pcieltssmstate_m_1),
      .XPIPE_RXMARGINREQCMD_M(q0q1_xpipe_rxmarginreqcmd_m),
      .XPIPE_RXMARGINREQCMD_M_1(q0q1_xpipe_rxmarginreqcmd_m_1),
      .XPIPE_RXMARGINREQCMD_M_2(q0q1_xpipe_rxmarginreqcmd_m_2),
      .XPIPE_RXMARGINREQCMD_M_3(q0q1_xpipe_rxmarginreqcmd_m_3),
      .XPIPE_RXMARGINREQLANENUM_M(q0q1_xpipe_rxmarginreqlanenum_m),
      .XPIPE_RXMARGINREQLANENUM_M_1(q0q1_xpipe_rxmarginreqlanenum_m_1),
      .XPIPE_RXMARGINREQLANENUM_M_2(q0q1_xpipe_rxmarginreqlanenum_m_2),
      .XPIPE_RXMARGINREQLANENUM_M_3(q0q1_xpipe_rxmarginreqlanenum_m_3),
      .XPIPE_RXMARGINREQPAYLOAD_M(q0q1_xpipe_rxmarginreqpayload_m),
      .XPIPE_RXMARGINREQPAYLOAD_M_1(q0q1_xpipe_rxmarginreqpayload_m_1),
      .XPIPE_RXMARGINREQPAYLOAD_M_2(q0q1_xpipe_rxmarginreqpayload_m_2),
      .XPIPE_RXMARGINREQPAYLOAD_M_3(q0q1_xpipe_rxmarginreqpayload_m_3),
      .XPIPE_RXMARGINREQREQ_M(q0q1_xpipe_rxmarginreqreq_m),
      .XPIPE_RXMARGINREQREQ_M_1(q0q1_xpipe_rxmarginreqreq_m_1),
      .XPIPE_RXMARGINREQREQ_M_2(q0q1_xpipe_rxmarginreqreq_m_2),
      .XPIPE_RXMARGINREQREQ_M_3(q0q1_xpipe_rxmarginreqreq_m_3),
      .XPIPE_RXMARGINRESACK_M(q0q1_xpipe_rxmarginresack_m),
      .XPIPE_RXMARGINRESACK_M_1(q0q1_xpipe_rxmarginresack_m_1),
      .XPIPE_RXMARGINRESACK_M_2(q0q1_xpipe_rxmarginresack_m_2),
      .XPIPE_RXMARGINRESACK_M_3(q0q1_xpipe_rxmarginresack_m_3),
      .XPIPE_RXMARGINREQACK_M(q0q1_xpipe_rxmarginreqack_m),
      .XPIPE_RXMARGINREQACK_M_1(q0q1_xpipe_rxmarginreqack_m_1),
      .XPIPE_RXMARGINREQACK_M_2(q0q1_xpipe_rxmarginreqack_m_2),
      .XPIPE_RXMARGINREQACK_M_3(q0q1_xpipe_rxmarginreqack_m_3),
      .XPIPE_RXMARGINRESCMD_M(q0q1_xpipe_rxmarginrescmd_m),
      .XPIPE_RXMARGINRESCMD_M_1(q0q1_xpipe_rxmarginrescmd_m_1),
      .XPIPE_RXMARGINRESCMD_M_2(q0q1_xpipe_rxmarginrescmd_m_2),
      .XPIPE_RXMARGINRESCMD_M_3(q0q1_xpipe_rxmarginrescmd_m_3),
      .XPIPE_RXMARGINRESLANENUM_M(q0q1_xpipe_rxmarginreslanenum_m),
      .XPIPE_RXMARGINRESLANENUM_M_1(q0q1_xpipe_rxmarginreslanenum_m_1),
      .XPIPE_RXMARGINRESLANENUM_M_2(q0q1_xpipe_rxmarginreslanenum_m_2),
      .XPIPE_RXMARGINRESLANENUM_M_3(q0q1_xpipe_rxmarginreslanenum_m_3),
      .XPIPE_RXMARGINRESPAYLOAD_M(q0q1_xpipe_rxmarginrespayload_m),
      .XPIPE_RXMARGINRESPAYLOAD_M_1(q0q1_xpipe_rxmarginrespayload_m_1),
      .XPIPE_RXMARGINRESPAYLOAD_M_2(q0q1_xpipe_rxmarginrespayload_m_2),
      .XPIPE_RXMARGINRESPAYLOAD_M_3(q0q1_xpipe_rxmarginrespayload_m_3),
      .XPIPE_RXMARGINRESREQ_M(q0q1_xpipe_rxmarginresreq_m),
      .XPIPE_RXMARGINRESREQ_M_1(q0q1_xpipe_rxmarginresreq_m_1),
      .XPIPE_RXMARGINRESREQ_M_2(q0q1_xpipe_rxmarginresreq_m_2),
      .XPIPE_RXMARGINRESREQ_M_3(q0q1_xpipe_rxmarginresreq_m_3),

      .XPIPE_PIPE_CH0_PHYSTATUS     (xpipe_pipe_ch0_phystatus),
      .XPIPE_PIPE_CH0_RXCHARISK     (xpipe_pipe_ch0_rxcharisk),
      .XPIPE_PIPE_CH0_RXDATA        (xpipe_pipe_ch0_rxdata), //ifcpmxpipechannel0xpiperxdata
      .XPIPE_PIPE_CH0_RXDATAVALID   (xpipe_pipe_ch0_rxdatavalid),
      .XPIPE_PIPE_CH0_RXELECIDLE    (xpipe_pipe_ch0_rxelecidle),
      .XPIPE_PIPE_CH0_RXSTARTBLOCK  (xpipe_pipe_ch0_rxstartblock),
      .XPIPE_PIPE_CH0_RXSTATUS      (xpipe_pipe_ch0_rxstatus),
      .XPIPE_PIPE_CH0_RXSYNCHEADER  (xpipe_pipe_ch0_rxsyncheader),
      .XPIPE_PIPE_CH0_RXVALID       (xpipe_pipe_ch0_rxvalid),
      .XPIPE_PIPE_CH0_POWERDOWN     (xpipe_pipe_ch0_powerdown),
      .XPIPE_PIPE_CH0_RXPOLARITY    (xpipe_pipe_ch0_rxpolarity),
      .XPIPE_PIPE_CH0_RXTERMINATION (xpipe_pipe_ch0_rxtermination),
      .XPIPE_PIPE_CH0_TXCHARISK     (xpipe_pipe_ch0_txcharisk),
      .XPIPE_PIPE_CH0_TXCOMPLIANCE  (xpipe_pipe_ch0_txcompliance),
      .XPIPE_PIPE_CH0_TXDATA        (xpipe_pipe_ch0_txdata),
      .XPIPE_PIPE_CH0_TXDATAVALID   (xpipe_pipe_ch0_txdatavalid),
      .XPIPE_PIPE_CH0_TXDEEMPH      (xpipe_pipe_ch0_txdeemph),
      .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK(xpipe_pipe_ch0_txdetectrxloopback),
      .XPIPE_PIPE_CH0_TXELECIDLE    (xpipe_pipe_ch0_txelecidle),
      .XPIPE_PIPE_CH0_TXMAINCURSOR  (xpipe_pipe_ch0_txmaincursor),
      .XPIPE_PIPE_CH0_TXMARGIN      (xpipe_pipe_ch0_txmargin),
      .XPIPE_PIPE_CH0_TXPOSTCURSOR  (xpipe_pipe_ch0_txpostcursor),
      .XPIPE_PIPE_CH0_TXPRECURSOR   (xpipe_pipe_ch0_txprecursor),
      .XPIPE_PIPE_CH0_TXSTARTBLOCK  (xpipe_pipe_ch0_txstartblock),
      .XPIPE_PIPE_CH0_TXSWING       (xpipe_pipe_ch0_txswing),
      .XPIPE_PIPE_CH0_TXSYNCHEADER  (xpipe_pipe_ch0_txsyncheader),

      .XPIPE_PIPE_CH0_POWERDOWN_M   (q0q1_xpipe_pipe_ch0_powerdown_m),
      .XPIPE_PIPE_CH0_RXPOLARITY_M  (q0q1_xpipe_pipe_ch0_rxpolarity_m),
      .XPIPE_PIPE_CH0_RXTERMINATION_M(q0q1_xpipe_pipe_ch0_rxtermination_m),
      .XPIPE_PIPE_CH0_TXCHARISK_M   (q0q1_xpipe_pipe_ch0_txcharisk_m),
      .XPIPE_PIPE_CH0_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch0_txcompliance_m),
      .XPIPE_PIPE_CH0_TXDATAVALID_M (q0q1_xpipe_pipe_ch0_txdatavalid_m),
      .XPIPE_PIPE_CH0_TXDATA_M      (q0q1_xpipe_pipe_ch0_txdata_m),
      .XPIPE_PIPE_CH0_TXDEEMPH_M    (q0q1_xpipe_pipe_ch0_txdeemph_m),
      .XPIPE_PIPE_CH0_TXELECIDLE_M  (q0q1_xpipe_pipe_ch0_txelecidle_m),
      .XPIPE_PIPE_CH0_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch0_txmaincursor_m),
      .XPIPE_PIPE_CH0_TXMARGIN_M    (q0q1_xpipe_pipe_ch0_txmargin_m),
      .XPIPE_PIPE_CH0_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch0_txpostcursor_m),
      .XPIPE_PIPE_CH0_TXPRECURSOR_M (q0q1_xpipe_pipe_ch0_txprecursor_m),
      .XPIPE_PIPE_CH0_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch0_txstartblock_m),
      .XPIPE_PIPE_CH0_TXSWING_M     (q0q1_xpipe_pipe_ch0_txswing_m),
      .XPIPE_PIPE_CH0_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch0_txsyncheader_m),
      .XPIPE_PIPE_CH0_PHYSTATUS_M   (q0q1_xpipe_pipe_ch0_phystatus_m),
      .XPIPE_PIPE_CH0_RXCHARISK_M   (q0q1_xpipe_pipe_ch0_rxcharisk_m),
      .XPIPE_PIPE_CH0_RXDATAVALID_M (q0q1_xpipe_pipe_ch0_rxdatavalid_m),
      .XPIPE_PIPE_CH0_RXDATA_M      (q0q1_xpipe_pipe_ch0_rxdata_m),
      .XPIPE_PIPE_CH0_RXELECIDLE_M  (q0q1_xpipe_pipe_ch0_rxelecidle_m),
      .XPIPE_PIPE_CH0_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch0_rxstartblock_m),
      .XPIPE_PIPE_CH0_RXSTATUS_M    (q0q1_xpipe_pipe_ch0_rxstatus_m),
      .XPIPE_PIPE_CH0_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch0_rxsyncheader_m),
      .XPIPE_PIPE_CH0_RXVALID_M     (q0q1_xpipe_pipe_ch0_rxvalid_m),
      .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch0_txdetectrxloopback_m),

      .XPIPE_PIPE_CH1_PHYSTATUS     (xpipe_pipe_ch1_phystatus),
      .XPIPE_PIPE_CH1_RXCHARISK     (xpipe_pipe_ch1_rxcharisk),
      .XPIPE_PIPE_CH1_RXDATA        (xpipe_pipe_ch1_rxdata), //ifcpmxpipechannel1xpiperxdata
      .XPIPE_PIPE_CH1_RXDATAVALID   (xpipe_pipe_ch1_rxdatavalid),
      .XPIPE_PIPE_CH1_RXELECIDLE    (xpipe_pipe_ch1_rxelecidle),
      .XPIPE_PIPE_CH1_RXSTARTBLOCK  (xpipe_pipe_ch1_rxstartblock),
      .XPIPE_PIPE_CH1_RXSTATUS      (xpipe_pipe_ch1_rxstatus),
      .XPIPE_PIPE_CH1_RXSYNCHEADER  (xpipe_pipe_ch1_rxsyncheader),
      .XPIPE_PIPE_CH1_RXVALID       (xpipe_pipe_ch1_rxvalid),
      .XPIPE_PIPE_CH1_POWERDOWN     (xpipe_pipe_ch1_powerdown),
      .XPIPE_PIPE_CH1_RXPOLARITY    (xpipe_pipe_ch1_rxpolarity),
      .XPIPE_PIPE_CH1_RXTERMINATION (xpipe_pipe_ch1_rxtermination),
      .XPIPE_PIPE_CH1_TXCHARISK     (xpipe_pipe_ch1_txcharisk),
      .XPIPE_PIPE_CH1_TXCOMPLIANCE  (xpipe_pipe_ch1_txcompliance),
      .XPIPE_PIPE_CH1_TXDATA        (xpipe_pipe_ch1_txdata),
      .XPIPE_PIPE_CH1_TXDATAVALID   (xpipe_pipe_ch1_txdatavalid),
      .XPIPE_PIPE_CH1_TXDEEMPH      (xpipe_pipe_ch1_txdeemph),
      .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK(xpipe_pipe_ch1_txdetectrxloopback),
      .XPIPE_PIPE_CH1_TXELECIDLE    (xpipe_pipe_ch1_txelecidle),
      .XPIPE_PIPE_CH1_TXMAINCURSOR  (xpipe_pipe_ch1_txmaincursor),
      .XPIPE_PIPE_CH1_TXMARGIN      (xpipe_pipe_ch1_txmargin),
      .XPIPE_PIPE_CH1_TXPOSTCURSOR  (xpipe_pipe_ch1_txpostcursor),
      .XPIPE_PIPE_CH1_TXPRECURSOR   (xpipe_pipe_ch1_txprecursor),
      .XPIPE_PIPE_CH1_TXSTARTBLOCK  (xpipe_pipe_ch1_txstartblock),
      .XPIPE_PIPE_CH1_TXSWING       (xpipe_pipe_ch1_txswing),
      .XPIPE_PIPE_CH1_TXSYNCHEADER  (xpipe_pipe_ch1_txsyncheader),

      .XPIPE_PIPE_CH1_POWERDOWN_M   (q0q1_xpipe_pipe_ch1_powerdown_m),
      .XPIPE_PIPE_CH1_RXPOLARITY_M  (q0q1_xpipe_pipe_ch1_rxpolarity_m),
      .XPIPE_PIPE_CH1_RXTERMINATION_M(q0q1_xpipe_pipe_ch1_rxtermination_m),
      .XPIPE_PIPE_CH1_TXCHARISK_M   (q0q1_xpipe_pipe_ch1_txcharisk_m),
      .XPIPE_PIPE_CH1_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch1_txcompliance_m),
      .XPIPE_PIPE_CH1_TXDATAVALID_M (q0q1_xpipe_pipe_ch1_txdatavalid_m),
      .XPIPE_PIPE_CH1_TXDATA_M      (q0q1_xpipe_pipe_ch1_txdata_m),
      .XPIPE_PIPE_CH1_TXDEEMPH_M    (q0q1_xpipe_pipe_ch1_txdeemph_m),
      .XPIPE_PIPE_CH1_TXELECIDLE_M  (q0q1_xpipe_pipe_ch1_txelecidle_m),
      .XPIPE_PIPE_CH1_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch1_txmaincursor_m),
      .XPIPE_PIPE_CH1_TXMARGIN_M    (q0q1_xpipe_pipe_ch1_txmargin_m),
      .XPIPE_PIPE_CH1_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch1_txpostcursor_m),
      .XPIPE_PIPE_CH1_TXPRECURSOR_M (q0q1_xpipe_pipe_ch1_txprecursor_m),
      .XPIPE_PIPE_CH1_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch1_txstartblock_m),
      .XPIPE_PIPE_CH1_TXSWING_M     (q0q1_xpipe_pipe_ch1_txswing_m),
      .XPIPE_PIPE_CH1_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch1_txsyncheader_m),
      .XPIPE_PIPE_CH1_PHYSTATUS_M   (q0q1_xpipe_pipe_ch1_phystatus_m),
      .XPIPE_PIPE_CH1_RXCHARISK_M   (q0q1_xpipe_pipe_ch1_rxcharisk_m),
      .XPIPE_PIPE_CH1_RXDATAVALID_M (q0q1_xpipe_pipe_ch1_rxdatavalid_m),
      .XPIPE_PIPE_CH1_RXDATA_M      (q0q1_xpipe_pipe_ch1_rxdata_m),
      .XPIPE_PIPE_CH1_RXELECIDLE_M  (q0q1_xpipe_pipe_ch1_rxelecidle_m),
      .XPIPE_PIPE_CH1_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch1_rxstartblock_m),
      .XPIPE_PIPE_CH1_RXSTATUS_M    (q0q1_xpipe_pipe_ch1_rxstatus_m),
      .XPIPE_PIPE_CH1_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch1_rxsyncheader_m),
      .XPIPE_PIPE_CH1_RXVALID_M     (q0q1_xpipe_pipe_ch1_rxvalid_m),
      .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch1_txdetectrxloopback_m),

      .XPIPE_PIPE_CH2_PHYSTATUS     (xpipe_pipe_ch2_phystatus),
      .XPIPE_PIPE_CH2_RXCHARISK     (xpipe_pipe_ch2_rxcharisk),
      .XPIPE_PIPE_CH2_RXDATA        (xpipe_pipe_ch2_rxdata), //ifcpmxpipechannel2xpiperxdata
      .XPIPE_PIPE_CH2_RXDATAVALID   (xpipe_pipe_ch2_rxdatavalid),
      .XPIPE_PIPE_CH2_RXELECIDLE    (xpipe_pipe_ch2_rxelecidle),
      .XPIPE_PIPE_CH2_RXSTARTBLOCK  (xpipe_pipe_ch2_rxstartblock),
      .XPIPE_PIPE_CH2_RXSTATUS      (xpipe_pipe_ch2_rxstatus),
      .XPIPE_PIPE_CH2_RXSYNCHEADER  (xpipe_pipe_ch2_rxsyncheader),
      .XPIPE_PIPE_CH2_RXVALID       (xpipe_pipe_ch2_rxvalid),
      .XPIPE_PIPE_CH2_POWERDOWN     (xpipe_pipe_ch2_powerdown),
      .XPIPE_PIPE_CH2_RXPOLARITY    (xpipe_pipe_ch2_rxpolarity),
      .XPIPE_PIPE_CH2_RXTERMINATION (xpipe_pipe_ch2_rxtermination),
      .XPIPE_PIPE_CH2_TXCHARISK     (xpipe_pipe_ch2_txcharisk),
      .XPIPE_PIPE_CH2_TXCOMPLIANCE  (xpipe_pipe_ch2_txcompliance),
      .XPIPE_PIPE_CH2_TXDATA        (xpipe_pipe_ch2_txdata),
      .XPIPE_PIPE_CH2_TXDATAVALID   (xpipe_pipe_ch2_txdatavalid),
      .XPIPE_PIPE_CH2_TXDEEMPH      (xpipe_pipe_ch2_txdeemph),
      .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK(xpipe_pipe_ch2_txdetectrxloopback),
      .XPIPE_PIPE_CH2_TXELECIDLE    (xpipe_pipe_ch2_txelecidle),
      .XPIPE_PIPE_CH2_TXMAINCURSOR  (xpipe_pipe_ch2_txmaincursor),
      .XPIPE_PIPE_CH2_TXMARGIN      (xpipe_pipe_ch2_txmargin),
      .XPIPE_PIPE_CH2_TXPOSTCURSOR  (xpipe_pipe_ch2_txpostcursor),
      .XPIPE_PIPE_CH2_TXPRECURSOR   (xpipe_pipe_ch2_txprecursor),
      .XPIPE_PIPE_CH2_TXSTARTBLOCK  (xpipe_pipe_ch2_txstartblock),
      .XPIPE_PIPE_CH2_TXSWING       (xpipe_pipe_ch2_txswing),
      .XPIPE_PIPE_CH2_TXSYNCHEADER  (xpipe_pipe_ch2_txsyncheader),
      .XPIPE_PIPE_CH2_POWERDOWN_M   (q0q1_xpipe_pipe_ch2_powerdown_m),
      .XPIPE_PIPE_CH2_RXPOLARITY_M  (q0q1_xpipe_pipe_ch2_rxpolarity_m),
      .XPIPE_PIPE_CH2_RXTERMINATION_M(q0q1_xpipe_pipe_ch2_rxtermination_m),
      .XPIPE_PIPE_CH2_TXCHARISK_M   (q0q1_xpipe_pipe_ch2_txcharisk_m),
      .XPIPE_PIPE_CH2_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch2_txcompliance_m),
      .XPIPE_PIPE_CH2_TXDATAVALID_M (q0q1_xpipe_pipe_ch2_txdatavalid_m),
      .XPIPE_PIPE_CH2_TXDATA_M      (q0q1_xpipe_pipe_ch2_txdata_m),
      .XPIPE_PIPE_CH2_TXDEEMPH_M    (q0q1_xpipe_pipe_ch2_txdeemph_m),
      .XPIPE_PIPE_CH2_TXELECIDLE_M  (q0q1_xpipe_pipe_ch2_txelecidle_m),
      .XPIPE_PIPE_CH2_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch2_txmaincursor_m),
      .XPIPE_PIPE_CH2_TXMARGIN_M    (q0q1_xpipe_pipe_ch2_txmargin_m),
      .XPIPE_PIPE_CH2_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch2_txpostcursor_m),
      .XPIPE_PIPE_CH2_TXPRECURSOR_M (q0q1_xpipe_pipe_ch2_txprecursor_m),
      .XPIPE_PIPE_CH2_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch2_txstartblock_m),
      .XPIPE_PIPE_CH2_TXSWING_M     (q0q1_xpipe_pipe_ch2_txswing_m),
      .XPIPE_PIPE_CH2_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch2_txsyncheader_m),
      .XPIPE_PIPE_CH2_PHYSTATUS_M   (q0q1_xpipe_pipe_ch2_phystatus_m),
      .XPIPE_PIPE_CH2_RXCHARISK_M   (q0q1_xpipe_pipe_ch2_rxcharisk_m),
      .XPIPE_PIPE_CH2_RXDATAVALID_M (q0q1_xpipe_pipe_ch2_rxdatavalid_m),
      .XPIPE_PIPE_CH2_RXDATA_M      (q0q1_xpipe_pipe_ch2_rxdata_m),
      .XPIPE_PIPE_CH2_RXELECIDLE_M  (q0q1_xpipe_pipe_ch2_rxelecidle_m),
      .XPIPE_PIPE_CH2_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch2_rxstartblock_m),
      .XPIPE_PIPE_CH2_RXSTATUS_M    (q0q1_xpipe_pipe_ch2_rxstatus_m),
      .XPIPE_PIPE_CH2_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch2_rxsyncheader_m),
      .XPIPE_PIPE_CH2_RXVALID_M     (q0q1_xpipe_pipe_ch2_rxvalid_m),
      .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch2_txdetectrxloopback_m),

      .XPIPE_PIPE_CH3_PHYSTATUS     (xpipe_pipe_ch3_phystatus),
      .XPIPE_PIPE_CH3_RXCHARISK     (xpipe_pipe_ch3_rxcharisk),
      .XPIPE_PIPE_CH3_RXDATA        (xpipe_pipe_ch3_rxdata), //ifcpmxpipechannel3xpiperxdata
      .XPIPE_PIPE_CH3_RXDATAVALID   (xpipe_pipe_ch3_rxdatavalid),
      .XPIPE_PIPE_CH3_RXELECIDLE    (xpipe_pipe_ch3_rxelecidle),
      .XPIPE_PIPE_CH3_RXSTARTBLOCK  (xpipe_pipe_ch3_rxstartblock),
      .XPIPE_PIPE_CH3_RXSTATUS      (xpipe_pipe_ch3_rxstatus),
      .XPIPE_PIPE_CH3_RXSYNCHEADER  (xpipe_pipe_ch3_rxsyncheader),
      .XPIPE_PIPE_CH3_RXVALID       (xpipe_pipe_ch3_rxvalid),
      .XPIPE_PIPE_CH3_POWERDOWN     (xpipe_pipe_ch3_powerdown),
      .XPIPE_PIPE_CH3_RXPOLARITY    (xpipe_pipe_ch3_rxpolarity),
      .XPIPE_PIPE_CH3_RXTERMINATION (xpipe_pipe_ch3_rxtermination),
      .XPIPE_PIPE_CH3_TXCHARISK     (xpipe_pipe_ch3_txcharisk),
      .XPIPE_PIPE_CH3_TXCOMPLIANCE  (xpipe_pipe_ch3_txcompliance),
      .XPIPE_PIPE_CH3_TXDATA        (xpipe_pipe_ch3_txdata),
      .XPIPE_PIPE_CH3_TXDATAVALID   (xpipe_pipe_ch3_txdatavalid),
      .XPIPE_PIPE_CH3_TXDEEMPH      (xpipe_pipe_ch3_txdeemph),
      .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK(xpipe_pipe_ch3_txdetectrxloopback),
      .XPIPE_PIPE_CH3_TXELECIDLE    (xpipe_pipe_ch3_txelecidle),
      .XPIPE_PIPE_CH3_TXMAINCURSOR  (xpipe_pipe_ch3_txmaincursor),
      .XPIPE_PIPE_CH3_TXMARGIN      (xpipe_pipe_ch3_txmargin),
      .XPIPE_PIPE_CH3_TXPOSTCURSOR  (xpipe_pipe_ch3_txpostcursor),
      .XPIPE_PIPE_CH3_TXPRECURSOR   (xpipe_pipe_ch3_txprecursor),
      .XPIPE_PIPE_CH3_TXSTARTBLOCK  (xpipe_pipe_ch3_txstartblock),
      .XPIPE_PIPE_CH3_TXSWING       (xpipe_pipe_ch3_txswing),
      .XPIPE_PIPE_CH3_TXSYNCHEADER  (xpipe_pipe_ch3_txsyncheader),
      .XPIPE_PIPE_CH3_POWERDOWN_M   (q0q1_xpipe_pipe_ch3_powerdown_m),
      .XPIPE_PIPE_CH3_RXPOLARITY_M  (q0q1_xpipe_pipe_ch3_rxpolarity_m),
      .XPIPE_PIPE_CH3_RXTERMINATION_M(q0q1_xpipe_pipe_ch3_rxtermination_m),
      .XPIPE_PIPE_CH3_TXCHARISK_M   (q0q1_xpipe_pipe_ch3_txcharisk_m),
      .XPIPE_PIPE_CH3_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch3_txcompliance_m),
      .XPIPE_PIPE_CH3_TXDATAVALID_M (q0q1_xpipe_pipe_ch3_txdatavalid_m),
      .XPIPE_PIPE_CH3_TXDATA_M      (q0q1_xpipe_pipe_ch3_txdata_m),
      .XPIPE_PIPE_CH3_TXDEEMPH_M    (q0q1_xpipe_pipe_ch3_txdeemph_m),
      .XPIPE_PIPE_CH3_TXELECIDLE_M  (q0q1_xpipe_pipe_ch3_txelecidle_m),
      .XPIPE_PIPE_CH3_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch3_txmaincursor_m),
      .XPIPE_PIPE_CH3_TXMARGIN_M    (q0q1_xpipe_pipe_ch3_txmargin_m),
      .XPIPE_PIPE_CH3_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch3_txpostcursor_m),
      .XPIPE_PIPE_CH3_TXPRECURSOR_M (q0q1_xpipe_pipe_ch3_txprecursor_m),
      .XPIPE_PIPE_CH3_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch3_txstartblock_m),
      .XPIPE_PIPE_CH3_TXSWING_M     (q0q1_xpipe_pipe_ch3_txswing_m),
      .XPIPE_PIPE_CH3_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch3_txsyncheader_m),
      .XPIPE_PIPE_CH3_PHYSTATUS_M   (q0q1_xpipe_pipe_ch3_phystatus_m),
      .XPIPE_PIPE_CH3_RXCHARISK_M   (q0q1_xpipe_pipe_ch3_rxcharisk_m),
      .XPIPE_PIPE_CH3_RXDATAVALID_M (q0q1_xpipe_pipe_ch3_rxdatavalid_m),
      .XPIPE_PIPE_CH3_RXDATA_M      (q0q1_xpipe_pipe_ch3_rxdata_m),
      .XPIPE_PIPE_CH3_RXELECIDLE_M  (q0q1_xpipe_pipe_ch3_rxelecidle_m),
      .XPIPE_PIPE_CH3_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch3_rxstartblock_m),
      .XPIPE_PIPE_CH3_RXSTATUS_M    (q0q1_xpipe_pipe_ch3_rxstatus_m),
      .XPIPE_PIPE_CH3_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch3_rxsyncheader_m),
      .XPIPE_PIPE_CH3_RXVALID_M     (q0q1_xpipe_pipe_ch3_rxvalid_m),
      .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch3_txdetectrxloopback_m),

      .XPIPE_PIPE_CH4_PHYSTATUS     (xpipe_pipe_ch4_phystatus),
      .XPIPE_PIPE_CH4_RXCHARISK     (xpipe_pipe_ch4_rxcharisk),
      .XPIPE_PIPE_CH4_RXDATA        (xpipe_pipe_ch4_rxdata), //ifcpmxpipechannel4xpiperxdata
      .XPIPE_PIPE_CH4_RXDATAVALID   (xpipe_pipe_ch4_rxdatavalid),
      .XPIPE_PIPE_CH4_RXELECIDLE    (xpipe_pipe_ch4_rxelecidle),
      .XPIPE_PIPE_CH4_RXSTARTBLOCK  (xpipe_pipe_ch4_rxstartblock),
      .XPIPE_PIPE_CH4_RXSTATUS      (xpipe_pipe_ch4_rxstatus),
      .XPIPE_PIPE_CH4_RXSYNCHEADER  (xpipe_pipe_ch4_rxsyncheader),
      .XPIPE_PIPE_CH4_RXVALID       (xpipe_pipe_ch4_rxvalid),
      .XPIPE_PIPE_CH4_POWERDOWN     (xpipe_pipe_ch4_powerdown),
      .XPIPE_PIPE_CH4_RXPOLARITY    (xpipe_pipe_ch4_rxpolarity),
      .XPIPE_PIPE_CH4_RXTERMINATION (xpipe_pipe_ch4_rxtermination),
      .XPIPE_PIPE_CH4_TXCHARISK     (xpipe_pipe_ch4_txcharisk),
      .XPIPE_PIPE_CH4_TXCOMPLIANCE  (xpipe_pipe_ch4_txcompliance),
      .XPIPE_PIPE_CH4_TXDATA        (xpipe_pipe_ch4_txdata),
      .XPIPE_PIPE_CH4_TXDATAVALID   (xpipe_pipe_ch4_txdatavalid),
      .XPIPE_PIPE_CH4_TXDEEMPH      (xpipe_pipe_ch4_txdeemph),
      .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK(xpipe_pipe_ch4_txdetectrxloopback),
      .XPIPE_PIPE_CH4_TXELECIDLE    (xpipe_pipe_ch4_txelecidle),
      .XPIPE_PIPE_CH4_TXMAINCURSOR  (xpipe_pipe_ch4_txmaincursor),
      .XPIPE_PIPE_CH4_TXMARGIN      (xpipe_pipe_ch4_txmargin),
      .XPIPE_PIPE_CH4_TXPOSTCURSOR  (xpipe_pipe_ch4_txpostcursor),
      .XPIPE_PIPE_CH4_TXPRECURSOR   (xpipe_pipe_ch4_txprecursor),
      .XPIPE_PIPE_CH4_TXSTARTBLOCK  (xpipe_pipe_ch4_txstartblock),
      .XPIPE_PIPE_CH4_TXSWING       (xpipe_pipe_ch4_txswing),
      .XPIPE_PIPE_CH4_TXSYNCHEADER  (xpipe_pipe_ch4_txsyncheader),
      .XPIPE_PIPE_CH4_POWERDOWN_M   (q0q1_xpipe_pipe_ch4_powerdown_m),
      .XPIPE_PIPE_CH4_RXPOLARITY_M  (q0q1_xpipe_pipe_ch4_rxpolarity_m),
      .XPIPE_PIPE_CH4_RXTERMINATION_M(q0q1_xpipe_pipe_ch4_rxtermination_m),
      .XPIPE_PIPE_CH4_TXCHARISK_M   (q0q1_xpipe_pipe_ch4_txcharisk_m),
      .XPIPE_PIPE_CH4_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch4_txcompliance_m),
      .XPIPE_PIPE_CH4_TXDATAVALID_M (q0q1_xpipe_pipe_ch4_txdatavalid_m),
      .XPIPE_PIPE_CH4_TXDATA_M      (q0q1_xpipe_pipe_ch4_txdata_m),
      .XPIPE_PIPE_CH4_TXDEEMPH_M    (q0q1_xpipe_pipe_ch4_txdeemph_m),
      .XPIPE_PIPE_CH4_TXELECIDLE_M  (q0q1_xpipe_pipe_ch4_txelecidle_m),
      .XPIPE_PIPE_CH4_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch4_txmaincursor_m),
      .XPIPE_PIPE_CH4_TXMARGIN_M    (q0q1_xpipe_pipe_ch4_txmargin_m),
      .XPIPE_PIPE_CH4_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch4_txpostcursor_m),
      .XPIPE_PIPE_CH4_TXPRECURSOR_M (q0q1_xpipe_pipe_ch4_txprecursor_m),
      .XPIPE_PIPE_CH4_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch4_txstartblock_m),
      .XPIPE_PIPE_CH4_TXSWING_M     (q0q1_xpipe_pipe_ch4_txswing_m),
      .XPIPE_PIPE_CH4_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch4_txsyncheader_m),
      .XPIPE_PIPE_CH4_PHYSTATUS_M   (q0q1_xpipe_pipe_ch4_phystatus_m),
      .XPIPE_PIPE_CH4_RXCHARISK_M   (q0q1_xpipe_pipe_ch4_rxcharisk_m),
      .XPIPE_PIPE_CH4_RXDATAVALID_M (q0q1_xpipe_pipe_ch4_rxdatavalid_m),
      .XPIPE_PIPE_CH4_RXDATA_M      (q0q1_xpipe_pipe_ch4_rxdata_m),
      .XPIPE_PIPE_CH4_RXELECIDLE_M  (q0q1_xpipe_pipe_ch4_rxelecidle_m),
      .XPIPE_PIPE_CH4_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch4_rxstartblock_m),
      .XPIPE_PIPE_CH4_RXSTATUS_M    (q0q1_xpipe_pipe_ch4_rxstatus_m),
      .XPIPE_PIPE_CH4_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch4_rxsyncheader_m),
      .XPIPE_PIPE_CH4_RXVALID_M     (q0q1_xpipe_pipe_ch4_rxvalid_m),
      .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch4_txdetectrxloopback_m),

      .XPIPE_PIPE_CH5_PHYSTATUS     (xpipe_pipe_ch5_phystatus),
      .XPIPE_PIPE_CH5_RXCHARISK     (xpipe_pipe_ch5_rxcharisk),
      .XPIPE_PIPE_CH5_RXDATA        (xpipe_pipe_ch5_rxdata), //ifcpmxpipechannel5xpiperxdata
      .XPIPE_PIPE_CH5_RXDATAVALID   (xpipe_pipe_ch5_rxdatavalid),
      .XPIPE_PIPE_CH5_RXELECIDLE    (xpipe_pipe_ch5_rxelecidle),
      .XPIPE_PIPE_CH5_RXSTARTBLOCK  (xpipe_pipe_ch5_rxstartblock),
      .XPIPE_PIPE_CH5_RXSTATUS      (xpipe_pipe_ch5_rxstatus),
      .XPIPE_PIPE_CH5_RXSYNCHEADER  (xpipe_pipe_ch5_rxsyncheader),
      .XPIPE_PIPE_CH5_RXVALID       (xpipe_pipe_ch5_rxvalid),
      .XPIPE_PIPE_CH5_POWERDOWN     (xpipe_pipe_ch5_powerdown),
      .XPIPE_PIPE_CH5_RXPOLARITY    (xpipe_pipe_ch5_rxpolarity),
      .XPIPE_PIPE_CH5_RXTERMINATION (xpipe_pipe_ch5_rxtermination),
      .XPIPE_PIPE_CH5_TXCHARISK     (xpipe_pipe_ch5_txcharisk),
      .XPIPE_PIPE_CH5_TXCOMPLIANCE  (xpipe_pipe_ch5_txcompliance),
      .XPIPE_PIPE_CH5_TXDATA        (xpipe_pipe_ch5_txdata),
      .XPIPE_PIPE_CH5_TXDATAVALID   (xpipe_pipe_ch5_txdatavalid),
      .XPIPE_PIPE_CH5_TXDEEMPH      (xpipe_pipe_ch5_txdeemph),
      .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK(xpipe_pipe_ch5_txdetectrxloopback),
      .XPIPE_PIPE_CH5_TXELECIDLE    (xpipe_pipe_ch5_txelecidle),
      .XPIPE_PIPE_CH5_TXMAINCURSOR  (xpipe_pipe_ch5_txmaincursor),
      .XPIPE_PIPE_CH5_TXMARGIN      (xpipe_pipe_ch5_txmargin),
      .XPIPE_PIPE_CH5_TXPOSTCURSOR  (xpipe_pipe_ch5_txpostcursor),
      .XPIPE_PIPE_CH5_TXPRECURSOR   (xpipe_pipe_ch5_txprecursor),
      .XPIPE_PIPE_CH5_TXSTARTBLOCK  (xpipe_pipe_ch5_txstartblock),
      .XPIPE_PIPE_CH5_TXSWING       (xpipe_pipe_ch5_txswing),
      .XPIPE_PIPE_CH5_TXSYNCHEADER  (xpipe_pipe_ch5_txsyncheader),
      .XPIPE_PIPE_CH5_POWERDOWN_M   (q0q1_xpipe_pipe_ch5_powerdown_m),
      .XPIPE_PIPE_CH5_RXPOLARITY_M  (q0q1_xpipe_pipe_ch5_rxpolarity_m),
      .XPIPE_PIPE_CH5_RXTERMINATION_M(q0q1_xpipe_pipe_ch5_rxtermination_m),
      .XPIPE_PIPE_CH5_TXCHARISK_M   (q0q1_xpipe_pipe_ch5_txcharisk_m),
      .XPIPE_PIPE_CH5_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch5_txcompliance_m),
      .XPIPE_PIPE_CH5_TXDATAVALID_M (q0q1_xpipe_pipe_ch5_txdatavalid_m),
      .XPIPE_PIPE_CH5_TXDATA_M      (q0q1_xpipe_pipe_ch5_txdata_m),
      .XPIPE_PIPE_CH5_TXDEEMPH_M    (q0q1_xpipe_pipe_ch5_txdeemph_m),
      .XPIPE_PIPE_CH5_TXELECIDLE_M  (q0q1_xpipe_pipe_ch5_txelecidle_m),
      .XPIPE_PIPE_CH5_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch5_txmaincursor_m),
      .XPIPE_PIPE_CH5_TXMARGIN_M    (q0q1_xpipe_pipe_ch5_txmargin_m),
      .XPIPE_PIPE_CH5_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch5_txpostcursor_m),
      .XPIPE_PIPE_CH5_TXPRECURSOR_M (q0q1_xpipe_pipe_ch5_txprecursor_m),
      .XPIPE_PIPE_CH5_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch5_txstartblock_m),
      .XPIPE_PIPE_CH5_TXSWING_M     (q0q1_xpipe_pipe_ch5_txswing_m),
      .XPIPE_PIPE_CH5_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch5_txsyncheader_m),
      .XPIPE_PIPE_CH5_PHYSTATUS_M   (q0q1_xpipe_pipe_ch5_phystatus_m),
      .XPIPE_PIPE_CH5_RXCHARISK_M   (q0q1_xpipe_pipe_ch5_rxcharisk_m),
      .XPIPE_PIPE_CH5_RXDATAVALID_M (q0q1_xpipe_pipe_ch5_rxdatavalid_m),
      .XPIPE_PIPE_CH5_RXDATA_M      (q0q1_xpipe_pipe_ch5_rxdata_m),
      .XPIPE_PIPE_CH5_RXELECIDLE_M  (q0q1_xpipe_pipe_ch5_rxelecidle_m),
      .XPIPE_PIPE_CH5_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch5_rxstartblock_m),
      .XPIPE_PIPE_CH5_RXSTATUS_M    (q0q1_xpipe_pipe_ch5_rxstatus_m),
      .XPIPE_PIPE_CH5_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch5_rxsyncheader_m),
      .XPIPE_PIPE_CH5_RXVALID_M     (q0q1_xpipe_pipe_ch5_rxvalid_m),
      .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch5_txdetectrxloopback_m),

      .XPIPE_PIPE_CH6_PHYSTATUS     (xpipe_pipe_ch6_phystatus),
      .XPIPE_PIPE_CH6_RXCHARISK     (xpipe_pipe_ch6_rxcharisk),
      .XPIPE_PIPE_CH6_RXDATA        (xpipe_pipe_ch6_rxdata), //ifcpmxpipechannel6xpiperxdata
      .XPIPE_PIPE_CH6_RXDATAVALID   (xpipe_pipe_ch6_rxdatavalid),
      .XPIPE_PIPE_CH6_RXELECIDLE    (xpipe_pipe_ch6_rxelecidle),
      .XPIPE_PIPE_CH6_RXSTARTBLOCK  (xpipe_pipe_ch6_rxstartblock),
      .XPIPE_PIPE_CH6_RXSTATUS      (xpipe_pipe_ch6_rxstatus),
      .XPIPE_PIPE_CH6_RXSYNCHEADER  (xpipe_pipe_ch6_rxsyncheader),
      .XPIPE_PIPE_CH6_RXVALID       (xpipe_pipe_ch6_rxvalid),
      .XPIPE_PIPE_CH6_POWERDOWN     (xpipe_pipe_ch6_powerdown),
      .XPIPE_PIPE_CH6_RXPOLARITY    (xpipe_pipe_ch6_rxpolarity),
      .XPIPE_PIPE_CH6_RXTERMINATION (xpipe_pipe_ch6_rxtermination),
      .XPIPE_PIPE_CH6_TXCHARISK     (xpipe_pipe_ch6_txcharisk),
      .XPIPE_PIPE_CH6_TXCOMPLIANCE  (xpipe_pipe_ch6_txcompliance),
      .XPIPE_PIPE_CH6_TXDATA        (xpipe_pipe_ch6_txdata),
      .XPIPE_PIPE_CH6_TXDATAVALID   (xpipe_pipe_ch6_txdatavalid),
      .XPIPE_PIPE_CH6_TXDEEMPH      (xpipe_pipe_ch6_txdeemph),
      .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK(xpipe_pipe_ch6_txdetectrxloopback),
      .XPIPE_PIPE_CH6_TXELECIDLE    (xpipe_pipe_ch6_txelecidle),
      .XPIPE_PIPE_CH6_TXMAINCURSOR  (xpipe_pipe_ch6_txmaincursor),
      .XPIPE_PIPE_CH6_TXMARGIN      (xpipe_pipe_ch6_txmargin),
      .XPIPE_PIPE_CH6_TXPOSTCURSOR  (xpipe_pipe_ch6_txpostcursor),
      .XPIPE_PIPE_CH6_TXPRECURSOR   (xpipe_pipe_ch6_txprecursor),
      .XPIPE_PIPE_CH6_TXSTARTBLOCK  (xpipe_pipe_ch6_txstartblock),
      .XPIPE_PIPE_CH6_TXSWING       (xpipe_pipe_ch6_txswing),
      .XPIPE_PIPE_CH6_TXSYNCHEADER  (xpipe_pipe_ch6_txsyncheader),
      .XPIPE_PIPE_CH6_POWERDOWN_M   (q0q1_xpipe_pipe_ch6_powerdown_m),
      .XPIPE_PIPE_CH6_RXPOLARITY_M  (q0q1_xpipe_pipe_ch6_rxpolarity_m),
      .XPIPE_PIPE_CH6_RXTERMINATION_M(q0q1_xpipe_pipe_ch6_rxtermination_m),
      .XPIPE_PIPE_CH6_TXCHARISK_M   (q0q1_xpipe_pipe_ch6_txcharisk_m),
      .XPIPE_PIPE_CH6_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch6_txcompliance_m),
      .XPIPE_PIPE_CH6_TXDATAVALID_M (q0q1_xpipe_pipe_ch6_txdatavalid_m),
      .XPIPE_PIPE_CH6_TXDATA_M      (q0q1_xpipe_pipe_ch6_txdata_m),
      .XPIPE_PIPE_CH6_TXDEEMPH_M    (q0q1_xpipe_pipe_ch6_txdeemph_m),
      .XPIPE_PIPE_CH6_TXELECIDLE_M  (q0q1_xpipe_pipe_ch6_txelecidle_m),
      .XPIPE_PIPE_CH6_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch6_txmaincursor_m),
      .XPIPE_PIPE_CH6_TXMARGIN_M    (q0q1_xpipe_pipe_ch6_txmargin_m),
      .XPIPE_PIPE_CH6_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch6_txpostcursor_m),
      .XPIPE_PIPE_CH6_TXPRECURSOR_M (q0q1_xpipe_pipe_ch6_txprecursor_m),
      .XPIPE_PIPE_CH6_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch6_txstartblock_m),
      .XPIPE_PIPE_CH6_TXSWING_M     (q0q1_xpipe_pipe_ch6_txswing_m),
      .XPIPE_PIPE_CH6_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch6_txsyncheader_m),
      .XPIPE_PIPE_CH6_PHYSTATUS_M   (q0q1_xpipe_pipe_ch6_phystatus_m),
      .XPIPE_PIPE_CH6_RXCHARISK_M   (q0q1_xpipe_pipe_ch6_rxcharisk_m),
      .XPIPE_PIPE_CH6_RXDATAVALID_M (q0q1_xpipe_pipe_ch6_rxdatavalid_m),
      .XPIPE_PIPE_CH6_RXDATA_M      (q0q1_xpipe_pipe_ch6_rxdata_m),
      .XPIPE_PIPE_CH6_RXELECIDLE_M  (q0q1_xpipe_pipe_ch6_rxelecidle_m),
      .XPIPE_PIPE_CH6_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch6_rxstartblock_m),
      .XPIPE_PIPE_CH6_RXSTATUS_M    (q0q1_xpipe_pipe_ch6_rxstatus_m),
      .XPIPE_PIPE_CH6_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch6_rxsyncheader_m),
      .XPIPE_PIPE_CH6_RXVALID_M     (q0q1_xpipe_pipe_ch6_rxvalid_m),
      .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch6_txdetectrxloopback_m),

      .XPIPE_PIPE_CH7_PHYSTATUS     (xpipe_pipe_ch7_phystatus),
      .XPIPE_PIPE_CH7_RXCHARISK     (xpipe_pipe_ch7_rxcharisk),
      .XPIPE_PIPE_CH7_RXDATA        (xpipe_pipe_ch7_rxdata), //ifcpmxpipechannel7xpiperxdata
      .XPIPE_PIPE_CH7_RXDATAVALID   (xpipe_pipe_ch7_rxdatavalid),
      .XPIPE_PIPE_CH7_RXELECIDLE    (xpipe_pipe_ch7_rxelecidle),
      .XPIPE_PIPE_CH7_RXSTARTBLOCK  (xpipe_pipe_ch7_rxstartblock),
      .XPIPE_PIPE_CH7_RXSTATUS      (xpipe_pipe_ch7_rxstatus),
      .XPIPE_PIPE_CH7_RXSYNCHEADER  (xpipe_pipe_ch7_rxsyncheader),
      .XPIPE_PIPE_CH7_RXVALID       (xpipe_pipe_ch7_rxvalid),
      .XPIPE_PIPE_CH7_POWERDOWN     (xpipe_pipe_ch7_powerdown),
      .XPIPE_PIPE_CH7_RXPOLARITY    (xpipe_pipe_ch7_rxpolarity),
      .XPIPE_PIPE_CH7_RXTERMINATION (xpipe_pipe_ch7_rxtermination),
      .XPIPE_PIPE_CH7_TXCHARISK     (xpipe_pipe_ch7_txcharisk),
      .XPIPE_PIPE_CH7_TXCOMPLIANCE  (xpipe_pipe_ch7_txcompliance),
      .XPIPE_PIPE_CH7_TXDATA        (xpipe_pipe_ch7_txdata),
      .XPIPE_PIPE_CH7_TXDATAVALID   (xpipe_pipe_ch7_txdatavalid),
      .XPIPE_PIPE_CH7_TXDEEMPH      (xpipe_pipe_ch7_txdeemph),
      .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK(xpipe_pipe_ch7_txdetectrxloopback),
      .XPIPE_PIPE_CH7_TXELECIDLE    (xpipe_pipe_ch7_txelecidle),
      .XPIPE_PIPE_CH7_TXMAINCURSOR  (xpipe_pipe_ch7_txmaincursor),
      .XPIPE_PIPE_CH7_TXMARGIN      (xpipe_pipe_ch7_txmargin),
      .XPIPE_PIPE_CH7_TXPOSTCURSOR  (xpipe_pipe_ch7_txpostcursor),
      .XPIPE_PIPE_CH7_TXPRECURSOR   (xpipe_pipe_ch7_txprecursor),
      .XPIPE_PIPE_CH7_TXSTARTBLOCK  (xpipe_pipe_ch7_txstartblock),
      .XPIPE_PIPE_CH7_TXSWING       (xpipe_pipe_ch7_txswing),
      .XPIPE_PIPE_CH7_TXSYNCHEADER  (xpipe_pipe_ch7_txsyncheader),
      .XPIPE_PIPE_CH7_POWERDOWN_M   (q0q1_xpipe_pipe_ch7_powerdown_m),
      .XPIPE_PIPE_CH7_RXPOLARITY_M  (q0q1_xpipe_pipe_ch7_rxpolarity_m),
      .XPIPE_PIPE_CH7_RXTERMINATION_M(q0q1_xpipe_pipe_ch7_rxtermination_m),
      .XPIPE_PIPE_CH7_TXCHARISK_M   (q0q1_xpipe_pipe_ch7_txcharisk_m),
      .XPIPE_PIPE_CH7_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch7_txcompliance_m),
      .XPIPE_PIPE_CH7_TXDATAVALID_M (q0q1_xpipe_pipe_ch7_txdatavalid_m),
      .XPIPE_PIPE_CH7_TXDATA_M      (q0q1_xpipe_pipe_ch7_txdata_m),
      .XPIPE_PIPE_CH7_TXDEEMPH_M    (q0q1_xpipe_pipe_ch7_txdeemph_m),
      .XPIPE_PIPE_CH7_TXELECIDLE_M  (q0q1_xpipe_pipe_ch7_txelecidle_m),
      .XPIPE_PIPE_CH7_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch7_txmaincursor_m),
      .XPIPE_PIPE_CH7_TXMARGIN_M    (q0q1_xpipe_pipe_ch7_txmargin_m),
      .XPIPE_PIPE_CH7_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch7_txpostcursor_m),
      .XPIPE_PIPE_CH7_TXPRECURSOR_M (q0q1_xpipe_pipe_ch7_txprecursor_m),
      .XPIPE_PIPE_CH7_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch7_txstartblock_m),
      .XPIPE_PIPE_CH7_TXSWING_M     (q0q1_xpipe_pipe_ch7_txswing_m),
      .XPIPE_PIPE_CH7_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch7_txsyncheader_m),
      .XPIPE_PIPE_CH7_PHYSTATUS_M   (q0q1_xpipe_pipe_ch7_phystatus_m),
      .XPIPE_PIPE_CH7_RXCHARISK_M   (q0q1_xpipe_pipe_ch7_rxcharisk_m),
      .XPIPE_PIPE_CH7_RXDATAVALID_M (q0q1_xpipe_pipe_ch7_rxdatavalid_m),
      .XPIPE_PIPE_CH7_RXDATA_M      (q0q1_xpipe_pipe_ch7_rxdata_m),
      .XPIPE_PIPE_CH7_RXELECIDLE_M  (q0q1_xpipe_pipe_ch7_rxelecidle_m),
      .XPIPE_PIPE_CH7_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch7_rxstartblock_m),
      .XPIPE_PIPE_CH7_RXSTATUS_M    (q0q1_xpipe_pipe_ch7_rxstatus_m),
      .XPIPE_PIPE_CH7_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch7_rxsyncheader_m),
      .XPIPE_PIPE_CH7_RXVALID_M     (q0q1_xpipe_pipe_ch7_rxvalid_m),
      .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch7_txdetectrxloopback_m),

      .XPIPE_PIPE_CH8_PHYSTATUS     (xpipe_pipe_ch8_phystatus),
      .XPIPE_PIPE_CH8_RXCHARISK     (xpipe_pipe_ch8_rxcharisk),
      .XPIPE_PIPE_CH8_RXDATA        (xpipe_pipe_ch8_rxdata), //ifcpmxpipechannel8xpiperxdata
      .XPIPE_PIPE_CH8_RXDATAVALID   (xpipe_pipe_ch8_rxdatavalid),
      .XPIPE_PIPE_CH8_RXELECIDLE    (xpipe_pipe_ch8_rxelecidle),
      .XPIPE_PIPE_CH8_RXSTARTBLOCK  (xpipe_pipe_ch8_rxstartblock),
      .XPIPE_PIPE_CH8_RXSTATUS      (xpipe_pipe_ch8_rxstatus),
      .XPIPE_PIPE_CH8_RXSYNCHEADER  (xpipe_pipe_ch8_rxsyncheader),
      .XPIPE_PIPE_CH8_RXVALID       (xpipe_pipe_ch8_rxvalid),
      .XPIPE_PIPE_CH8_POWERDOWN     (xpipe_pipe_ch8_powerdown),
      .XPIPE_PIPE_CH8_RXPOLARITY    (xpipe_pipe_ch8_rxpolarity),
      .XPIPE_PIPE_CH8_RXTERMINATION (xpipe_pipe_ch8_rxtermination),
      .XPIPE_PIPE_CH8_TXCHARISK     (xpipe_pipe_ch8_txcharisk),
      .XPIPE_PIPE_CH8_TXCOMPLIANCE  (xpipe_pipe_ch8_txcompliance),
      .XPIPE_PIPE_CH8_TXDATA        (xpipe_pipe_ch8_txdata),
      .XPIPE_PIPE_CH8_TXDATAVALID   (xpipe_pipe_ch8_txdatavalid),
      .XPIPE_PIPE_CH8_TXDEEMPH      (xpipe_pipe_ch8_txdeemph),
      .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK(xpipe_pipe_ch8_txdetectrxloopback),
      .XPIPE_PIPE_CH8_TXELECIDLE    (xpipe_pipe_ch8_txelecidle),
      .XPIPE_PIPE_CH8_TXMAINCURSOR  (xpipe_pipe_ch8_txmaincursor),
      .XPIPE_PIPE_CH8_TXMARGIN      (xpipe_pipe_ch8_txmargin),
      .XPIPE_PIPE_CH8_TXPOSTCURSOR  (xpipe_pipe_ch8_txpostcursor),
      .XPIPE_PIPE_CH8_TXPRECURSOR   (xpipe_pipe_ch8_txprecursor),
      .XPIPE_PIPE_CH8_TXSTARTBLOCK  (xpipe_pipe_ch8_txstartblock),
      .XPIPE_PIPE_CH8_TXSWING       (xpipe_pipe_ch8_txswing),
      .XPIPE_PIPE_CH8_TXSYNCHEADER  (xpipe_pipe_ch8_txsyncheader),
      .XPIPE_PIPE_CH8_POWERDOWN_M   (q0q1_xpipe_pipe_ch8_powerdown_m),
      .XPIPE_PIPE_CH8_RXPOLARITY_M  (q0q1_xpipe_pipe_ch8_rxpolarity_m),
      .XPIPE_PIPE_CH8_RXTERMINATION_M(q0q1_xpipe_pipe_ch8_rxtermination_m),
      .XPIPE_PIPE_CH8_TXCHARISK_M   (q0q1_xpipe_pipe_ch8_txcharisk_m),
      .XPIPE_PIPE_CH8_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch8_txcompliance_m),
      .XPIPE_PIPE_CH8_TXDATAVALID_M (q0q1_xpipe_pipe_ch8_txdatavalid_m),
      .XPIPE_PIPE_CH8_TXDATA_M      (q0q1_xpipe_pipe_ch8_txdata_m),
      .XPIPE_PIPE_CH8_TXDEEMPH_M    (q0q1_xpipe_pipe_ch8_txdeemph_m),
      .XPIPE_PIPE_CH8_TXELECIDLE_M  (q0q1_xpipe_pipe_ch8_txelecidle_m),
      .XPIPE_PIPE_CH8_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch8_txmaincursor_m),
      .XPIPE_PIPE_CH8_TXMARGIN_M    (q0q1_xpipe_pipe_ch8_txmargin_m),
      .XPIPE_PIPE_CH8_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch8_txpostcursor_m),
      .XPIPE_PIPE_CH8_TXPRECURSOR_M (q0q1_xpipe_pipe_ch8_txprecursor_m),
      .XPIPE_PIPE_CH8_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch8_txstartblock_m),
      .XPIPE_PIPE_CH8_TXSWING_M     (q0q1_xpipe_pipe_ch8_txswing_m),
      .XPIPE_PIPE_CH8_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch8_txsyncheader_m),
      .XPIPE_PIPE_CH8_PHYSTATUS_M   (q0q1_xpipe_pipe_ch8_phystatus_m),
      .XPIPE_PIPE_CH8_RXCHARISK_M   (q0q1_xpipe_pipe_ch8_rxcharisk_m),
      .XPIPE_PIPE_CH8_RXDATAVALID_M (q0q1_xpipe_pipe_ch8_rxdatavalid_m),
      .XPIPE_PIPE_CH8_RXDATA_M      (q0q1_xpipe_pipe_ch8_rxdata_m),
      .XPIPE_PIPE_CH8_RXELECIDLE_M  (q0q1_xpipe_pipe_ch8_rxelecidle_m),
      .XPIPE_PIPE_CH8_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch8_rxstartblock_m),
      .XPIPE_PIPE_CH8_RXSTATUS_M    (q0q1_xpipe_pipe_ch8_rxstatus_m),
      .XPIPE_PIPE_CH8_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch8_rxsyncheader_m),
      .XPIPE_PIPE_CH8_RXVALID_M     (q0q1_xpipe_pipe_ch8_rxvalid_m),
      .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch8_txdetectrxloopback_m),

      .XPIPE_PIPE_CH9_PHYSTATUS     (xpipe_pipe_ch9_phystatus),
      .XPIPE_PIPE_CH9_RXCHARISK     (xpipe_pipe_ch9_rxcharisk),
      .XPIPE_PIPE_CH9_RXDATA        (xpipe_pipe_ch9_rxdata), //ifcpmxpipechannel9xpiperxdata
      .XPIPE_PIPE_CH9_RXDATAVALID   (xpipe_pipe_ch9_rxdatavalid),
      .XPIPE_PIPE_CH9_RXELECIDLE    (xpipe_pipe_ch9_rxelecidle),
      .XPIPE_PIPE_CH9_RXSTARTBLOCK  (xpipe_pipe_ch9_rxstartblock),
      .XPIPE_PIPE_CH9_RXSTATUS      (xpipe_pipe_ch9_rxstatus),
      .XPIPE_PIPE_CH9_RXSYNCHEADER  (xpipe_pipe_ch9_rxsyncheader),
      .XPIPE_PIPE_CH9_RXVALID       (xpipe_pipe_ch9_rxvalid),
      .XPIPE_PIPE_CH9_POWERDOWN     (xpipe_pipe_ch9_powerdown),
      .XPIPE_PIPE_CH9_RXPOLARITY    (xpipe_pipe_ch9_rxpolarity),
      .XPIPE_PIPE_CH9_RXTERMINATION (xpipe_pipe_ch9_rxtermination),
      .XPIPE_PIPE_CH9_TXCHARISK     (xpipe_pipe_ch9_txcharisk),
      .XPIPE_PIPE_CH9_TXCOMPLIANCE  (xpipe_pipe_ch9_txcompliance),
      .XPIPE_PIPE_CH9_TXDATA        (xpipe_pipe_ch9_txdata),
      .XPIPE_PIPE_CH9_TXDATAVALID   (xpipe_pipe_ch9_txdatavalid),
      .XPIPE_PIPE_CH9_TXDEEMPH      (xpipe_pipe_ch9_txdeemph),
      .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK(xpipe_pipe_ch9_txdetectrxloopback),
      .XPIPE_PIPE_CH9_TXELECIDLE    (xpipe_pipe_ch9_txelecidle),
      .XPIPE_PIPE_CH9_TXMAINCURSOR  (xpipe_pipe_ch9_txmaincursor),
      .XPIPE_PIPE_CH9_TXMARGIN      (xpipe_pipe_ch9_txmargin),
      .XPIPE_PIPE_CH9_TXPOSTCURSOR  (xpipe_pipe_ch9_txpostcursor),
      .XPIPE_PIPE_CH9_TXPRECURSOR   (xpipe_pipe_ch9_txprecursor),
      .XPIPE_PIPE_CH9_TXSTARTBLOCK  (xpipe_pipe_ch9_txstartblock),
      .XPIPE_PIPE_CH9_TXSWING       (xpipe_pipe_ch9_txswing),
      .XPIPE_PIPE_CH9_TXSYNCHEADER  (xpipe_pipe_ch9_txsyncheader),
      .XPIPE_PIPE_CH9_POWERDOWN_M   (q0q1_xpipe_pipe_ch9_powerdown_m),
      .XPIPE_PIPE_CH9_RXPOLARITY_M  (q0q1_xpipe_pipe_ch9_rxpolarity_m),
      .XPIPE_PIPE_CH9_RXTERMINATION_M(q0q1_xpipe_pipe_ch9_rxtermination_m),
      .XPIPE_PIPE_CH9_TXCHARISK_M   (q0q1_xpipe_pipe_ch9_txcharisk_m),
      .XPIPE_PIPE_CH9_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch9_txcompliance_m),
      .XPIPE_PIPE_CH9_TXDATAVALID_M (q0q1_xpipe_pipe_ch9_txdatavalid_m),
      .XPIPE_PIPE_CH9_TXDATA_M      (q0q1_xpipe_pipe_ch9_txdata_m),
      .XPIPE_PIPE_CH9_TXDEEMPH_M    (q0q1_xpipe_pipe_ch9_txdeemph_m),
      .XPIPE_PIPE_CH9_TXELECIDLE_M  (q0q1_xpipe_pipe_ch9_txelecidle_m),
      .XPIPE_PIPE_CH9_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch9_txmaincursor_m),
      .XPIPE_PIPE_CH9_TXMARGIN_M    (q0q1_xpipe_pipe_ch9_txmargin_m),
      .XPIPE_PIPE_CH9_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch9_txpostcursor_m),
      .XPIPE_PIPE_CH9_TXPRECURSOR_M (q0q1_xpipe_pipe_ch9_txprecursor_m),
      .XPIPE_PIPE_CH9_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch9_txstartblock_m),
      .XPIPE_PIPE_CH9_TXSWING_M     (q0q1_xpipe_pipe_ch9_txswing_m),
      .XPIPE_PIPE_CH9_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch9_txsyncheader_m),
      .XPIPE_PIPE_CH9_PHYSTATUS_M   (q0q1_xpipe_pipe_ch9_phystatus_m),
      .XPIPE_PIPE_CH9_RXCHARISK_M   (q0q1_xpipe_pipe_ch9_rxcharisk_m),
      .XPIPE_PIPE_CH9_RXDATAVALID_M (q0q1_xpipe_pipe_ch9_rxdatavalid_m),
      .XPIPE_PIPE_CH9_RXDATA_M      (q0q1_xpipe_pipe_ch9_rxdata_m),
      .XPIPE_PIPE_CH9_RXELECIDLE_M  (q0q1_xpipe_pipe_ch9_rxelecidle_m),
      .XPIPE_PIPE_CH9_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch9_rxstartblock_m),
      .XPIPE_PIPE_CH9_RXSTATUS_M    (q0q1_xpipe_pipe_ch9_rxstatus_m),
      .XPIPE_PIPE_CH9_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch9_rxsyncheader_m),
      .XPIPE_PIPE_CH9_RXVALID_M     (q0q1_xpipe_pipe_ch9_rxvalid_m),
      .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch9_txdetectrxloopback_m),

      .XPIPE_PIPE_CH10_PHYSTATUS    (xpipe_pipe_ch10_phystatus),
      .XPIPE_PIPE_CH10_RXCHARISK    (xpipe_pipe_ch10_rxcharisk),
      .XPIPE_PIPE_CH10_RXDATA       (xpipe_pipe_ch10_rxdata), //ifcpmxpipechannel10xpiperxdata
      .XPIPE_PIPE_CH10_RXDATAVALID  (xpipe_pipe_ch10_rxdatavalid),
      .XPIPE_PIPE_CH10_RXELECIDLE   (xpipe_pipe_ch10_rxelecidle),
      .XPIPE_PIPE_CH10_RXSTARTBLOCK (xpipe_pipe_ch10_rxstartblock),
      .XPIPE_PIPE_CH10_RXSTATUS     (xpipe_pipe_ch10_rxstatus),
      .XPIPE_PIPE_CH10_RXSYNCHEADER (xpipe_pipe_ch10_rxsyncheader),
      .XPIPE_PIPE_CH10_RXVALID      (xpipe_pipe_ch10_rxvalid),
      .XPIPE_PIPE_CH10_POWERDOWN    (xpipe_pipe_ch10_powerdown),
      .XPIPE_PIPE_CH10_RXPOLARITY   (xpipe_pipe_ch10_rxpolarity),
      .XPIPE_PIPE_CH10_RXTERMINATION(xpipe_pipe_ch10_rxtermination),
      .XPIPE_PIPE_CH10_TXCHARISK    (xpipe_pipe_ch10_txcharisk),
      .XPIPE_PIPE_CH10_TXCOMPLIANCE (xpipe_pipe_ch10_txcompliance),
      .XPIPE_PIPE_CH10_TXDATA       (xpipe_pipe_ch10_txdata),
      .XPIPE_PIPE_CH10_TXDATAVALID  (xpipe_pipe_ch10_txdatavalid),
      .XPIPE_PIPE_CH10_TXDEEMPH     (xpipe_pipe_ch10_txdeemph),
      .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK(xpipe_pipe_ch10_txdetectrxloopback),
      .XPIPE_PIPE_CH10_TXELECIDLE   (xpipe_pipe_ch10_txelecidle),
      .XPIPE_PIPE_CH10_TXMAINCURSOR (xpipe_pipe_ch10_txmaincursor),
      .XPIPE_PIPE_CH10_TXMARGIN     (xpipe_pipe_ch10_txmargin),
      .XPIPE_PIPE_CH10_TXPOSTCURSOR (xpipe_pipe_ch10_txpostcursor),
      .XPIPE_PIPE_CH10_TXPRECURSOR  (xpipe_pipe_ch10_txprecursor),
      .XPIPE_PIPE_CH10_TXSTARTBLOCK (xpipe_pipe_ch10_txstartblock),
      .XPIPE_PIPE_CH10_TXSWING      (xpipe_pipe_ch10_txswing),
      .XPIPE_PIPE_CH10_TXSYNCHEADER (xpipe_pipe_ch10_txsyncheader),
      .XPIPE_PIPE_CH10_POWERDOWN_M  (q0q1_xpipe_pipe_ch10_powerdown_m),
      .XPIPE_PIPE_CH10_RXPOLARITY_M (q0q1_xpipe_pipe_ch10_rxpolarity_m),
      .XPIPE_PIPE_CH10_RXTERMINATION_M(q0q1_xpipe_pipe_ch10_rxtermination_m),
      .XPIPE_PIPE_CH10_TXCHARISK_M  (q0q1_xpipe_pipe_ch10_txcharisk_m),
      .XPIPE_PIPE_CH10_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch10_txcompliance_m),
      .XPIPE_PIPE_CH10_TXDATAVALID_M(q0q1_xpipe_pipe_ch10_txdatavalid_m),
      .XPIPE_PIPE_CH10_TXDATA_M     (q0q1_xpipe_pipe_ch10_txdata_m),
      .XPIPE_PIPE_CH10_TXDEEMPH_M   (q0q1_xpipe_pipe_ch10_txdeemph_m),
      .XPIPE_PIPE_CH10_TXELECIDLE_M (q0q1_xpipe_pipe_ch10_txelecidle_m),
      .XPIPE_PIPE_CH10_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch10_txmaincursor_m),
      .XPIPE_PIPE_CH10_TXMARGIN_M   (q0q1_xpipe_pipe_ch10_txmargin_m),
      .XPIPE_PIPE_CH10_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch10_txpostcursor_m),
      .XPIPE_PIPE_CH10_TXPRECURSOR_M(q0q1_xpipe_pipe_ch10_txprecursor_m),
      .XPIPE_PIPE_CH10_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch10_txstartblock_m),
      .XPIPE_PIPE_CH10_TXSWING_M    (q0q1_xpipe_pipe_ch10_txswing_m),
      .XPIPE_PIPE_CH10_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch10_txsyncheader_m),
      .XPIPE_PIPE_CH10_PHYSTATUS_M  (q0q1_xpipe_pipe_ch10_phystatus_m),
      .XPIPE_PIPE_CH10_RXCHARISK_M  (q0q1_xpipe_pipe_ch10_rxcharisk_m),
      .XPIPE_PIPE_CH10_RXDATAVALID_M(q0q1_xpipe_pipe_ch10_rxdatavalid_m),
      .XPIPE_PIPE_CH10_RXDATA_M     (q0q1_xpipe_pipe_ch10_rxdata_m),
      .XPIPE_PIPE_CH10_RXELECIDLE_M (q0q1_xpipe_pipe_ch10_rxelecidle_m),
      .XPIPE_PIPE_CH10_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch10_rxstartblock_m),
      .XPIPE_PIPE_CH10_RXSTATUS_M   (q0q1_xpipe_pipe_ch10_rxstatus_m),
      .XPIPE_PIPE_CH10_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch10_rxsyncheader_m),
      .XPIPE_PIPE_CH10_RXVALID_M    (q0q1_xpipe_pipe_ch10_rxvalid_m),
      .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch10_txdetectrxloopback_m),

      .XPIPE_PIPE_CH11_PHYSTATUS    (xpipe_pipe_ch11_phystatus),
      .XPIPE_PIPE_CH11_RXCHARISK    (xpipe_pipe_ch11_rxcharisk),
      .XPIPE_PIPE_CH11_RXDATA       (xpipe_pipe_ch11_rxdata), //ifcpmxpipechannel11xpiperxdata
      .XPIPE_PIPE_CH11_RXDATAVALID  (xpipe_pipe_ch11_rxdatavalid),
      .XPIPE_PIPE_CH11_RXELECIDLE   (xpipe_pipe_ch11_rxelecidle),
      .XPIPE_PIPE_CH11_RXSTARTBLOCK (xpipe_pipe_ch11_rxstartblock),
      .XPIPE_PIPE_CH11_RXSTATUS     (xpipe_pipe_ch11_rxstatus),
      .XPIPE_PIPE_CH11_RXSYNCHEADER (xpipe_pipe_ch11_rxsyncheader),
      .XPIPE_PIPE_CH11_RXVALID      (xpipe_pipe_ch11_rxvalid),
      .XPIPE_PIPE_CH11_POWERDOWN    (xpipe_pipe_ch11_powerdown),
      .XPIPE_PIPE_CH11_RXPOLARITY   (xpipe_pipe_ch11_rxpolarity),
      .XPIPE_PIPE_CH11_RXTERMINATION(xpipe_pipe_ch11_rxtermination),
      .XPIPE_PIPE_CH11_TXCHARISK    (xpipe_pipe_ch11_txcharisk),
      .XPIPE_PIPE_CH11_TXCOMPLIANCE (xpipe_pipe_ch11_txcompliance),
      .XPIPE_PIPE_CH11_TXDATA       (xpipe_pipe_ch11_txdata),
      .XPIPE_PIPE_CH11_TXDATAVALID  (xpipe_pipe_ch11_txdatavalid),
      .XPIPE_PIPE_CH11_TXDEEMPH     (xpipe_pipe_ch11_txdeemph),
      .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK(xpipe_pipe_ch11_txdetectrxloopback),
      .XPIPE_PIPE_CH11_TXELECIDLE   (xpipe_pipe_ch11_txelecidle),
      .XPIPE_PIPE_CH11_TXMAINCURSOR (xpipe_pipe_ch11_txmaincursor),
      .XPIPE_PIPE_CH11_TXMARGIN     (xpipe_pipe_ch11_txmargin),
      .XPIPE_PIPE_CH11_TXPOSTCURSOR (xpipe_pipe_ch11_txpostcursor),
      .XPIPE_PIPE_CH11_TXPRECURSOR  (xpipe_pipe_ch11_txprecursor),
      .XPIPE_PIPE_CH11_TXSTARTBLOCK (xpipe_pipe_ch11_txstartblock),
      .XPIPE_PIPE_CH11_TXSWING      (xpipe_pipe_ch11_txswing),
      .XPIPE_PIPE_CH11_TXSYNCHEADER (xpipe_pipe_ch11_txsyncheader),
      .XPIPE_PIPE_CH11_POWERDOWN_M  (q0q1_xpipe_pipe_ch11_powerdown_m),
      .XPIPE_PIPE_CH11_RXPOLARITY_M (q0q1_xpipe_pipe_ch11_rxpolarity_m),
      .XPIPE_PIPE_CH11_RXTERMINATION_M(q0q1_xpipe_pipe_ch11_rxtermination_m),
      .XPIPE_PIPE_CH11_TXCHARISK_M  (q0q1_xpipe_pipe_ch11_txcharisk_m),
      .XPIPE_PIPE_CH11_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch11_txcompliance_m),
      .XPIPE_PIPE_CH11_TXDATAVALID_M(q0q1_xpipe_pipe_ch11_txdatavalid_m),
      .XPIPE_PIPE_CH11_TXDATA_M     (q0q1_xpipe_pipe_ch11_txdata_m),
      .XPIPE_PIPE_CH11_TXDEEMPH_M   (q0q1_xpipe_pipe_ch11_txdeemph_m),
      .XPIPE_PIPE_CH11_TXELECIDLE_M (q0q1_xpipe_pipe_ch11_txelecidle_m),
      .XPIPE_PIPE_CH11_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch11_txmaincursor_m),
      .XPIPE_PIPE_CH11_TXMARGIN_M   (q0q1_xpipe_pipe_ch11_txmargin_m),
      .XPIPE_PIPE_CH11_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch11_txpostcursor_m),
      .XPIPE_PIPE_CH11_TXPRECURSOR_M(q0q1_xpipe_pipe_ch11_txprecursor_m),
      .XPIPE_PIPE_CH11_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch11_txstartblock_m),
      .XPIPE_PIPE_CH11_TXSWING_M    (q0q1_xpipe_pipe_ch11_txswing_m),
      .XPIPE_PIPE_CH11_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch11_txsyncheader_m),
      .XPIPE_PIPE_CH11_PHYSTATUS_M  (q0q1_xpipe_pipe_ch11_phystatus_m),
      .XPIPE_PIPE_CH11_RXCHARISK_M  (q0q1_xpipe_pipe_ch11_rxcharisk_m),
      .XPIPE_PIPE_CH11_RXDATAVALID_M(q0q1_xpipe_pipe_ch11_rxdatavalid_m),
      .XPIPE_PIPE_CH11_RXDATA_M     (q0q1_xpipe_pipe_ch11_rxdata_m),
      .XPIPE_PIPE_CH11_RXELECIDLE_M (q0q1_xpipe_pipe_ch11_rxelecidle_m),
      .XPIPE_PIPE_CH11_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch11_rxstartblock_m),
      .XPIPE_PIPE_CH11_RXSTATUS_M   (q0q1_xpipe_pipe_ch11_rxstatus_m),
      .XPIPE_PIPE_CH11_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch11_rxsyncheader_m),
      .XPIPE_PIPE_CH11_RXVALID_M    (q0q1_xpipe_pipe_ch11_rxvalid_m),
      .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch11_txdetectrxloopback_m),

      .XPIPE_PIPE_CH12_PHYSTATUS    (xpipe_pipe_ch12_phystatus),
      .XPIPE_PIPE_CH12_RXCHARISK    (xpipe_pipe_ch12_rxcharisk),
      .XPIPE_PIPE_CH12_RXDATA       (xpipe_pipe_ch12_rxdata), //ifcpmxpipechannel12xpiperxdata
      .XPIPE_PIPE_CH12_RXDATAVALID  (xpipe_pipe_ch12_rxdatavalid),
      .XPIPE_PIPE_CH12_RXELECIDLE   (xpipe_pipe_ch12_rxelecidle),
      .XPIPE_PIPE_CH12_RXSTARTBLOCK (xpipe_pipe_ch12_rxstartblock),
      .XPIPE_PIPE_CH12_RXSTATUS     (xpipe_pipe_ch12_rxstatus),
      .XPIPE_PIPE_CH12_RXSYNCHEADER (xpipe_pipe_ch12_rxsyncheader),
      .XPIPE_PIPE_CH12_RXVALID      (xpipe_pipe_ch12_rxvalid),
      .XPIPE_PIPE_CH12_POWERDOWN    (xpipe_pipe_ch12_powerdown),
      .XPIPE_PIPE_CH12_RXPOLARITY   (xpipe_pipe_ch12_rxpolarity),
      .XPIPE_PIPE_CH12_RXTERMINATION(xpipe_pipe_ch12_rxtermination),
      .XPIPE_PIPE_CH12_TXCHARISK    (xpipe_pipe_ch12_txcharisk),
      .XPIPE_PIPE_CH12_TXCOMPLIANCE (xpipe_pipe_ch12_txcompliance),
      .XPIPE_PIPE_CH12_TXDATA       (xpipe_pipe_ch12_txdata),
      .XPIPE_PIPE_CH12_TXDATAVALID  (xpipe_pipe_ch12_txdatavalid),
      .XPIPE_PIPE_CH12_TXDEEMPH     (xpipe_pipe_ch12_txdeemph),
      .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK(xpipe_pipe_ch12_txdetectrxloopback),
      .XPIPE_PIPE_CH12_TXELECIDLE   (xpipe_pipe_ch12_txelecidle),
      .XPIPE_PIPE_CH12_TXMAINCURSOR (xpipe_pipe_ch12_txmaincursor),
      .XPIPE_PIPE_CH12_TXMARGIN     (xpipe_pipe_ch12_txmargin),
      .XPIPE_PIPE_CH12_TXPOSTCURSOR (xpipe_pipe_ch12_txpostcursor),
      .XPIPE_PIPE_CH12_TXPRECURSOR  (xpipe_pipe_ch12_txprecursor),
      .XPIPE_PIPE_CH12_TXSTARTBLOCK (xpipe_pipe_ch12_txstartblock),
      .XPIPE_PIPE_CH12_TXSWING      (xpipe_pipe_ch12_txswing),
      .XPIPE_PIPE_CH12_TXSYNCHEADER (xpipe_pipe_ch12_txsyncheader),
      .XPIPE_PIPE_CH12_POWERDOWN_M  (q0q1_xpipe_pipe_ch12_powerdown_m),
      .XPIPE_PIPE_CH12_RXPOLARITY_M (q0q1_xpipe_pipe_ch12_rxpolarity_m),
      .XPIPE_PIPE_CH12_RXTERMINATION_M(q0q1_xpipe_pipe_ch12_rxtermination_m),
      .XPIPE_PIPE_CH12_TXCHARISK_M  (q0q1_xpipe_pipe_ch12_txcharisk_m),
      .XPIPE_PIPE_CH12_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch12_txcompliance_m),
      .XPIPE_PIPE_CH12_TXDATAVALID_M(q0q1_xpipe_pipe_ch12_txdatavalid_m),
      .XPIPE_PIPE_CH12_TXDATA_M     (q0q1_xpipe_pipe_ch12_txdata_m),
      .XPIPE_PIPE_CH12_TXDEEMPH_M   (q0q1_xpipe_pipe_ch12_txdeemph_m),
      .XPIPE_PIPE_CH12_TXELECIDLE_M (q0q1_xpipe_pipe_ch12_txelecidle_m),
      .XPIPE_PIPE_CH12_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch12_txmaincursor_m),
      .XPIPE_PIPE_CH12_TXMARGIN_M   (q0q1_xpipe_pipe_ch12_txmargin_m),
      .XPIPE_PIPE_CH12_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch12_txpostcursor_m),
      .XPIPE_PIPE_CH12_TXPRECURSOR_M(q0q1_xpipe_pipe_ch12_txprecursor_m),
      .XPIPE_PIPE_CH12_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch12_txstartblock_m),
      .XPIPE_PIPE_CH12_TXSWING_M    (q0q1_xpipe_pipe_ch12_txswing_m),
      .XPIPE_PIPE_CH12_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch12_txsyncheader_m),
      .XPIPE_PIPE_CH12_PHYSTATUS_M  (q0q1_xpipe_pipe_ch12_phystatus_m),
      .XPIPE_PIPE_CH12_RXCHARISK_M  (q0q1_xpipe_pipe_ch12_rxcharisk_m),
      .XPIPE_PIPE_CH12_RXDATAVALID_M(q0q1_xpipe_pipe_ch12_rxdatavalid_m),
      .XPIPE_PIPE_CH12_RXDATA_M     (q0q1_xpipe_pipe_ch12_rxdata_m),
      .XPIPE_PIPE_CH12_RXELECIDLE_M (q0q1_xpipe_pipe_ch12_rxelecidle_m),
      .XPIPE_PIPE_CH12_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch12_rxstartblock_m),
      .XPIPE_PIPE_CH12_RXSTATUS_M   (q0q1_xpipe_pipe_ch12_rxstatus_m),
      .XPIPE_PIPE_CH12_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch12_rxsyncheader_m),
      .XPIPE_PIPE_CH12_RXVALID_M    (q0q1_xpipe_pipe_ch12_rxvalid_m),
      .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch12_txdetectrxloopback_m),

      .XPIPE_PIPE_CH13_PHYSTATUS    (xpipe_pipe_ch13_phystatus),
      .XPIPE_PIPE_CH13_RXCHARISK    (xpipe_pipe_ch13_rxcharisk),
      .XPIPE_PIPE_CH13_RXDATA       (xpipe_pipe_ch13_rxdata), //ifcpmxpipechannel13xpiperxdata
      .XPIPE_PIPE_CH13_RXDATAVALID  (xpipe_pipe_ch13_rxdatavalid),
      .XPIPE_PIPE_CH13_RXELECIDLE   (xpipe_pipe_ch13_rxelecidle),
      .XPIPE_PIPE_CH13_RXSTARTBLOCK (xpipe_pipe_ch13_rxstartblock),
      .XPIPE_PIPE_CH13_RXSTATUS     (xpipe_pipe_ch13_rxstatus),
      .XPIPE_PIPE_CH13_RXSYNCHEADER (xpipe_pipe_ch13_rxsyncheader),
      .XPIPE_PIPE_CH13_RXVALID      (xpipe_pipe_ch13_rxvalid),
      .XPIPE_PIPE_CH13_POWERDOWN    (xpipe_pipe_ch13_powerdown),
      .XPIPE_PIPE_CH13_RXPOLARITY   (xpipe_pipe_ch13_rxpolarity),
      .XPIPE_PIPE_CH13_RXTERMINATION(xpipe_pipe_ch13_rxtermination),
      .XPIPE_PIPE_CH13_TXCHARISK    (xpipe_pipe_ch13_txcharisk),
      .XPIPE_PIPE_CH13_TXCOMPLIANCE (xpipe_pipe_ch13_txcompliance),
      .XPIPE_PIPE_CH13_TXDATA       (xpipe_pipe_ch13_txdata),
      .XPIPE_PIPE_CH13_TXDATAVALID  (xpipe_pipe_ch13_txdatavalid),
      .XPIPE_PIPE_CH13_TXDEEMPH     (xpipe_pipe_ch13_txdeemph),
      .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK(xpipe_pipe_ch13_txdetectrxloopback),
      .XPIPE_PIPE_CH13_TXELECIDLE   (xpipe_pipe_ch13_txelecidle),
      .XPIPE_PIPE_CH13_TXMAINCURSOR (xpipe_pipe_ch13_txmaincursor),
      .XPIPE_PIPE_CH13_TXMARGIN     (xpipe_pipe_ch13_txmargin),
      .XPIPE_PIPE_CH13_TXPOSTCURSOR (xpipe_pipe_ch13_txpostcursor),
      .XPIPE_PIPE_CH13_TXPRECURSOR  (xpipe_pipe_ch13_txprecursor),
      .XPIPE_PIPE_CH13_TXSTARTBLOCK (xpipe_pipe_ch13_txstartblock),
      .XPIPE_PIPE_CH13_TXSWING      (xpipe_pipe_ch13_txswing),
      .XPIPE_PIPE_CH13_TXSYNCHEADER (xpipe_pipe_ch13_txsyncheader),
      .XPIPE_PIPE_CH13_POWERDOWN_M  (q0q1_xpipe_pipe_ch13_powerdown_m),
      .XPIPE_PIPE_CH13_RXPOLARITY_M (q0q1_xpipe_pipe_ch13_rxpolarity_m),
      .XPIPE_PIPE_CH13_RXTERMINATION_M(q0q1_xpipe_pipe_ch13_rxtermination_m),
      .XPIPE_PIPE_CH13_TXCHARISK_M  (q0q1_xpipe_pipe_ch13_txcharisk_m),
      .XPIPE_PIPE_CH13_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch13_txcompliance_m),
      .XPIPE_PIPE_CH13_TXDATAVALID_M(q0q1_xpipe_pipe_ch13_txdatavalid_m),
      .XPIPE_PIPE_CH13_TXDATA_M     (q0q1_xpipe_pipe_ch13_txdata_m),
      .XPIPE_PIPE_CH13_TXDEEMPH_M   (q0q1_xpipe_pipe_ch13_txdeemph_m),
      .XPIPE_PIPE_CH13_TXELECIDLE_M (q0q1_xpipe_pipe_ch13_txelecidle_m),
      .XPIPE_PIPE_CH13_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch13_txmaincursor_m),
      .XPIPE_PIPE_CH13_TXMARGIN_M   (q0q1_xpipe_pipe_ch13_txmargin_m),
      .XPIPE_PIPE_CH13_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch13_txpostcursor_m),
      .XPIPE_PIPE_CH13_TXPRECURSOR_M(q0q1_xpipe_pipe_ch13_txprecursor_m),
      .XPIPE_PIPE_CH13_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch13_txstartblock_m),
      .XPIPE_PIPE_CH13_TXSWING_M    (q0q1_xpipe_pipe_ch13_txswing_m),
      .XPIPE_PIPE_CH13_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch13_txsyncheader_m),
      .XPIPE_PIPE_CH13_PHYSTATUS_M  (q0q1_xpipe_pipe_ch13_phystatus_m),
      .XPIPE_PIPE_CH13_RXCHARISK_M  (q0q1_xpipe_pipe_ch13_rxcharisk_m),
      .XPIPE_PIPE_CH13_RXDATAVALID_M(q0q1_xpipe_pipe_ch13_rxdatavalid_m),
      .XPIPE_PIPE_CH13_RXDATA_M     (q0q1_xpipe_pipe_ch13_rxdata_m),
      .XPIPE_PIPE_CH13_RXELECIDLE_M (q0q1_xpipe_pipe_ch13_rxelecidle_m),
      .XPIPE_PIPE_CH13_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch13_rxstartblock_m),
      .XPIPE_PIPE_CH13_RXSTATUS_M   (q0q1_xpipe_pipe_ch13_rxstatus_m),
      .XPIPE_PIPE_CH13_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch13_rxsyncheader_m),
      .XPIPE_PIPE_CH13_RXVALID_M    (q0q1_xpipe_pipe_ch13_rxvalid_m),
      .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch13_txdetectrxloopback_m),

      .XPIPE_PIPE_CH14_PHYSTATUS    (xpipe_pipe_ch14_phystatus),
      .XPIPE_PIPE_CH14_RXCHARISK    (xpipe_pipe_ch14_rxcharisk),
      .XPIPE_PIPE_CH14_RXDATA       (xpipe_pipe_ch14_rxdata), //ifcpmxpipechannel14xpiperxdata
      .XPIPE_PIPE_CH14_RXDATAVALID  (xpipe_pipe_ch14_rxdatavalid),
      .XPIPE_PIPE_CH14_RXELECIDLE   (xpipe_pipe_ch14_rxelecidle),
      .XPIPE_PIPE_CH14_RXSTARTBLOCK (xpipe_pipe_ch14_rxstartblock),
      .XPIPE_PIPE_CH14_RXSTATUS     (xpipe_pipe_ch14_rxstatus),
      .XPIPE_PIPE_CH14_RXSYNCHEADER (xpipe_pipe_ch14_rxsyncheader),
      .XPIPE_PIPE_CH14_RXVALID      (xpipe_pipe_ch14_rxvalid),
      .XPIPE_PIPE_CH14_POWERDOWN    (xpipe_pipe_ch14_powerdown),
      .XPIPE_PIPE_CH14_RXPOLARITY   (xpipe_pipe_ch14_rxpolarity),
      .XPIPE_PIPE_CH14_RXTERMINATION(xpipe_pipe_ch14_rxtermination),
      .XPIPE_PIPE_CH14_TXCHARISK    (xpipe_pipe_ch14_txcharisk),
      .XPIPE_PIPE_CH14_TXCOMPLIANCE (xpipe_pipe_ch14_txcompliance),
      .XPIPE_PIPE_CH14_TXDATA       (xpipe_pipe_ch14_txdata),
      .XPIPE_PIPE_CH14_TXDATAVALID  (xpipe_pipe_ch14_txdatavalid),
      .XPIPE_PIPE_CH14_TXDEEMPH     (xpipe_pipe_ch14_txdeemph),
      .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK(xpipe_pipe_ch14_txdetectrxloopback),
      .XPIPE_PIPE_CH14_TXELECIDLE   (xpipe_pipe_ch14_txelecidle),
      .XPIPE_PIPE_CH14_TXMAINCURSOR (xpipe_pipe_ch14_txmaincursor),
      .XPIPE_PIPE_CH14_TXMARGIN     (xpipe_pipe_ch14_txmargin),
      .XPIPE_PIPE_CH14_TXPOSTCURSOR (xpipe_pipe_ch14_txpostcursor),
      .XPIPE_PIPE_CH14_TXPRECURSOR  (xpipe_pipe_ch14_txprecursor),
      .XPIPE_PIPE_CH14_TXSTARTBLOCK (xpipe_pipe_ch14_txstartblock),
      .XPIPE_PIPE_CH14_TXSWING      (xpipe_pipe_ch14_txswing),
      .XPIPE_PIPE_CH14_TXSYNCHEADER (xpipe_pipe_ch14_txsyncheader),
      .XPIPE_PIPE_CH14_POWERDOWN_M  (q0q1_xpipe_pipe_ch14_powerdown_m),
      .XPIPE_PIPE_CH14_RXPOLARITY_M (q0q1_xpipe_pipe_ch14_rxpolarity_m),
      .XPIPE_PIPE_CH14_RXTERMINATION_M(q0q1_xpipe_pipe_ch14_rxtermination_m),
      .XPIPE_PIPE_CH14_TXCHARISK_M  (q0q1_xpipe_pipe_ch14_txcharisk_m),
      .XPIPE_PIPE_CH14_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch14_txcompliance_m),
      .XPIPE_PIPE_CH14_TXDATAVALID_M(q0q1_xpipe_pipe_ch14_txdatavalid_m),
      .XPIPE_PIPE_CH14_TXDATA_M     (q0q1_xpipe_pipe_ch14_txdata_m),
      .XPIPE_PIPE_CH14_TXDEEMPH_M   (q0q1_xpipe_pipe_ch14_txdeemph_m),
      .XPIPE_PIPE_CH14_TXELECIDLE_M (q0q1_xpipe_pipe_ch14_txelecidle_m),
      .XPIPE_PIPE_CH14_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch14_txmaincursor_m),
      .XPIPE_PIPE_CH14_TXMARGIN_M   (q0q1_xpipe_pipe_ch14_txmargin_m),
      .XPIPE_PIPE_CH14_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch14_txpostcursor_m),
      .XPIPE_PIPE_CH14_TXPRECURSOR_M(q0q1_xpipe_pipe_ch14_txprecursor_m),
      .XPIPE_PIPE_CH14_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch14_txstartblock_m),
      .XPIPE_PIPE_CH14_TXSWING_M    (q0q1_xpipe_pipe_ch14_txswing_m),
      .XPIPE_PIPE_CH14_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch14_txsyncheader_m),
      .XPIPE_PIPE_CH14_PHYSTATUS_M  (q0q1_xpipe_pipe_ch14_phystatus_m),
      .XPIPE_PIPE_CH14_RXCHARISK_M  (q0q1_xpipe_pipe_ch14_rxcharisk_m),
      .XPIPE_PIPE_CH14_RXDATAVALID_M(q0q1_xpipe_pipe_ch14_rxdatavalid_m),
      .XPIPE_PIPE_CH14_RXDATA_M     (q0q1_xpipe_pipe_ch14_rxdata_m),
      .XPIPE_PIPE_CH14_RXELECIDLE_M (q0q1_xpipe_pipe_ch14_rxelecidle_m),
      .XPIPE_PIPE_CH14_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch14_rxstartblock_m),
      .XPIPE_PIPE_CH14_RXSTATUS_M   (q0q1_xpipe_pipe_ch14_rxstatus_m),
      .XPIPE_PIPE_CH14_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch14_rxsyncheader_m),
      .XPIPE_PIPE_CH14_RXVALID_M    (q0q1_xpipe_pipe_ch14_rxvalid_m),
      .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch14_txdetectrxloopback_m),

      .XPIPE_PIPE_CH15_PHYSTATUS    (xpipe_pipe_ch15_phystatus),
      .XPIPE_PIPE_CH15_RXCHARISK    (xpipe_pipe_ch15_rxcharisk),
      .XPIPE_PIPE_CH15_RXDATA       (xpipe_pipe_ch15_rxdata), //ifcpmxpipechannel15xpiperxdata
      .XPIPE_PIPE_CH15_RXDATAVALID  (xpipe_pipe_ch15_rxdatavalid),
      .XPIPE_PIPE_CH15_RXELECIDLE   (xpipe_pipe_ch15_rxelecidle),
      .XPIPE_PIPE_CH15_RXSTARTBLOCK (xpipe_pipe_ch15_rxstartblock),
      .XPIPE_PIPE_CH15_RXSTATUS     (xpipe_pipe_ch15_rxstatus),
      .XPIPE_PIPE_CH15_RXSYNCHEADER (xpipe_pipe_ch15_rxsyncheader),
      .XPIPE_PIPE_CH15_RXVALID      (xpipe_pipe_ch15_rxvalid),
      .XPIPE_PIPE_CH15_POWERDOWN    (xpipe_pipe_ch15_powerdown),
      .XPIPE_PIPE_CH15_RXPOLARITY   (xpipe_pipe_ch15_rxpolarity),
      .XPIPE_PIPE_CH15_RXTERMINATION(xpipe_pipe_ch15_rxtermination),
      .XPIPE_PIPE_CH15_TXCHARISK    (xpipe_pipe_ch15_txcharisk),
      .XPIPE_PIPE_CH15_TXCOMPLIANCE (xpipe_pipe_ch15_txcompliance),
      .XPIPE_PIPE_CH15_TXDATA       (xpipe_pipe_ch15_txdata),
      .XPIPE_PIPE_CH15_TXDATAVALID  (xpipe_pipe_ch15_txdatavalid),
      .XPIPE_PIPE_CH15_TXDEEMPH     (xpipe_pipe_ch15_txdeemph),
      .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK(xpipe_pipe_ch15_txdetectrxloopback),
      .XPIPE_PIPE_CH15_TXELECIDLE   (xpipe_pipe_ch15_txelecidle),
      .XPIPE_PIPE_CH15_TXMAINCURSOR (xpipe_pipe_ch15_txmaincursor),
      .XPIPE_PIPE_CH15_TXMARGIN     (xpipe_pipe_ch15_txmargin),
      .XPIPE_PIPE_CH15_TXPOSTCURSOR (xpipe_pipe_ch15_txpostcursor),
      .XPIPE_PIPE_CH15_TXPRECURSOR  (xpipe_pipe_ch15_txprecursor),
      .XPIPE_PIPE_CH15_TXSTARTBLOCK (xpipe_pipe_ch15_txstartblock),
      .XPIPE_PIPE_CH15_TXSWING      (xpipe_pipe_ch15_txswing),
      .XPIPE_PIPE_CH15_TXSYNCHEADER (xpipe_pipe_ch15_txsyncheader),
      .XPIPE_PIPE_CH15_POWERDOWN_M  (q0q1_xpipe_pipe_ch15_powerdown_m),
      .XPIPE_PIPE_CH15_RXPOLARITY_M (q0q1_xpipe_pipe_ch15_rxpolarity_m),
      .XPIPE_PIPE_CH15_RXTERMINATION_M(q0q1_xpipe_pipe_ch15_rxtermination_m),
      .XPIPE_PIPE_CH15_TXCHARISK_M  (q0q1_xpipe_pipe_ch15_txcharisk_m),
      .XPIPE_PIPE_CH15_TXCOMPLIANCE_M(q0q1_xpipe_pipe_ch15_txcompliance_m),
      .XPIPE_PIPE_CH15_TXDATAVALID_M(q0q1_xpipe_pipe_ch15_txdatavalid_m),
      .XPIPE_PIPE_CH15_TXDATA_M     (q0q1_xpipe_pipe_ch15_txdata_m),
      .XPIPE_PIPE_CH15_TXDEEMPH_M   (q0q1_xpipe_pipe_ch15_txdeemph_m),
      .XPIPE_PIPE_CH15_TXELECIDLE_M (q0q1_xpipe_pipe_ch15_txelecidle_m),
      .XPIPE_PIPE_CH15_TXMAINCURSOR_M(q0q1_xpipe_pipe_ch15_txmaincursor_m),
      .XPIPE_PIPE_CH15_TXMARGIN_M   (q0q1_xpipe_pipe_ch15_txmargin_m),
      .XPIPE_PIPE_CH15_TXPOSTCURSOR_M(q0q1_xpipe_pipe_ch15_txpostcursor_m),
      .XPIPE_PIPE_CH15_TXPRECURSOR_M(q0q1_xpipe_pipe_ch15_txprecursor_m),
      .XPIPE_PIPE_CH15_TXSTARTBLOCK_M(q0q1_xpipe_pipe_ch15_txstartblock_m),
      .XPIPE_PIPE_CH15_TXSWING_M    (q0q1_xpipe_pipe_ch15_txswing_m),
      .XPIPE_PIPE_CH15_TXSYNCHEADER_M(q0q1_xpipe_pipe_ch15_txsyncheader_m),
      .XPIPE_PIPE_CH15_PHYSTATUS_M  (q0q1_xpipe_pipe_ch15_phystatus_m),
      .XPIPE_PIPE_CH15_RXCHARISK_M  (q0q1_xpipe_pipe_ch15_rxcharisk_m),
      .XPIPE_PIPE_CH15_RXDATAVALID_M(q0q1_xpipe_pipe_ch15_rxdatavalid_m),
      .XPIPE_PIPE_CH15_RXDATA_M     (q0q1_xpipe_pipe_ch15_rxdata_m),
      .XPIPE_PIPE_CH15_RXELECIDLE_M (q0q1_xpipe_pipe_ch15_rxelecidle_m),
      .XPIPE_PIPE_CH15_RXSTARTBLOCK_M(q0q1_xpipe_pipe_ch15_rxstartblock_m),
      .XPIPE_PIPE_CH15_RXSTATUS_M   (q0q1_xpipe_pipe_ch15_rxstatus_m),
      .XPIPE_PIPE_CH15_RXSYNCHEADER_M(q0q1_xpipe_pipe_ch15_rxsyncheader_m),
      .XPIPE_PIPE_CH15_RXVALID_M    (q0q1_xpipe_pipe_ch15_rxvalid_m),
      .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK_M(q0q1_xpipe_pipe_ch15_txdetectrxloopback_m)
    );
  end

  if ((C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH > 4) || (C_PS_HSDP_MODE == "HSDP1" && C_PS_HSDP_INGRESS_TRAFFIC == "AURORA" ) || (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE1_CONTROLLER_ENABLE > 0))  begin

    XPIPE_QUAD #(.XPIPE_LOC(C_XPIPE_1_LOC),
      .XPIPE_MODE      (C_XPIPE_1_MODE),
      .XPIPE_RSVD      (C_XPIPE_1_RSVD),
      .XPIPE_LINK0_CFG (C_XPIPE_1_LINK0_CFG),
      .XPIPE_LINK1_CFG (C_XPIPE_1_LINK1_CFG),
      .XPIPE_CLK_CFG   (C_XPIPE_1_CLK_CFG),
      .XPIPE_CLKDLY_CFG(C_XPIPE_1_CLKDLY_CFG),
      .XPIPE_REG_CFG   (C_XPIPE_1_REG_CFG))
    XPIPE_QUAD1_inst (

      .XPIPE_GT_OUTCLK(q0q1_xpipe_gt_outclk_m),
      .XPIPE_GT_OUTCLK_1(q0q1_xpipe_gt_outclk_m_1),
      .XPIPE_GT_RXOUTCLK(q0q1_xpipe_gt_rxoutclk_m),
      .XPIPE_GT_RXUSRCLK(q0q1_xpipe_gt_rxusrclk_m),
      .XPIPE_GT_PIPECLK(q0q1_xpipe_gt_pipeclk_m),
      .XPIPE_GT_PIPECLK_1(q0q1_xpipe_gt_pipeclk_m_1),

      .XPIPE_PHYESMADAPTSAVE(q0q1_xpipe_phyesmadaptsave_m),
      .XPIPE_PHYESMADAPTSAVE_1(q0q1_xpipe_phyesmadaptsave_m_1),
      .XPIPE_PHYESMADAPTSAVE_M(q1q2_xpipe_phyesmadaptsave_m),
      .XPIPE_PHYESMADAPTSAVE_M_1(q1q2_xpipe_phyesmadaptsave_m_1),

      .XPIPE_BUFGTCE(q0q1_xpipe_bufgtce_m),
      .XPIPE_BUFGTCE_1(q0q1_xpipe_bufgtce_m_1),
      .XPIPE_BUFGTCE_MASK(q0q1_xpipe_bufgtce_mask_m),
      .XPIPE_BUFGTCE_MASK_1(q0q1_xpipe_bufgtce_mask_m_1),
      .XPIPE_BUFGTDIV(q0q1_xpipe_bufgtdiv_m),
      .XPIPE_BUFGTDIV_1(q0q1_xpipe_bufgtdiv_m_1),
      .XPIPE_BUFGTRST(q0q1_xpipe_bufgtrst_m),
      .XPIPE_BUFGTRST_1(q0q1_xpipe_bufgtrst_m_1),
      .XPIPE_BUFGTRST_MASK(q0q1_xpipe_bufgtrst_mask_m),
      .XPIPE_BUFGTRST_MASK_1(q0q1_xpipe_bufgtrst_mask_m_1),

      .XPIPE_PCIE_PERST_N     (q0q1_xpipe_pcie_perst_n_m),
      .XPIPE_PCIE_PERST_N_1   (q0q1_xpipe_pcie_perst_n_m_1),
      .XPIPE_PCIE_PERST_N_M   (q1q2_xpipe_pcie_perst_n_m),
      .XPIPE_PCIE_PERST_N_M_1 (q1q2_xpipe_pcie_perst_n_m_1),
      .XPIPE_PCIE_RATE        (q0q1_xpipe_pcie_rate_m),
      .XPIPE_PCIE_RATE_1      (q0q1_xpipe_pcie_rate_m_1),
      .XPIPE_PCIE_RATE_M      (q1q2_xpipe_pcie_rate_m),
      .XPIPE_PCIE_RATE_M_1    (q1q2_xpipe_pcie_rate_m_1),

      .XPIPE_GT_OUTCLK_M(q1q2_xpipe_gt_outclk_m),
      .XPIPE_GT_OUTCLK_M_1(q1q2_xpipe_gt_outclk_m_1),
      .XPIPE_GT_RXOUTCLK_M(q1q2_xpipe_gt_rxoutclk_m),
      .XPIPE_GT_RXUSRCLK_M(q1q2_xpipe_gt_rxusrclk_m),
      .XPIPE_GT_PIPECLK_M(q1q2_xpipe_gt_pipeclk_m),
      .XPIPE_GT_PIPECLK_M_1(q1q2_xpipe_gt_pipeclk_m_1),
      .XPIPE_BUFGTCE_M(q1q2_xpipe_bufgtce_m),
      .XPIPE_BUFGTCE_MASK_M(q1q2_xpipe_bufgtce_mask_m),
      .XPIPE_BUFGTCE_MASK_M_1(q1q2_xpipe_bufgtce_mask_m_1),
      .XPIPE_BUFGTCE_M_1(q1q2_xpipe_bufgtce_m_1),
      .XPIPE_BUFGTDIV_M(q1q2_xpipe_bufgtdiv_m),
      .XPIPE_BUFGTDIV_M_1(q1q2_xpipe_bufgtdiv_m_1),
      .XPIPE_BUFGTRST_M(q1q2_xpipe_bufgtrst_m),
      .XPIPE_BUFGTRST_MASK_M(q1q2_xpipe_bufgtrst_mask_m),
      .XPIPE_BUFGTRST_MASK_M_1(q1q2_xpipe_bufgtrst_mask_m_1),
      .XPIPE_BUFGTRST_M_1(q1q2_xpipe_bufgtrst_m_1),

      .XPIPE_PHYREADY_FR_BOT_M(q1q2_xpipe_phyready_fr_bot_m),
      .XPIPE_PHYREADY_TO_BOT(q0q1_xpipe_phyready_to_bot_m),
      .XPIPE_PHY_READY(q0q1_xpipe_phy_ready_m),
      .XPIPE_PHY_READY_1(q0q1_xpipe_phy_ready_m_1),
      .XPIPE_PHYREADY_FR_BOT(q0q1_xpipe_phyready_fr_bot_m),
      .XPIPE_PHYREADY_TO_BOT_M(q1q2_xpipe_phyready_to_bot_m),
      .XPIPE_PHY_READY_M(q1q2_xpipe_phy_ready_m),
      .XPIPE_PHY_READY_M_1(q1q2_xpipe_phy_ready_m_1),

      .ALTCLK_M             (q1_altclk_m),
      .APB3PADDR_M          (q1_apb3paddr_m),
      .APB3CLK_M            (q1_apb3clk_m),
      .AXISCLK_M            (q1_axisclk_m),
      .APB3PENABLE_M        (q1_apb3penable_m),
      .APB3PRESETN_M        (q1_apb3presetn_m),
      .APB3PSEL_M           (q1_apb3psel_m),
      .APB3PWDATA_M         (q1_apb3pwdata_m),
      .APB3PWRITE_M         (q1_apb3pwrite_m),
      .BGBYPASSB_M          (q1_bgbypassb_m),
      .BGMONITORENB_M       (q1_bgmonitorenb_m),
      .BGPDB_M              (q1_bgpdb_m),
      .BGRCALOVRDENB_M      (q1_bgrcalovrdenb_m),
      .BGRCALOVRD_M         (q1_bgrcalovrd_m),
      .CH0_CDRBMCDRREQ_M    (ch4_cdrbmcdrreq_m),
      .CH0_RXUSRCLK_M       (ch4_rxusrclk_m),
      .CH0_RXOUTCLK_M       (ch4_rxoutclk_m),
      .CH0_CDRFREQOS_M      (ch4_cdrfreqos_m),
      .CH0_CDRINCPCTRL_M    (ch4_cdrincpctrl_m),
      .CH0_CDRSTEPDIR_M     (ch4_cdrstepdir_m),
      .CH0_CDRSTEPSQ_M      (ch4_cdrstepsq_m),
      .CH0_CDRSTEPSX_M      (ch4_cdrstepsx_m),
    //.CH0_CFOKOVWRFINISH_M (ch4_cfokovwrfinish_m),
    //.CH0_CFOKOVWRPULSE_M  (ch4_cfokovwrpulse_m),
    //.CH0_CFOKOVWRSTART_M  (ch4_cfokovwrstart_m),
      .CH0_CLKRSVD0_M       (ch4_clkrsvd0_m),
      .CH0_CLKRSVD1_M       (ch4_clkrsvd1_m),
      .CH0_DMONFIFORESET_M  (ch4_dmonfiforeset_m),
      .CH0_DMONITORCLK_M    (ch4_dmonitorclk_m),
      .CH0_EYESCANRESET_M   (ch4_eyescanreset_m),
      .CH0_EYESCANTRIGGER_M (ch4_eyescantrigger_m),
      .CH0_GTRSVD_M         (ch4_gtrsvd_m),
      .CH0_GTRXRESET_M      (ch4_gtrxreset_m),
      .CH0_GTTXRESET_M      (ch4_gttxreset_m),
      .CH0_HSDPPCSRESET_M   (ch4_hsdppcsreset_m),
      .CH0_ILORESETMASK_M   (ch4_iloresetmask_m),
      .CH0_ILORESET_M       (ch4_iloreset_m),
      .CH0_LOOPBACK_M       (ch4_loopback_m),
      .CH0_PCIERSTB_M       (ch4_pcierstb_m),
      .CH0_PCSRSVDIN_M      (ch4_pcsrsvdin_m),
      .CH0_PHYESMADAPTSAVE_M(ch4_phyesmadaptsave_m),
      .CH0_RXCDRHOLD_M      (ch4_rxcdrhold_m),
      .CH0_RXCDROVRDEN_M    (ch4_rxcdrovrden_m),
      .CH0_RXCDRRESET_M     (ch4_rxcdrreset_m),
      .CH0_RXCHBONDI_M      (ch4_rxchbondi_m),
      .CH0_RXDAPICODEOVRDEN_M(ch4_rxdapicodeovrden_m),
      .CH0_RXDAPICODERESET_M(ch4_rxdapicodereset_m),
      .CH0_RXDLYALIGNREQ_M  (ch4_rxdlyalignreq_m),
      .CH0_RXEQTRAINING_M   (ch4_rxeqtraining_m),
      .CH0_RXGEARBOXSLIP_M  (ch4_rxgearboxslip_m),
      .CH0_RXLATCLK_M       (ch4_rxlatclk_m),
      .CH0_RXLPMEN_M        (ch4_rxlpmen_m),
      .CH0_RXMLDCHAINDONE_M (ch4_rxmldchaindone_m),
      .CH0_RXMLDCHAINREQ_M  (ch4_rxmldchainreq_m),
      .CH0_RXMLFINEALIGNREQ_M(ch4_rxmlfinealignreq_m),
      .CH0_RXOOBRESET_M     (ch4_rxoobreset_m),
      .CH0_RXPCSRESETMASK_M (ch4_rxpcsresetmask_m),
      .CH0_RXPD_M           (ch4_rxpd_m),
      .CH0_RXPHALIGNREQ_M   (ch4_rxphalignreq_m),
      .CH0_RXPHALIGNRESETMASK_M(ch4_rxphalignresetmask_m),
      .CH0_RXPHDLYPD_M      (ch4_rxphdlypd_m),
      .CH0_RXPHDLYRESET_M   (ch4_rxphdlyreset_m),
      .CH0_RXPHSETINITREQ_M (ch4_rxphsetinitreq_m),
      .CH0_RXPHSHIFT180_M   (ch4_rxphshift180_m),
      .CH0_RXPMARESETMASK_M (ch4_rxpmaresetmask_m),
      .CH0_RXPOLARITY_M     (ch4_rxpolarity_m),
      .CH0_RXPRBSCNTRESET_M (ch4_rxprbscntreset_m),
      .CH0_RXPRBSSEL_M      (ch4_rxprbssel_m),
      .CH0_RXPROGDIVRESET_M (ch4_rxprogdivreset_m),
      .CH0_RXRATE_M         (ch4_rxrate_m),
      .CH0_RXRESETMODE_M    (ch4_rxresetmode_m),
      .CH0_RXSLIDE_M        (ch4_rxslide_m),
      .CH0_RXSYNCALLIN_M    (ch4_rxsyncallin_m),
      .CH0_RXTERMINATION_M  (ch4_rxtermination_m),
      .CH0_RXUSERRDY_M      (ch4_rxuserrdy_m),
      .CH0_TSTIN_M          (ch4_tstin_m),
      .CH0_TXCOMINIT_M      (ch4_txcominit_m),
      .CH0_TXCOMSAS_M       (ch4_txcomsas_m),
      .CH0_TXCOMWAKE_M      (ch4_txcomwake_m),
      .CH0_TXCTRL0_M        (ch4_txctrl0_m),
      .CH0_TXCTRL1_M        (ch4_txctrl1_m),
      .CH0_TXCTRL2_M        (ch4_txctrl2_m),
      .CH0_TXDAPICODEOVRDEN_M(ch4_txdapicodeovrden_m),
      .CH0_TXDAPICODERESET_M(ch4_txdapicodereset_m),
      .CH0_TXDATAEXTENDRSVD_M(ch4_txdataextendrsvd_m),
      .CH0_TXDATA_M         (ch4_txdata_m),
      .CH0_TXDEEMPH_M       (ch4_txdeemph_m),
      .CH0_TXDETECTRX_M     (ch4_txdetectrx_m),
      .CH0_TXDIFFCTRL_M     (ch4_txdiffctrl_m),
      .CH0_TXDLYALIGNREQ_M  (ch4_txdlyalignreq_m),
      .CH0_TXELECIDLE_M     (ch4_txelecidle_m),
      .CH0_TXHEADER_M       (ch4_txheader_m),
      .CH0_TXINHIBIT_M      (ch4_txinhibit_m),
      .CH0_TXLATCLK_M       (ch4_txlatclk_m),
      .CH0_TXMAINCURSOR_M   (ch4_txmaincursor_m),
      .CH0_TXMARGIN_M       (ch4_txmargin_m),
      .CH0_TXMLDCHAINDONE_M (ch4_txmldchaindone_m),
      .CH0_TXMLDCHAINREQ_M  (ch4_txmldchainreq_m),
      .CH0_TXONESZEROS_M    (ch4_txoneszeros_m),
      .CH0_TXPAUSEDELAYALIGN_M(ch4_txpausedelayalign_m),
      .CH0_TXPCSRESETMASK_M (ch4_txpcsresetmask_m),
      .CH0_TXPD_M           (ch4_txpd_m),
      .CH0_TXPHALIGNREQ_M   (ch4_txphalignreq_m),
      .CH0_TXPHALIGNRESETMASK_M(ch4_txphalignresetmask_m),
      .CH0_TXPHDLYPD_M      (ch4_txphdlypd_m),
      .CH0_TXPHDLYRESET_M   (ch4_txphdlyreset_m),
      .CH0_TXPHDLYTSTCLK_M  (ch4_txphdlytstclk_m),
      .CH0_TXPHSETINITREQ_M (ch4_txphsetinitreq_m),
      .CH0_TXPHSHIFT180_M   (ch4_txphshift180_m),
      .CH0_TXPICODEOVRDEN_M (ch4_txpicodeovrden_m),
      .CH0_TXPICODERESET_M  (ch4_txpicodereset_m),
      .CH0_TXPIPPMEN_M      (ch4_txpippmen_m),
      .CH0_TXPIPPMSTEPSIZE_M(ch4_txpippmstepsize_m),
      .CH0_TXPISOPD_M       (ch4_txpisopd_m),
      .CH0_TXPMARESETMASK_M (ch4_txpmaresetmask_m),
      .CH0_TXPOLARITY_M     (ch4_txpolarity_m),
      .CH0_TXPOSTCURSOR_M   (ch4_txpostcursor_m),
      .CH0_TXPRBSFORCEERR_M (ch4_txprbsforceerr_m),
      .CH0_TXPRBSSEL_M      (ch4_txprbssel_m),
      .CH0_TXPRECURSOR_M    (ch4_txprecursor_m),
      .CH0_TXPROGDIVRESET_M (ch4_txprogdivreset_m),
      .CH0_TXRATE_M         (ch4_txrate_m),
      .CH0_TXRESETMODE_M    (ch4_txresetmode_m),
      .CH0_TXSEQUENCE_M     (ch4_txsequence_m),
      .CH0_TXSWING_M        (ch4_txswing_m),
      .CH0_TXSYNCALLIN_M    (ch4_txsyncallin_m),
      .CH0_TXUSERRDY_M      (ch4_txuserrdy_m),
      .CH0_TXUSRCLK_M       (ch4_txusrclk_m),
      .CH1_CDRBMCDRREQ_M    (ch5_cdrbmcdrreq_m),
      .CH1_CDRFREQOS_M      (ch5_cdrfreqos_m),
      .CH1_CDRINCPCTRL_M    (ch5_cdrincpctrl_m),
      .CH1_CDRSTEPDIR_M     (ch5_cdrstepdir_m),
      .CH1_CDRSTEPSQ_M      (ch5_cdrstepsq_m),
      .CH1_CDRSTEPSX_M      (ch5_cdrstepsx_m),
    //.CH1_CFOKOVWRFINISH_M (ch5_cfokovwrfinish_m),
    //.CH1_CFOKOVWRPULSE_M  (ch5_cfokovwrpulse_m),
    //.CH1_CFOKOVWRSTART_M  (ch5_cfokovwrstart_m),
      .CH1_CLKRSVD0_M       (ch5_clkrsvd0_m),
      .CH1_CLKRSVD1_M       (ch5_clkrsvd1_m),
      .CH1_DMONFIFORESET_M  (ch5_dmonfiforeset_m),
      .CH1_DMONITORCLK_M    (ch5_dmonitorclk_m),
      .CH1_EYESCANRESET_M   (ch5_eyescanreset_m),
      .CH1_EYESCANTRIGGER_M (ch5_eyescantrigger_m),
      .CH1_GTRSVD_M         (ch5_gtrsvd_m),
      .CH1_GTRXRESET_M      (ch5_gtrxreset_m),
      .CH1_GTTXRESET_M      (ch5_gttxreset_m),
      .CH1_HSDPPCSRESET_M   (ch5_hsdppcsreset_m),
      .CH1_ILORESETMASK_M   (ch5_iloresetmask_m),
      .CH1_ILORESET_M       (ch5_iloreset_m),
      .CH1_LOOPBACK_M       (ch5_loopback_m),
      .CH1_PCIERSTB_M       (ch5_pcierstb_m),
      .CH1_PCSRSVDIN_M      (ch5_pcsrsvdin_m),
      .CH1_PHYESMADAPTSAVE_M(ch5_phyesmadaptsave_m),
      .CH1_RXCDRHOLD_M      (ch5_rxcdrhold_m),
      .CH1_RXCDROVRDEN_M    (ch5_rxcdrovrden_m),
      .CH1_RXCDRRESET_M     (ch5_rxcdrreset_m),
      .CH1_RXCHBONDI_M      (ch5_rxchbondi_m),
      .CH1_RXDAPICODEOVRDEN_M(ch5_rxdapicodeovrden_m),
      .CH1_RXDAPICODERESET_M(ch5_rxdapicodereset_m),
      .CH1_RXDLYALIGNREQ_M  (ch5_rxdlyalignreq_m),
      .CH1_RXEQTRAINING_M   (ch5_rxeqtraining_m),
      .CH1_RXGEARBOXSLIP_M  (ch5_rxgearboxslip_m),
      .CH1_RXLATCLK_M       (ch5_rxlatclk_m),
      .CH1_RXLPMEN_M        (ch5_rxlpmen_m),
      .CH1_RXMLDCHAINDONE_M (ch5_rxmldchaindone_m),
      .CH1_RXMLDCHAINREQ_M  (ch5_rxmldchainreq_m),
      .CH1_RXMLFINEALIGNREQ_M(ch5_rxmlfinealignreq_m),
      .CH1_RXOOBRESET_M     (ch5_rxoobreset_m),
      .CH1_RXPCSRESETMASK_M (ch5_rxpcsresetmask_m),
      .CH1_RXPD_M           (ch5_rxpd_m),
      .CH1_RXPHALIGNREQ_M   (ch5_rxphalignreq_m),
      .CH1_RXPHALIGNRESETMASK_M(ch5_rxphalignresetmask_m),
      .CH1_RXPHDLYPD_M      (ch5_rxphdlypd_m),
      .CH1_RXPHDLYRESET_M   (ch5_rxphdlyreset_m),
      .CH1_RXPHSETINITREQ_M (ch5_rxphsetinitreq_m),
      .CH1_RXPHSHIFT180_M   (ch5_rxphshift180_m),
      .CH1_RXPMARESETMASK_M (ch5_rxpmaresetmask_m),
      .CH1_RXPOLARITY_M     (ch5_rxpolarity_m),
      .CH1_RXPRBSCNTRESET_M (ch5_rxprbscntreset_m),
      .CH1_RXPRBSSEL_M      (ch5_rxprbssel_m),
      .CH1_RXPROGDIVRESET_M (ch5_rxprogdivreset_m),
      .CH1_RXRATE_M         (ch5_rxrate_m),
      .CH1_RXRESETMODE_M    (ch5_rxresetmode_m),
      .CH1_RXSLIDE_M        (ch5_rxslide_m),
      .CH1_RXSYNCALLIN_M    (ch5_rxsyncallin_m),
      .CH1_RXTERMINATION_M  (ch5_rxtermination_m),
      .CH1_RXUSERRDY_M      (ch5_rxuserrdy_m),
      .CH1_RXUSRCLK_M       (ch5_rxusrclk_m),
      .CH1_TSTIN_M          (ch5_tstin_m),
      .CH1_TXCOMINIT_M      (ch5_txcominit_m),
      .CH1_TXCOMSAS_M       (ch5_txcomsas_m),
      .CH1_TXCOMWAKE_M      (ch5_txcomwake_m),
      .CH1_TXCTRL0_M        (ch5_txctrl0_m),
      .CH1_TXCTRL1_M        (ch5_txctrl1_m),
      .CH1_TXCTRL2_M        (ch5_txctrl2_m),
      .CH1_TXDAPICODEOVRDEN_M(ch5_txdapicodeovrden_m),
      .CH1_TXDAPICODERESET_M(ch5_txdapicodereset_m),
      .CH1_TXDATAEXTENDRSVD_M(ch5_txdataextendrsvd_m),
      .CH1_TXDATA_M         (ch5_txdata_m),
      .CH1_TXDEEMPH_M       (ch5_txdeemph_m),
      .CH1_TXDETECTRX_M     (ch5_txdetectrx_m),
      .CH1_TXDIFFCTRL_M     (ch5_txdiffctrl_m),
      .CH1_TXDLYALIGNREQ_M  (ch5_txdlyalignreq_m),
      .CH1_TXELECIDLE_M     (ch5_txelecidle_m),
      .CH1_TXHEADER_M       (ch5_txheader_m),
      .CH1_TXINHIBIT_M      (ch5_txinhibit_m),
      .CH1_TXLATCLK_M       (ch5_txlatclk_m),
      .CH1_TXMAINCURSOR_M   (ch5_txmaincursor_m),
      .CH1_TXMARGIN_M       (ch5_txmargin_m),
      .CH1_TXMLDCHAINDONE_M (ch5_txmldchaindone_m),
      .CH1_TXMLDCHAINREQ_M  (ch5_txmldchainreq_m),
      .CH1_TXONESZEROS_M    (ch5_txoneszeros_m),
      .CH1_TXPAUSEDELAYALIGN_M(ch5_txpausedelayalign_m),
      .CH1_TXPCSRESETMASK_M (ch5_txpcsresetmask_m),
      .CH1_TXPD_M           (ch5_txpd_m),
      .CH1_TXPHALIGNREQ_M   (ch5_txphalignreq_m),
      .CH1_TXPHALIGNRESETMASK_M(ch5_txphalignresetmask_m),
      .CH1_TXPHDLYPD_M      (ch5_txphdlypd_m),
      .CH1_TXPHDLYRESET_M   (ch5_txphdlyreset_m),
      .CH1_TXPHDLYTSTCLK_M  (ch5_txphdlytstclk_m),
      .CH1_TXPHSETINITREQ_M (ch5_txphsetinitreq_m),
      .CH1_TXPHSHIFT180_M   (ch5_txphshift180_m),
      .CH1_TXPICODEOVRDEN_M (ch5_txpicodeovrden_m),
      .CH1_TXPICODERESET_M  (ch5_txpicodereset_m),
      .CH1_TXPIPPMEN_M      (ch5_txpippmen_m),
      .CH1_TXPIPPMSTEPSIZE_M(ch5_txpippmstepsize_m),
      .CH1_TXPISOPD_M       (ch5_txpisopd_m),
      .CH1_TXPMARESETMASK_M (ch5_txpmaresetmask_m),
      .CH1_TXPOLARITY_M     (ch5_txpolarity_m),
      .CH1_TXPOSTCURSOR_M   (ch5_txpostcursor_m),
      .CH1_TXPRBSFORCEERR_M (ch5_txprbsforceerr_m),
      .CH1_TXPRBSSEL_M      (ch5_txprbssel_m),
      .CH1_TXPRECURSOR_M    (ch5_txprecursor_m),
      .CH1_TXPROGDIVRESET_M (ch5_txprogdivreset_m),
      .CH1_TXRATE_M         (ch5_txrate_m),
      .CH1_TXRESETMODE_M    (ch5_txresetmode_m),
      .CH1_TXSEQUENCE_M     (ch5_txsequence_m),
      .CH1_TXSWING_M        (ch5_txswing_m),
      .CH1_TXSYNCALLIN_M    (ch5_txsyncallin_m),
      .CH1_TXUSERRDY_M      (ch5_txuserrdy_m),
      .CH1_TXUSRCLK_M       (ch5_txusrclk_m),
      .CH2_CDRBMCDRREQ_M    (ch6_cdrbmcdrreq_m),
      .CH2_CDRFREQOS_M      (ch6_cdrfreqos_m),
      .CH2_CDRINCPCTRL_M    (ch6_cdrincpctrl_m),
      .CH2_CDRSTEPDIR_M     (ch6_cdrstepdir_m),
      .CH2_CDRSTEPSQ_M      (ch6_cdrstepsq_m),
      .CH2_CDRSTEPSX_M      (ch6_cdrstepsx_m),
    //.CH2_CFOKOVWRFINISH_M (ch6_cfokovwrfinish_m),
    //.CH2_CFOKOVWRPULSE_M  (ch6_cfokovwrpulse_m),
    //.CH2_CFOKOVWRSTART_M  (ch6_cfokovwrstart_m),
      .CH2_CLKRSVD0_M       (ch6_clkrsvd0_m),
      .CH2_CLKRSVD1_M       (ch6_clkrsvd1_m),
      .CH2_DMONFIFORESET_M  (ch6_dmonfiforeset_m),
      .CH2_DMONITORCLK_M    (ch6_dmonitorclk_m),
      .CH2_EYESCANRESET_M   (ch6_eyescanreset_m),
      .CH2_EYESCANTRIGGER_M (ch6_eyescantrigger_m),
      .CH2_GTRSVD_M         (ch6_gtrsvd_m),
      .CH2_GTRXRESET_M      (ch6_gtrxreset_m),
      .CH2_GTTXRESET_M      (ch6_gttxreset_m),
      .CH2_HSDPPCSRESET_M   (ch6_hsdppcsreset_m),
      .CH2_ILORESETMASK_M   (ch6_iloresetmask_m),
      .CH2_ILORESET_M       (ch6_iloreset_m),
      .CH2_LOOPBACK_M       (ch6_loopback_m),
      .CH2_PCIERSTB_M       (ch6_pcierstb_m),
      .CH2_PCSRSVDIN_M      (ch6_pcsrsvdin_m),
      .CH2_PHYESMADAPTSAVE_M(ch6_phyesmadaptsave_m),
      .CH2_RXCDRHOLD_M      (ch6_rxcdrhold_m),
      .CH2_RXCDROVRDEN_M    (ch6_rxcdrovrden_m),
      .CH2_RXCDRRESET_M     (ch6_rxcdrreset_m),
      .CH2_RXCHBONDI_M      (ch6_rxchbondi_m),
      .CH2_RXDAPICODEOVRDEN_M(ch6_rxdapicodeovrden_m),
      .CH2_RXDAPICODERESET_M(ch6_rxdapicodereset_m),
      .CH2_RXDLYALIGNREQ_M  (ch6_rxdlyalignreq_m),
      .CH2_RXEQTRAINING_M   (ch6_rxeqtraining_m),
      .CH2_RXGEARBOXSLIP_M  (ch6_rxgearboxslip_m),
      .CH2_RXLATCLK_M       (ch6_rxlatclk_m),
      .CH2_RXLPMEN_M        (ch6_rxlpmen_m),
      .CH2_RXMLDCHAINDONE_M (ch6_rxmldchaindone_m),
      .CH2_RXMLDCHAINREQ_M  (ch6_rxmldchainreq_m),
      .CH2_RXMLFINEALIGNREQ_M(ch6_rxmlfinealignreq_m),
      .CH2_RXOOBRESET_M     (ch6_rxoobreset_m),
      .CH2_RXPCSRESETMASK_M (ch6_rxpcsresetmask_m),
      .CH2_RXPD_M           (ch6_rxpd_m),
      .CH2_RXPHALIGNREQ_M   (ch6_rxphalignreq_m),
      .CH2_RXPHALIGNRESETMASK_M(ch6_rxphalignresetmask_m),
      .CH2_RXPHDLYPD_M      (ch6_rxphdlypd_m),
      .CH2_RXPHDLYRESET_M   (ch6_rxphdlyreset_m),
      .CH2_RXPHSETINITREQ_M (ch6_rxphsetinitreq_m),
      .CH2_RXPHSHIFT180_M   (ch6_rxphshift180_m),
      .CH2_RXPMARESETMASK_M (ch6_rxpmaresetmask_m),
      .CH2_RXPOLARITY_M     (ch6_rxpolarity_m),
      .CH2_RXPRBSCNTRESET_M (ch6_rxprbscntreset_m),
      .CH2_RXPRBSSEL_M      (ch6_rxprbssel_m),
      .CH2_RXPROGDIVRESET_M (ch6_rxprogdivreset_m),
      .CH2_RXRATE_M         (ch6_rxrate_m),
      .CH2_RXRESETMODE_M    (ch6_rxresetmode_m),
      .CH2_RXSLIDE_M        (ch6_rxslide_m),
      .CH2_RXSYNCALLIN_M    (ch6_rxsyncallin_m),
      .CH2_RXTERMINATION_M  (ch6_rxtermination_m),
      .CH2_RXUSERRDY_M      (ch6_rxuserrdy_m),
      .CH2_RXUSRCLK_M       (ch6_rxusrclk_m),
      .CH2_TSTIN_M          (ch6_tstin_m),
      .CH2_TXCOMINIT_M      (ch6_txcominit_m),
      .CH2_TXCOMSAS_M       (ch6_txcomsas_m),
      .CH2_TXCOMWAKE_M      (ch6_txcomwake_m),
      .CH2_TXCTRL0_M        (ch6_txctrl0_m),
      .CH2_TXCTRL1_M        (ch6_txctrl1_m),
      .CH2_TXCTRL2_M        (ch6_txctrl2_m),
      .CH2_TXDAPICODEOVRDEN_M(ch6_txdapicodeovrden_m),
      .CH2_TXDAPICODERESET_M(ch6_txdapicodereset_m),
      .CH2_TXDATAEXTENDRSVD_M(ch6_txdataextendrsvd_m),
      .CH2_TXDATA_M         (ch6_txdata_m),
      .CH2_TXDEEMPH_M       (ch6_txdeemph_m),
      .CH2_TXDETECTRX_M     (ch6_txdetectrx_m),
      .CH2_TXDIFFCTRL_M     (ch6_txdiffctrl_m),
      .CH2_TXDLYALIGNREQ_M  (ch6_txdlyalignreq_m),
      .CH2_TXELECIDLE_M     (ch6_txelecidle_m),
      .CH2_TXHEADER_M       (ch6_txheader_m),
      .CH2_TXINHIBIT_M      (ch6_txinhibit_m),
      .CH2_TXLATCLK_M       (ch6_txlatclk_m),
      .CH2_TXMAINCURSOR_M   (ch6_txmaincursor_m),
      .CH2_TXMARGIN_M       (ch6_txmargin_m),
      .CH2_TXMLDCHAINDONE_M (ch6_txmldchaindone_m),
      .CH2_TXMLDCHAINREQ_M  (ch6_txmldchainreq_m),
      .CH2_TXONESZEROS_M    (ch6_txoneszeros_m),
      .CH2_TXPAUSEDELAYALIGN_M(ch6_txpausedelayalign_m),
      .CH2_TXPCSRESETMASK_M (ch6_txpcsresetmask_m),
      .CH2_TXPD_M           (ch6_txpd_m),
      .CH2_TXPHALIGNREQ_M   (ch6_txphalignreq_m),
      .CH2_TXPHALIGNRESETMASK_M(ch6_txphalignresetmask_m),
      .CH2_TXPHDLYPD_M      (ch6_txphdlypd_m),
      .CH2_TXPHDLYRESET_M   (ch6_txphdlyreset_m),
      .CH2_TXPHDLYTSTCLK_M  (ch6_txphdlytstclk_m),
      .CH2_TXPHSETINITREQ_M (ch6_txphsetinitreq_m),
      .CH2_TXPHSHIFT180_M   (ch6_txphshift180_m),
      .CH2_TXPICODEOVRDEN_M (ch6_txpicodeovrden_m),
      .CH2_TXPICODERESET_M  (ch6_txpicodereset_m),
      .CH2_TXPIPPMEN_M      (ch6_txpippmen_m),
      .CH2_TXPIPPMSTEPSIZE_M(ch6_txpippmstepsize_m),
      .CH2_TXPISOPD_M       (ch6_txpisopd_m),
      .CH2_TXPMARESETMASK_M (ch6_txpmaresetmask_m),
      .CH2_TXPOLARITY_M     (ch6_txpolarity_m),
      .CH2_TXPOSTCURSOR_M   (ch6_txpostcursor_m),
      .CH2_TXPRBSFORCEERR_M (ch6_txprbsforceerr_m),
      .CH2_TXPRBSSEL_M      (ch6_txprbssel_m),
      .CH2_TXPRECURSOR_M    (ch6_txprecursor_m),
      .CH2_TXPROGDIVRESET_M (ch6_txprogdivreset_m),
      .CH2_TXRATE_M         (ch6_txrate_m),
      .CH2_TXRESETMODE_M    (ch6_txresetmode_m),
      .CH2_TXSEQUENCE_M     (ch6_txsequence_m),
      .CH2_TXSWING_M        (ch6_txswing_m),
      .CH2_TXSYNCALLIN_M    (ch6_txsyncallin_m),
      .CH2_TXUSERRDY_M      (ch6_txuserrdy_m),
      .CH2_TXUSRCLK_M       (ch6_txusrclk_m),
      .CH3_CDRBMCDRREQ_M    (ch7_cdrbmcdrreq_m),
      .CH3_CDRFREQOS_M      (ch7_cdrfreqos_m),
      .CH3_CDRINCPCTRL_M    (ch7_cdrincpctrl_m),
      .CH3_CDRSTEPDIR_M     (ch7_cdrstepdir_m),
      .CH3_CDRSTEPSQ_M      (ch7_cdrstepsq_m),
      .CH3_CDRSTEPSX_M      (ch7_cdrstepsx_m),
    //.CH3_CFOKOVWRFINISH_M (ch7_cfokovwrfinish_m),
    //.CH3_CFOKOVWRPULSE_M  (ch7_cfokovwrpulse_m),
    //.CH3_CFOKOVWRSTART_M  (ch7_cfokovwrstart_m),
      .CH3_CLKRSVD0_M       (ch7_clkrsvd0_m),
      .CH3_CLKRSVD1_M       (ch7_clkrsvd1_m),
      .CH3_DMONFIFORESET_M  (ch7_dmonfiforeset_m),
      .CH3_DMONITORCLK_M    (ch7_dmonitorclk_m),
      .CH3_EYESCANRESET_M   (ch7_eyescanreset_m),
      .CH3_EYESCANTRIGGER_M (ch7_eyescantrigger_m),
      .CH3_GTRSVD_M         (ch7_gtrsvd_m),
      .CH3_GTRXRESET_M      (ch7_gtrxreset_m),
      .CH3_GTTXRESET_M      (ch7_gttxreset_m),
      .CH3_HSDPPCSRESET_M   (ch7_hsdppcsreset_m),
      .CH3_ILORESETMASK_M   (ch7_iloresetmask_m),
      .CH3_ILORESET_M       (ch7_iloreset_m),
      .CH3_LOOPBACK_M       (ch7_loopback_m),
      .CH3_PCIERSTB_M       (ch7_pcierstb_m),
      .CH3_PCSRSVDIN_M      (ch7_pcsrsvdin_m),
      .CH3_PHYESMADAPTSAVE_M(ch7_phyesmadaptsave_m),
      .CH3_RXCDRHOLD_M      (ch7_rxcdrhold_m),
      .CH3_RXCDROVRDEN_M    (ch7_rxcdrovrden_m),
      .CH3_RXCDRRESET_M     (ch7_rxcdrreset_m),
      .CH3_RXCHBONDI_M      (ch7_rxchbondi_m),
      .CH3_RXDAPICODEOVRDEN_M(ch7_rxdapicodeovrden_m),
      .CH3_RXDAPICODERESET_M(ch7_rxdapicodereset_m),
      .CH3_RXDLYALIGNREQ_M  (ch7_rxdlyalignreq_m),
      .CH3_RXEQTRAINING_M   (ch7_rxeqtraining_m),
      .CH3_RXGEARBOXSLIP_M  (ch7_rxgearboxslip_m),
      .CH3_RXLATCLK_M       (ch7_rxlatclk_m),
      .CH3_RXLPMEN_M        (ch7_rxlpmen_m),
      .CH3_RXMLDCHAINDONE_M (ch7_rxmldchaindone_m),
      .CH3_RXMLDCHAINREQ_M  (ch7_rxmldchainreq_m),
      .CH3_RXMLFINEALIGNREQ_M(ch7_rxmlfinealignreq_m),
      .CH3_RXOOBRESET_M     (ch7_rxoobreset_m),
      .CH3_RXPCSRESETMASK_M (ch7_rxpcsresetmask_m),
      .CH3_RXPD_M           (ch7_rxpd_m),
      .CH3_RXPHALIGNREQ_M   (ch7_rxphalignreq_m),
      .CH3_RXPHALIGNRESETMASK_M(ch7_rxphalignresetmask_m),
      .CH3_RXPHDLYPD_M      (ch7_rxphdlypd_m),
      .CH3_RXPHDLYRESET_M   (ch7_rxphdlyreset_m),
      .CH3_RXPHSETINITREQ_M (ch7_rxphsetinitreq_m),
      .CH3_RXPHSHIFT180_M   (ch7_rxphshift180_m),
      .CH3_RXPMARESETMASK_M (ch7_rxpmaresetmask_m),
      .CH3_RXPOLARITY_M     (ch7_rxpolarity_m),
      .CH3_RXPRBSCNTRESET_M (ch7_rxprbscntreset_m),
      .CH3_RXPRBSSEL_M      (ch7_rxprbssel_m),
      .CH3_RXPROGDIVRESET_M (ch7_rxprogdivreset_m),
      .CH3_RXRATE_M         (ch7_rxrate_m),
      .CH3_RXRESETMODE_M    (ch7_rxresetmode_m),
      .CH3_RXSLIDE_M        (ch7_rxslide_m),
      .CH3_RXSYNCALLIN_M    (ch7_rxsyncallin_m),
      .CH3_RXTERMINATION_M  (ch7_rxtermination_m),
      .CH3_RXUSERRDY_M      (ch7_rxuserrdy_m),
      .CH3_RXUSRCLK_M       (ch7_rxusrclk_m),
      .CH3_TSTIN_M          (ch7_tstin_m),
      .CH3_TXCOMINIT_M      (ch7_txcominit_m),
      .CH3_TXCOMSAS_M       (ch7_txcomsas_m),
      .CH3_TXCOMWAKE_M      (ch7_txcomwake_m),
      .CH3_TXCTRL0_M        (ch7_txctrl0_m),
      .CH3_TXCTRL1_M        (ch7_txctrl1_m),
      .CH3_TXCTRL2_M        (ch7_txctrl2_m),
      .CH3_TXDAPICODEOVRDEN_M(ch7_txdapicodeovrden_m),
      .CH3_TXDAPICODERESET_M(ch7_txdapicodereset_m),
      .CH3_TXDATAEXTENDRSVD_M(ch7_txdataextendrsvd_m),
      .CH3_TXDATA_M         (ch7_txdata_m),
      .CH3_TXDEEMPH_M       (ch7_txdeemph_m),
      .CH3_TXDETECTRX_M     (ch7_txdetectrx_m),
      .CH3_TXDIFFCTRL_M     (ch7_txdiffctrl_m),
      .CH3_TXDLYALIGNREQ_M  (ch7_txdlyalignreq_m),
      .CH3_TXELECIDLE_M     (ch7_txelecidle_m),
      .CH3_TXHEADER_M       (ch7_txheader_m),
      .CH3_TXINHIBIT_M      (ch7_txinhibit_m),
      .CH3_TXLATCLK_M       (ch7_txlatclk_m),
      .CH3_TXMAINCURSOR_M   (ch7_txmaincursor_m),
      .CH3_TXMARGIN_M       (ch7_txmargin_m),
      .CH3_TXMLDCHAINDONE_M (ch7_txmldchaindone_m),
      .CH3_TXMLDCHAINREQ_M  (ch7_txmldchainreq_m),
      .CH3_TXONESZEROS_M    (ch7_txoneszeros_m),
      .CH3_TXPAUSEDELAYALIGN_M(ch7_txpausedelayalign_m),
      .CH3_TXPCSRESETMASK_M (ch7_txpcsresetmask_m),
      .CH3_TXPD_M           (ch7_txpd_m),
      .CH3_TXPHALIGNREQ_M   (ch7_txphalignreq_m),
      .CH3_TXPHALIGNRESETMASK_M(ch7_txphalignresetmask_m),
      .CH3_TXPHDLYPD_M      (ch7_txphdlypd_m),
      .CH3_TXPHDLYRESET_M   (ch7_txphdlyreset_m),
      .CH3_TXPHDLYTSTCLK_M  (ch7_txphdlytstclk_m),
      .CH3_TXPHSETINITREQ_M (ch7_txphsetinitreq_m),
      .CH3_TXPHSHIFT180_M   (ch7_txphshift180_m),
      .CH3_TXPICODEOVRDEN_M (ch7_txpicodeovrden_m),
      .CH3_TXPICODERESET_M  (ch7_txpicodereset_m),
      .CH3_TXPIPPMEN_M      (ch7_txpippmen_m),
      .CH3_TXPIPPMSTEPSIZE_M(ch7_txpippmstepsize_m),
      .CH3_TXPISOPD_M       (ch7_txpisopd_m),
      .CH3_TXPMARESETMASK_M (ch7_txpmaresetmask_m),
      .CH3_TXPOLARITY_M     (ch7_txpolarity_m),
      .CH3_TXPOSTCURSOR_M   (ch7_txpostcursor_m),
      .CH3_TXPRBSFORCEERR_M (ch7_txprbsforceerr_m),
      .CH3_TXPRBSSEL_M      (ch7_txprbssel_m),
      .CH3_TXPRECURSOR_M    (ch7_txprecursor_m),
      .CH3_TXPROGDIVRESET_M (ch7_txprogdivreset_m),
      .CH3_TXRATE_M         (ch7_txrate_m),
      .CH3_TXRESETMODE_M    (ch7_txresetmode_m),
      .CH3_TXSEQUENCE_M     (ch7_txsequence_m),
      .CH3_TXSWING_M        (ch7_txswing_m),
      .CH3_TXSYNCALLIN_M    (ch7_txsyncallin_m),
      .CH3_TXUSERRDY_M      (ch7_txuserrdy_m),
      .CH3_TXUSRCLK_M       (ch7_txusrclk_m),

      .CTRLRSVDIN0_M        (q1_ctrlrsvdin0_m),
      .CTRLRSVDIN1_M        (q1_ctrlrsvdin1_m),

      .DEBUGTRACECLK_M        (q1_debugtraceclk_m),
      .DEBUGTRACEREADY_M      (q1_debugtracetready_m),
      .GPI_M                  (q1_gpi_m),
    //.HSCLK0_GTGREFCLK2LCPLL_M(q1_hsclk0_gtgrefclk2lcpll_m),
    //.HSCLK0_GTGREFCLK2RPLL_M(q1_hsclk0_gtgrefclk2rpll_m),
      .HSCLK0_LCPLLCLKRSVD0_M (q1_hsclk0_lcpllclkrsvd0_m),
      .HSCLK0_LCPLLCLKRSVD1_M (q1_hsclk0_lcpllclkrsvd1_m),
      .HSCLK0_LCPLLFBDIV_M    (q1_hsclk0_lcpllfbdiv_m),
      .HSCLK0_LCPLLPD_M       (q1_hsclk0_lcpllpd_m),
      .HSCLK0_LCPLLREFCLKSEL_M(q1_hsclk0_lcpllrefclksel_m),
      .HSCLK0_LCPLLRESETBYPASSMODE_M(q1_hsclk0_lcpllresetbypassmode_m),
      .HSCLK0_LCPLLRESETMASK_M(q1_hsclk0_lcpllresetmask_m),
      .HSCLK0_LCPLLRESET_M    (q1_hsclk0_lcpllreset_m),
      .HSCLK0_LCPLLRSVD0_M    (q1_hsclk0_lcpllrsvd0_m),
      .HSCLK0_LCPLLRSVD1_M    (q1_hsclk0_lcpllrsvd1_m),
      .HSCLK0_LCPLLSDMDATA_M  (q1_hsclk0_lcpllsdmdata_m),
      .HSCLK0_LCPLLSDMTOGGLE_M(q1_hsclk0_lcpllsdmtoggle_m),
      .HSCLK0_RPLLCLKRSVD0_M  (q1_hsclk0_rpllclkrsvd0_m),
      .HSCLK0_RPLLCLKRSVD1_M  (q1_hsclk0_rpllclkrsvd1_m),
      .HSCLK0_RPLLFBDIV_M     (q1_hsclk0_rpllfbdiv_m),
      .HSCLK0_RPLLPD_M        (q1_hsclk0_rpllpd_m),
      .HSCLK0_RPLLREFCLKSEL_M (q1_hsclk0_rpllrefclksel_m),
      .HSCLK0_RPLLRESETBYPASSMODE_M(q1_hsclk0_rpllresetbypassmode_m),
      .HSCLK0_RPLLRESETMASK_M (q1_hsclk0_rpllresetmask_m),
      .HSCLK0_RPLLRESET_M     (q1_hsclk0_rpllreset_m),
      .HSCLK0_RPLLRSVD0_M     (q1_hsclk0_rpllrsvd0_m),
      .HSCLK0_RPLLRSVD1_M     (q1_hsclk0_rpllrsvd1_m),
      .HSCLK0_RPLLSDMDATA_M   (q1_hsclk0_rpllsdmdata_m),
      .HSCLK0_RPLLSDMTOGGLE_M (q1_hsclk0_rpllsdmtoggle_m),
    //.HSCLK1_GTGREFCLK2LCPLL_M(q1_hsclk1_gtgrefclk2lcpll_m),
    //.HSCLK1_GTGREFCLK2RPLL_M(q1_hsclk1_gtgrefclk2rpll_m),
      .HSCLK1_LCPLLCLKRSVD0_M (q1_hsclk1_lcpllclkrsvd0_m),
      .HSCLK1_LCPLLCLKRSVD1_M (q1_hsclk1_lcpllclkrsvd1_m),
      .HSCLK1_LCPLLFBDIV_M    (q1_hsclk1_lcpllfbdiv_m),
      .HSCLK1_LCPLLPD_M       (q1_hsclk1_lcpllpd_m),
      .HSCLK1_LCPLLREFCLKSEL_M(q1_hsclk1_lcpllrefclksel_m),
      .HSCLK1_LCPLLRESETBYPASSMODE_M(q1_hsclk1_lcpllresetbypassmode_m),
      .HSCLK1_LCPLLRESETMASK_M(q1_hsclk1_lcpllresetmask_m),
      .HSCLK1_LCPLLRESET_M    (q1_hsclk1_lcpllreset_m),
      .HSCLK1_LCPLLRSVD0_M    (q1_hsclk1_lcpllrsvd0_m),
      .HSCLK1_LCPLLRSVD1_M    (q1_hsclk1_lcpllrsvd1_m),
      .HSCLK1_LCPLLSDMDATA_M  (q1_hsclk1_lcpllsdmdata_m),
      .HSCLK1_LCPLLSDMTOGGLE_M(q1_hsclk1_lcpllsdmtoggle_m),
      .HSCLK1_RPLLCLKRSVD0_M  (q1_hsclk1_rpllclkrsvd0_m),
      .HSCLK1_RPLLCLKRSVD1_M  (q1_hsclk1_rpllclkrsvd1_m),
      .HSCLK1_RPLLFBDIV_M     (q1_hsclk1_rpllfbdiv_m),
      .HSCLK1_RPLLPD_M        (q1_hsclk1_rpllpd_m),
      .HSCLK1_RPLLREFCLKSEL_M (q1_hsclk1_rpllrefclksel_m),
      .HSCLK1_RPLLRESETBYPASSMODE_M(q1_hsclk1_rpllresetbypassmode_m),
      .HSCLK1_RPLLRESETMASK_M (q1_hsclk1_rpllresetmask_m),
      .HSCLK1_RPLLRESET_M     (q1_hsclk1_rpllreset_m),
      .HSCLK1_RPLLRSVD0_M     (q1_hsclk1_rpllrsvd0_m),
      .HSCLK1_RPLLRSVD1_M     (q1_hsclk1_rpllrsvd1_m),
      .HSCLK1_RPLLSDMDATA_M   (q1_hsclk1_rpllsdmdata_m),
      .HSCLK1_RPLLSDMTOGGLE_M (q1_hsclk1_rpllsdmtoggle_m),
      .M0_AXIS_TREADY_M       (s3_axis_tready_m),
      .M1_AXIS_TREADY_M       (s4_axis_tready_m),
      .M2_AXIS_TREADY_M       (s5_axis_tready_m),
      .MSTRXRESET_M           ({ch7_mstrxreset_m,ch6_mstrxreset_m,ch5_mstrxreset_m,ch4_mstrxreset_m}),
      .MSTTXRESET_M           ({ch7_msttxreset_m,ch6_msttxreset_m,ch5_msttxreset_m,ch4_msttxreset_m}),
      .PCIELINKREACHTARGET_M  (q1_pcielinkreachtarget_m),
      .PCIELTSSM_M            (q1_pcieltssm_m),
      .RCALENB_M              (q1_rcalenb_m),
    //.REFCLK0_CEB_M          (q1_refclk0_ceb_m),
      .REFCLK0_CLKTESTSIG_M   (q1_refclk0_clktestsig_m),
      .REFCLK0_GTREFCLKPD_M   (q1_refclk0_gtrefclkpd_m),
    //.REFCLK1_CEB_M          (q1_refclk1_ceb_m),
      .REFCLK1_CLKTESTSIG_M   (q1_refclk1_clktestsig_m),
      .REFCLK1_GTREFCLKPD_M   (q1_refclk1_gtrefclkpd_m),
      .RXMARGINREQCMD_M       (q1_rxmarginreqcmd_m),
      .RXMARGINREQLANENUM_M   (q1_rxmarginreqlanenum_m),
      .RXMARGINREQPAYLD_M     (q1_rxmarginreqpayld_m),
      .RXMARGINREQREQ_M       (q1_rxmarginreqreq_m),
      .RXMARGINRESACK_M       (q1_rxmarginresack_m),
      .S0_AXIS_TDATA_M        (m3_axis_tdata_m),
      .S0_AXIS_TLAST_M        (m3_axis_tlast_m),
      .S0_AXIS_TVALID_M       (m3_axis_tvalid_m),
      .S1_AXIS_TDATA_M        (m4_axis_tdata_m),
      .S1_AXIS_TLAST_M        (m4_axis_tlast_m),
      .S1_AXIS_TVALID_M       (m4_axis_tvalid_m),
      .S2_AXIS_TDATA_M        (m5_axis_tdata_m),
      .S2_AXIS_TLAST_M        (m5_axis_tlast_m),
      .S2_AXIS_TVALID_M       (m5_axis_tvalid_m),
      .TRIGACKOUT0_M          (q1_trigackout0_m),
      .TRIGIN0_M              (q1_trigin0_m),
      .UBENABLE_M             (q1_ubenable_m),
      .UBINTR_M               (q1_ubintr_m),
      .UBIOLMBRST_M           (q1_ubiolmbrst_m),
      .UBMBRST_M              (q1_ubmbrst_m),
      .UBRXUART_M             (q1_ubrxuart_m),
      .APB3PRDATA_M           (q1_apb3prdata_m),
      .APB3PREADY_M           (q1_apb3pready_m),
      .APB3PSLVERR_M          (q1_apb3pslverr_m),
      .CH0_BUFGTCEMASK_M      (ch4_bufgtcemask_m),
      .CH0_BUFGTCE_M          (ch4_bufgtce_m),
      .CH0_BUFGTDIV_M         (ch4_bufgtdiv_m),
      .CH0_BUFGTRSTMASK_M     (ch4_bufgtrstmask_m),
      .CH0_BUFGTRST_M         (ch4_bufgtrst_m),
    //.CH0_CFOKOVWRRDY0_M     (ch4_cfokovwrrdy0_m),
    //.CH0_CFOKOVWRRDY1_M     (ch4_cfokovwrrdy1_m),
      .CH0_DMONITOROUT_M      (ch4_dmonitorout_m),
      .CH0_EYESCANDATAERROR_M (ch4_eyescandataerror_m),
      .CH0_ILORESETDONE_M     (ch4_iloresetdone_m),
      .CH0_PCSRSVDOUT_M       (ch4_pcsrsvdout_m),
      .CH0_PINRSVDAS_M        (ch4_pinrsvdas_m),
      .CH0_PHYREADY_M         (ch4_phyready_m),
      .CH0_PHYSTATUS_M        (ch4_phystatus_m),
    //.CH0_PINRSRVDAS_M       (ch4_pinrsrvdas_m),
      .CH0_RESETEXCEPTION_M   (ch4_resetexception_m),
      .CH0_RX10GSTAT_M        (ch4_rx10gstat_m),
      .CH0_RXBUFSTATUS_M      (ch4_rxbufstatus_m),
      .CH0_RXBYTEISALIGNED_M  (ch4_rxbyteisaligned_m),
      .CH0_RXBYTEREALIGN_M    (ch4_rxbyterealign_m),
      .CH0_RXCDRLOCK_M        (ch4_rxcdrlock_m),
      .CH0_RXCDRPHDONE_M      (ch4_rxcdrphdone_m),
      .CH0_RXCHANBONDSEQ_M    (ch4_rxchanbondseq_m),
      .CH0_RXCHANISALIGNED_M  (ch4_rxchanisaligned_m),
      .CH0_RXCHANREALIGN_M    (ch4_rxchanrealign_m),
      .CH0_RXCHBONDO_M        (ch4_rxchbondo_m),
      .CH0_RXCLKCORCNT_M      (ch4_rxclkcorcnt_m),
      .CH0_RXCOMINITDET_M     (ch4_rxcominitdet_m),
      .CH0_RXCOMMADET_M       (ch4_rxcommadet_m),
      .CH0_RXCOMSASDET_M      (ch4_rxcomsasdet_m),
      .CH0_RXCOMWAKEDET_M     (ch4_rxcomwakedet_m),
      .CH0_RXCTRL0_M          (ch4_rxctrl0_m),
      .CH0_RXCTRL1_M          (ch4_rxctrl1_m),
      .CH0_RXCTRL2_M          (ch4_rxctrl2_m),
      .CH0_RXCTRL3_M          (ch4_rxctrl3_m),
      .CH0_RXDATAEXTENDRSVD_M (ch4_rxdataextendrsvd_m),
      .CH0_RXDATAVALID_M      (ch4_rxdatavalid_m),
      .CH0_RXDATA_M           (ch4_rxdata_m),
      .CH0_RXDCCDONE_M        (ch4_rxdccdone_m),
      .CH0_RXDLYALIGNERR_M    (ch4_rxdlyalignerr_m),
      .CH0_RXDLYALIGNPROG_M   (ch4_rxdlyalignprog_m),
      .CH0_RXELECIDLE_M       (ch4_rxelecidle_m),
      .CH0_RXFINEALIGNDONE_M  (ch4_rxfinealigndone_m),
      .CH0_RXHEADERVALID_M    (ch4_rxheadervalid_m),
      .CH0_RXHEADER_M         (ch4_rxheader_m),
      .CH0_RXOSINTDONE_M      (ch4_rxosintdone_m),
      .CH0_RXOSINTSTARTED_M   (ch4_rxosintstarted_m),
      .CH0_RXOSINTSTROBEDONE_M(ch4_rxosintstrobedone_m),
      .CH0_RXOSINTSTROBESTARTED_M(ch4_rxosintstrobestarted_m),
      .CH0_RXPHALIGNDONE_M    (ch4_rxphaligndone_m),
      .CH0_RXPHALIGNERR_M     (ch4_rxphalignerr_m),
      .CH0_RXPHDLYRESETDONE_M (ch4_rxphdlyresetdone_m),
      .CH0_RXPHSETINITDONE_M  (ch4_rxphsetinitdone_m),
      .CH0_RXPHSHIFT180DONE_M (ch4_rxphshift180done_m),
      .CH0_RXPMARESETDONE_M   (ch4_rxpmaresetdone_m),
      .CH0_RXPRBSERR_M        (ch4_rxprbserr_m),
      .CH0_RXPRBSLOCKED_M     (ch4_rxprbslocked_m),
    //.CH0_RXPRGDIVRESETDONE_M(ch4_rxprgdivresetdone_m),
      .CH0_RXRESETDONE_M      (ch4_rxresetdone_m),
      .CH0_RXSLIDERDY_M       (ch4_rxsliderdy_m),
      .CH0_RXSTARTOFSEQ_M     (ch4_rxstartofseq_m),
      .CH0_RXSTATUS_M         (ch4_rxstatus_m),
      .CH0_RXSYNCDONE_M       (ch4_rxsyncdone_m),
      .CH0_RXVALID_M          (ch4_rxvalid_m),

      .CH0_TSTCLK0_M(ch4_tstclk0_m),
      .CH0_TSTCLK1_M(ch4_tstclk1_m),
      .CH1_TSTCLK0_M(ch5_tstclk0_m),
      .CH1_TSTCLK1_M(ch5_tstclk1_m),
      .CH2_TSTCLK0_M(ch6_tstclk0_m),
      .CH2_TSTCLK1_M(ch6_tstclk1_m),
      .CH3_TSTCLK0_M(ch7_tstclk0_m),
      .CH3_TSTCLK1_M(ch7_tstclk1_m),

      .CH0_TX10GSTAT_M      (ch4_tx10gstat_m),
      .CH0_TXBUFSTATUS_M    (ch4_txbufstatus_m),
      .CH0_TXCOMFINISH_M    (ch4_txcomfinish_m),
      .CH0_TXDCCDONE_M      (ch4_txdccdone_m),
      .CH0_TXDLYALIGNERR_M  (ch4_txdlyalignerr_m),
      .CH0_TXDLYALIGNPROG_M (ch4_txdlyalignprog_m),
      .CH0_TXOUTCLK_M       (ch4_txoutclk_m),
      .CH0_TXPHALIGNDONE_M  (ch4_txphaligndone_m),
      .CH0_TXPHALIGNERR_M   (ch4_txphalignerr_m),
      .CH0_TXPHALIGNOUTRSVD_M(ch4_txphalignoutrsvd_m),
      .CH0_TXPHDLYRESETDONE_M(ch4_txphdlyresetdone_m),
      .CH0_TXPHSETINITDONE_M(ch4_txphsetinitdone_m),
      .CH0_CFOKOVRDFINISH_M (ch4_cfokovrdfinish_m),

      .CH0_CFOKOVRDSTART_M  (ch4_cfokovrdstart_m),
      .CH1_CFOKOVRDSTART_M  (ch5_cfokovrdstart_m),
      .CH2_CFOKOVRDSTART_M  (ch6_cfokovrdstart_m),
      .CH3_CFOKOVRDSTART_M  (ch7_cfokovrdstart_m),
      .CH1_CFOKOVRDFINISH_M (ch5_cfokovrdfinish_m),
      .CH2_CFOKOVRDFINISH_M (ch6_cfokovrdfinish_m),
      .CH3_CFOKOVRDFINISH_M (ch7_cfokovrdfinish_m),
      .CH0_CFOKOVRDPULSE_M  (ch4_cfokovrdpulse_m),
      .CH1_CFOKOVRDPULSE_M  (ch5_cfokovrdpulse_m),
      .CH2_CFOKOVRDPULSE_M  (ch6_cfokovrdpulse_m),
      .CH3_CFOKOVRDPULSE_M  (ch7_cfokovrdpulse_m),
      .CH0_CFOKOVRDRDY0_M   (ch4_cfokovrdrdy0_m),
      .CH0_CFOKOVRDRDY1_M   (ch4_cfokovrdrdy1_m),
      .CH1_CFOKOVRDRDY0_M   (ch5_cfokovrdrdy0_m),
      .CH1_CFOKOVRDRDY1_M   (ch5_cfokovrdrdy1_m),
      .CH2_CFOKOVRDRDY0_M   (ch6_cfokovrdrdy0_m),
      .CH2_CFOKOVRDRDY1_M   (ch6_cfokovrdrdy1_m),
      .CH3_CFOKOVRDRDY0_M   (ch7_cfokovrdrdy0_m),
      .CH3_CFOKOVRDRDY1_M   (ch7_cfokovrdrdy1_m),
      .CH0_TXPHSHIFT180DONE_M(ch4_txphshift180done_m),
      .CH0_TXPMARESETDONE_M (ch4_txpmaresetdone_m),
    //.CH0_TXPRGDIVRESETDONE_M(ch4_txprgdivresetdone_m),
      .CH0_TXRESETDONE_M    (ch4_txresetdone_m),
      .CH0_TXSYNCDONE_M     (ch4_txsyncdone_m),
      .CH1_BUFGTCEMASK_M    (ch5_bufgtcemask_m),
      .CH1_BUFGTCE_M        (ch5_bufgtce_m),
      .CH1_BUFGTDIV_M       (ch5_bufgtdiv_m),
      .CH1_BUFGTRSTMASK_M   (ch5_bufgtrstmask_m),
      .CH1_BUFGTRST_M       (ch5_bufgtrst_m),
    //.CH1_CFOKOVWRRDY0_M   (ch5_cfokovwrrdy0_m),
    //.CH1_CFOKOVWRRDY1_M   (ch5_cfokovwrrdy1_m),
      .CH1_DMONITOROUT_M    (ch5_dmonitorout_m),
      .CH1_EYESCANDATAERROR_M(ch5_eyescandataerror_m),
      .CH1_ILORESETDONE_M   (ch5_iloresetdone_m),
      .CH1_PCSRSVDOUT_M     (ch5_pcsrsvdout_m),
      .CH1_PINRSVDAS_M      (ch5_pinrsvdas_m),
      .CH1_PHYREADY_M       (ch5_phyready_m),
      .CH1_PHYSTATUS_M      (ch5_phystatus_m),
    //.CH1_PINRSRVDAS_M     (ch5_pinrsrvdas_m),
      .CH1_RESETEXCEPTION_M (ch5_resetexception_m),
      .CH1_RX10GSTAT_M      (ch5_rx10gstat_m),
      .CH1_RXBUFSTATUS_M    (ch5_rxbufstatus_m),
      .CH1_RXBYTEISALIGNED_M(ch5_rxbyteisaligned_m),
      .CH1_RXBYTEREALIGN_M  (ch5_rxbyterealign_m),
      .CH1_RXCDRLOCK_M      (ch5_rxcdrlock_m),
      .CH1_RXCDRPHDONE_M    (ch5_rxcdrphdone_m),
      .CH1_RXCHANBONDSEQ_M  (ch5_rxchanbondseq_m),
      .CH1_RXCHANISALIGNED_M(ch5_rxchanisaligned_m),
      .CH1_RXCHANREALIGN_M  (ch5_rxchanrealign_m),
      .CH1_RXCHBONDO_M      (ch5_rxchbondo_m),
      .CH1_RXCLKCORCNT_M    (ch5_rxclkcorcnt_m),
      .CH1_RXCOMINITDET_M   (ch5_rxcominitdet_m),
      .CH1_RXCOMMADET_M     (ch5_rxcommadet_m),
      .CH1_RXCOMSASDET_M    (ch5_rxcomsasdet_m),
      .CH1_RXCOMWAKEDET_M   (ch5_rxcomwakedet_m),
      .CH1_RXCTRL0_M        (ch5_rxctrl0_m),
      .CH1_RXCTRL1_M        (ch5_rxctrl1_m),
      .CH1_RXCTRL2_M        (ch5_rxctrl2_m),
      .CH1_RXCTRL3_M        (ch5_rxctrl3_m),
      .CH1_RXDATAEXTENDRSVD_M(ch5_rxdataextendrsvd_m),
      .CH1_RXDATAVALID_M    (ch5_rxdatavalid_m),
      .CH1_RXDATA_M         (ch5_rxdata_m),
      .CH1_RXDCCDONE_M      (ch5_rxdccdone_m),
      .CH1_RXDLYALIGNERR_M  (ch5_rxdlyalignerr_m),
      .CH1_RXDLYALIGNPROG_M (ch5_rxdlyalignprog_m),
      .CH1_RXELECIDLE_M     (ch5_rxelecidle_m),
      .CH1_RXFINEALIGNDONE_M(ch5_rxfinealigndone_m),
      .CH1_RXHEADERVALID_M  (ch5_rxheadervalid_m),
      .CH1_RXHEADER_M       (ch5_rxheader_m),
      .CH1_RXOSINTDONE_M    (ch5_rxosintdone_m),
      .CH1_RXOSINTSTARTED_M (ch5_rxosintstarted_m),
      .CH1_RXOSINTSTROBEDONE_M(ch5_rxosintstrobedone_m),
      .CH1_RXOSINTSTROBESTARTED_M(ch5_rxosintstrobestarted_m),
      .CH1_RXPHALIGNDONE_M  (ch5_rxphaligndone_m),
      .CH1_RXPHALIGNERR_M   (ch5_rxphalignerr_m),
      .CH1_RXPHDLYRESETDONE_M(ch5_rxphdlyresetdone_m),
      .CH1_RXPHSETINITDONE_M(ch5_rxphsetinitdone_m),
      .CH1_RXPHSHIFT180DONE_M(ch5_rxphshift180done_m),
      .CH1_RXPMARESETDONE_M (ch5_rxpmaresetdone_m),
      .CH1_RXPRBSERR_M      (ch5_rxprbserr_m),
      .CH1_RXPRBSLOCKED_M   (ch5_rxprbslocked_m),
    //.CH1_RXPRGDIVRESETDONE_M(ch5_rxprgdivresetdone_m),
      .CH1_RXRESETDONE_M    (ch5_rxresetdone_m),
      .CH1_RXSLIDERDY_M     (ch5_rxsliderdy_m),
      .CH1_RXSTARTOFSEQ_M   (ch5_rxstartofseq_m),
      .CH1_RXSTATUS_M       (ch5_rxstatus_m),
      .CH1_RXSYNCDONE_M     (ch5_rxsyncdone_m),
      .CH1_RXVALID_M        (ch5_rxvalid_m),
      .CH1_TX10GSTAT_M      (ch5_tx10gstat_m),
      .CH1_TXBUFSTATUS_M    (ch5_txbufstatus_m),
      .CH1_TXCOMFINISH_M    (ch5_txcomfinish_m),
      .CH1_TXDCCDONE_M      (ch5_txdccdone_m),
      .CH1_TXDLYALIGNERR_M  (ch5_txdlyalignerr_m),
      .CH1_TXDLYALIGNPROG_M (ch5_txdlyalignprog_m),
      .CH1_TXPHALIGNDONE_M  (ch5_txphaligndone_m),
      .CH1_TXPHALIGNERR_M   (ch5_txphalignerr_m),
      .CH1_TXPHALIGNOUTRSVD_M(ch5_txphalignoutrsvd_m),
      .CH1_TXPHDLYRESETDONE_M(ch5_txphdlyresetdone_m),
      .CH1_TXPHSETINITDONE_M(ch5_txphsetinitdone_m),
      .CH1_TXPHSHIFT180DONE_M(ch5_txphshift180done_m),
      .CH1_TXPMARESETDONE_M (ch5_txpmaresetdone_m),
    //.CH1_TXPRGDIVRESETDONE_M(ch5_txprgdivresetdone_m),
      .CH1_TXRESETDONE_M    (ch5_txresetdone_m),
      .CH1_TXSYNCDONE_M     (ch5_txsyncdone_m),
      .CH2_BUFGTCEMASK_M    (ch6_bufgtcemask_m),
      .CH2_BUFGTCE_M        (ch6_bufgtce_m),
      .CH2_BUFGTDIV_M       (ch6_bufgtdiv_m),
      .CH2_BUFGTRSTMASK_M   (ch6_bufgtrstmask_m),
      .CH2_BUFGTRST_M       (ch6_bufgtrst_m),
    //.CH2_CFOKOVWRRDY0_M   (ch6_cfokovwrrdy0_m),
    //.CH2_CFOKOVWRRDY1_M   (ch6_cfokovwrrdy1_m),
      .CH2_DMONITOROUT_M    (ch6_dmonitorout_m),
      .CH2_EYESCANDATAERROR_M(ch6_eyescandataerror_m),
      .CH2_ILORESETDONE_M   (ch6_iloresetdone_m),
      .CH2_PCSRSVDOUT_M     (ch6_pcsrsvdout_m),
      .CH2_PINRSVDAS_M      (ch6_pinrsvdas_m),
      .CH2_PHYREADY_M       (ch6_phyready_m),
      .CH2_PHYSTATUS_M      (ch6_phystatus_m),
    //.CH2_PINRSRVDAS_M     (ch6_pinrsrvdas_m),
      .CH2_RESETEXCEPTION_M (ch6_resetexception_m),
      .CH2_RX10GSTAT_M      (ch6_rx10gstat_m),
      .CH2_RXBUFSTATUS_M    (ch6_rxbufstatus_m),
      .CH2_RXBYTEISALIGNED_M(ch6_rxbyteisaligned_m),
      .CH2_RXBYTEREALIGN_M  (ch6_rxbyterealign_m),
      .CH2_RXCDRLOCK_M      (ch6_rxcdrlock_m),
      .CH2_RXCDRPHDONE_M    (ch6_rxcdrphdone_m),
      .CH2_RXCHANBONDSEQ_M  (ch6_rxchanbondseq_m),
      .CH2_RXCHANISALIGNED_M(ch6_rxchanisaligned_m),
      .CH2_RXCHANREALIGN_M  (ch6_rxchanrealign_m),
      .CH2_RXCHBONDO_M      (ch6_rxchbondo_m),
      .CH2_RXCLKCORCNT_M    (ch6_rxclkcorcnt_m),
      .CH2_RXCOMINITDET_M   (ch6_rxcominitdet_m),
      .CH2_RXCOMMADET_M     (ch6_rxcommadet_m),
      .CH2_RXCOMSASDET_M    (ch6_rxcomsasdet_m),
      .CH2_RXCOMWAKEDET_M   (ch6_rxcomwakedet_m),
      .CH2_RXCTRL0_M        (ch6_rxctrl0_m),
      .CH2_RXCTRL1_M        (ch6_rxctrl1_m),
      .CH2_RXCTRL2_M        (ch6_rxctrl2_m),
      .CH2_RXCTRL3_M        (ch6_rxctrl3_m),
      .CH2_RXDATAEXTENDRSVD_M(ch6_rxdataextendrsvd_m),
      .CH2_RXDATAVALID_M    (ch6_rxdatavalid_m),
      .CH2_RXDATA_M         (ch6_rxdata_m),
      .CH2_RXDCCDONE_M      (ch6_rxdccdone_m),
      .CH2_RXDLYALIGNERR_M  (ch6_rxdlyalignerr_m),
      .CH2_RXDLYALIGNPROG_M (ch6_rxdlyalignprog_m),
      .CH2_RXELECIDLE_M     (ch6_rxelecidle_m),
      .CH2_RXFINEALIGNDONE_M(ch6_rxfinealigndone_m),
      .CH2_RXHEADERVALID_M  (ch6_rxheadervalid_m),
      .CH2_RXHEADER_M       (ch6_rxheader_m),
      .CH2_RXOSINTDONE_M    (ch6_rxosintdone_m),
      .CH2_RXOSINTSTARTED_M (ch6_rxosintstarted_m),
      .CH2_RXOSINTSTROBEDONE_M(ch6_rxosintstrobedone_m),
      .CH2_RXOSINTSTROBESTARTED_M(ch6_rxosintstrobestarted_m),
      .CH2_RXPHALIGNDONE_M  (ch6_rxphaligndone_m),
      .CH2_RXPHALIGNERR_M   (ch6_rxphalignerr_m),
      .CH2_RXPHDLYRESETDONE_M(ch6_rxphdlyresetdone_m),
      .CH2_RXPHSETINITDONE_M(ch6_rxphsetinitdone_m),
      .CH2_RXPHSHIFT180DONE_M(ch6_rxphshift180done_m),
      .CH2_RXPMARESETDONE_M (ch6_rxpmaresetdone_m),
      .CH2_RXPRBSERR_M      (ch6_rxprbserr_m),
      .CH2_RXPRBSLOCKED_M   (ch6_rxprbslocked_m),
    //.CH2_RXPRGDIVRESETDONE_M(ch6_rxprgdivresetdone_m),
      .CH2_RXRESETDONE_M    (ch6_rxresetdone_m),
      .CH2_RXSLIDERDY_M     (ch6_rxsliderdy_m),
      .CH2_RXSTARTOFSEQ_M   (ch6_rxstartofseq_m),
      .CH2_RXSTATUS_M       (ch6_rxstatus_m),
      .CH2_RXSYNCDONE_M     (ch6_rxsyncdone_m),
      .CH2_RXVALID_M        (ch6_rxvalid_m),
      .CH2_TX10GSTAT_M      (ch6_tx10gstat_m),
      .CH2_TXBUFSTATUS_M    (ch6_txbufstatus_m),
      .CH2_TXCOMFINISH_M    (ch6_txcomfinish_m),
      .CH2_TXDCCDONE_M      (ch6_txdccdone_m),
      .CH2_TXDLYALIGNERR_M  (ch6_txdlyalignerr_m),
      .CH2_TXDLYALIGNPROG_M (ch6_txdlyalignprog_m),
      .CH2_TXPHALIGNDONE_M  (ch6_txphaligndone_m),
      .CH2_TXPHALIGNERR_M   (ch6_txphalignerr_m),
      .CH2_TXPHALIGNOUTRSVD_M(ch6_txphalignoutrsvd_m),
      .CH2_TXPHDLYRESETDONE_M(ch6_txphdlyresetdone_m),
      .CH2_TXPHSETINITDONE_M(ch6_txphsetinitdone_m),
      .CH2_TXPHSHIFT180DONE_M(ch6_txphshift180done_m),
      .CH2_TXPMARESETDONE_M (ch6_txpmaresetdone_m),
    //.CH2_TXPRGDIVRESETDONE_M(ch6_txprgdivresetdone_m),
      .CH2_TXRESETDONE_M    (ch6_txresetdone_m),
      .CH2_TXSYNCDONE_M     (ch6_txsyncdone_m),
      .CH3_BUFGTCEMASK_M    (ch7_bufgtcemask_m),
      .CH3_BUFGTCE_M        (ch7_bufgtce_m),
      .CH3_BUFGTDIV_M       (ch7_bufgtdiv_m),
      .CH3_BUFGTRSTMASK_M   (ch7_bufgtrstmask_m),
      .CH3_BUFGTRST_M       (ch7_bufgtrst_m),
    //.CH3_CFOKOVWRRDY0_M   (ch7_cfokovwrrdy0_m),
    //.CH3_CFOKOVWRRDY1_M   (ch7_cfokovwrrdy1_m),
      .CH3_DMONITOROUT_M    (ch7_dmonitorout_m),
      .CH3_EYESCANDATAERROR_M(ch7_eyescandataerror_m),
      .CH3_ILORESETDONE_M   (ch7_iloresetdone_m),
      .CH3_PCSRSVDOUT_M     (ch7_pcsrsvdout_m),
      .CH3_PINRSVDAS_M      (ch7_pinrsvdas_m),
      .CH3_PHYREADY_M       (ch7_phyready_m),
      .CH3_PHYSTATUS_M      (ch7_phystatus_m),
    //.CH3_PINRSRVDAS_M     (ch7_pinrsrvdas_m),
      .CH3_RESETEXCEPTION_M (ch7_resetexception_m),
      .CH3_RX10GSTAT_M      (ch7_rx10gstat_m),
      .CH3_RXBUFSTATUS_M    (ch7_rxbufstatus_m),
      .CH3_RXBYTEISALIGNED_M(ch7_rxbyteisaligned_m),
      .CH3_RXBYTEREALIGN_M  (ch7_rxbyterealign_m),
      .CH3_RXCDRLOCK_M      (ch7_rxcdrlock_m),
      .CH3_RXCDRPHDONE_M    (ch7_rxcdrphdone_m),
      .CH3_RXCHANBONDSEQ_M  (ch7_rxchanbondseq_m),
      .CH3_RXCHANISALIGNED_M(ch7_rxchanisaligned_m),
      .CH3_RXCHANREALIGN_M  (ch7_rxchanrealign_m),
      .CH3_RXCHBONDO_M      (ch7_rxchbondo_m),
      .CH3_RXCLKCORCNT_M    (ch7_rxclkcorcnt_m),
      .CH3_RXCOMINITDET_M   (ch7_rxcominitdet_m),
      .CH3_RXCOMMADET_M     (ch7_rxcommadet_m),
      .CH3_RXCOMSASDET_M    (ch7_rxcomsasdet_m),
      .CH3_RXCOMWAKEDET_M   (ch7_rxcomwakedet_m),
      .CH3_RXCTRL0_M        (ch7_rxctrl0_m),
      .CH3_RXCTRL1_M        (ch7_rxctrl1_m),
      .CH3_RXCTRL2_M        (ch7_rxctrl2_m),
      .CH3_RXCTRL3_M        (ch7_rxctrl3_m),
      .CH3_RXDATAEXTENDRSVD_M(ch7_rxdataextendrsvd_m),
      .CH3_RXDATAVALID_M    (ch7_rxdatavalid_m),
      .CH3_RXDATA_M         (ch7_rxdata_m),
      .CH3_RXDCCDONE_M      (ch7_rxdccdone_m),
      .CH3_RXDLYALIGNERR_M  (ch7_rxdlyalignerr_m),
      .CH3_RXDLYALIGNPROG_M (ch7_rxdlyalignprog_m),
      .CH3_RXELECIDLE_M     (ch7_rxelecidle_m),
      .CH3_RXFINEALIGNDONE_M(ch7_rxfinealigndone_m),
      .CH3_RXHEADERVALID_M  (ch7_rxheadervalid_m),
      .CH3_RXHEADER_M       (ch7_rxheader_m),
      .CH3_RXOSINTDONE_M    (ch7_rxosintdone_m),
      .CH3_RXOSINTSTARTED_M (ch7_rxosintstarted_m),
      .CH3_RXOSINTSTROBEDONE_M(ch7_rxosintstrobedone_m),
      .CH3_RXOSINTSTROBESTARTED_M(ch7_rxosintstrobestarted_m),
      .CH3_RXPHALIGNDONE_M  (ch7_rxphaligndone_m),
      .CH3_RXPHALIGNERR_M   (ch7_rxphalignerr_m),
      .CH3_RXPHDLYRESETDONE_M(ch7_rxphdlyresetdone_m),
      .CH3_RXPHSETINITDONE_M(ch7_rxphsetinitdone_m),
      .CH3_RXPHSHIFT180DONE_M(ch7_rxphshift180done_m),
      .CH3_RXPMARESETDONE_M (ch7_rxpmaresetdone_m),
      .CH3_RXPRBSERR_M      (ch7_rxprbserr_m),
      .CH3_RXPRBSLOCKED_M   (ch7_rxprbslocked_m),
    //.CH3_RXPRGDIVRESETDONE_M(ch7_rxprgdivresetdone_m),
      .CH3_RXRESETDONE_M    (ch7_rxresetdone_m),
      .CH3_RXSLIDERDY_M     (ch7_rxsliderdy_m),
      .CH3_RXSTARTOFSEQ_M   (ch7_rxstartofseq_m),
      .CH3_RXSTATUS_M       (ch7_rxstatus_m),
      .CH3_RXSYNCDONE_M     (ch7_rxsyncdone_m),
      .CH3_RXVALID_M        (ch7_rxvalid_m),
      .CH3_TX10GSTAT_M      (ch7_tx10gstat_m),
      .CH3_TXBUFSTATUS_M    (ch7_txbufstatus_m),
      .CH3_TXCOMFINISH_M    (ch7_txcomfinish_m),
      .CH3_TXDCCDONE_M      (ch7_txdccdone_m),
      .CH3_TXDLYALIGNERR_M  (ch7_txdlyalignerr_m),
      .CH3_TXDLYALIGNPROG_M (ch7_txdlyalignprog_m),
      .CH3_TXPHALIGNDONE_M  (ch7_txphaligndone_m),
      .CH3_TXPHALIGNERR_M   (ch7_txphalignerr_m),
      .CH3_TXPHALIGNOUTRSVD_M(ch7_txphalignoutrsvd_m),
      .CH3_TXPHDLYRESETDONE_M(ch7_txphdlyresetdone_m),
      .CH3_TXPHSETINITDONE_M(ch7_txphsetinitdone_m),
      .CH3_TXPHSHIFT180DONE_M(ch7_txphshift180done_m),
      .CH3_TXPMARESETDONE_M (ch7_txpmaresetdone_m),
    //.CH3_TXPRGDIVRESETDONE_M(ch7_txprgdivresetdone_m),
      .CH3_TXRESETDONE_M    (ch7_txresetdone_m),
      .CH3_TXSYNCDONE_M     (ch7_txsyncdone_m),
      .CORRECTERR_M         (q1_correcterr_m),
      .CTRLRSVDOUT_M        (q1_ctrlrsvdout_m),
      .DEBUGTRACETDATA_M    (q1_debugtracetdata_m),
      .DEBUGTRACETVALID_M   (q1_debugtracetvalid_m),
      .GPO_M                (q1_gpo_m),
      .GTPOWERGOOD_M        (q1_gtpowergood_m),
      .HSCLK0_LCPLLFBCLKLOST_M(q1_hsclk0_lcpllfbclklost_m),
      .HSCLK0_LCPLLLOCK_M   (q1_hsclk0_lcplllock_m),
      .HSCLK0_LCPLLREFCLKLOST_M(q1_hsclk0_lcpllrefclklost_m),
      .HSCLK0_LCPLLREFCLKMONITOR_M(q1_hsclk0_lcpllrefclkmonitor_m),
      .HSCLK0_LCPLLRSVDOUT_M(q1_hsclk0_lcpllrsvdout_m),
      .HSCLK0_RPLLFBCLKLOST_M(q1_hsclk0_rpllfbclklost_m),
      .HSCLK0_RPLLLOCK_M    (q1_hsclk0_rplllock_m),
      .HSCLK0_RPLLREFCLKLOST_M(q1_hsclk0_rpllrefclklost_m),
      .HSCLK0_RPLLREFCLKMONITOR_M(q1_hsclk0_rpllrefclkmonitor_m),
      .HSCLK0_RPLLRSVDOUT_M (q1_hsclk0_rpllrsvdout_m),
      .HSCLK1_LCPLLFBCLKLOST_M(q1_hsclk1_lcpllfbclklost_m),
      .HSCLK1_LCPLLLOCK_M   (q1_hsclk1_lcplllock_m),
      .HSCLK1_LCPLLREFCLKLOST_M(q1_hsclk1_lcpllrefclklost_m),
      .HSCLK1_LCPLLREFCLKMONITOR_M(q1_hsclk1_lcpllrefclkmonitor_m),
      .HSCLK1_LCPLLRSVDOUT_M(q1_hsclk1_lcpllrsvdout_m),
      .HSCLK1_RPLLFBCLKLOST_M(q1_hsclk1_rpllfbclklost_m),
      .HSCLK1_RPLLLOCK_M    (q1_hsclk1_rplllock_m),
      .HSCLK1_RPLLREFCLKLOST_M(q1_hsclk1_rpllrefclklost_m),
      .HSCLK1_RPLLREFCLKMONITOR_M(q1_hsclk1_rpllrefclkmonitor_m),
      .HSCLK1_RPLLRSVDOUT_M (q1_hsclk1_rpllrsvdout_m),
      .M0_AXIS_TDATA_M      (s3_axis_tdata_m),
      .M0_AXIS_TLAST_M      (s3_axis_tlast_m),
      .M0_AXIS_TVALID_M     (s3_axis_tvalid_m),
      .M1_AXIS_TDATA_M      (s4_axis_tdata_m),
      .M1_AXIS_TLAST_M      (s4_axis_tlast_m),
      .M1_AXIS_TVALID_M     (s4_axis_tvalid_m),
      .M2_AXIS_TDATA_M      (s5_axis_tdata_m),
      .M2_AXIS_TLAST_M      (s5_axis_tlast_m),
      .M2_AXIS_TVALID_M     (s5_axis_tvalid_m),
      .MSTRXRESETDONE_M       ({ch7_mstrxresetdone_m,ch6_mstrxresetdone_m,ch5_mstrxresetdone_m,ch4_mstrxresetdone_m}),
      .MSTTXRESETDONE_M       ({ch7_msttxresetdone_m,ch6_msttxresetdone_m,ch5_msttxresetdone_m,ch4_msttxresetdone_m}),
      .CH0_RXPROGDIVRESETDONE_M(ch4_rxprogdivresetdone_m),
      .CH1_RXPROGDIVRESETDONE_M(ch5_rxprogdivresetdone_m),
      .CH2_RXPROGDIVRESETDONE_M(ch6_rxprogdivresetdone_m),
      .CH3_RXPROGDIVRESETDONE_M(ch7_rxprogdivresetdone_m),
      .CH0_TXPROGDIVRESETDONE_M(ch4_txprogdivresetdone_m),
      .CH1_TXPROGDIVRESETDONE_M(ch5_txprogdivresetdone_m),
      .CH2_TXPROGDIVRESETDONE_M(ch6_txprogdivresetdone_m),
      .CH3_TXPROGDIVRESETDONE_M(ch7_txprogdivresetdone_m),
      .RXMARGINREQACK_M       (q1_rxmarginreqack_m),
      .RXMARGINRESCMD_M       (q1_rxmarginrescmd_m),
      .RXMARGINRESLANENUM_M   (q1_rxmarginreslanenum_m),
      .RXMARGINRESPAYLD_M     (q1_rxmarginrespayld_m),
      .RXMARGINRESREQ_M       (q1_rxmarginresreq_m),
      .S0_AXIS_TREADY_M       (m3_axis_tready_m),
      .S1_AXIS_TREADY_M       (m4_axis_tready_m),
      .S2_AXIS_TREADY_M       (m5_axis_tready_m),
      .TRIGACKIN0_M           (q1_trigackin0_m),
      .TRIGOUT0_M             (q1_trigout0_m),
      .UBINTERRUPT_M          (q1_ubinterrupt_m),
      .UBTXUART_M             (q1_ubtxuart_m),
      .UNCORRECTERR_M         (q1_uncorrecterr_m),
      .RXMARGINCLK_M          (q1_rxmarginclk_m),

      .XPIPE_HSDP_RXGEARBOXSLIP (q0q1_xpipe_hsdp_rxgearboxslip), //IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP
      .XPIPE_HSDP_RXPCSRESET    (q0q1_xpipe_hsdp_rxpcsreset),
      .XPIPE_HSDP_TXHEADER      (q0q1_xpipe_hsdp_txheader),
      .XPIPE_HSDP_TXSEQUENCE    (q0q1_xpipe_hsdp_txsequence),
      .XPIPE_HSDP_RXDATAVALID   (q0q1_xpipe_hsdp_rxdatavalid),
      .XPIPE_HSDP_RXHEADER      (q0q1_xpipe_hsdp_rxheader),
      .XPIPE_HSDP_RXRESETDONE   (q0q1_xpipe_hsdp_rxresetdone),
      .XPIPE_HSDP_TXRESETDONE   (q0q1_xpipe_hsdp_txresetdone),
      .XPIPE_HSDP_RXHEADERVALID (q0q1_xpipe_hsdp_rxheadervalid),

      .XPIPE_HSDP_RXGEARBOXSLIP_1(q0q1_xpipe_hsdp_rxgearboxslip_1),
      .XPIPE_HSDP_RXPCSRESET_1  (q0q1_xpipe_hsdp_rxpcsreset_1),
      .XPIPE_HSDP_TXHEADER_1    (q0q1_xpipe_hsdp_txheader_1),
      .XPIPE_HSDP_TXSEQUENCE_1  (q0q1_xpipe_hsdp_txsequence_1),
      .XPIPE_HSDP_RXDATAVALID_1 (q0q1_xpipe_hsdp_rxdatavalid_1),
      .XPIPE_HSDP_RXHEADER_1    (q0q1_xpipe_hsdp_rxheader_1),
      .XPIPE_HSDP_RXRESETDONE_1 (q0q1_xpipe_hsdp_rxresetdone_1),
      .XPIPE_HSDP_TXRESETDONE_1 (q0q1_xpipe_hsdp_txresetdone_1),
      .XPIPE_HSDP_RXHEADERVALID_1(q0q1_xpipe_hsdp_rxheadervalid_1),

      .XPIPE_HSDP_RXGEARBOXSLIP_2(q0q1_xpipe_hsdp_rxgearboxslip_2),
      .XPIPE_HSDP_RXPCSRESET_2  (q0q1_xpipe_hsdp_rxpcsreset_2),
      .XPIPE_HSDP_TXHEADER_2    (q0q1_xpipe_hsdp_txheader_2),
      .XPIPE_HSDP_TXSEQUENCE_2  (q0q1_xpipe_hsdp_txsequence_2),
      .XPIPE_HSDP_RXDATAVALID_2 (q0q1_xpipe_hsdp_rxdatavalid_2),
      .XPIPE_HSDP_RXHEADER_2    (q0q1_xpipe_hsdp_rxheader_2),
      .XPIPE_HSDP_RXRESETDONE_2 (q0q1_xpipe_hsdp_rxresetdone_2),
      .XPIPE_HSDP_TXRESETDONE_2 (q0q1_xpipe_hsdp_txresetdone_2),
      .XPIPE_HSDP_RXHEADERVALID_2(q0q1_xpipe_hsdp_rxheadervalid_2),

      .XPIPE_HSDP_RXGEARBOXSLIP_M(q1q2_xpipe_hsdp_rxgearboxslip),
      .XPIPE_HSDP_RXPCSRESET_M  (q1q2_xpipe_hsdp_rxpcsreset),
      .XPIPE_HSDP_TXHEADER_M    (q1q2_xpipe_hsdp_txheader),
      .XPIPE_HSDP_TXSEQUENCE_M  (q1q2_xpipe_hsdp_txsequence),
      .XPIPE_HSDP_RXDATAVALID_M (q1q2_xpipe_hsdp_rxdatavalid),
      .XPIPE_HSDP_RXHEADER_M    (q1q2_xpipe_hsdp_rxheader),
      .XPIPE_HSDP_RXRESETDONE_M (q1q2_xpipe_hsdp_rxresetdone),
      .XPIPE_HSDP_TXRESETDONE_M (q1q2_xpipe_hsdp_txresetdone),
      .XPIPE_HSDP_RXHEADERVALID_M(q1q2_xpipe_hsdp_rxheadervalid),

      .XPIPE_HSDP_RXGEARBOXSLIP_M_1(q1q2_xpipe_hsdp_rxgearboxslip_1),
      .XPIPE_HSDP_RXPCSRESET_M_1(q1q2_xpipe_hsdp_rxpcsreset_1),
      .XPIPE_HSDP_TXHEADER_M_1  (q1q2_xpipe_hsdp_txheader_1),
      .XPIPE_HSDP_TXSEQUENCE_M_1(q1q2_xpipe_hsdp_txsequence_1),
      .XPIPE_HSDP_RXDATAVALID_M_1(q1q2_xpipe_hsdp_rxdatavalid_1),
      .XPIPE_HSDP_RXHEADER_M_1  (q1q2_xpipe_hsdp_rxheader_1),
      .XPIPE_HSDP_RXRESETDONE_M_1(q1q2_xpipe_hsdp_rxresetdone_1),
      .XPIPE_HSDP_TXRESETDONE_M_1(q1q2_xpipe_hsdp_txresetdone_1),
      .XPIPE_HSDP_RXHEADERVALID_M_1(q1q2_xpipe_hsdp_rxheadervalid_1),

      .XPIPE_HSDP_RXGEARBOXSLIP_M_2(q1q2_xpipe_hsdp_rxgearboxslip_2),
      .XPIPE_HSDP_RXPCSRESET_M_2(q1q2_xpipe_hsdp_rxpcsreset_2),
      .XPIPE_HSDP_TXHEADER_M_2  (q1q2_xpipe_hsdp_txheader_2),
      .XPIPE_HSDP_TXSEQUENCE_M_2(q1q2_xpipe_hsdp_txsequence_2),
      .XPIPE_HSDP_RXDATAVALID_M_2(q1q2_xpipe_hsdp_rxdatavalid_2),
      .XPIPE_HSDP_RXHEADER_M_2  (q1q2_xpipe_hsdp_rxheader_2),
      .XPIPE_HSDP_RXRESETDONE_M_2(q1q2_xpipe_hsdp_rxresetdone_2),
      .XPIPE_HSDP_TXRESETDONE_M_2(q1q2_xpipe_hsdp_txresetdone_2),
      .XPIPE_HSDP_RXHEADERVALID_M_2(q1q2_xpipe_hsdp_rxheadervalid_2),

      .XPIPE_PCIELINKREACHTARGET(q0q1_xpipe_pcielinkreachtarget_m),
      .XPIPE_PCIELTSSMSTATE     (q0q1_xpipe_pcieltssmstate_m),
      .XPIPE_PCIELINKREACHTARGET_1(q0q1_xpipe_pcielinkreachtarget_m_1),
      .XPIPE_PCIELTSSMSTATE_1   (q0q1_xpipe_pcieltssmstate_m_1),
      .XPIPE_RXMARGINREQCMD     (q0q1_xpipe_rxmarginreqcmd_m),
      .XPIPE_RXMARGINREQLANENUM (q0q1_xpipe_rxmarginreqlanenum_m),
      .XPIPE_RXMARGINREQPAYLOAD (q0q1_xpipe_rxmarginreqpayload_m),
      .XPIPE_RXMARGINREQREQ     (q0q1_xpipe_rxmarginreqreq_m),
      .XPIPE_RXMARGINRESACK     (q0q1_xpipe_rxmarginresack_m),
      .XPIPE_RXMARGINREQCMD_1   (q0q1_xpipe_rxmarginreqcmd_m_1),
      .XPIPE_RXMARGINREQLANENUM_1(q0q1_xpipe_rxmarginreqlanenum_m_1),
      .XPIPE_RXMARGINREQPAYLOAD_1(q0q1_xpipe_rxmarginreqpayload_m_1),
      .XPIPE_RXMARGINREQREQ_1   (q0q1_xpipe_rxmarginreqreq_m_1),
      .XPIPE_RXMARGINRESACK_1   (q0q1_xpipe_rxmarginresack_m_1),
      .XPIPE_RXMARGINREQCMD_2   (q0q1_xpipe_rxmarginreqcmd_m_2),
      .XPIPE_RXMARGINREQLANENUM_2(q0q1_xpipe_rxmarginreqlanenum_m_2),
      .XPIPE_RXMARGINREQPAYLOAD_2(q0q1_xpipe_rxmarginreqpayload_m_2),
      .XPIPE_RXMARGINREQREQ_2   (q0q1_xpipe_rxmarginreqreq_m_2),
      .XPIPE_RXMARGINRESACK_2   (q0q1_xpipe_rxmarginresack_m_2),
      .XPIPE_RXMARGINREQCMD_3   (q0q1_xpipe_rxmarginreqcmd_m_3),
      .XPIPE_RXMARGINREQLANENUM_3(q0q1_xpipe_rxmarginreqlanenum_m_3),
      .XPIPE_RXMARGINREQPAYLOAD_3(q0q1_xpipe_rxmarginreqpayload_m_3),
      .XPIPE_RXMARGINREQREQ_3   (q0q1_xpipe_rxmarginreqreq_m_3),
      .XPIPE_RXMARGINRESACK_3   (q0q1_xpipe_rxmarginresack_m_3),
      .XPIPE_RXMARGINREQACK     (q0q1_xpipe_rxmarginreqack_m),
      .XPIPE_RXMARGINREQACK_1   (q0q1_xpipe_rxmarginreqack_m_1),
      .XPIPE_RXMARGINREQACK_2   (q0q1_xpipe_rxmarginreqack_m_2),
      .XPIPE_RXMARGINREQACK_3   (q0q1_xpipe_rxmarginreqack_m_3),
      .XPIPE_RXMARGINRESCMD     (q0q1_xpipe_rxmarginrescmd_m),
      .XPIPE_RXMARGINRESCMD_1   (q0q1_xpipe_rxmarginrescmd_m_1),
      .XPIPE_RXMARGINRESCMD_2   (q0q1_xpipe_rxmarginrescmd_m_2),
      .XPIPE_RXMARGINRESCMD_3   (q0q1_xpipe_rxmarginrescmd_m_3),
      .XPIPE_RXMARGINRESLANENUM (q0q1_xpipe_rxmarginreslanenum_m),
      .XPIPE_RXMARGINRESLANENUM_1(q0q1_xpipe_rxmarginreslanenum_m_1),
      .XPIPE_RXMARGINRESLANENUM_2(q0q1_xpipe_rxmarginreslanenum_m_2),
      .XPIPE_RXMARGINRESLANENUM_3(q0q1_xpipe_rxmarginreslanenum_m_3),
      .XPIPE_RXMARGINRESPAYLOAD (q0q1_xpipe_rxmarginrespayload_m),
      .XPIPE_RXMARGINRESPAYLOAD_1(q0q1_xpipe_rxmarginrespayload_m_1),
      .XPIPE_RXMARGINRESPAYLOAD_2(q0q1_xpipe_rxmarginrespayload_m_2),
      .XPIPE_RXMARGINRESPAYLOAD_3(q0q1_xpipe_rxmarginrespayload_m_3),
      .XPIPE_RXMARGINRESREQ     (q0q1_xpipe_rxmarginresreq_m),
      .XPIPE_RXMARGINRESREQ_1   (q0q1_xpipe_rxmarginresreq_m_1),
      .XPIPE_RXMARGINRESREQ_2   (q0q1_xpipe_rxmarginresreq_m_2),
      .XPIPE_RXMARGINRESREQ_3   (q0q1_xpipe_rxmarginresreq_m_3),

      .XPIPE_PCIELINKREACHTARGET_M(q1q2_xpipe_pcielinkreachtarget_m),
      .XPIPE_PCIELINKREACHTARGET_M_1(q1q2_xpipe_pcielinkreachtarget_m_1),
      .XPIPE_PCIELTSSMSTATE_M(q1q2_xpipe_pcieltssmstate_m),
      .XPIPE_PCIELTSSMSTATE_M_1(q1q2_xpipe_pcieltssmstate_m_1),
      .XPIPE_RXMARGINREQCMD_M(q1q2_xpipe_rxmarginreqcmd_m),
      .XPIPE_RXMARGINREQCMD_M_1(q1q2_xpipe_rxmarginreqcmd_m_1),
      .XPIPE_RXMARGINREQCMD_M_2(q1q2_xpipe_rxmarginreqcmd_m_2),
      .XPIPE_RXMARGINREQCMD_M_3(q1q2_xpipe_rxmarginreqcmd_m_3),
      .XPIPE_RXMARGINREQLANENUM_M(q1q2_xpipe_rxmarginreqlanenum_m),
      .XPIPE_RXMARGINREQLANENUM_M_1(q1q2_xpipe_rxmarginreqlanenum_m_1),
      .XPIPE_RXMARGINREQLANENUM_M_2(q1q2_xpipe_rxmarginreqlanenum_m_2),
      .XPIPE_RXMARGINREQLANENUM_M_3(q1q2_xpipe_rxmarginreqlanenum_m_3),
      .XPIPE_RXMARGINREQPAYLOAD_M(q1q2_xpipe_rxmarginreqpayload_m),
      .XPIPE_RXMARGINREQPAYLOAD_M_1(q1q2_xpipe_rxmarginreqpayload_m_1),
      .XPIPE_RXMARGINREQPAYLOAD_M_2(q1q2_xpipe_rxmarginreqpayload_m_2),
      .XPIPE_RXMARGINREQPAYLOAD_M_3(q1q2_xpipe_rxmarginreqpayload_m_3),
      .XPIPE_RXMARGINREQREQ_M(q1q2_xpipe_rxmarginreqreq_m),
      .XPIPE_RXMARGINREQREQ_M_1(q1q2_xpipe_rxmarginreqreq_m_1),
      .XPIPE_RXMARGINREQREQ_M_2(q1q2_xpipe_rxmarginreqreq_m_2),
      .XPIPE_RXMARGINREQREQ_M_3(q1q2_xpipe_rxmarginreqreq_m_3),
      .XPIPE_RXMARGINRESACK_M(q1q2_xpipe_rxmarginresack_m),
      .XPIPE_RXMARGINRESACK_M_1(q1q2_xpipe_rxmarginresack_m_1),
      .XPIPE_RXMARGINRESACK_M_2(q1q2_xpipe_rxmarginresack_m_2),
      .XPIPE_RXMARGINRESACK_M_3(q1q2_xpipe_rxmarginresack_m_3),
      .XPIPE_RXMARGINREQACK_M(q1q2_xpipe_rxmarginreqack_m),
      .XPIPE_RXMARGINREQACK_M_1(q1q2_xpipe_rxmarginreqack_m_1),
      .XPIPE_RXMARGINREQACK_M_2(q1q2_xpipe_rxmarginreqack_m_2),
      .XPIPE_RXMARGINREQACK_M_3(q1q2_xpipe_rxmarginreqack_m_3),
      .XPIPE_RXMARGINRESCMD_M(q1q2_xpipe_rxmarginrescmd_m),
      .XPIPE_RXMARGINRESCMD_M_1(q1q2_xpipe_rxmarginrescmd_m_1),
      .XPIPE_RXMARGINRESCMD_M_2(q1q2_xpipe_rxmarginrescmd_m_2),
      .XPIPE_RXMARGINRESCMD_M_3(q1q2_xpipe_rxmarginrescmd_m_3),
      .XPIPE_RXMARGINRESLANENUM_M(q1q2_xpipe_rxmarginreslanenum_m),
      .XPIPE_RXMARGINRESLANENUM_M_1(q1q2_xpipe_rxmarginreslanenum_m_1),
      .XPIPE_RXMARGINRESLANENUM_M_2(q1q2_xpipe_rxmarginreslanenum_m_2),
      .XPIPE_RXMARGINRESLANENUM_M_3(q1q2_xpipe_rxmarginreslanenum_m_3),
      .XPIPE_RXMARGINRESPAYLOAD_M(q1q2_xpipe_rxmarginrespayload_m),
      .XPIPE_RXMARGINRESPAYLOAD_M_1(q1q2_xpipe_rxmarginrespayload_m_1),
      .XPIPE_RXMARGINRESPAYLOAD_M_2(q1q2_xpipe_rxmarginrespayload_m_2),
      .XPIPE_RXMARGINRESPAYLOAD_M_3(q1q2_xpipe_rxmarginrespayload_m_3),
      .XPIPE_RXMARGINRESREQ_M(q1q2_xpipe_rxmarginresreq_m),
      .XPIPE_RXMARGINRESREQ_M_1(q1q2_xpipe_rxmarginresreq_m_1),
      .XPIPE_RXMARGINRESREQ_M_2(q1q2_xpipe_rxmarginresreq_m_2),
      .XPIPE_RXMARGINRESREQ_M_3(q1q2_xpipe_rxmarginresreq_m_3),

      .XPIPE_PIPE_CH0_PHYSTATUS     (q0q1_xpipe_pipe_ch0_phystatus_m),
      .XPIPE_PIPE_CH0_RXCHARISK     (q0q1_xpipe_pipe_ch0_rxcharisk_m),
      .XPIPE_PIPE_CH0_RXDATA        (q0q1_xpipe_pipe_ch0_rxdata_m), //ifcpmxpipechannel0xpiperxdata
      .XPIPE_PIPE_CH0_RXDATAVALID   (q0q1_xpipe_pipe_ch0_rxdatavalid_m),
      .XPIPE_PIPE_CH0_RXELECIDLE    (q0q1_xpipe_pipe_ch0_rxelecidle_m),
      .XPIPE_PIPE_CH0_RXSTARTBLOCK  (q0q1_xpipe_pipe_ch0_rxstartblock_m),
      .XPIPE_PIPE_CH0_RXSTATUS      (q0q1_xpipe_pipe_ch0_rxstatus_m),
      .XPIPE_PIPE_CH0_RXSYNCHEADER  (q0q1_xpipe_pipe_ch0_rxsyncheader_m),
      .XPIPE_PIPE_CH0_RXVALID       (q0q1_xpipe_pipe_ch0_rxvalid_m),
      .XPIPE_PIPE_CH0_POWERDOWN     (q0q1_xpipe_pipe_ch0_powerdown_m),
      .XPIPE_PIPE_CH0_RXPOLARITY    (q0q1_xpipe_pipe_ch0_rxpolarity_m),
      .XPIPE_PIPE_CH0_RXTERMINATION (q0q1_xpipe_pipe_ch0_rxtermination_m),
      .XPIPE_PIPE_CH0_TXCHARISK     (q0q1_xpipe_pipe_ch0_txcharisk_m),
      .XPIPE_PIPE_CH0_TXCOMPLIANCE  (q0q1_xpipe_pipe_ch0_txcompliance_m),
      .XPIPE_PIPE_CH0_TXDATA        (q0q1_xpipe_pipe_ch0_txdata_m),
      .XPIPE_PIPE_CH0_TXDATAVALID   (q0q1_xpipe_pipe_ch0_txdatavalid_m),
      .XPIPE_PIPE_CH0_TXDEEMPH      (q0q1_xpipe_pipe_ch0_txdeemph_m),
      .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch0_txdetectrxloopback_m),
      .XPIPE_PIPE_CH0_TXELECIDLE    (q0q1_xpipe_pipe_ch0_txelecidle_m),
      .XPIPE_PIPE_CH0_TXMAINCURSOR  (q0q1_xpipe_pipe_ch0_txmaincursor_m),
      .XPIPE_PIPE_CH0_TXMARGIN      (q0q1_xpipe_pipe_ch0_txmargin_m),
      .XPIPE_PIPE_CH0_TXPOSTCURSOR  (q0q1_xpipe_pipe_ch0_txpostcursor_m),
      .XPIPE_PIPE_CH0_TXPRECURSOR   (q0q1_xpipe_pipe_ch0_txprecursor_m),
      .XPIPE_PIPE_CH0_TXSTARTBLOCK  (q0q1_xpipe_pipe_ch0_txstartblock_m),
      .XPIPE_PIPE_CH0_TXSWING       (q0q1_xpipe_pipe_ch0_txswing_m),
      .XPIPE_PIPE_CH0_TXSYNCHEADER  (q0q1_xpipe_pipe_ch0_txsyncheader_m),

      .XPIPE_PIPE_CH0_POWERDOWN_M   (q1q2_xpipe_pipe_ch0_powerdown_m),
      .XPIPE_PIPE_CH0_RXPOLARITY_M  (q1q2_xpipe_pipe_ch0_rxpolarity_m),
      .XPIPE_PIPE_CH0_RXTERMINATION_M(q1q2_xpipe_pipe_ch0_rxtermination_m),
      .XPIPE_PIPE_CH0_TXCHARISK_M   (q1q2_xpipe_pipe_ch0_txcharisk_m),
      .XPIPE_PIPE_CH0_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch0_txcompliance_m),
      .XPIPE_PIPE_CH0_TXDATAVALID_M (q1q2_xpipe_pipe_ch0_txdatavalid_m),
      .XPIPE_PIPE_CH0_TXDATA_M      (q1q2_xpipe_pipe_ch0_txdata_m),
      .XPIPE_PIPE_CH0_TXDEEMPH_M    (q1q2_xpipe_pipe_ch0_txdeemph_m),
      .XPIPE_PIPE_CH0_TXELECIDLE_M  (q1q2_xpipe_pipe_ch0_txelecidle_m),
      .XPIPE_PIPE_CH0_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch0_txmaincursor_m),
      .XPIPE_PIPE_CH0_TXMARGIN_M    (q1q2_xpipe_pipe_ch0_txmargin_m),
      .XPIPE_PIPE_CH0_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch0_txpostcursor_m),
      .XPIPE_PIPE_CH0_TXPRECURSOR_M (q1q2_xpipe_pipe_ch0_txprecursor_m),
      .XPIPE_PIPE_CH0_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch0_txstartblock_m),
      .XPIPE_PIPE_CH0_TXSWING_M     (q1q2_xpipe_pipe_ch0_txswing_m),
      .XPIPE_PIPE_CH0_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch0_txsyncheader_m),
      .XPIPE_PIPE_CH0_PHYSTATUS_M   (q1q2_xpipe_pipe_ch0_phystatus_m),
      .XPIPE_PIPE_CH0_RXCHARISK_M   (q1q2_xpipe_pipe_ch0_rxcharisk_m),
      .XPIPE_PIPE_CH0_RXDATAVALID_M (q1q2_xpipe_pipe_ch0_rxdatavalid_m),
      .XPIPE_PIPE_CH0_RXDATA_M      (q1q2_xpipe_pipe_ch0_rxdata_m),
      .XPIPE_PIPE_CH0_RXELECIDLE_M  (q1q2_xpipe_pipe_ch0_rxelecidle_m),
      .XPIPE_PIPE_CH0_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch0_rxstartblock_m),
      .XPIPE_PIPE_CH0_RXSTATUS_M    (q1q2_xpipe_pipe_ch0_rxstatus_m),
      .XPIPE_PIPE_CH0_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch0_rxsyncheader_m),
      .XPIPE_PIPE_CH0_RXVALID_M     (q1q2_xpipe_pipe_ch0_rxvalid_m),
      .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch0_txdetectrxloopback_m),

      .XPIPE_PIPE_CH1_PHYSTATUS     (q0q1_xpipe_pipe_ch1_phystatus_m),
      .XPIPE_PIPE_CH1_RXCHARISK     (q0q1_xpipe_pipe_ch1_rxcharisk_m),
      .XPIPE_PIPE_CH1_RXDATA        (q0q1_xpipe_pipe_ch1_rxdata_m), //ifcpmxpipechannel1xpiperxdata
      .XPIPE_PIPE_CH1_RXDATAVALID   (q0q1_xpipe_pipe_ch1_rxdatavalid_m),
      .XPIPE_PIPE_CH1_RXELECIDLE    (q0q1_xpipe_pipe_ch1_rxelecidle_m),
      .XPIPE_PIPE_CH1_RXSTARTBLOCK  (q0q1_xpipe_pipe_ch1_rxstartblock_m),
      .XPIPE_PIPE_CH1_RXSTATUS      (q0q1_xpipe_pipe_ch1_rxstatus_m),
      .XPIPE_PIPE_CH1_RXSYNCHEADER  (q0q1_xpipe_pipe_ch1_rxsyncheader_m),
      .XPIPE_PIPE_CH1_RXVALID       (q0q1_xpipe_pipe_ch1_rxvalid_m),
      .XPIPE_PIPE_CH1_POWERDOWN     (q0q1_xpipe_pipe_ch1_powerdown_m),
      .XPIPE_PIPE_CH1_RXPOLARITY    (q0q1_xpipe_pipe_ch1_rxpolarity_m),
      .XPIPE_PIPE_CH1_RXTERMINATION (q0q1_xpipe_pipe_ch1_rxtermination_m),
      .XPIPE_PIPE_CH1_TXCHARISK     (q0q1_xpipe_pipe_ch1_txcharisk_m),
      .XPIPE_PIPE_CH1_TXCOMPLIANCE  (q0q1_xpipe_pipe_ch1_txcompliance_m),
      .XPIPE_PIPE_CH1_TXDATA        (q0q1_xpipe_pipe_ch1_txdata_m),
      .XPIPE_PIPE_CH1_TXDATAVALID   (q0q1_xpipe_pipe_ch1_txdatavalid_m),
      .XPIPE_PIPE_CH1_TXDEEMPH      (q0q1_xpipe_pipe_ch1_txdeemph_m),
      .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch1_txdetectrxloopback_m),
      .XPIPE_PIPE_CH1_TXELECIDLE    (q0q1_xpipe_pipe_ch1_txelecidle_m),
      .XPIPE_PIPE_CH1_TXMAINCURSOR  (q0q1_xpipe_pipe_ch1_txmaincursor_m),
      .XPIPE_PIPE_CH1_TXMARGIN      (q0q1_xpipe_pipe_ch1_txmargin_m),
      .XPIPE_PIPE_CH1_TXPOSTCURSOR  (q0q1_xpipe_pipe_ch1_txpostcursor_m),
      .XPIPE_PIPE_CH1_TXPRECURSOR   (q0q1_xpipe_pipe_ch1_txprecursor_m),
      .XPIPE_PIPE_CH1_TXSTARTBLOCK  (q0q1_xpipe_pipe_ch1_txstartblock_m),
      .XPIPE_PIPE_CH1_TXSWING       (q0q1_xpipe_pipe_ch1_txswing_m),
      .XPIPE_PIPE_CH1_TXSYNCHEADER  (q0q1_xpipe_pipe_ch1_txsyncheader_m),

      .XPIPE_PIPE_CH1_POWERDOWN_M   (q1q2_xpipe_pipe_ch1_powerdown_m),
      .XPIPE_PIPE_CH1_RXPOLARITY_M  (q1q2_xpipe_pipe_ch1_rxpolarity_m),
      .XPIPE_PIPE_CH1_RXTERMINATION_M(q1q2_xpipe_pipe_ch1_rxtermination_m),
      .XPIPE_PIPE_CH1_TXCHARISK_M   (q1q2_xpipe_pipe_ch1_txcharisk_m),
      .XPIPE_PIPE_CH1_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch1_txcompliance_m),
      .XPIPE_PIPE_CH1_TXDATAVALID_M (q1q2_xpipe_pipe_ch1_txdatavalid_m),
      .XPIPE_PIPE_CH1_TXDATA_M      (q1q2_xpipe_pipe_ch1_txdata_m),
      .XPIPE_PIPE_CH1_TXDEEMPH_M    (q1q2_xpipe_pipe_ch1_txdeemph_m),
      .XPIPE_PIPE_CH1_TXELECIDLE_M  (q1q2_xpipe_pipe_ch1_txelecidle_m),
      .XPIPE_PIPE_CH1_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch1_txmaincursor_m),
      .XPIPE_PIPE_CH1_TXMARGIN_M    (q1q2_xpipe_pipe_ch1_txmargin_m),
      .XPIPE_PIPE_CH1_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch1_txpostcursor_m),
      .XPIPE_PIPE_CH1_TXPRECURSOR_M (q1q2_xpipe_pipe_ch1_txprecursor_m),
      .XPIPE_PIPE_CH1_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch1_txstartblock_m),
      .XPIPE_PIPE_CH1_TXSWING_M     (q1q2_xpipe_pipe_ch1_txswing_m),
      .XPIPE_PIPE_CH1_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch1_txsyncheader_m),
      .XPIPE_PIPE_CH1_PHYSTATUS_M   (q1q2_xpipe_pipe_ch1_phystatus_m),
      .XPIPE_PIPE_CH1_RXCHARISK_M   (q1q2_xpipe_pipe_ch1_rxcharisk_m),
      .XPIPE_PIPE_CH1_RXDATAVALID_M (q1q2_xpipe_pipe_ch1_rxdatavalid_m),
      .XPIPE_PIPE_CH1_RXDATA_M      (q1q2_xpipe_pipe_ch1_rxdata_m),
      .XPIPE_PIPE_CH1_RXELECIDLE_M  (q1q2_xpipe_pipe_ch1_rxelecidle_m),
      .XPIPE_PIPE_CH1_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch1_rxstartblock_m),
      .XPIPE_PIPE_CH1_RXSTATUS_M    (q1q2_xpipe_pipe_ch1_rxstatus_m),
      .XPIPE_PIPE_CH1_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch1_rxsyncheader_m),
      .XPIPE_PIPE_CH1_RXVALID_M     (q1q2_xpipe_pipe_ch1_rxvalid_m),
      .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch1_txdetectrxloopback_m),

      .XPIPE_PIPE_CH2_PHYSTATUS     (q0q1_xpipe_pipe_ch2_phystatus_m),
      .XPIPE_PIPE_CH2_RXCHARISK     (q0q1_xpipe_pipe_ch2_rxcharisk_m),
      .XPIPE_PIPE_CH2_RXDATA        (q0q1_xpipe_pipe_ch2_rxdata_m), //ifcpmxpipechannel2xpiperxdata
      .XPIPE_PIPE_CH2_RXDATAVALID   (q0q1_xpipe_pipe_ch2_rxdatavalid_m),
      .XPIPE_PIPE_CH2_RXELECIDLE    (q0q1_xpipe_pipe_ch2_rxelecidle_m),
      .XPIPE_PIPE_CH2_RXSTARTBLOCK  (q0q1_xpipe_pipe_ch2_rxstartblock_m),
      .XPIPE_PIPE_CH2_RXSTATUS      (q0q1_xpipe_pipe_ch2_rxstatus_m),
      .XPIPE_PIPE_CH2_RXSYNCHEADER  (q0q1_xpipe_pipe_ch2_rxsyncheader_m),
      .XPIPE_PIPE_CH2_RXVALID       (q0q1_xpipe_pipe_ch2_rxvalid_m),
      .XPIPE_PIPE_CH2_POWERDOWN     (q0q1_xpipe_pipe_ch2_powerdown_m),
      .XPIPE_PIPE_CH2_RXPOLARITY    (q0q1_xpipe_pipe_ch2_rxpolarity_m),
      .XPIPE_PIPE_CH2_RXTERMINATION (q0q1_xpipe_pipe_ch2_rxtermination_m),
      .XPIPE_PIPE_CH2_TXCHARISK     (q0q1_xpipe_pipe_ch2_txcharisk_m),
      .XPIPE_PIPE_CH2_TXCOMPLIANCE  (q0q1_xpipe_pipe_ch2_txcompliance_m),
      .XPIPE_PIPE_CH2_TXDATA        (q0q1_xpipe_pipe_ch2_txdata_m),
      .XPIPE_PIPE_CH2_TXDATAVALID   (q0q1_xpipe_pipe_ch2_txdatavalid_m),
      .XPIPE_PIPE_CH2_TXDEEMPH      (q0q1_xpipe_pipe_ch2_txdeemph_m),
      .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch2_txdetectrxloopback_m),
      .XPIPE_PIPE_CH2_TXELECIDLE    (q0q1_xpipe_pipe_ch2_txelecidle_m),
      .XPIPE_PIPE_CH2_TXMAINCURSOR  (q0q1_xpipe_pipe_ch2_txmaincursor_m),
      .XPIPE_PIPE_CH2_TXMARGIN      (q0q1_xpipe_pipe_ch2_txmargin_m),
      .XPIPE_PIPE_CH2_TXPOSTCURSOR  (q0q1_xpipe_pipe_ch2_txpostcursor_m),
      .XPIPE_PIPE_CH2_TXPRECURSOR   (q0q1_xpipe_pipe_ch2_txprecursor_m),
      .XPIPE_PIPE_CH2_TXSTARTBLOCK  (q0q1_xpipe_pipe_ch2_txstartblock_m),
      .XPIPE_PIPE_CH2_TXSWING       (q0q1_xpipe_pipe_ch2_txswing_m),
      .XPIPE_PIPE_CH2_TXSYNCHEADER  (q0q1_xpipe_pipe_ch2_txsyncheader_m),

      .XPIPE_PIPE_CH2_POWERDOWN_M   (q1q2_xpipe_pipe_ch2_powerdown_m),
      .XPIPE_PIPE_CH2_RXPOLARITY_M  (q1q2_xpipe_pipe_ch2_rxpolarity_m),
      .XPIPE_PIPE_CH2_RXTERMINATION_M(q1q2_xpipe_pipe_ch2_rxtermination_m),
      .XPIPE_PIPE_CH2_TXCHARISK_M   (q1q2_xpipe_pipe_ch2_txcharisk_m),
      .XPIPE_PIPE_CH2_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch2_txcompliance_m),
      .XPIPE_PIPE_CH2_TXDATAVALID_M (q1q2_xpipe_pipe_ch2_txdatavalid_m),
      .XPIPE_PIPE_CH2_TXDATA_M      (q1q2_xpipe_pipe_ch2_txdata_m),
      .XPIPE_PIPE_CH2_TXDEEMPH_M    (q1q2_xpipe_pipe_ch2_txdeemph_m),
      .XPIPE_PIPE_CH2_TXELECIDLE_M  (q1q2_xpipe_pipe_ch2_txelecidle_m),
      .XPIPE_PIPE_CH2_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch2_txmaincursor_m),
      .XPIPE_PIPE_CH2_TXMARGIN_M    (q1q2_xpipe_pipe_ch2_txmargin_m),
      .XPIPE_PIPE_CH2_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch2_txpostcursor_m),
      .XPIPE_PIPE_CH2_TXPRECURSOR_M (q1q2_xpipe_pipe_ch2_txprecursor_m),
      .XPIPE_PIPE_CH2_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch2_txstartblock_m),
      .XPIPE_PIPE_CH2_TXSWING_M     (q1q2_xpipe_pipe_ch2_txswing_m),
      .XPIPE_PIPE_CH2_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch2_txsyncheader_m),
      .XPIPE_PIPE_CH2_PHYSTATUS_M   (q1q2_xpipe_pipe_ch2_phystatus_m),
      .XPIPE_PIPE_CH2_RXCHARISK_M   (q1q2_xpipe_pipe_ch2_rxcharisk_m),
      .XPIPE_PIPE_CH2_RXDATAVALID_M (q1q2_xpipe_pipe_ch2_rxdatavalid_m),
      .XPIPE_PIPE_CH2_RXDATA_M      (q1q2_xpipe_pipe_ch2_rxdata_m),
      .XPIPE_PIPE_CH2_RXELECIDLE_M  (q1q2_xpipe_pipe_ch2_rxelecidle_m),
      .XPIPE_PIPE_CH2_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch2_rxstartblock_m),
      .XPIPE_PIPE_CH2_RXSTATUS_M    (q1q2_xpipe_pipe_ch2_rxstatus_m),
      .XPIPE_PIPE_CH2_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch2_rxsyncheader_m),
      .XPIPE_PIPE_CH2_RXVALID_M     (q1q2_xpipe_pipe_ch2_rxvalid_m),
      .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch2_txdetectrxloopback_m),

      .XPIPE_PIPE_CH3_PHYSTATUS     (q0q1_xpipe_pipe_ch3_phystatus_m),
      .XPIPE_PIPE_CH3_RXCHARISK     (q0q1_xpipe_pipe_ch3_rxcharisk_m),
      .XPIPE_PIPE_CH3_RXDATA        (q0q1_xpipe_pipe_ch3_rxdata_m), //ifcpmxpipechannel3xpiperxdata
      .XPIPE_PIPE_CH3_RXDATAVALID   (q0q1_xpipe_pipe_ch3_rxdatavalid_m),
      .XPIPE_PIPE_CH3_RXELECIDLE    (q0q1_xpipe_pipe_ch3_rxelecidle_m),
      .XPIPE_PIPE_CH3_RXSTARTBLOCK  (q0q1_xpipe_pipe_ch3_rxstartblock_m),
      .XPIPE_PIPE_CH3_RXSTATUS      (q0q1_xpipe_pipe_ch3_rxstatus_m),
      .XPIPE_PIPE_CH3_RXSYNCHEADER  (q0q1_xpipe_pipe_ch3_rxsyncheader_m),
      .XPIPE_PIPE_CH3_RXVALID       (q0q1_xpipe_pipe_ch3_rxvalid_m),
      .XPIPE_PIPE_CH3_POWERDOWN     (q0q1_xpipe_pipe_ch3_powerdown_m),
      .XPIPE_PIPE_CH3_RXPOLARITY    (q0q1_xpipe_pipe_ch3_rxpolarity_m),
      .XPIPE_PIPE_CH3_RXTERMINATION (q0q1_xpipe_pipe_ch3_rxtermination_m),
      .XPIPE_PIPE_CH3_TXCHARISK     (q0q1_xpipe_pipe_ch3_txcharisk_m),
      .XPIPE_PIPE_CH3_TXCOMPLIANCE  (q0q1_xpipe_pipe_ch3_txcompliance_m),
      .XPIPE_PIPE_CH3_TXDATA        (q0q1_xpipe_pipe_ch3_txdata_m),
      .XPIPE_PIPE_CH3_TXDATAVALID   (q0q1_xpipe_pipe_ch3_txdatavalid_m),
      .XPIPE_PIPE_CH3_TXDEEMPH      (q0q1_xpipe_pipe_ch3_txdeemph_m),
      .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch3_txdetectrxloopback_m),
      .XPIPE_PIPE_CH3_TXELECIDLE    (q0q1_xpipe_pipe_ch3_txelecidle_m),
      .XPIPE_PIPE_CH3_TXMAINCURSOR  (q0q1_xpipe_pipe_ch3_txmaincursor_m),
      .XPIPE_PIPE_CH3_TXMARGIN      (q0q1_xpipe_pipe_ch3_txmargin_m),
      .XPIPE_PIPE_CH3_TXPOSTCURSOR  (q0q1_xpipe_pipe_ch3_txpostcursor_m),
      .XPIPE_PIPE_CH3_TXPRECURSOR   (q0q1_xpipe_pipe_ch3_txprecursor_m),
      .XPIPE_PIPE_CH3_TXSTARTBLOCK  (q0q1_xpipe_pipe_ch3_txstartblock_m),
      .XPIPE_PIPE_CH3_TXSWING       (q0q1_xpipe_pipe_ch3_txswing_m),
      .XPIPE_PIPE_CH3_TXSYNCHEADER  (q0q1_xpipe_pipe_ch3_txsyncheader_m),

      .XPIPE_PIPE_CH3_POWERDOWN_M   (q1q2_xpipe_pipe_ch3_powerdown_m),
      .XPIPE_PIPE_CH3_RXPOLARITY_M  (q1q2_xpipe_pipe_ch3_rxpolarity_m),
      .XPIPE_PIPE_CH3_RXTERMINATION_M(q1q2_xpipe_pipe_ch3_rxtermination_m),
      .XPIPE_PIPE_CH3_TXCHARISK_M   (q1q2_xpipe_pipe_ch3_txcharisk_m),
      .XPIPE_PIPE_CH3_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch3_txcompliance_m),
      .XPIPE_PIPE_CH3_TXDATAVALID_M (q1q2_xpipe_pipe_ch3_txdatavalid_m),
      .XPIPE_PIPE_CH3_TXDATA_M      (q1q2_xpipe_pipe_ch3_txdata_m),
      .XPIPE_PIPE_CH3_TXDEEMPH_M    (q1q2_xpipe_pipe_ch3_txdeemph_m),
      .XPIPE_PIPE_CH3_TXELECIDLE_M  (q1q2_xpipe_pipe_ch3_txelecidle_m),
      .XPIPE_PIPE_CH3_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch3_txmaincursor_m),
      .XPIPE_PIPE_CH3_TXMARGIN_M    (q1q2_xpipe_pipe_ch3_txmargin_m),
      .XPIPE_PIPE_CH3_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch3_txpostcursor_m),
      .XPIPE_PIPE_CH3_TXPRECURSOR_M (q1q2_xpipe_pipe_ch3_txprecursor_m),
      .XPIPE_PIPE_CH3_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch3_txstartblock_m),
      .XPIPE_PIPE_CH3_TXSWING_M     (q1q2_xpipe_pipe_ch3_txswing_m),
      .XPIPE_PIPE_CH3_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch3_txsyncheader_m),
      .XPIPE_PIPE_CH3_PHYSTATUS_M   (q1q2_xpipe_pipe_ch3_phystatus_m),
      .XPIPE_PIPE_CH3_RXCHARISK_M   (q1q2_xpipe_pipe_ch3_rxcharisk_m),
      .XPIPE_PIPE_CH3_RXDATAVALID_M (q1q2_xpipe_pipe_ch3_rxdatavalid_m),
      .XPIPE_PIPE_CH3_RXDATA_M      (q1q2_xpipe_pipe_ch3_rxdata_m),
      .XPIPE_PIPE_CH3_RXELECIDLE_M  (q1q2_xpipe_pipe_ch3_rxelecidle_m),
      .XPIPE_PIPE_CH3_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch3_rxstartblock_m),
      .XPIPE_PIPE_CH3_RXSTATUS_M    (q1q2_xpipe_pipe_ch3_rxstatus_m),
      .XPIPE_PIPE_CH3_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch3_rxsyncheader_m),
      .XPIPE_PIPE_CH3_RXVALID_M     (q1q2_xpipe_pipe_ch3_rxvalid_m),
      .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch3_txdetectrxloopback_m),

      .XPIPE_PIPE_CH4_PHYSTATUS     (q0q1_xpipe_pipe_ch4_phystatus_m),
      .XPIPE_PIPE_CH4_RXCHARISK     (q0q1_xpipe_pipe_ch4_rxcharisk_m),
      .XPIPE_PIPE_CH4_RXDATA        (q0q1_xpipe_pipe_ch4_rxdata_m), //ifcpmxpipechannel4xpiperxdata
      .XPIPE_PIPE_CH4_RXDATAVALID   (q0q1_xpipe_pipe_ch4_rxdatavalid_m),
      .XPIPE_PIPE_CH4_RXELECIDLE    (q0q1_xpipe_pipe_ch4_rxelecidle_m),
      .XPIPE_PIPE_CH4_RXSTARTBLOCK  (q0q1_xpipe_pipe_ch4_rxstartblock_m),
      .XPIPE_PIPE_CH4_RXSTATUS      (q0q1_xpipe_pipe_ch4_rxstatus_m),
      .XPIPE_PIPE_CH4_RXSYNCHEADER  (q0q1_xpipe_pipe_ch4_rxsyncheader_m),
      .XPIPE_PIPE_CH4_RXVALID       (q0q1_xpipe_pipe_ch4_rxvalid_m),
      .XPIPE_PIPE_CH4_POWERDOWN     (q0q1_xpipe_pipe_ch4_powerdown_m),
      .XPIPE_PIPE_CH4_RXPOLARITY    (q0q1_xpipe_pipe_ch4_rxpolarity_m),
      .XPIPE_PIPE_CH4_RXTERMINATION (q0q1_xpipe_pipe_ch4_rxtermination_m),
      .XPIPE_PIPE_CH4_TXCHARISK     (q0q1_xpipe_pipe_ch4_txcharisk_m),
      .XPIPE_PIPE_CH4_TXCOMPLIANCE  (q0q1_xpipe_pipe_ch4_txcompliance_m),
      .XPIPE_PIPE_CH4_TXDATA        (q0q1_xpipe_pipe_ch4_txdata_m),
      .XPIPE_PIPE_CH4_TXDATAVALID   (q0q1_xpipe_pipe_ch4_txdatavalid_m),
      .XPIPE_PIPE_CH4_TXDEEMPH      (q0q1_xpipe_pipe_ch4_txdeemph_m),
      .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch4_txdetectrxloopback_m),
      .XPIPE_PIPE_CH4_TXELECIDLE    (q0q1_xpipe_pipe_ch4_txelecidle_m),
      .XPIPE_PIPE_CH4_TXMAINCURSOR  (q0q1_xpipe_pipe_ch4_txmaincursor_m),
      .XPIPE_PIPE_CH4_TXMARGIN      (q0q1_xpipe_pipe_ch4_txmargin_m),
      .XPIPE_PIPE_CH4_TXPOSTCURSOR  (q0q1_xpipe_pipe_ch4_txpostcursor_m),
      .XPIPE_PIPE_CH4_TXPRECURSOR   (q0q1_xpipe_pipe_ch4_txprecursor_m),
      .XPIPE_PIPE_CH4_TXSTARTBLOCK  (q0q1_xpipe_pipe_ch4_txstartblock_m),
      .XPIPE_PIPE_CH4_TXSWING       (q0q1_xpipe_pipe_ch4_txswing_m),
      .XPIPE_PIPE_CH4_TXSYNCHEADER  (q0q1_xpipe_pipe_ch4_txsyncheader_m),

      .XPIPE_PIPE_CH4_POWERDOWN_M   (q1q2_xpipe_pipe_ch4_powerdown_m),
      .XPIPE_PIPE_CH4_RXPOLARITY_M  (q1q2_xpipe_pipe_ch4_rxpolarity_m),
      .XPIPE_PIPE_CH4_RXTERMINATION_M(q1q2_xpipe_pipe_ch4_rxtermination_m),
      .XPIPE_PIPE_CH4_TXCHARISK_M   (q1q2_xpipe_pipe_ch4_txcharisk_m),
      .XPIPE_PIPE_CH4_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch4_txcompliance_m),
      .XPIPE_PIPE_CH4_TXDATAVALID_M (q1q2_xpipe_pipe_ch4_txdatavalid_m),
      .XPIPE_PIPE_CH4_TXDATA_M      (q1q2_xpipe_pipe_ch4_txdata_m),
      .XPIPE_PIPE_CH4_TXDEEMPH_M    (q1q2_xpipe_pipe_ch4_txdeemph_m),
      .XPIPE_PIPE_CH4_TXELECIDLE_M  (q1q2_xpipe_pipe_ch4_txelecidle_m),
      .XPIPE_PIPE_CH4_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch4_txmaincursor_m),
      .XPIPE_PIPE_CH4_TXMARGIN_M    (q1q2_xpipe_pipe_ch4_txmargin_m),
      .XPIPE_PIPE_CH4_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch4_txpostcursor_m),
      .XPIPE_PIPE_CH4_TXPRECURSOR_M (q1q2_xpipe_pipe_ch4_txprecursor_m),
      .XPIPE_PIPE_CH4_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch4_txstartblock_m),
      .XPIPE_PIPE_CH4_TXSWING_M     (q1q2_xpipe_pipe_ch4_txswing_m),
      .XPIPE_PIPE_CH4_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch4_txsyncheader_m),
      .XPIPE_PIPE_CH4_PHYSTATUS_M   (q1q2_xpipe_pipe_ch4_phystatus_m),
      .XPIPE_PIPE_CH4_RXCHARISK_M   (q1q2_xpipe_pipe_ch4_rxcharisk_m),
      .XPIPE_PIPE_CH4_RXDATAVALID_M (q1q2_xpipe_pipe_ch4_rxdatavalid_m),
      .XPIPE_PIPE_CH4_RXDATA_M      (q1q2_xpipe_pipe_ch4_rxdata_m),
      .XPIPE_PIPE_CH4_RXELECIDLE_M  (q1q2_xpipe_pipe_ch4_rxelecidle_m),
      .XPIPE_PIPE_CH4_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch4_rxstartblock_m),
      .XPIPE_PIPE_CH4_RXSTATUS_M    (q1q2_xpipe_pipe_ch4_rxstatus_m),
      .XPIPE_PIPE_CH4_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch4_rxsyncheader_m),
      .XPIPE_PIPE_CH4_RXVALID_M     (q1q2_xpipe_pipe_ch4_rxvalid_m),
      .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch4_txdetectrxloopback_m),

      .XPIPE_PIPE_CH5_PHYSTATUS     (q0q1_xpipe_pipe_ch5_phystatus_m),
      .XPIPE_PIPE_CH5_RXCHARISK     (q0q1_xpipe_pipe_ch5_rxcharisk_m),
      .XPIPE_PIPE_CH5_RXDATA        (q0q1_xpipe_pipe_ch5_rxdata_m), //ifcpmxpipechannel5xpiperxdata
      .XPIPE_PIPE_CH5_RXDATAVALID   (q0q1_xpipe_pipe_ch5_rxdatavalid_m),
      .XPIPE_PIPE_CH5_RXELECIDLE    (q0q1_xpipe_pipe_ch5_rxelecidle_m),
      .XPIPE_PIPE_CH5_RXSTARTBLOCK  (q0q1_xpipe_pipe_ch5_rxstartblock_m),
      .XPIPE_PIPE_CH5_RXSTATUS      (q0q1_xpipe_pipe_ch5_rxstatus_m),
      .XPIPE_PIPE_CH5_RXSYNCHEADER  (q0q1_xpipe_pipe_ch5_rxsyncheader_m),
      .XPIPE_PIPE_CH5_RXVALID       (q0q1_xpipe_pipe_ch5_rxvalid_m),
      .XPIPE_PIPE_CH5_POWERDOWN     (q0q1_xpipe_pipe_ch5_powerdown_m),
      .XPIPE_PIPE_CH5_RXPOLARITY    (q0q1_xpipe_pipe_ch5_rxpolarity_m),
      .XPIPE_PIPE_CH5_RXTERMINATION (q0q1_xpipe_pipe_ch5_rxtermination_m),
      .XPIPE_PIPE_CH5_TXCHARISK     (q0q1_xpipe_pipe_ch5_txcharisk_m),
      .XPIPE_PIPE_CH5_TXCOMPLIANCE  (q0q1_xpipe_pipe_ch5_txcompliance_m),
      .XPIPE_PIPE_CH5_TXDATA        (q0q1_xpipe_pipe_ch5_txdata_m),
      .XPIPE_PIPE_CH5_TXDATAVALID   (q0q1_xpipe_pipe_ch5_txdatavalid_m),
      .XPIPE_PIPE_CH5_TXDEEMPH      (q0q1_xpipe_pipe_ch5_txdeemph_m),
      .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch5_txdetectrxloopback_m),
      .XPIPE_PIPE_CH5_TXELECIDLE    (q0q1_xpipe_pipe_ch5_txelecidle_m),
      .XPIPE_PIPE_CH5_TXMAINCURSOR  (q0q1_xpipe_pipe_ch5_txmaincursor_m),
      .XPIPE_PIPE_CH5_TXMARGIN      (q0q1_xpipe_pipe_ch5_txmargin_m),
      .XPIPE_PIPE_CH5_TXPOSTCURSOR  (q0q1_xpipe_pipe_ch5_txpostcursor_m),
      .XPIPE_PIPE_CH5_TXPRECURSOR   (q0q1_xpipe_pipe_ch5_txprecursor_m),
      .XPIPE_PIPE_CH5_TXSTARTBLOCK  (q0q1_xpipe_pipe_ch5_txstartblock_m),
      .XPIPE_PIPE_CH5_TXSWING       (q0q1_xpipe_pipe_ch5_txswing_m),
      .XPIPE_PIPE_CH5_TXSYNCHEADER  (q0q1_xpipe_pipe_ch5_txsyncheader_m),

      .XPIPE_PIPE_CH5_POWERDOWN_M   (q1q2_xpipe_pipe_ch5_powerdown_m),
      .XPIPE_PIPE_CH5_RXPOLARITY_M  (q1q2_xpipe_pipe_ch5_rxpolarity_m),
      .XPIPE_PIPE_CH5_RXTERMINATION_M(q1q2_xpipe_pipe_ch5_rxtermination_m),
      .XPIPE_PIPE_CH5_TXCHARISK_M   (q1q2_xpipe_pipe_ch5_txcharisk_m),
      .XPIPE_PIPE_CH5_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch5_txcompliance_m),
      .XPIPE_PIPE_CH5_TXDATAVALID_M (q1q2_xpipe_pipe_ch5_txdatavalid_m),
      .XPIPE_PIPE_CH5_TXDATA_M      (q1q2_xpipe_pipe_ch5_txdata_m),
      .XPIPE_PIPE_CH5_TXDEEMPH_M    (q1q2_xpipe_pipe_ch5_txdeemph_m),
      .XPIPE_PIPE_CH5_TXELECIDLE_M  (q1q2_xpipe_pipe_ch5_txelecidle_m),
      .XPIPE_PIPE_CH5_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch5_txmaincursor_m),
      .XPIPE_PIPE_CH5_TXMARGIN_M    (q1q2_xpipe_pipe_ch5_txmargin_m),
      .XPIPE_PIPE_CH5_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch5_txpostcursor_m),
      .XPIPE_PIPE_CH5_TXPRECURSOR_M (q1q2_xpipe_pipe_ch5_txprecursor_m),
      .XPIPE_PIPE_CH5_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch5_txstartblock_m),
      .XPIPE_PIPE_CH5_TXSWING_M     (q1q2_xpipe_pipe_ch5_txswing_m),
      .XPIPE_PIPE_CH5_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch5_txsyncheader_m),
      .XPIPE_PIPE_CH5_PHYSTATUS_M   (q1q2_xpipe_pipe_ch5_phystatus_m),
      .XPIPE_PIPE_CH5_RXCHARISK_M   (q1q2_xpipe_pipe_ch5_rxcharisk_m),
      .XPIPE_PIPE_CH5_RXDATAVALID_M (q1q2_xpipe_pipe_ch5_rxdatavalid_m),
      .XPIPE_PIPE_CH5_RXDATA_M      (q1q2_xpipe_pipe_ch5_rxdata_m),
      .XPIPE_PIPE_CH5_RXELECIDLE_M  (q1q2_xpipe_pipe_ch5_rxelecidle_m),
      .XPIPE_PIPE_CH5_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch5_rxstartblock_m),
      .XPIPE_PIPE_CH5_RXSTATUS_M    (q1q2_xpipe_pipe_ch5_rxstatus_m),
      .XPIPE_PIPE_CH5_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch5_rxsyncheader_m),
      .XPIPE_PIPE_CH5_RXVALID_M     (q1q2_xpipe_pipe_ch5_rxvalid_m),
      .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch5_txdetectrxloopback_m),

      .XPIPE_PIPE_CH6_PHYSTATUS     (q0q1_xpipe_pipe_ch6_phystatus_m),
      .XPIPE_PIPE_CH6_RXCHARISK     (q0q1_xpipe_pipe_ch6_rxcharisk_m),
      .XPIPE_PIPE_CH6_RXDATA        (q0q1_xpipe_pipe_ch6_rxdata_m), //ifcpmxpipechannel6xpiperxdata
      .XPIPE_PIPE_CH6_RXDATAVALID   (q0q1_xpipe_pipe_ch6_rxdatavalid_m),
      .XPIPE_PIPE_CH6_RXELECIDLE    (q0q1_xpipe_pipe_ch6_rxelecidle_m),
      .XPIPE_PIPE_CH6_RXSTARTBLOCK  (q0q1_xpipe_pipe_ch6_rxstartblock_m),
      .XPIPE_PIPE_CH6_RXSTATUS      (q0q1_xpipe_pipe_ch6_rxstatus_m),
      .XPIPE_PIPE_CH6_RXSYNCHEADER  (q0q1_xpipe_pipe_ch6_rxsyncheader_m),
      .XPIPE_PIPE_CH6_RXVALID       (q0q1_xpipe_pipe_ch6_rxvalid_m),
      .XPIPE_PIPE_CH6_POWERDOWN     (q0q1_xpipe_pipe_ch6_powerdown_m),
      .XPIPE_PIPE_CH6_RXPOLARITY    (q0q1_xpipe_pipe_ch6_rxpolarity_m),
      .XPIPE_PIPE_CH6_RXTERMINATION (q0q1_xpipe_pipe_ch6_rxtermination_m),
      .XPIPE_PIPE_CH6_TXCHARISK     (q0q1_xpipe_pipe_ch6_txcharisk_m),
      .XPIPE_PIPE_CH6_TXCOMPLIANCE  (q0q1_xpipe_pipe_ch6_txcompliance_m),
      .XPIPE_PIPE_CH6_TXDATA        (q0q1_xpipe_pipe_ch6_txdata_m),
      .XPIPE_PIPE_CH6_TXDATAVALID   (q0q1_xpipe_pipe_ch6_txdatavalid_m),
      .XPIPE_PIPE_CH6_TXDEEMPH      (q0q1_xpipe_pipe_ch6_txdeemph_m),
      .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch6_txdetectrxloopback_m),
      .XPIPE_PIPE_CH6_TXELECIDLE    (q0q1_xpipe_pipe_ch6_txelecidle_m),
      .XPIPE_PIPE_CH6_TXMAINCURSOR  (q0q1_xpipe_pipe_ch6_txmaincursor_m),
      .XPIPE_PIPE_CH6_TXMARGIN      (q0q1_xpipe_pipe_ch6_txmargin_m),
      .XPIPE_PIPE_CH6_TXPOSTCURSOR  (q0q1_xpipe_pipe_ch6_txpostcursor_m),
      .XPIPE_PIPE_CH6_TXPRECURSOR   (q0q1_xpipe_pipe_ch6_txprecursor_m),
      .XPIPE_PIPE_CH6_TXSTARTBLOCK  (q0q1_xpipe_pipe_ch6_txstartblock_m),
      .XPIPE_PIPE_CH6_TXSWING       (q0q1_xpipe_pipe_ch6_txswing_m),
      .XPIPE_PIPE_CH6_TXSYNCHEADER  (q0q1_xpipe_pipe_ch6_txsyncheader_m),

      .XPIPE_PIPE_CH6_POWERDOWN_M   (q1q2_xpipe_pipe_ch6_powerdown_m),
      .XPIPE_PIPE_CH6_RXPOLARITY_M  (q1q2_xpipe_pipe_ch6_rxpolarity_m),
      .XPIPE_PIPE_CH6_RXTERMINATION_M(q1q2_xpipe_pipe_ch6_rxtermination_m),
      .XPIPE_PIPE_CH6_TXCHARISK_M   (q1q2_xpipe_pipe_ch6_txcharisk_m),
      .XPIPE_PIPE_CH6_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch6_txcompliance_m),
      .XPIPE_PIPE_CH6_TXDATAVALID_M (q1q2_xpipe_pipe_ch6_txdatavalid_m),
      .XPIPE_PIPE_CH6_TXDATA_M      (q1q2_xpipe_pipe_ch6_txdata_m),
      .XPIPE_PIPE_CH6_TXDEEMPH_M    (q1q2_xpipe_pipe_ch6_txdeemph_m),
      .XPIPE_PIPE_CH6_TXELECIDLE_M  (q1q2_xpipe_pipe_ch6_txelecidle_m),
      .XPIPE_PIPE_CH6_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch6_txmaincursor_m),
      .XPIPE_PIPE_CH6_TXMARGIN_M    (q1q2_xpipe_pipe_ch6_txmargin_m),
      .XPIPE_PIPE_CH6_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch6_txpostcursor_m),
      .XPIPE_PIPE_CH6_TXPRECURSOR_M (q1q2_xpipe_pipe_ch6_txprecursor_m),
      .XPIPE_PIPE_CH6_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch6_txstartblock_m),
      .XPIPE_PIPE_CH6_TXSWING_M     (q1q2_xpipe_pipe_ch6_txswing_m),
      .XPIPE_PIPE_CH6_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch6_txsyncheader_m),
      .XPIPE_PIPE_CH6_PHYSTATUS_M   (q1q2_xpipe_pipe_ch6_phystatus_m),
      .XPIPE_PIPE_CH6_RXCHARISK_M   (q1q2_xpipe_pipe_ch6_rxcharisk_m),
      .XPIPE_PIPE_CH6_RXDATAVALID_M (q1q2_xpipe_pipe_ch6_rxdatavalid_m),
      .XPIPE_PIPE_CH6_RXDATA_M      (q1q2_xpipe_pipe_ch6_rxdata_m),
      .XPIPE_PIPE_CH6_RXELECIDLE_M  (q1q2_xpipe_pipe_ch6_rxelecidle_m),
      .XPIPE_PIPE_CH6_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch6_rxstartblock_m),
      .XPIPE_PIPE_CH6_RXSTATUS_M    (q1q2_xpipe_pipe_ch6_rxstatus_m),
      .XPIPE_PIPE_CH6_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch6_rxsyncheader_m),
      .XPIPE_PIPE_CH6_RXVALID_M     (q1q2_xpipe_pipe_ch6_rxvalid_m),
      .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch6_txdetectrxloopback_m),

      .XPIPE_PIPE_CH7_PHYSTATUS     (q0q1_xpipe_pipe_ch7_phystatus_m),
      .XPIPE_PIPE_CH7_RXCHARISK     (q0q1_xpipe_pipe_ch7_rxcharisk_m),
      .XPIPE_PIPE_CH7_RXDATA        (q0q1_xpipe_pipe_ch7_rxdata_m), //ifcpmxpipechannel7xpiperxdata
      .XPIPE_PIPE_CH7_RXDATAVALID   (q0q1_xpipe_pipe_ch7_rxdatavalid_m),
      .XPIPE_PIPE_CH7_RXELECIDLE    (q0q1_xpipe_pipe_ch7_rxelecidle_m),
      .XPIPE_PIPE_CH7_RXSTARTBLOCK  (q0q1_xpipe_pipe_ch7_rxstartblock_m),
      .XPIPE_PIPE_CH7_RXSTATUS      (q0q1_xpipe_pipe_ch7_rxstatus_m),
      .XPIPE_PIPE_CH7_RXSYNCHEADER  (q0q1_xpipe_pipe_ch7_rxsyncheader_m),
      .XPIPE_PIPE_CH7_RXVALID       (q0q1_xpipe_pipe_ch7_rxvalid_m),
      .XPIPE_PIPE_CH7_POWERDOWN     (q0q1_xpipe_pipe_ch7_powerdown_m),
      .XPIPE_PIPE_CH7_RXPOLARITY    (q0q1_xpipe_pipe_ch7_rxpolarity_m),
      .XPIPE_PIPE_CH7_RXTERMINATION (q0q1_xpipe_pipe_ch7_rxtermination_m),
      .XPIPE_PIPE_CH7_TXCHARISK     (q0q1_xpipe_pipe_ch7_txcharisk_m),
      .XPIPE_PIPE_CH7_TXCOMPLIANCE  (q0q1_xpipe_pipe_ch7_txcompliance_m),
      .XPIPE_PIPE_CH7_TXDATA        (q0q1_xpipe_pipe_ch7_txdata_m),
      .XPIPE_PIPE_CH7_TXDATAVALID   (q0q1_xpipe_pipe_ch7_txdatavalid_m),
      .XPIPE_PIPE_CH7_TXDEEMPH      (q0q1_xpipe_pipe_ch7_txdeemph_m),
      .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch7_txdetectrxloopback_m),
      .XPIPE_PIPE_CH7_TXELECIDLE    (q0q1_xpipe_pipe_ch7_txelecidle_m),
      .XPIPE_PIPE_CH7_TXMAINCURSOR  (q0q1_xpipe_pipe_ch7_txmaincursor_m),
      .XPIPE_PIPE_CH7_TXMARGIN      (q0q1_xpipe_pipe_ch7_txmargin_m),
      .XPIPE_PIPE_CH7_TXPOSTCURSOR  (q0q1_xpipe_pipe_ch7_txpostcursor_m),
      .XPIPE_PIPE_CH7_TXPRECURSOR   (q0q1_xpipe_pipe_ch7_txprecursor_m),
      .XPIPE_PIPE_CH7_TXSTARTBLOCK  (q0q1_xpipe_pipe_ch7_txstartblock_m),
      .XPIPE_PIPE_CH7_TXSWING       (q0q1_xpipe_pipe_ch7_txswing_m),
      .XPIPE_PIPE_CH7_TXSYNCHEADER  (q0q1_xpipe_pipe_ch7_txsyncheader_m),

      .XPIPE_PIPE_CH7_POWERDOWN_M   (q1q2_xpipe_pipe_ch7_powerdown_m),
      .XPIPE_PIPE_CH7_RXPOLARITY_M  (q1q2_xpipe_pipe_ch7_rxpolarity_m),
      .XPIPE_PIPE_CH7_RXTERMINATION_M(q1q2_xpipe_pipe_ch7_rxtermination_m),
      .XPIPE_PIPE_CH7_TXCHARISK_M   (q1q2_xpipe_pipe_ch7_txcharisk_m),
      .XPIPE_PIPE_CH7_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch7_txcompliance_m),
      .XPIPE_PIPE_CH7_TXDATAVALID_M (q1q2_xpipe_pipe_ch7_txdatavalid_m),
      .XPIPE_PIPE_CH7_TXDATA_M      (q1q2_xpipe_pipe_ch7_txdata_m),
      .XPIPE_PIPE_CH7_TXDEEMPH_M    (q1q2_xpipe_pipe_ch7_txdeemph_m),
      .XPIPE_PIPE_CH7_TXELECIDLE_M  (q1q2_xpipe_pipe_ch7_txelecidle_m),
      .XPIPE_PIPE_CH7_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch7_txmaincursor_m),
      .XPIPE_PIPE_CH7_TXMARGIN_M    (q1q2_xpipe_pipe_ch7_txmargin_m),
      .XPIPE_PIPE_CH7_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch7_txpostcursor_m),
      .XPIPE_PIPE_CH7_TXPRECURSOR_M (q1q2_xpipe_pipe_ch7_txprecursor_m),
      .XPIPE_PIPE_CH7_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch7_txstartblock_m),
      .XPIPE_PIPE_CH7_TXSWING_M     (q1q2_xpipe_pipe_ch7_txswing_m),
      .XPIPE_PIPE_CH7_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch7_txsyncheader_m),
      .XPIPE_PIPE_CH7_PHYSTATUS_M   (q1q2_xpipe_pipe_ch7_phystatus_m),
      .XPIPE_PIPE_CH7_RXCHARISK_M   (q1q2_xpipe_pipe_ch7_rxcharisk_m),
      .XPIPE_PIPE_CH7_RXDATAVALID_M (q1q2_xpipe_pipe_ch7_rxdatavalid_m),
      .XPIPE_PIPE_CH7_RXDATA_M      (q1q2_xpipe_pipe_ch7_rxdata_m),
      .XPIPE_PIPE_CH7_RXELECIDLE_M  (q1q2_xpipe_pipe_ch7_rxelecidle_m),
      .XPIPE_PIPE_CH7_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch7_rxstartblock_m),
      .XPIPE_PIPE_CH7_RXSTATUS_M    (q1q2_xpipe_pipe_ch7_rxstatus_m),
      .XPIPE_PIPE_CH7_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch7_rxsyncheader_m),
      .XPIPE_PIPE_CH7_RXVALID_M     (q1q2_xpipe_pipe_ch7_rxvalid_m),
      .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch7_txdetectrxloopback_m),

      .XPIPE_PIPE_CH8_PHYSTATUS     (q0q1_xpipe_pipe_ch8_phystatus_m),
      .XPIPE_PIPE_CH8_RXCHARISK     (q0q1_xpipe_pipe_ch8_rxcharisk_m),
      .XPIPE_PIPE_CH8_RXDATA        (q0q1_xpipe_pipe_ch8_rxdata_m), //ifcpmxpipechannel8xpiperxdata
      .XPIPE_PIPE_CH8_RXDATAVALID   (q0q1_xpipe_pipe_ch8_rxdatavalid_m),
      .XPIPE_PIPE_CH8_RXELECIDLE    (q0q1_xpipe_pipe_ch8_rxelecidle_m),
      .XPIPE_PIPE_CH8_RXSTARTBLOCK  (q0q1_xpipe_pipe_ch8_rxstartblock_m),
      .XPIPE_PIPE_CH8_RXSTATUS      (q0q1_xpipe_pipe_ch8_rxstatus_m),
      .XPIPE_PIPE_CH8_RXSYNCHEADER  (q0q1_xpipe_pipe_ch8_rxsyncheader_m),
      .XPIPE_PIPE_CH8_RXVALID       (q0q1_xpipe_pipe_ch8_rxvalid_m),
      .XPIPE_PIPE_CH8_POWERDOWN     (q0q1_xpipe_pipe_ch8_powerdown_m),
      .XPIPE_PIPE_CH8_RXPOLARITY    (q0q1_xpipe_pipe_ch8_rxpolarity_m),
      .XPIPE_PIPE_CH8_RXTERMINATION (q0q1_xpipe_pipe_ch8_rxtermination_m),
      .XPIPE_PIPE_CH8_TXCHARISK     (q0q1_xpipe_pipe_ch8_txcharisk_m),
      .XPIPE_PIPE_CH8_TXCOMPLIANCE  (q0q1_xpipe_pipe_ch8_txcompliance_m),
      .XPIPE_PIPE_CH8_TXDATA        (q0q1_xpipe_pipe_ch8_txdata_m),
      .XPIPE_PIPE_CH8_TXDATAVALID   (q0q1_xpipe_pipe_ch8_txdatavalid_m),
      .XPIPE_PIPE_CH8_TXDEEMPH      (q0q1_xpipe_pipe_ch8_txdeemph_m),
      .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch8_txdetectrxloopback_m),
      .XPIPE_PIPE_CH8_TXELECIDLE    (q0q1_xpipe_pipe_ch8_txelecidle_m),
      .XPIPE_PIPE_CH8_TXMAINCURSOR  (q0q1_xpipe_pipe_ch8_txmaincursor_m),
      .XPIPE_PIPE_CH8_TXMARGIN      (q0q1_xpipe_pipe_ch8_txmargin_m),
      .XPIPE_PIPE_CH8_TXPOSTCURSOR  (q0q1_xpipe_pipe_ch8_txpostcursor_m),
      .XPIPE_PIPE_CH8_TXPRECURSOR   (q0q1_xpipe_pipe_ch8_txprecursor_m),
      .XPIPE_PIPE_CH8_TXSTARTBLOCK  (q0q1_xpipe_pipe_ch8_txstartblock_m),
      .XPIPE_PIPE_CH8_TXSWING       (q0q1_xpipe_pipe_ch8_txswing_m),
      .XPIPE_PIPE_CH8_TXSYNCHEADER  (q0q1_xpipe_pipe_ch8_txsyncheader_m),

      .XPIPE_PIPE_CH8_POWERDOWN_M   (q1q2_xpipe_pipe_ch8_powerdown_m),
      .XPIPE_PIPE_CH8_RXPOLARITY_M  (q1q2_xpipe_pipe_ch8_rxpolarity_m),
      .XPIPE_PIPE_CH8_RXTERMINATION_M(q1q2_xpipe_pipe_ch8_rxtermination_m),
      .XPIPE_PIPE_CH8_TXCHARISK_M   (q1q2_xpipe_pipe_ch8_txcharisk_m),
      .XPIPE_PIPE_CH8_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch8_txcompliance_m),
      .XPIPE_PIPE_CH8_TXDATAVALID_M (q1q2_xpipe_pipe_ch8_txdatavalid_m),
      .XPIPE_PIPE_CH8_TXDATA_M      (q1q2_xpipe_pipe_ch8_txdata_m),
      .XPIPE_PIPE_CH8_TXDEEMPH_M    (q1q2_xpipe_pipe_ch8_txdeemph_m),
      .XPIPE_PIPE_CH8_TXELECIDLE_M  (q1q2_xpipe_pipe_ch8_txelecidle_m),
      .XPIPE_PIPE_CH8_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch8_txmaincursor_m),
      .XPIPE_PIPE_CH8_TXMARGIN_M    (q1q2_xpipe_pipe_ch8_txmargin_m),
      .XPIPE_PIPE_CH8_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch8_txpostcursor_m),
      .XPIPE_PIPE_CH8_TXPRECURSOR_M (q1q2_xpipe_pipe_ch8_txprecursor_m),
      .XPIPE_PIPE_CH8_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch8_txstartblock_m),
      .XPIPE_PIPE_CH8_TXSWING_M     (q1q2_xpipe_pipe_ch8_txswing_m),
      .XPIPE_PIPE_CH8_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch8_txsyncheader_m),
      .XPIPE_PIPE_CH8_PHYSTATUS_M   (q1q2_xpipe_pipe_ch8_phystatus_m),
      .XPIPE_PIPE_CH8_RXCHARISK_M   (q1q2_xpipe_pipe_ch8_rxcharisk_m),
      .XPIPE_PIPE_CH8_RXDATAVALID_M (q1q2_xpipe_pipe_ch8_rxdatavalid_m),
      .XPIPE_PIPE_CH8_RXDATA_M      (q1q2_xpipe_pipe_ch8_rxdata_m),
      .XPIPE_PIPE_CH8_RXELECIDLE_M  (q1q2_xpipe_pipe_ch8_rxelecidle_m),
      .XPIPE_PIPE_CH8_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch8_rxstartblock_m),
      .XPIPE_PIPE_CH8_RXSTATUS_M    (q1q2_xpipe_pipe_ch8_rxstatus_m),
      .XPIPE_PIPE_CH8_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch8_rxsyncheader_m),
      .XPIPE_PIPE_CH8_RXVALID_M     (q1q2_xpipe_pipe_ch8_rxvalid_m),
      .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch8_txdetectrxloopback_m),

      .XPIPE_PIPE_CH9_PHYSTATUS     (q0q1_xpipe_pipe_ch9_phystatus_m),
      .XPIPE_PIPE_CH9_RXCHARISK     (q0q1_xpipe_pipe_ch9_rxcharisk_m),
      .XPIPE_PIPE_CH9_RXDATA        (q0q1_xpipe_pipe_ch9_rxdata_m), //ifcpmxpipechannel9xpiperxdata
      .XPIPE_PIPE_CH9_RXDATAVALID   (q0q1_xpipe_pipe_ch9_rxdatavalid_m),
      .XPIPE_PIPE_CH9_RXELECIDLE    (q0q1_xpipe_pipe_ch9_rxelecidle_m),
      .XPIPE_PIPE_CH9_RXSTARTBLOCK  (q0q1_xpipe_pipe_ch9_rxstartblock_m),
      .XPIPE_PIPE_CH9_RXSTATUS      (q0q1_xpipe_pipe_ch9_rxstatus_m),
      .XPIPE_PIPE_CH9_RXSYNCHEADER  (q0q1_xpipe_pipe_ch9_rxsyncheader_m),
      .XPIPE_PIPE_CH9_RXVALID       (q0q1_xpipe_pipe_ch9_rxvalid_m),
      .XPIPE_PIPE_CH9_POWERDOWN     (q0q1_xpipe_pipe_ch9_powerdown_m),
      .XPIPE_PIPE_CH9_RXPOLARITY    (q0q1_xpipe_pipe_ch9_rxpolarity_m),
      .XPIPE_PIPE_CH9_RXTERMINATION (q0q1_xpipe_pipe_ch9_rxtermination_m),
      .XPIPE_PIPE_CH9_TXCHARISK     (q0q1_xpipe_pipe_ch9_txcharisk_m),
      .XPIPE_PIPE_CH9_TXCOMPLIANCE  (q0q1_xpipe_pipe_ch9_txcompliance_m),
      .XPIPE_PIPE_CH9_TXDATA        (q0q1_xpipe_pipe_ch9_txdata_m),
      .XPIPE_PIPE_CH9_TXDATAVALID   (q0q1_xpipe_pipe_ch9_txdatavalid_m),
      .XPIPE_PIPE_CH9_TXDEEMPH      (q0q1_xpipe_pipe_ch9_txdeemph_m),
      .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch9_txdetectrxloopback_m),
      .XPIPE_PIPE_CH9_TXELECIDLE    (q0q1_xpipe_pipe_ch9_txelecidle_m),
      .XPIPE_PIPE_CH9_TXMAINCURSOR  (q0q1_xpipe_pipe_ch9_txmaincursor_m),
      .XPIPE_PIPE_CH9_TXMARGIN      (q0q1_xpipe_pipe_ch9_txmargin_m),
      .XPIPE_PIPE_CH9_TXPOSTCURSOR  (q0q1_xpipe_pipe_ch9_txpostcursor_m),
      .XPIPE_PIPE_CH9_TXPRECURSOR   (q0q1_xpipe_pipe_ch9_txprecursor_m),
      .XPIPE_PIPE_CH9_TXSTARTBLOCK  (q0q1_xpipe_pipe_ch9_txstartblock_m),
      .XPIPE_PIPE_CH9_TXSWING       (q0q1_xpipe_pipe_ch9_txswing_m),
      .XPIPE_PIPE_CH9_TXSYNCHEADER  (q0q1_xpipe_pipe_ch9_txsyncheader_m),

      .XPIPE_PIPE_CH9_POWERDOWN_M   (q1q2_xpipe_pipe_ch9_powerdown_m),
      .XPIPE_PIPE_CH9_RXPOLARITY_M  (q1q2_xpipe_pipe_ch9_rxpolarity_m),
      .XPIPE_PIPE_CH9_RXTERMINATION_M(q1q2_xpipe_pipe_ch9_rxtermination_m),
      .XPIPE_PIPE_CH9_TXCHARISK_M   (q1q2_xpipe_pipe_ch9_txcharisk_m),
      .XPIPE_PIPE_CH9_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch9_txcompliance_m),
      .XPIPE_PIPE_CH9_TXDATAVALID_M (q1q2_xpipe_pipe_ch9_txdatavalid_m),
      .XPIPE_PIPE_CH9_TXDATA_M      (q1q2_xpipe_pipe_ch9_txdata_m),
      .XPIPE_PIPE_CH9_TXDEEMPH_M    (q1q2_xpipe_pipe_ch9_txdeemph_m),
      .XPIPE_PIPE_CH9_TXELECIDLE_M  (q1q2_xpipe_pipe_ch9_txelecidle_m),
      .XPIPE_PIPE_CH9_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch9_txmaincursor_m),
      .XPIPE_PIPE_CH9_TXMARGIN_M    (q1q2_xpipe_pipe_ch9_txmargin_m),
      .XPIPE_PIPE_CH9_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch9_txpostcursor_m),
      .XPIPE_PIPE_CH9_TXPRECURSOR_M (q1q2_xpipe_pipe_ch9_txprecursor_m),
      .XPIPE_PIPE_CH9_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch9_txstartblock_m),
      .XPIPE_PIPE_CH9_TXSWING_M     (q1q2_xpipe_pipe_ch9_txswing_m),
      .XPIPE_PIPE_CH9_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch9_txsyncheader_m),
      .XPIPE_PIPE_CH9_PHYSTATUS_M   (q1q2_xpipe_pipe_ch9_phystatus_m),
      .XPIPE_PIPE_CH9_RXCHARISK_M   (q1q2_xpipe_pipe_ch9_rxcharisk_m),
      .XPIPE_PIPE_CH9_RXDATAVALID_M (q1q2_xpipe_pipe_ch9_rxdatavalid_m),
      .XPIPE_PIPE_CH9_RXDATA_M      (q1q2_xpipe_pipe_ch9_rxdata_m),
      .XPIPE_PIPE_CH9_RXELECIDLE_M  (q1q2_xpipe_pipe_ch9_rxelecidle_m),
      .XPIPE_PIPE_CH9_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch9_rxstartblock_m),
      .XPIPE_PIPE_CH9_RXSTATUS_M    (q1q2_xpipe_pipe_ch9_rxstatus_m),
      .XPIPE_PIPE_CH9_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch9_rxsyncheader_m),
      .XPIPE_PIPE_CH9_RXVALID_M     (q1q2_xpipe_pipe_ch9_rxvalid_m),
      .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch9_txdetectrxloopback_m),

      .XPIPE_PIPE_CH10_PHYSTATUS    (q0q1_xpipe_pipe_ch10_phystatus_m),
      .XPIPE_PIPE_CH10_RXCHARISK    (q0q1_xpipe_pipe_ch10_rxcharisk_m),
      .XPIPE_PIPE_CH10_RXDATA       (q0q1_xpipe_pipe_ch10_rxdata_m), //ifcpmxpipechannel10xpiperxdata
      .XPIPE_PIPE_CH10_RXDATAVALID  (q0q1_xpipe_pipe_ch10_rxdatavalid_m),
      .XPIPE_PIPE_CH10_RXELECIDLE   (q0q1_xpipe_pipe_ch10_rxelecidle_m),
      .XPIPE_PIPE_CH10_RXSTARTBLOCK (q0q1_xpipe_pipe_ch10_rxstartblock_m),
      .XPIPE_PIPE_CH10_RXSTATUS     (q0q1_xpipe_pipe_ch10_rxstatus_m),
      .XPIPE_PIPE_CH10_RXSYNCHEADER (q0q1_xpipe_pipe_ch10_rxsyncheader_m),
      .XPIPE_PIPE_CH10_RXVALID      (q0q1_xpipe_pipe_ch10_rxvalid_m),
      .XPIPE_PIPE_CH10_POWERDOWN    (q0q1_xpipe_pipe_ch10_powerdown_m),
      .XPIPE_PIPE_CH10_RXPOLARITY   (q0q1_xpipe_pipe_ch10_rxpolarity_m),
      .XPIPE_PIPE_CH10_RXTERMINATION(q0q1_xpipe_pipe_ch10_rxtermination_m),
      .XPIPE_PIPE_CH10_TXCHARISK    (q0q1_xpipe_pipe_ch10_txcharisk_m),
      .XPIPE_PIPE_CH10_TXCOMPLIANCE (q0q1_xpipe_pipe_ch10_txcompliance_m),
      .XPIPE_PIPE_CH10_TXDATA       (q0q1_xpipe_pipe_ch10_txdata_m),
      .XPIPE_PIPE_CH10_TXDATAVALID  (q0q1_xpipe_pipe_ch10_txdatavalid_m),
      .XPIPE_PIPE_CH10_TXDEEMPH     (q0q1_xpipe_pipe_ch10_txdeemph_m),
      .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch10_txdetectrxloopback_m),
      .XPIPE_PIPE_CH10_TXELECIDLE   (q0q1_xpipe_pipe_ch10_txelecidle_m),
      .XPIPE_PIPE_CH10_TXMAINCURSOR (q0q1_xpipe_pipe_ch10_txmaincursor_m),
      .XPIPE_PIPE_CH10_TXMARGIN     (q0q1_xpipe_pipe_ch10_txmargin_m),
      .XPIPE_PIPE_CH10_TXPOSTCURSOR (q0q1_xpipe_pipe_ch10_txpostcursor_m),
      .XPIPE_PIPE_CH10_TXPRECURSOR  (q0q1_xpipe_pipe_ch10_txprecursor_m),
      .XPIPE_PIPE_CH10_TXSTARTBLOCK (q0q1_xpipe_pipe_ch10_txstartblock_m),
      .XPIPE_PIPE_CH10_TXSWING      (q0q1_xpipe_pipe_ch10_txswing_m),
      .XPIPE_PIPE_CH10_TXSYNCHEADER (q0q1_xpipe_pipe_ch10_txsyncheader_m),

      .XPIPE_PIPE_CH10_POWERDOWN_M  (q1q2_xpipe_pipe_ch10_powerdown_m),
      .XPIPE_PIPE_CH10_RXPOLARITY_M (q1q2_xpipe_pipe_ch10_rxpolarity_m),
      .XPIPE_PIPE_CH10_RXTERMINATION_M(q1q2_xpipe_pipe_ch10_rxtermination_m),
      .XPIPE_PIPE_CH10_TXCHARISK_M  (q1q2_xpipe_pipe_ch10_txcharisk_m),
      .XPIPE_PIPE_CH10_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch10_txcompliance_m),
      .XPIPE_PIPE_CH10_TXDATAVALID_M(q1q2_xpipe_pipe_ch10_txdatavalid_m),
      .XPIPE_PIPE_CH10_TXDATA_M     (q1q2_xpipe_pipe_ch10_txdata_m),
      .XPIPE_PIPE_CH10_TXDEEMPH_M   (q1q2_xpipe_pipe_ch10_txdeemph_m),
      .XPIPE_PIPE_CH10_TXELECIDLE_M (q1q2_xpipe_pipe_ch10_txelecidle_m),
      .XPIPE_PIPE_CH10_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch10_txmaincursor_m),
      .XPIPE_PIPE_CH10_TXMARGIN_M   (q1q2_xpipe_pipe_ch10_txmargin_m),
      .XPIPE_PIPE_CH10_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch10_txpostcursor_m),
      .XPIPE_PIPE_CH10_TXPRECURSOR_M(q1q2_xpipe_pipe_ch10_txprecursor_m),
      .XPIPE_PIPE_CH10_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch10_txstartblock_m),
      .XPIPE_PIPE_CH10_TXSWING_M    (q1q2_xpipe_pipe_ch10_txswing_m),
      .XPIPE_PIPE_CH10_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch10_txsyncheader_m),
      .XPIPE_PIPE_CH10_PHYSTATUS_M  (q1q2_xpipe_pipe_ch10_phystatus_m),
      .XPIPE_PIPE_CH10_RXCHARISK_M  (q1q2_xpipe_pipe_ch10_rxcharisk_m),
      .XPIPE_PIPE_CH10_RXDATAVALID_M(q1q2_xpipe_pipe_ch10_rxdatavalid_m),
      .XPIPE_PIPE_CH10_RXDATA_M     (q1q2_xpipe_pipe_ch10_rxdata_m),
      .XPIPE_PIPE_CH10_RXELECIDLE_M (q1q2_xpipe_pipe_ch10_rxelecidle_m),
      .XPIPE_PIPE_CH10_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch10_rxstartblock_m),
      .XPIPE_PIPE_CH10_RXSTATUS_M   (q1q2_xpipe_pipe_ch10_rxstatus_m),
      .XPIPE_PIPE_CH10_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch10_rxsyncheader_m),
      .XPIPE_PIPE_CH10_RXVALID_M    (q1q2_xpipe_pipe_ch10_rxvalid_m),
      .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch10_txdetectrxloopback_m),

      .XPIPE_PIPE_CH11_PHYSTATUS    (q0q1_xpipe_pipe_ch11_phystatus_m),
      .XPIPE_PIPE_CH11_RXCHARISK    (q0q1_xpipe_pipe_ch11_rxcharisk_m),
      .XPIPE_PIPE_CH11_RXDATA       (q0q1_xpipe_pipe_ch11_rxdata_m), //ifcpmxpipechannel11xpiperxdata
      .XPIPE_PIPE_CH11_RXDATAVALID  (q0q1_xpipe_pipe_ch11_rxdatavalid_m),
      .XPIPE_PIPE_CH11_RXELECIDLE   (q0q1_xpipe_pipe_ch11_rxelecidle_m),
      .XPIPE_PIPE_CH11_RXSTARTBLOCK (q0q1_xpipe_pipe_ch11_rxstartblock_m),
      .XPIPE_PIPE_CH11_RXSTATUS     (q0q1_xpipe_pipe_ch11_rxstatus_m),
      .XPIPE_PIPE_CH11_RXSYNCHEADER (q0q1_xpipe_pipe_ch11_rxsyncheader_m),
      .XPIPE_PIPE_CH11_RXVALID      (q0q1_xpipe_pipe_ch11_rxvalid_m),
      .XPIPE_PIPE_CH11_POWERDOWN    (q0q1_xpipe_pipe_ch11_powerdown_m),
      .XPIPE_PIPE_CH11_RXPOLARITY   (q0q1_xpipe_pipe_ch11_rxpolarity_m),
      .XPIPE_PIPE_CH11_RXTERMINATION(q0q1_xpipe_pipe_ch11_rxtermination_m),
      .XPIPE_PIPE_CH11_TXCHARISK    (q0q1_xpipe_pipe_ch11_txcharisk_m),
      .XPIPE_PIPE_CH11_TXCOMPLIANCE (q0q1_xpipe_pipe_ch11_txcompliance_m),
      .XPIPE_PIPE_CH11_TXDATA       (q0q1_xpipe_pipe_ch11_txdata_m),
      .XPIPE_PIPE_CH11_TXDATAVALID  (q0q1_xpipe_pipe_ch11_txdatavalid_m),
      .XPIPE_PIPE_CH11_TXDEEMPH     (q0q1_xpipe_pipe_ch11_txdeemph_m),
      .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch11_txdetectrxloopback_m),
      .XPIPE_PIPE_CH11_TXELECIDLE   (q0q1_xpipe_pipe_ch11_txelecidle_m),
      .XPIPE_PIPE_CH11_TXMAINCURSOR (q0q1_xpipe_pipe_ch11_txmaincursor_m),
      .XPIPE_PIPE_CH11_TXMARGIN     (q0q1_xpipe_pipe_ch11_txmargin_m),
      .XPIPE_PIPE_CH11_TXPOSTCURSOR (q0q1_xpipe_pipe_ch11_txpostcursor_m),
      .XPIPE_PIPE_CH11_TXPRECURSOR  (q0q1_xpipe_pipe_ch11_txprecursor_m),
      .XPIPE_PIPE_CH11_TXSTARTBLOCK (q0q1_xpipe_pipe_ch11_txstartblock_m),
      .XPIPE_PIPE_CH11_TXSWING      (q0q1_xpipe_pipe_ch11_txswing_m),
      .XPIPE_PIPE_CH11_TXSYNCHEADER (q0q1_xpipe_pipe_ch11_txsyncheader_m),

      .XPIPE_PIPE_CH11_POWERDOWN_M  (q1q2_xpipe_pipe_ch11_powerdown_m),
      .XPIPE_PIPE_CH11_RXPOLARITY_M (q1q2_xpipe_pipe_ch11_rxpolarity_m),
      .XPIPE_PIPE_CH11_RXTERMINATION_M(q1q2_xpipe_pipe_ch11_rxtermination_m),
      .XPIPE_PIPE_CH11_TXCHARISK_M  (q1q2_xpipe_pipe_ch11_txcharisk_m),
      .XPIPE_PIPE_CH11_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch11_txcompliance_m),
      .XPIPE_PIPE_CH11_TXDATAVALID_M(q1q2_xpipe_pipe_ch11_txdatavalid_m),
      .XPIPE_PIPE_CH11_TXDATA_M     (q1q2_xpipe_pipe_ch11_txdata_m),
      .XPIPE_PIPE_CH11_TXDEEMPH_M   (q1q2_xpipe_pipe_ch11_txdeemph_m),
      .XPIPE_PIPE_CH11_TXELECIDLE_M (q1q2_xpipe_pipe_ch11_txelecidle_m),
      .XPIPE_PIPE_CH11_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch11_txmaincursor_m),
      .XPIPE_PIPE_CH11_TXMARGIN_M   (q1q2_xpipe_pipe_ch11_txmargin_m),
      .XPIPE_PIPE_CH11_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch11_txpostcursor_m),
      .XPIPE_PIPE_CH11_TXPRECURSOR_M(q1q2_xpipe_pipe_ch11_txprecursor_m),
      .XPIPE_PIPE_CH11_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch11_txstartblock_m),
      .XPIPE_PIPE_CH11_TXSWING_M    (q1q2_xpipe_pipe_ch11_txswing_m),
      .XPIPE_PIPE_CH11_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch11_txsyncheader_m),
      .XPIPE_PIPE_CH11_PHYSTATUS_M  (q1q2_xpipe_pipe_ch11_phystatus_m),
      .XPIPE_PIPE_CH11_RXCHARISK_M  (q1q2_xpipe_pipe_ch11_rxcharisk_m),
      .XPIPE_PIPE_CH11_RXDATAVALID_M(q1q2_xpipe_pipe_ch11_rxdatavalid_m),
      .XPIPE_PIPE_CH11_RXDATA_M     (q1q2_xpipe_pipe_ch11_rxdata_m),
      .XPIPE_PIPE_CH11_RXELECIDLE_M (q1q2_xpipe_pipe_ch11_rxelecidle_m),
      .XPIPE_PIPE_CH11_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch11_rxstartblock_m),
      .XPIPE_PIPE_CH11_RXSTATUS_M   (q1q2_xpipe_pipe_ch11_rxstatus_m),
      .XPIPE_PIPE_CH11_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch11_rxsyncheader_m),
      .XPIPE_PIPE_CH11_RXVALID_M    (q1q2_xpipe_pipe_ch11_rxvalid_m),
      .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch11_txdetectrxloopback_m),

      .XPIPE_PIPE_CH12_PHYSTATUS    (q0q1_xpipe_pipe_ch12_phystatus_m),
      .XPIPE_PIPE_CH12_RXCHARISK    (q0q1_xpipe_pipe_ch12_rxcharisk_m),
      .XPIPE_PIPE_CH12_RXDATA       (q0q1_xpipe_pipe_ch12_rxdata_m), //ifcpmxpipechannel12xpiperxdata
      .XPIPE_PIPE_CH12_RXDATAVALID  (q0q1_xpipe_pipe_ch12_rxdatavalid_m),
      .XPIPE_PIPE_CH12_RXELECIDLE   (q0q1_xpipe_pipe_ch12_rxelecidle_m),
      .XPIPE_PIPE_CH12_RXSTARTBLOCK (q0q1_xpipe_pipe_ch12_rxstartblock_m),
      .XPIPE_PIPE_CH12_RXSTATUS     (q0q1_xpipe_pipe_ch12_rxstatus_m),
      .XPIPE_PIPE_CH12_RXSYNCHEADER (q0q1_xpipe_pipe_ch12_rxsyncheader_m),
      .XPIPE_PIPE_CH12_RXVALID      (q0q1_xpipe_pipe_ch12_rxvalid_m),
      .XPIPE_PIPE_CH12_POWERDOWN    (q0q1_xpipe_pipe_ch12_powerdown_m),
      .XPIPE_PIPE_CH12_RXPOLARITY   (q0q1_xpipe_pipe_ch12_rxpolarity_m),
      .XPIPE_PIPE_CH12_RXTERMINATION(q0q1_xpipe_pipe_ch12_rxtermination_m),
      .XPIPE_PIPE_CH12_TXCHARISK    (q0q1_xpipe_pipe_ch12_txcharisk_m),
      .XPIPE_PIPE_CH12_TXCOMPLIANCE (q0q1_xpipe_pipe_ch12_txcompliance_m),
      .XPIPE_PIPE_CH12_TXDATA       (q0q1_xpipe_pipe_ch12_txdata_m),
      .XPIPE_PIPE_CH12_TXDATAVALID  (q0q1_xpipe_pipe_ch12_txdatavalid_m),
      .XPIPE_PIPE_CH12_TXDEEMPH     (q0q1_xpipe_pipe_ch12_txdeemph_m),
      .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch12_txdetectrxloopback_m),
      .XPIPE_PIPE_CH12_TXELECIDLE   (q0q1_xpipe_pipe_ch12_txelecidle_m),
      .XPIPE_PIPE_CH12_TXMAINCURSOR (q0q1_xpipe_pipe_ch12_txmaincursor_m),
      .XPIPE_PIPE_CH12_TXMARGIN     (q0q1_xpipe_pipe_ch12_txmargin_m),
      .XPIPE_PIPE_CH12_TXPOSTCURSOR (q0q1_xpipe_pipe_ch12_txpostcursor_m),
      .XPIPE_PIPE_CH12_TXPRECURSOR  (q0q1_xpipe_pipe_ch12_txprecursor_m),
      .XPIPE_PIPE_CH12_TXSTARTBLOCK (q0q1_xpipe_pipe_ch12_txstartblock_m),
      .XPIPE_PIPE_CH12_TXSWING      (q0q1_xpipe_pipe_ch12_txswing_m),
      .XPIPE_PIPE_CH12_TXSYNCHEADER (q0q1_xpipe_pipe_ch12_txsyncheader_m),

      .XPIPE_PIPE_CH12_POWERDOWN_M  (q1q2_xpipe_pipe_ch12_powerdown_m),
      .XPIPE_PIPE_CH12_RXPOLARITY_M (q1q2_xpipe_pipe_ch12_rxpolarity_m),
      .XPIPE_PIPE_CH12_RXTERMINATION_M(q1q2_xpipe_pipe_ch12_rxtermination_m),
      .XPIPE_PIPE_CH12_TXCHARISK_M  (q1q2_xpipe_pipe_ch12_txcharisk_m),
      .XPIPE_PIPE_CH12_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch12_txcompliance_m),
      .XPIPE_PIPE_CH12_TXDATAVALID_M(q1q2_xpipe_pipe_ch12_txdatavalid_m),
      .XPIPE_PIPE_CH12_TXDATA_M     (q1q2_xpipe_pipe_ch12_txdata_m),
      .XPIPE_PIPE_CH12_TXDEEMPH_M   (q1q2_xpipe_pipe_ch12_txdeemph_m),
      .XPIPE_PIPE_CH12_TXELECIDLE_M (q1q2_xpipe_pipe_ch12_txelecidle_m),
      .XPIPE_PIPE_CH12_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch12_txmaincursor_m),
      .XPIPE_PIPE_CH12_TXMARGIN_M   (q1q2_xpipe_pipe_ch12_txmargin_m),
      .XPIPE_PIPE_CH12_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch12_txpostcursor_m),
      .XPIPE_PIPE_CH12_TXPRECURSOR_M(q1q2_xpipe_pipe_ch12_txprecursor_m),
      .XPIPE_PIPE_CH12_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch12_txstartblock_m),
      .XPIPE_PIPE_CH12_TXSWING_M    (q1q2_xpipe_pipe_ch12_txswing_m),
      .XPIPE_PIPE_CH12_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch12_txsyncheader_m),
      .XPIPE_PIPE_CH12_PHYSTATUS_M  (q1q2_xpipe_pipe_ch12_phystatus_m),
      .XPIPE_PIPE_CH12_RXCHARISK_M  (q1q2_xpipe_pipe_ch12_rxcharisk_m),
      .XPIPE_PIPE_CH12_RXDATAVALID_M(q1q2_xpipe_pipe_ch12_rxdatavalid_m),
      .XPIPE_PIPE_CH12_RXDATA_M     (q1q2_xpipe_pipe_ch12_rxdata_m),
      .XPIPE_PIPE_CH12_RXELECIDLE_M (q1q2_xpipe_pipe_ch12_rxelecidle_m),
      .XPIPE_PIPE_CH12_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch12_rxstartblock_m),
      .XPIPE_PIPE_CH12_RXSTATUS_M   (q1q2_xpipe_pipe_ch12_rxstatus_m),
      .XPIPE_PIPE_CH12_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch12_rxsyncheader_m),
      .XPIPE_PIPE_CH12_RXVALID_M    (q1q2_xpipe_pipe_ch12_rxvalid_m),
      .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch12_txdetectrxloopback_m),

      .XPIPE_PIPE_CH13_PHYSTATUS    (q0q1_xpipe_pipe_ch13_phystatus_m),
      .XPIPE_PIPE_CH13_RXCHARISK    (q0q1_xpipe_pipe_ch13_rxcharisk_m),
      .XPIPE_PIPE_CH13_RXDATA       (q0q1_xpipe_pipe_ch13_rxdata_m), //ifcpmxpipechannel13xpiperxdata
      .XPIPE_PIPE_CH13_RXDATAVALID  (q0q1_xpipe_pipe_ch13_rxdatavalid_m),
      .XPIPE_PIPE_CH13_RXELECIDLE   (q0q1_xpipe_pipe_ch13_rxelecidle_m),
      .XPIPE_PIPE_CH13_RXSTARTBLOCK (q0q1_xpipe_pipe_ch13_rxstartblock_m),
      .XPIPE_PIPE_CH13_RXSTATUS     (q0q1_xpipe_pipe_ch13_rxstatus_m),
      .XPIPE_PIPE_CH13_RXSYNCHEADER (q0q1_xpipe_pipe_ch13_rxsyncheader_m),
      .XPIPE_PIPE_CH13_RXVALID      (q0q1_xpipe_pipe_ch13_rxvalid_m),
      .XPIPE_PIPE_CH13_POWERDOWN    (q0q1_xpipe_pipe_ch13_powerdown_m),
      .XPIPE_PIPE_CH13_RXPOLARITY   (q0q1_xpipe_pipe_ch13_rxpolarity_m),
      .XPIPE_PIPE_CH13_RXTERMINATION(q0q1_xpipe_pipe_ch13_rxtermination_m),
      .XPIPE_PIPE_CH13_TXCHARISK    (q0q1_xpipe_pipe_ch13_txcharisk_m),
      .XPIPE_PIPE_CH13_TXCOMPLIANCE (q0q1_xpipe_pipe_ch13_txcompliance_m),
      .XPIPE_PIPE_CH13_TXDATA       (q0q1_xpipe_pipe_ch13_txdata_m),
      .XPIPE_PIPE_CH13_TXDATAVALID  (q0q1_xpipe_pipe_ch13_txdatavalid_m),
      .XPIPE_PIPE_CH13_TXDEEMPH     (q0q1_xpipe_pipe_ch13_txdeemph_m),
      .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch13_txdetectrxloopback_m),
      .XPIPE_PIPE_CH13_TXELECIDLE   (q0q1_xpipe_pipe_ch13_txelecidle_m),
      .XPIPE_PIPE_CH13_TXMAINCURSOR (q0q1_xpipe_pipe_ch13_txmaincursor_m),
      .XPIPE_PIPE_CH13_TXMARGIN     (q0q1_xpipe_pipe_ch13_txmargin_m),
      .XPIPE_PIPE_CH13_TXPOSTCURSOR (q0q1_xpipe_pipe_ch13_txpostcursor_m),
      .XPIPE_PIPE_CH13_TXPRECURSOR  (q0q1_xpipe_pipe_ch13_txprecursor_m),
      .XPIPE_PIPE_CH13_TXSTARTBLOCK (q0q1_xpipe_pipe_ch13_txstartblock_m),
      .XPIPE_PIPE_CH13_TXSWING      (q0q1_xpipe_pipe_ch13_txswing_m),
      .XPIPE_PIPE_CH13_TXSYNCHEADER (q0q1_xpipe_pipe_ch13_txsyncheader_m),

      .XPIPE_PIPE_CH13_POWERDOWN_M  (q1q2_xpipe_pipe_ch13_powerdown_m),
      .XPIPE_PIPE_CH13_RXPOLARITY_M (q1q2_xpipe_pipe_ch13_rxpolarity_m),
      .XPIPE_PIPE_CH13_RXTERMINATION_M(q1q2_xpipe_pipe_ch13_rxtermination_m),
      .XPIPE_PIPE_CH13_TXCHARISK_M  (q1q2_xpipe_pipe_ch13_txcharisk_m),
      .XPIPE_PIPE_CH13_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch13_txcompliance_m),
      .XPIPE_PIPE_CH13_TXDATAVALID_M(q1q2_xpipe_pipe_ch13_txdatavalid_m),
      .XPIPE_PIPE_CH13_TXDATA_M     (q1q2_xpipe_pipe_ch13_txdata_m),
      .XPIPE_PIPE_CH13_TXDEEMPH_M   (q1q2_xpipe_pipe_ch13_txdeemph_m),
      .XPIPE_PIPE_CH13_TXELECIDLE_M (q1q2_xpipe_pipe_ch13_txelecidle_m),
      .XPIPE_PIPE_CH13_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch13_txmaincursor_m),
      .XPIPE_PIPE_CH13_TXMARGIN_M   (q1q2_xpipe_pipe_ch13_txmargin_m),
      .XPIPE_PIPE_CH13_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch13_txpostcursor_m),
      .XPIPE_PIPE_CH13_TXPRECURSOR_M(q1q2_xpipe_pipe_ch13_txprecursor_m),
      .XPIPE_PIPE_CH13_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch13_txstartblock_m),
      .XPIPE_PIPE_CH13_TXSWING_M    (q1q2_xpipe_pipe_ch13_txswing_m),
      .XPIPE_PIPE_CH13_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch13_txsyncheader_m),
      .XPIPE_PIPE_CH13_PHYSTATUS_M  (q1q2_xpipe_pipe_ch13_phystatus_m),
      .XPIPE_PIPE_CH13_RXCHARISK_M  (q1q2_xpipe_pipe_ch13_rxcharisk_m),
      .XPIPE_PIPE_CH13_RXDATAVALID_M(q1q2_xpipe_pipe_ch13_rxdatavalid_m),
      .XPIPE_PIPE_CH13_RXDATA_M     (q1q2_xpipe_pipe_ch13_rxdata_m),
      .XPIPE_PIPE_CH13_RXELECIDLE_M (q1q2_xpipe_pipe_ch13_rxelecidle_m),
      .XPIPE_PIPE_CH13_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch13_rxstartblock_m),
      .XPIPE_PIPE_CH13_RXSTATUS_M   (q1q2_xpipe_pipe_ch13_rxstatus_m),
      .XPIPE_PIPE_CH13_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch13_rxsyncheader_m),
      .XPIPE_PIPE_CH13_RXVALID_M    (q1q2_xpipe_pipe_ch13_rxvalid_m),
      .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch13_txdetectrxloopback_m),

      .XPIPE_PIPE_CH14_PHYSTATUS    (q0q1_xpipe_pipe_ch14_phystatus_m),
      .XPIPE_PIPE_CH14_RXCHARISK    (q0q1_xpipe_pipe_ch14_rxcharisk_m),
      .XPIPE_PIPE_CH14_RXDATA       (q0q1_xpipe_pipe_ch14_rxdata_m), //ifcpmxpipechannel14xpiperxdata
      .XPIPE_PIPE_CH14_RXDATAVALID  (q0q1_xpipe_pipe_ch14_rxdatavalid_m),
      .XPIPE_PIPE_CH14_RXELECIDLE   (q0q1_xpipe_pipe_ch14_rxelecidle_m),
      .XPIPE_PIPE_CH14_RXSTARTBLOCK (q0q1_xpipe_pipe_ch14_rxstartblock_m),
      .XPIPE_PIPE_CH14_RXSTATUS     (q0q1_xpipe_pipe_ch14_rxstatus_m),
      .XPIPE_PIPE_CH14_RXSYNCHEADER (q0q1_xpipe_pipe_ch14_rxsyncheader_m),
      .XPIPE_PIPE_CH14_RXVALID      (q0q1_xpipe_pipe_ch14_rxvalid_m),
      .XPIPE_PIPE_CH14_POWERDOWN    (q0q1_xpipe_pipe_ch14_powerdown_m),
      .XPIPE_PIPE_CH14_RXPOLARITY   (q0q1_xpipe_pipe_ch14_rxpolarity_m),
      .XPIPE_PIPE_CH14_RXTERMINATION(q0q1_xpipe_pipe_ch14_rxtermination_m),
      .XPIPE_PIPE_CH14_TXCHARISK    (q0q1_xpipe_pipe_ch14_txcharisk_m),
      .XPIPE_PIPE_CH14_TXCOMPLIANCE (q0q1_xpipe_pipe_ch14_txcompliance_m),
      .XPIPE_PIPE_CH14_TXDATA       (q0q1_xpipe_pipe_ch14_txdata_m),
      .XPIPE_PIPE_CH14_TXDATAVALID  (q0q1_xpipe_pipe_ch14_txdatavalid_m),
      .XPIPE_PIPE_CH14_TXDEEMPH     (q0q1_xpipe_pipe_ch14_txdeemph_m),
      .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch14_txdetectrxloopback_m),
      .XPIPE_PIPE_CH14_TXELECIDLE   (q0q1_xpipe_pipe_ch14_txelecidle_m),
      .XPIPE_PIPE_CH14_TXMAINCURSOR (q0q1_xpipe_pipe_ch14_txmaincursor_m),
      .XPIPE_PIPE_CH14_TXMARGIN     (q0q1_xpipe_pipe_ch14_txmargin_m),
      .XPIPE_PIPE_CH14_TXPOSTCURSOR (q0q1_xpipe_pipe_ch14_txpostcursor_m),
      .XPIPE_PIPE_CH14_TXPRECURSOR  (q0q1_xpipe_pipe_ch14_txprecursor_m),
      .XPIPE_PIPE_CH14_TXSTARTBLOCK (q0q1_xpipe_pipe_ch14_txstartblock_m),
      .XPIPE_PIPE_CH14_TXSWING      (q0q1_xpipe_pipe_ch14_txswing_m),
      .XPIPE_PIPE_CH14_TXSYNCHEADER (q0q1_xpipe_pipe_ch14_txsyncheader_m),

      .XPIPE_PIPE_CH14_POWERDOWN_M  (q1q2_xpipe_pipe_ch14_powerdown_m),
      .XPIPE_PIPE_CH14_RXPOLARITY_M (q1q2_xpipe_pipe_ch14_rxpolarity_m),
      .XPIPE_PIPE_CH14_RXTERMINATION_M(q1q2_xpipe_pipe_ch14_rxtermination_m),
      .XPIPE_PIPE_CH14_TXCHARISK_M  (q1q2_xpipe_pipe_ch14_txcharisk_m),
      .XPIPE_PIPE_CH14_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch14_txcompliance_m),
      .XPIPE_PIPE_CH14_TXDATAVALID_M(q1q2_xpipe_pipe_ch14_txdatavalid_m),
      .XPIPE_PIPE_CH14_TXDATA_M     (q1q2_xpipe_pipe_ch14_txdata_m),
      .XPIPE_PIPE_CH14_TXDEEMPH_M   (q1q2_xpipe_pipe_ch14_txdeemph_m),
      .XPIPE_PIPE_CH14_TXELECIDLE_M (q1q2_xpipe_pipe_ch14_txelecidle_m),
      .XPIPE_PIPE_CH14_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch14_txmaincursor_m),
      .XPIPE_PIPE_CH14_TXMARGIN_M   (q1q2_xpipe_pipe_ch14_txmargin_m),
      .XPIPE_PIPE_CH14_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch14_txpostcursor_m),
      .XPIPE_PIPE_CH14_TXPRECURSOR_M(q1q2_xpipe_pipe_ch14_txprecursor_m),
      .XPIPE_PIPE_CH14_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch14_txstartblock_m),
      .XPIPE_PIPE_CH14_TXSWING_M    (q1q2_xpipe_pipe_ch14_txswing_m),
      .XPIPE_PIPE_CH14_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch14_txsyncheader_m),
      .XPIPE_PIPE_CH14_PHYSTATUS_M  (q1q2_xpipe_pipe_ch14_phystatus_m),
      .XPIPE_PIPE_CH14_RXCHARISK_M  (q1q2_xpipe_pipe_ch14_rxcharisk_m),
      .XPIPE_PIPE_CH14_RXDATAVALID_M(q1q2_xpipe_pipe_ch14_rxdatavalid_m),
      .XPIPE_PIPE_CH14_RXDATA_M     (q1q2_xpipe_pipe_ch14_rxdata_m),
      .XPIPE_PIPE_CH14_RXELECIDLE_M (q1q2_xpipe_pipe_ch14_rxelecidle_m),
      .XPIPE_PIPE_CH14_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch14_rxstartblock_m),
      .XPIPE_PIPE_CH14_RXSTATUS_M   (q1q2_xpipe_pipe_ch14_rxstatus_m),
      .XPIPE_PIPE_CH14_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch14_rxsyncheader_m),
      .XPIPE_PIPE_CH14_RXVALID_M    (q1q2_xpipe_pipe_ch14_rxvalid_m),
      .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch14_txdetectrxloopback_m),

      .XPIPE_PIPE_CH15_PHYSTATUS    (q0q1_xpipe_pipe_ch15_phystatus_m),
      .XPIPE_PIPE_CH15_RXCHARISK    (q0q1_xpipe_pipe_ch15_rxcharisk_m),
      .XPIPE_PIPE_CH15_RXDATA       (q0q1_xpipe_pipe_ch15_rxdata_m), //ifcpmxpipechannel15xpiperxdata
      .XPIPE_PIPE_CH15_RXDATAVALID  (q0q1_xpipe_pipe_ch15_rxdatavalid_m),
      .XPIPE_PIPE_CH15_RXELECIDLE   (q0q1_xpipe_pipe_ch15_rxelecidle_m),
      .XPIPE_PIPE_CH15_RXSTARTBLOCK (q0q1_xpipe_pipe_ch15_rxstartblock_m),
      .XPIPE_PIPE_CH15_RXSTATUS     (q0q1_xpipe_pipe_ch15_rxstatus_m),
      .XPIPE_PIPE_CH15_RXSYNCHEADER (q0q1_xpipe_pipe_ch15_rxsyncheader_m),
      .XPIPE_PIPE_CH15_RXVALID      (q0q1_xpipe_pipe_ch15_rxvalid_m),
      .XPIPE_PIPE_CH15_POWERDOWN    (q0q1_xpipe_pipe_ch15_powerdown_m),
      .XPIPE_PIPE_CH15_RXPOLARITY   (q0q1_xpipe_pipe_ch15_rxpolarity_m),
      .XPIPE_PIPE_CH15_RXTERMINATION(q0q1_xpipe_pipe_ch15_rxtermination_m),
      .XPIPE_PIPE_CH15_TXCHARISK    (q0q1_xpipe_pipe_ch15_txcharisk_m),
      .XPIPE_PIPE_CH15_TXCOMPLIANCE (q0q1_xpipe_pipe_ch15_txcompliance_m),
      .XPIPE_PIPE_CH15_TXDATA       (q0q1_xpipe_pipe_ch15_txdata_m),
      .XPIPE_PIPE_CH15_TXDATAVALID  (q0q1_xpipe_pipe_ch15_txdatavalid_m),
      .XPIPE_PIPE_CH15_TXDEEMPH     (q0q1_xpipe_pipe_ch15_txdeemph_m),
      .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK(q0q1_xpipe_pipe_ch15_txdetectrxloopback_m),
      .XPIPE_PIPE_CH15_TXELECIDLE   (q0q1_xpipe_pipe_ch15_txelecidle_m),
      .XPIPE_PIPE_CH15_TXMAINCURSOR (q0q1_xpipe_pipe_ch15_txmaincursor_m),
      .XPIPE_PIPE_CH15_TXMARGIN     (q0q1_xpipe_pipe_ch15_txmargin_m),
      .XPIPE_PIPE_CH15_TXPOSTCURSOR (q0q1_xpipe_pipe_ch15_txpostcursor_m),
      .XPIPE_PIPE_CH15_TXPRECURSOR  (q0q1_xpipe_pipe_ch15_txprecursor_m),
      .XPIPE_PIPE_CH15_TXSTARTBLOCK (q0q1_xpipe_pipe_ch15_txstartblock_m),
      .XPIPE_PIPE_CH15_TXSWING      (q0q1_xpipe_pipe_ch15_txswing_m),
      .XPIPE_PIPE_CH15_TXSYNCHEADER (q0q1_xpipe_pipe_ch15_txsyncheader_m),

      .XPIPE_PIPE_CH15_POWERDOWN_M  (q1q2_xpipe_pipe_ch15_powerdown_m),
      .XPIPE_PIPE_CH15_RXPOLARITY_M (q1q2_xpipe_pipe_ch15_rxpolarity_m),
      .XPIPE_PIPE_CH15_RXTERMINATION_M(q1q2_xpipe_pipe_ch15_rxtermination_m),
      .XPIPE_PIPE_CH15_TXCHARISK_M  (q1q2_xpipe_pipe_ch15_txcharisk_m),
      .XPIPE_PIPE_CH15_TXCOMPLIANCE_M(q1q2_xpipe_pipe_ch15_txcompliance_m),
      .XPIPE_PIPE_CH15_TXDATAVALID_M(q1q2_xpipe_pipe_ch15_txdatavalid_m),
      .XPIPE_PIPE_CH15_TXDATA_M     (q1q2_xpipe_pipe_ch15_txdata_m),
      .XPIPE_PIPE_CH15_TXDEEMPH_M   (q1q2_xpipe_pipe_ch15_txdeemph_m),
      .XPIPE_PIPE_CH15_TXELECIDLE_M (q1q2_xpipe_pipe_ch15_txelecidle_m),
      .XPIPE_PIPE_CH15_TXMAINCURSOR_M(q1q2_xpipe_pipe_ch15_txmaincursor_m),
      .XPIPE_PIPE_CH15_TXMARGIN_M   (q1q2_xpipe_pipe_ch15_txmargin_m),
      .XPIPE_PIPE_CH15_TXPOSTCURSOR_M(q1q2_xpipe_pipe_ch15_txpostcursor_m),
      .XPIPE_PIPE_CH15_TXPRECURSOR_M(q1q2_xpipe_pipe_ch15_txprecursor_m),
      .XPIPE_PIPE_CH15_TXSTARTBLOCK_M(q1q2_xpipe_pipe_ch15_txstartblock_m),
      .XPIPE_PIPE_CH15_TXSWING_M    (q1q2_xpipe_pipe_ch15_txswing_m),
      .XPIPE_PIPE_CH15_TXSYNCHEADER_M(q1q2_xpipe_pipe_ch15_txsyncheader_m),
      .XPIPE_PIPE_CH15_PHYSTATUS_M  (q1q2_xpipe_pipe_ch15_phystatus_m),
      .XPIPE_PIPE_CH15_RXCHARISK_M  (q1q2_xpipe_pipe_ch15_rxcharisk_m),
      .XPIPE_PIPE_CH15_RXDATAVALID_M(q1q2_xpipe_pipe_ch15_rxdatavalid_m),
      .XPIPE_PIPE_CH15_RXDATA_M     (q1q2_xpipe_pipe_ch15_rxdata_m),
      .XPIPE_PIPE_CH15_RXELECIDLE_M (q1q2_xpipe_pipe_ch15_rxelecidle_m),
      .XPIPE_PIPE_CH15_RXSTARTBLOCK_M(q1q2_xpipe_pipe_ch15_rxstartblock_m),
      .XPIPE_PIPE_CH15_RXSTATUS_M   (q1q2_xpipe_pipe_ch15_rxstatus_m),
      .XPIPE_PIPE_CH15_RXSYNCHEADER_M(q1q2_xpipe_pipe_ch15_rxsyncheader_m),
      .XPIPE_PIPE_CH15_RXVALID_M    (q1q2_xpipe_pipe_ch15_rxvalid_m),
      .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK_M(q1q2_xpipe_pipe_ch15_txdetectrxloopback_m)
    );
  end

  if ((C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH > 8) || (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE1_CONTROLLER_ENABLE > 0 && C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH > 0) || (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_PS_HSDP_MODE == "HSDP1" && C_PS_HSDP_INGRESS_TRAFFIC == "AURORA" ) || (C_PS_HSDP_MODE == "HSDP1"  && C_PS_HSDP_INGRESS_TRAFFIC == "AURORA" ))  begin
    XPIPE_QUAD #( .XPIPE_LOC(C_XPIPE_2_LOC),
      .XPIPE_MODE       (C_XPIPE_2_MODE),
      .XPIPE_RSVD       (C_XPIPE_2_RSVD),
      .XPIPE_LINK0_CFG  (C_XPIPE_2_LINK0_CFG),
      .XPIPE_LINK1_CFG  (C_XPIPE_2_LINK1_CFG),
      .XPIPE_CLK_CFG    (C_XPIPE_2_CLK_CFG),
      .XPIPE_CLKDLY_CFG (C_XPIPE_2_CLKDLY_CFG),
      .XPIPE_REG_CFG    (C_XPIPE_2_REG_CFG))
    XPIPE_QUAD2_inst (
      .XPIPE_GT_OUTCLK(q1q2_xpipe_gt_outclk_m),
      .XPIPE_GT_OUTCLK_1(q1q2_xpipe_gt_outclk_m_1),
      .XPIPE_GT_RXOUTCLK(q1q2_xpipe_gt_rxoutclk_m),
      .XPIPE_GT_RXUSRCLK(q1q2_xpipe_gt_rxusrclk_m),
      .XPIPE_GT_PIPECLK(q1q2_xpipe_gt_pipeclk_m),
      .XPIPE_GT_PIPECLK_1(q1q2_xpipe_gt_pipeclk_m_1),

      .XPIPE_PHYESMADAPTSAVE(q1q2_xpipe_phyesmadaptsave_m),
      .XPIPE_PHYESMADAPTSAVE_1(q1q2_xpipe_phyesmadaptsave_m_1),
      .XPIPE_PHYESMADAPTSAVE_M(q2q3_xpipe_phyesmadaptsave_m),
      .XPIPE_PHYESMADAPTSAVE_M_1(q2q3_xpipe_phyesmadaptsave_m_1),

      .XPIPE_BUFGTCE     (q1q2_xpipe_bufgtce_m),
      .XPIPE_BUFGTCE_1   (q1q2_xpipe_bufgtce_m_1),
      .XPIPE_BUFGTCE_MASK(q1q2_xpipe_bufgtce_mask_m),
      .XPIPE_BUFGTCE_MASK_1 (q1q2_xpipe_bufgtce_mask_m_1),
      .XPIPE_BUFGTDIV   (q1q2_xpipe_bufgtdiv_m),
      .XPIPE_BUFGTDIV_1 (q1q2_xpipe_bufgtdiv_m_1),
      .XPIPE_BUFGTRST   (q1q2_xpipe_bufgtrst_m),
      .XPIPE_BUFGTRST_1 (q1q2_xpipe_bufgtrst_m_1),
      .XPIPE_BUFGTRST_MASK  (q1q2_xpipe_bufgtrst_mask_m),
      .XPIPE_BUFGTRST_MASK_1(q1q2_xpipe_bufgtrst_mask_m_1),

      .XPIPE_PCIE_PERST_N  (q1q2_xpipe_pcie_perst_n_m),
      .XPIPE_PCIE_PERST_N_1(q1q2_xpipe_pcie_perst_n_m_1),
      .XPIPE_PCIE_PERST_N_M(q2q3_xpipe_pcie_perst_n_m),
      .XPIPE_PCIE_PERST_N_M_1 (q2q3_xpipe_pcie_perst_n_m_1),
      .XPIPE_PCIE_RATE     (q1q2_xpipe_pcie_rate_m),
      .XPIPE_PCIE_RATE_1   (q1q2_xpipe_pcie_rate_m_1),
      .XPIPE_PCIE_RATE_M   (q2q3_xpipe_pcie_rate_m),
      .XPIPE_PCIE_RATE_M_1 (q2q3_xpipe_pcie_rate_m_1),

      .XPIPE_GT_OUTCLK_M    (q2q3_xpipe_gt_outclk_m),
      .XPIPE_GT_OUTCLK_M_1  (q2q3_xpipe_gt_outclk_m_1),
      .XPIPE_GT_RXOUTCLK_M  (q2q3_xpipe_gt_rxoutclk_m),
      .XPIPE_GT_RXUSRCLK_M  (q2q3_xpipe_gt_rxusrclk_m),
      .XPIPE_GT_PIPECLK_M   (q2q3_xpipe_gt_pipeclk_m),
      .XPIPE_GT_PIPECLK_M_1 (q2q3_xpipe_gt_pipeclk_m_1),
      .XPIPE_BUFGTCE_M      (q2q3_xpipe_bufgtce_m),
      .XPIPE_BUFGTCE_MASK_M (q2q3_xpipe_bufgtce_mask_m),
      .XPIPE_BUFGTCE_MASK_M_1(q2q3_xpipe_bufgtce_mask_m_1),
      .XPIPE_BUFGTCE_M_1    (q2q3_xpipe_bufgtce_m_1),
      .XPIPE_BUFGTDIV_M     (q2q3_xpipe_bufgtdiv_m),
      .XPIPE_BUFGTDIV_M_1   (q2q3_xpipe_bufgtdiv_m_1),
      .XPIPE_BUFGTRST_M     (q2q3_xpipe_bufgtrst_m),
      .XPIPE_BUFGTRST_MASK_M(q2q3_xpipe_bufgtrst_mask_m),
      .XPIPE_BUFGTRST_MASK_M_1(q2q3_xpipe_bufgtrst_mask_m_1),
      .XPIPE_BUFGTRST_M_1   (q2q3_xpipe_bufgtrst_m_1),

      .XPIPE_PHYREADY_FR_BOT_M(q2q3_xpipe_phyready_fr_bot_m),
      .XPIPE_PHYREADY_TO_BOT(q1q2_xpipe_phyready_to_bot_m),
      .XPIPE_PHY_READY      (q1q2_xpipe_phy_ready_m),
      .XPIPE_PHY_READY_1    (q1q2_xpipe_phy_ready_m_1),
      .XPIPE_PHYREADY_FR_BOT(q1q2_xpipe_phyready_fr_bot_m),
      .XPIPE_PHYREADY_TO_BOT_M(q2q3_xpipe_phyready_to_bot_m),
      .XPIPE_PHY_READY_M    (q2q3_xpipe_phy_ready_m),
      .XPIPE_PHY_READY_M_1  (q2q3_xpipe_phy_ready_m_1),

      .ALTCLK_M             (q2_altclk_m),
      .APB3PADDR_M          (q2_apb3paddr_m),
      .APB3CLK_M            (q2_apb3clk_m),
      .AXISCLK_M            (q2_axisclk_m),
      .APB3PENABLE_M        (q2_apb3penable_m),
      .APB3PRESETN_M        (q2_apb3presetn_m),
      .APB3PSEL_M           (q2_apb3psel_m),
      .APB3PWDATA_M         (q2_apb3pwdata_m),
      .APB3PWRITE_M         (q2_apb3pwrite_m),
      .BGBYPASSB_M          (q2_bgbypassb_m),
      .BGMONITORENB_M       (q2_bgmonitorenb_m),
      .BGPDB_M              (q2_bgpdb_m),
      .BGRCALOVRDENB_M      (q2_bgrcalovrdenb_m),
      .BGRCALOVRD_M         (q2_bgrcalovrd_m),
      .CH0_CDRBMCDRREQ_M    (ch8_cdrbmcdrreq_m),
      .CH0_RXUSRCLK_M       (ch8_rxusrclk_m),
      .CH0_RXOUTCLK_M       (ch8_rxoutclk_m),
      .CH0_CDRFREQOS_M      (ch8_cdrfreqos_m),
      .CH0_CDRINCPCTRL_M    (ch8_cdrincpctrl_m),
      .CH0_CDRSTEPDIR_M     (ch8_cdrstepdir_m),
      .CH0_CDRSTEPSQ_M      (ch8_cdrstepsq_m),
      .CH0_CDRSTEPSX_M      (ch8_cdrstepsx_m),
    //.CH0_CFOKOVWRFINISH_M (ch8_cfokovwrfinish_m),
    //.CH0_CFOKOVWRPULSE_M  (ch8_cfokovwrpulse_m),
    //.CH0_CFOKOVWRSTART_M  (ch8_cfokovwrstart_m),
      .CH0_CLKRSVD0_M       (ch8_clkrsvd0_m),
      .CH0_CLKRSVD1_M       (ch8_clkrsvd1_m),
      .CH0_DMONFIFORESET_M  (ch8_dmonfiforeset_m),
      .CH0_DMONITORCLK_M    (ch8_dmonitorclk_m),
      .CH0_EYESCANRESET_M   (ch8_eyescanreset_m),
      .CH0_EYESCANTRIGGER_M (ch8_eyescantrigger_m),
      .CH0_GTRSVD_M         (ch8_gtrsvd_m),
      .CH0_GTRXRESET_M      (ch8_gtrxreset_m),
      .CH0_GTTXRESET_M      (ch8_gttxreset_m),
      .CH0_HSDPPCSRESET_M   (ch8_hsdppcsreset_m),
      .CH0_ILORESETMASK_M   (ch8_iloresetmask_m),
      .CH0_ILORESET_M       (ch8_iloreset_m),
      .CH0_LOOPBACK_M       (ch8_loopback_m),
      .CH0_PCIERSTB_M       (ch8_pcierstb_m),
      .CH0_PCSRSVDIN_M      (ch8_pcsrsvdin_m),
      .CH0_PHYESMADAPTSAVE_M(ch8_phyesmadaptsave_m),
      .CH0_RXCDRHOLD_M      (ch8_rxcdrhold_m),
      .CH0_RXCDROVRDEN_M    (ch8_rxcdrovrden_m),
      .CH0_RXCDRRESET_M     (ch8_rxcdrreset_m),
      .CH0_RXCHBONDI_M      (ch8_rxchbondi_m),
      .CH0_RXDAPICODEOVRDEN_M(ch8_rxdapicodeovrden_m),
      .CH0_RXDAPICODERESET_M(ch8_rxdapicodereset_m),
      .CH0_RXDLYALIGNREQ_M  (ch8_rxdlyalignreq_m),
      .CH0_RXEQTRAINING_M   (ch8_rxeqtraining_m),
      .CH0_RXGEARBOXSLIP_M  (ch8_rxgearboxslip_m),
      .CH0_RXLATCLK_M       (ch8_rxlatclk_m),
      .CH0_RXLPMEN_M        (ch8_rxlpmen_m),
      .CH0_RXMLDCHAINDONE_M (ch8_rxmldchaindone_m),
      .CH0_RXMLDCHAINREQ_M  (ch8_rxmldchainreq_m),
      .CH0_RXMLFINEALIGNREQ_M(ch8_rxmlfinealignreq_m),
      .CH0_RXOOBRESET_M     (ch8_rxoobreset_m),
      .CH0_RXPCSRESETMASK_M (ch8_rxpcsresetmask_m),
      .CH0_RXPD_M           (ch8_rxpd_m),
      .CH0_RXPHALIGNREQ_M   (ch8_rxphalignreq_m),
      .CH0_RXPHALIGNRESETMASK_M(ch8_rxphalignresetmask_m),
      .CH0_RXPHDLYPD_M      (ch8_rxphdlypd_m),
      .CH0_RXPHDLYRESET_M   (ch8_rxphdlyreset_m),
      .CH0_RXPHSETINITREQ_M (ch8_rxphsetinitreq_m),
      .CH0_RXPHSHIFT180_M   (ch8_rxphshift180_m),
      .CH0_RXPMARESETMASK_M (ch8_rxpmaresetmask_m),
      .CH0_RXPOLARITY_M     (ch8_rxpolarity_m),
      .CH0_RXPRBSCNTRESET_M (ch8_rxprbscntreset_m),
      .CH0_RXPRBSSEL_M      (ch8_rxprbssel_m),
      .CH0_RXPROGDIVRESET_M (ch8_rxprogdivreset_m),
      .CH0_RXRATE_M         (ch8_rxrate_m),
      .CH0_RXRESETMODE_M    (ch8_rxresetmode_m),
      .CH0_RXSLIDE_M        (ch8_rxslide_m),
      .CH0_RXSYNCALLIN_M    (ch8_rxsyncallin_m),
      .CH0_RXTERMINATION_M  (ch8_rxtermination_m),
      .CH0_RXUSERRDY_M      (ch8_rxuserrdy_m),
      .CH0_TSTIN_M          (ch8_tstin_m),
      .CH0_TXCOMINIT_M      (ch8_txcominit_m),
      .CH0_TXCOMSAS_M       (ch8_txcomsas_m),
      .CH0_TXCOMWAKE_M      (ch8_txcomwake_m),
      .CH0_TXCTRL0_M        (ch8_txctrl0_m),
      .CH0_TXCTRL1_M        (ch8_txctrl1_m),
      .CH0_TXCTRL2_M        (ch8_txctrl2_m),
      .CH0_TXDAPICODEOVRDEN_M(ch8_txdapicodeovrden_m),
      .CH0_TXDAPICODERESET_M(ch8_txdapicodereset_m),
      .CH0_TXDATAEXTENDRSVD_M(ch8_txdataextendrsvd_m),
      .CH0_TXDATA_M         (ch8_txdata_m),
      .CH0_TXDEEMPH_M       (ch8_txdeemph_m),
      .CH0_TXDETECTRX_M     (ch8_txdetectrx_m),
      .CH0_TXDIFFCTRL_M     (ch8_txdiffctrl_m),
      .CH0_TXDLYALIGNREQ_M  (ch8_txdlyalignreq_m),
      .CH0_TXELECIDLE_M     (ch8_txelecidle_m),
      .CH0_TXHEADER_M       (ch8_txheader_m),
      .CH0_TXINHIBIT_M      (ch8_txinhibit_m),
      .CH0_TXLATCLK_M       (ch8_txlatclk_m),
      .CH0_TXMAINCURSOR_M   (ch8_txmaincursor_m),
      .CH0_TXMARGIN_M       (ch8_txmargin_m),
      .CH0_TXMLDCHAINDONE_M (ch8_txmldchaindone_m),
      .CH0_TXMLDCHAINREQ_M  (ch8_txmldchainreq_m),
      .CH0_TXONESZEROS_M    (ch8_txoneszeros_m),
      .CH0_TXPAUSEDELAYALIGN_M(ch8_txpausedelayalign_m),
      .CH0_TXPCSRESETMASK_M (ch8_txpcsresetmask_m),
      .CH0_TXPD_M           (ch8_txpd_m),
      .CH0_TXPHALIGNREQ_M   (ch8_txphalignreq_m),
      .CH0_TXPHALIGNRESETMASK_M(ch8_txphalignresetmask_m),
      .CH0_TXPHDLYPD_M      (ch8_txphdlypd_m),
      .CH0_TXPHDLYRESET_M   (ch8_txphdlyreset_m),
      .CH0_TXPHDLYTSTCLK_M  (ch8_txphdlytstclk_m),
      .CH0_TXPHSETINITREQ_M (ch8_txphsetinitreq_m),
      .CH0_TXPHSHIFT180_M   (ch8_txphshift180_m),
      .CH0_TXPICODEOVRDEN_M (ch8_txpicodeovrden_m),
      .CH0_TXPICODERESET_M  (ch8_txpicodereset_m),
      .CH0_TXPIPPMEN_M      (ch8_txpippmen_m),
      .CH0_TXPIPPMSTEPSIZE_M(ch8_txpippmstepsize_m),
      .CH0_TXPISOPD_M       (ch8_txpisopd_m),
      .CH0_TXPMARESETMASK_M (ch8_txpmaresetmask_m),
      .CH0_TXPOLARITY_M     (ch8_txpolarity_m),
      .CH0_TXPOSTCURSOR_M   (ch8_txpostcursor_m),
      .CH0_TXPRBSFORCEERR_M (ch8_txprbsforceerr_m),
      .CH0_TXPRBSSEL_M      (ch8_txprbssel_m),
      .CH0_TXPRECURSOR_M    (ch8_txprecursor_m),
      .CH0_TXPROGDIVRESET_M (ch8_txprogdivreset_m),
      .CH0_TXRATE_M         (ch8_txrate_m),
      .CH0_TXRESETMODE_M    (ch8_txresetmode_m),
      .CH0_TXSEQUENCE_M     (ch8_txsequence_m),
      .CH0_TXSWING_M        (ch8_txswing_m),
      .CH0_TXSYNCALLIN_M    (ch8_txsyncallin_m),
      .CH0_TXUSERRDY_M      (ch8_txuserrdy_m),
      .CH0_TXUSRCLK_M       (ch8_txusrclk_m),
      .CH1_CDRBMCDRREQ_M    (ch9_cdrbmcdrreq_m),
      .CH1_CDRFREQOS_M      (ch9_cdrfreqos_m),
      .CH1_CDRINCPCTRL_M    (ch9_cdrincpctrl_m),
      .CH1_CDRSTEPDIR_M     (ch9_cdrstepdir_m),
      .CH1_CDRSTEPSQ_M      (ch9_cdrstepsq_m),
      .CH1_CDRSTEPSX_M      (ch9_cdrstepsx_m),
    //.CH1_CFOKOVWRFINISH_M (ch9_cfokovwrfinish_m),
    //.CH1_CFOKOVWRPULSE_M  (ch9_cfokovwrpulse_m),
    //.CH1_CFOKOVWRSTART_M  (ch9_cfokovwrstart_m),
      .CH1_CLKRSVD0_M       (ch9_clkrsvd0_m),
      .CH1_CLKRSVD1_M       (ch9_clkrsvd1_m),
      .CH1_DMONFIFORESET_M  (ch9_dmonfiforeset_m),
      .CH1_DMONITORCLK_M    (ch9_dmonitorclk_m),
      .CH1_EYESCANRESET_M   (ch9_eyescanreset_m),
      .CH1_EYESCANTRIGGER_M (ch9_eyescantrigger_m),
      .CH1_GTRSVD_M         (ch9_gtrsvd_m),
      .CH1_GTRXRESET_M      (ch9_gtrxreset_m),
      .CH1_GTTXRESET_M      (ch9_gttxreset_m),
      .CH1_HSDPPCSRESET_M   (ch9_hsdppcsreset_m),
      .CH1_ILORESETMASK_M   (ch9_iloresetmask_m),
      .CH1_ILORESET_M       (ch9_iloreset_m),
      .CH1_LOOPBACK_M       (ch9_loopback_m),
      .CH1_PCIERSTB_M       (ch9_pcierstb_m),
      .CH1_PCSRSVDIN_M      (ch9_pcsrsvdin_m),
      .CH1_PHYESMADAPTSAVE_M(ch9_phyesmadaptsave_m),
      .CH1_RXCDRHOLD_M      (ch9_rxcdrhold_m),
      .CH1_RXCDROVRDEN_M    (ch9_rxcdrovrden_m),
      .CH1_RXCDRRESET_M     (ch9_rxcdrreset_m),
      .CH1_RXCHBONDI_M      (ch9_rxchbondi_m),
      .CH1_RXDAPICODEOVRDEN_M(ch9_rxdapicodeovrden_m),
      .CH1_RXDAPICODERESET_M(ch9_rxdapicodereset_m),
      .CH1_RXDLYALIGNREQ_M  (ch9_rxdlyalignreq_m),
      .CH1_RXEQTRAINING_M   (ch9_rxeqtraining_m),
      .CH1_RXGEARBOXSLIP_M  (ch9_rxgearboxslip_m),
      .CH1_RXLATCLK_M       (ch9_rxlatclk_m),
      .CH1_RXLPMEN_M        (ch9_rxlpmen_m),
      .CH1_RXMLDCHAINDONE_M (ch9_rxmldchaindone_m),
      .CH1_RXMLDCHAINREQ_M  (ch9_rxmldchainreq_m),
      .CH1_RXMLFINEALIGNREQ_M(ch9_rxmlfinealignreq_m),
      .CH1_RXOOBRESET_M     (ch9_rxoobreset_m),
      .CH1_RXPCSRESETMASK_M (ch9_rxpcsresetmask_m),
      .CH1_RXPD_M           (ch9_rxpd_m),
      .CH1_RXPHALIGNREQ_M   (ch9_rxphalignreq_m),
      .CH1_RXPHALIGNRESETMASK_M(ch9_rxphalignresetmask_m),
      .CH1_RXPHDLYPD_M      (ch9_rxphdlypd_m),
      .CH1_RXPHDLYRESET_M   (ch9_rxphdlyreset_m),
      .CH1_RXPHSETINITREQ_M (ch9_rxphsetinitreq_m),
      .CH1_RXPHSHIFT180_M   (ch9_rxphshift180_m),
      .CH1_RXPMARESETMASK_M (ch9_rxpmaresetmask_m),
      .CH1_RXPOLARITY_M     (ch9_rxpolarity_m),
      .CH1_RXPRBSCNTRESET_M (ch9_rxprbscntreset_m),
      .CH1_RXPRBSSEL_M      (ch9_rxprbssel_m),
      .CH1_RXPROGDIVRESET_M (ch9_rxprogdivreset_m),
      .CH1_RXRATE_M         (ch9_rxrate_m),
      .CH1_RXRESETMODE_M    (ch9_rxresetmode_m),
      .CH1_RXSLIDE_M        (ch9_rxslide_m),
      .CH1_RXSYNCALLIN_M    (ch9_rxsyncallin_m),
      .CH1_RXTERMINATION_M  (ch9_rxtermination_m),
      .CH1_RXUSERRDY_M      (ch9_rxuserrdy_m),
      .CH1_RXUSRCLK_M       (ch9_rxusrclk_m),
      .CH1_TSTIN_M          (ch9_tstin_m),
      .CH1_TXCOMINIT_M      (ch9_txcominit_m),
      .CH1_TXCOMSAS_M       (ch9_txcomsas_m),
      .CH1_TXCOMWAKE_M      (ch9_txcomwake_m),
      .CH1_TXCTRL0_M        (ch9_txctrl0_m),
      .CH1_TXCTRL1_M        (ch9_txctrl1_m),
      .CH1_TXCTRL2_M        (ch9_txctrl2_m),
      .CH1_TXDAPICODEOVRDEN_M(ch9_txdapicodeovrden_m),
      .CH1_TXDAPICODERESET_M(ch9_txdapicodereset_m),
      .CH1_TXDATAEXTENDRSVD_M(ch9_txdataextendrsvd_m),
      .CH1_TXDATA_M         (ch9_txdata_m),
      .CH1_TXDEEMPH_M       (ch9_txdeemph_m),
      .CH1_TXDETECTRX_M     (ch9_txdetectrx_m),
      .CH1_TXDIFFCTRL_M     (ch9_txdiffctrl_m),
      .CH1_TXDLYALIGNREQ_M  (ch9_txdlyalignreq_m),
      .CH1_TXELECIDLE_M     (ch9_txelecidle_m),
      .CH1_TXHEADER_M       (ch9_txheader_m),
      .CH1_TXINHIBIT_M      (ch9_txinhibit_m),
      .CH1_TXLATCLK_M       (ch9_txlatclk_m),
      .CH1_TXMAINCURSOR_M   (ch9_txmaincursor_m),
      .CH1_TXMARGIN_M       (ch9_txmargin_m),
      .CH1_TXMLDCHAINDONE_M (ch9_txmldchaindone_m),
      .CH1_TXMLDCHAINREQ_M  (ch9_txmldchainreq_m),
      .CH1_TXONESZEROS_M    (ch9_txoneszeros_m),
      .CH1_TXPAUSEDELAYALIGN_M(ch9_txpausedelayalign_m),
      .CH1_TXPCSRESETMASK_M (ch9_txpcsresetmask_m),
      .CH1_TXPD_M           (ch9_txpd_m),
      .CH1_TXPHALIGNREQ_M   (ch9_txphalignreq_m),
      .CH1_TXPHALIGNRESETMASK_M(ch9_txphalignresetmask_m),
      .CH1_TXPHDLYPD_M      (ch9_txphdlypd_m),
      .CH1_TXPHDLYRESET_M   (ch9_txphdlyreset_m),
      .CH1_TXPHDLYTSTCLK_M  (ch9_txphdlytstclk_m),
      .CH1_TXPHSETINITREQ_M (ch9_txphsetinitreq_m),
      .CH1_TXPHSHIFT180_M   (ch9_txphshift180_m),
      .CH1_TXPICODEOVRDEN_M (ch9_txpicodeovrden_m),
      .CH1_TXPICODERESET_M  (ch9_txpicodereset_m),
      .CH1_TXPIPPMEN_M      (ch9_txpippmen_m),
      .CH1_TXPIPPMSTEPSIZE_M(ch9_txpippmstepsize_m),
      .CH1_TXPISOPD_M       (ch9_txpisopd_m),
      .CH1_TXPMARESETMASK_M (ch9_txpmaresetmask_m),
      .CH1_TXPOLARITY_M     (ch9_txpolarity_m),
      .CH1_TXPOSTCURSOR_M   (ch9_txpostcursor_m),
      .CH1_TXPRBSFORCEERR_M (ch9_txprbsforceerr_m),
      .CH1_TXPRBSSEL_M      (ch9_txprbssel_m),
      .CH1_TXPRECURSOR_M    (ch9_txprecursor_m),
      .CH1_TXPROGDIVRESET_M (ch9_txprogdivreset_m),
      .CH1_TXRATE_M         (ch9_txrate_m),
      .CH1_TXRESETMODE_M    (ch9_txresetmode_m),
      .CH1_TXSEQUENCE_M     (ch9_txsequence_m),
      .CH1_TXSWING_M        (ch9_txswing_m),
      .CH1_TXSYNCALLIN_M    (ch9_txsyncallin_m),
      .CH1_TXUSERRDY_M      (ch9_txuserrdy_m),
      .CH1_TXUSRCLK_M       (ch9_txusrclk_m),
      .CH2_CDRBMCDRREQ_M    (ch10_cdrbmcdrreq_m),
      .CH2_CDRFREQOS_M      (ch10_cdrfreqos_m),
      .CH2_CDRINCPCTRL_M    (ch10_cdrincpctrl_m),
      .CH2_CDRSTEPDIR_M     (ch10_cdrstepdir_m),
      .CH2_CDRSTEPSQ_M      (ch10_cdrstepsq_m),
      .CH2_CDRSTEPSX_M      (ch10_cdrstepsx_m),
    //.CH2_CFOKOVWRFINISH_M (ch10_cfokovwrfinish_m),
    //.CH2_CFOKOVWRPULSE_M  (ch10_cfokovwrpulse_m),
    //.CH2_CFOKOVWRSTART_M  (ch10_cfokovwrstart_m),
      .CH2_CLKRSVD0_M       (ch10_clkrsvd0_m),
      .CH2_CLKRSVD1_M       (ch10_clkrsvd1_m),
      .CH2_DMONFIFORESET_M  (ch10_dmonfiforeset_m),
      .CH2_DMONITORCLK_M    (ch10_dmonitorclk_m),
      .CH2_EYESCANRESET_M   (ch10_eyescanreset_m),
      .CH2_EYESCANTRIGGER_M (ch10_eyescantrigger_m),
      .CH2_GTRSVD_M         (ch10_gtrsvd_m),
      .CH2_GTRXRESET_M      (ch10_gtrxreset_m),
      .CH2_GTTXRESET_M      (ch10_gttxreset_m),
      .CH2_HSDPPCSRESET_M   (ch10_hsdppcsreset_m),
      .CH2_ILORESETMASK_M   (ch10_iloresetmask_m),
      .CH2_ILORESET_M       (ch10_iloreset_m),
      .CH2_LOOPBACK_M       (ch10_loopback_m),
      .CH2_PCIERSTB_M       (ch10_pcierstb_m),
      .CH2_PCSRSVDIN_M      (ch10_pcsrsvdin_m),
      .CH2_PHYESMADAPTSAVE_M(ch10_phyesmadaptsave_m),
      .CH2_RXCDRHOLD_M      (ch10_rxcdrhold_m),
      .CH2_RXCDROVRDEN_M    (ch10_rxcdrovrden_m),
      .CH2_RXCDRRESET_M     (ch10_rxcdrreset_m),
      .CH2_RXCHBONDI_M      (ch10_rxchbondi_m),
      .CH2_RXDAPICODEOVRDEN_M(ch10_rxdapicodeovrden_m),
      .CH2_RXDAPICODERESET_M(ch10_rxdapicodereset_m),
      .CH2_RXDLYALIGNREQ_M  (ch10_rxdlyalignreq_m),
      .CH2_RXEQTRAINING_M   (ch10_rxeqtraining_m),
      .CH2_RXGEARBOXSLIP_M  (ch10_rxgearboxslip_m),
      .CH2_RXLATCLK_M       (ch10_rxlatclk_m),
      .CH2_RXLPMEN_M        (ch10_rxlpmen_m),
      .CH2_RXMLDCHAINDONE_M (ch10_rxmldchaindone_m),
      .CH2_RXMLDCHAINREQ_M  (ch10_rxmldchainreq_m),
      .CH2_RXMLFINEALIGNREQ_M(ch10_rxmlfinealignreq_m),
      .CH2_RXOOBRESET_M     (ch10_rxoobreset_m),
      .CH2_RXPCSRESETMASK_M (ch10_rxpcsresetmask_m),
      .CH2_RXPD_M           (ch10_rxpd_m),
      .CH2_RXPHALIGNREQ_M   (ch10_rxphalignreq_m),
      .CH2_RXPHALIGNRESETMASK_M(ch10_rxphalignresetmask_m),
      .CH2_RXPHDLYPD_M      (ch10_rxphdlypd_m),
      .CH2_RXPHDLYRESET_M   (ch10_rxphdlyreset_m),
      .CH2_RXPHSETINITREQ_M (ch10_rxphsetinitreq_m),
      .CH2_RXPHSHIFT180_M   (ch10_rxphshift180_m),
      .CH2_RXPMARESETMASK_M (ch10_rxpmaresetmask_m),
      .CH2_RXPOLARITY_M     (ch10_rxpolarity_m),
      .CH2_RXPRBSCNTRESET_M (ch10_rxprbscntreset_m),
      .CH2_RXPRBSSEL_M      (ch10_rxprbssel_m),
      .CH2_RXPROGDIVRESET_M (ch10_rxprogdivreset_m),
      .CH2_RXRATE_M         (ch10_rxrate_m),
      .CH2_RXRESETMODE_M    (ch10_rxresetmode_m),
      .CH2_RXSLIDE_M        (ch10_rxslide_m),
      .CH2_RXSYNCALLIN_M    (ch10_rxsyncallin_m),
      .CH2_RXTERMINATION_M  (ch10_rxtermination_m),
      .CH2_RXUSERRDY_M      (ch10_rxuserrdy_m),
      .CH2_RXUSRCLK_M       (ch10_rxusrclk_m),
      .CH2_TSTIN_M          (ch10_tstin_m),
      .CH2_TXCOMINIT_M      (ch10_txcominit_m),
      .CH2_TXCOMSAS_M       (ch10_txcomsas_m),
      .CH2_TXCOMWAKE_M      (ch10_txcomwake_m),
      .CH2_TXCTRL0_M        (ch10_txctrl0_m),
      .CH2_TXCTRL1_M        (ch10_txctrl1_m),
      .CH2_TXCTRL2_M        (ch10_txctrl2_m),
      .CH2_TXDAPICODEOVRDEN_M(ch10_txdapicodeovrden_m),
      .CH2_TXDAPICODERESET_M(ch10_txdapicodereset_m),
      .CH2_TXDATAEXTENDRSVD_M(ch10_txdataextendrsvd_m),
      .CH2_TXDATA_M         (ch10_txdata_m),
      .CH2_TXDEEMPH_M       (ch10_txdeemph_m),
      .CH2_TXDETECTRX_M     (ch10_txdetectrx_m),
      .CH2_TXDIFFCTRL_M     (ch10_txdiffctrl_m),
      .CH2_TXDLYALIGNREQ_M  (ch10_txdlyalignreq_m),
      .CH2_TXELECIDLE_M     (ch10_txelecidle_m),
      .CH2_TXHEADER_M       (ch10_txheader_m),
      .CH2_TXINHIBIT_M      (ch10_txinhibit_m),
      .CH2_TXLATCLK_M       (ch10_txlatclk_m),
      .CH2_TXMAINCURSOR_M   (ch10_txmaincursor_m),
      .CH2_TXMARGIN_M       (ch10_txmargin_m),
      .CH2_TXMLDCHAINDONE_M (ch10_txmldchaindone_m),
      .CH2_TXMLDCHAINREQ_M  (ch10_txmldchainreq_m),
      .CH2_TXONESZEROS_M    (ch10_txoneszeros_m),
      .CH2_TXPAUSEDELAYALIGN_M(ch10_txpausedelayalign_m),
      .CH2_TXPCSRESETMASK_M (ch10_txpcsresetmask_m),
      .CH2_TXPD_M           (ch10_txpd_m),
      .CH2_TXPHALIGNREQ_M   (ch10_txphalignreq_m),
      .CH2_TXPHALIGNRESETMASK_M(ch10_txphalignresetmask_m),
      .CH2_TXPHDLYPD_M      (ch10_txphdlypd_m),
      .CH2_TXPHDLYRESET_M   (ch10_txphdlyreset_m),
      .CH2_TXPHDLYTSTCLK_M  (ch10_txphdlytstclk_m),
      .CH2_TXPHSETINITREQ_M (ch10_txphsetinitreq_m),
      .CH2_TXPHSHIFT180_M   (ch10_txphshift180_m),
      .CH2_TXPICODEOVRDEN_M (ch10_txpicodeovrden_m),
      .CH2_TXPICODERESET_M  (ch10_txpicodereset_m),
      .CH2_TXPIPPMEN_M      (ch10_txpippmen_m),
      .CH2_TXPIPPMSTEPSIZE_M(ch10_txpippmstepsize_m),
      .CH2_TXPISOPD_M       (ch10_txpisopd_m),
      .CH2_TXPMARESETMASK_M (ch10_txpmaresetmask_m),
      .CH2_TXPOLARITY_M     (ch10_txpolarity_m),
      .CH2_TXPOSTCURSOR_M   (ch10_txpostcursor_m),
      .CH2_TXPRBSFORCEERR_M (ch10_txprbsforceerr_m),
      .CH2_TXPRBSSEL_M      (ch10_txprbssel_m),
      .CH2_TXPRECURSOR_M    (ch10_txprecursor_m),
      .CH2_TXPROGDIVRESET_M (ch10_txprogdivreset_m),
      .CH2_TXRATE_M         (ch10_txrate_m),
      .CH2_TXRESETMODE_M    (ch10_txresetmode_m),
      .CH2_TXSEQUENCE_M     (ch10_txsequence_m),
      .CH2_TXSWING_M        (ch10_txswing_m),
      .CH2_TXSYNCALLIN_M    (ch10_txsyncallin_m),
      .CH2_TXUSERRDY_M      (ch10_txuserrdy_m),
      .CH2_TXUSRCLK_M       (ch10_txusrclk_m),
      .CH3_CDRBMCDRREQ_M    (ch11_cdrbmcdrreq_m),
      .CH3_CDRFREQOS_M      (ch11_cdrfreqos_m),
      .CH3_CDRINCPCTRL_M    (ch11_cdrincpctrl_m),
      .CH3_CDRSTEPDIR_M     (ch11_cdrstepdir_m),
      .CH3_CDRSTEPSQ_M      (ch11_cdrstepsq_m),
      .CH3_CDRSTEPSX_M      (ch11_cdrstepsx_m),
    //.CH3_CFOKOVWRFINISH_M (ch11_cfokovwrfinish_m),
    //.CH3_CFOKOVWRPULSE_M  (ch11_cfokovwrpulse_m),
    //.CH3_CFOKOVWRSTART_M  (ch11_cfokovwrstart_m),
      .CH3_CLKRSVD0_M       (ch11_clkrsvd0_m),
      .CH3_CLKRSVD1_M       (ch11_clkrsvd1_m),
      .CH3_DMONFIFORESET_M  (ch11_dmonfiforeset_m),
      .CH3_DMONITORCLK_M    (ch11_dmonitorclk_m),
      .CH3_EYESCANRESET_M   (ch11_eyescanreset_m),
      .CH3_EYESCANTRIGGER_M (ch11_eyescantrigger_m),
      .CH3_GTRSVD_M         (ch11_gtrsvd_m),
      .CH3_GTRXRESET_M      (ch11_gtrxreset_m),
      .CH3_GTTXRESET_M      (ch11_gttxreset_m),
      .CH3_HSDPPCSRESET_M   (ch11_hsdppcsreset_m),
      .CH3_ILORESETMASK_M   (ch11_iloresetmask_m),
      .CH3_ILORESET_M       (ch11_iloreset_m),
      .CH3_LOOPBACK_M       (ch11_loopback_m),
      .CH3_PCIERSTB_M       (ch11_pcierstb_m),
      .CH3_PCSRSVDIN_M      (ch11_pcsrsvdin_m),
      .CH3_PHYESMADAPTSAVE_M(ch11_phyesmadaptsave_m),
      .CH3_RXCDRHOLD_M      (ch11_rxcdrhold_m),
      .CH3_RXCDROVRDEN_M    (ch11_rxcdrovrden_m),
      .CH3_RXCDRRESET_M     (ch11_rxcdrreset_m),
      .CH3_RXCHBONDI_M      (ch11_rxchbondi_m),
      .CH3_RXDAPICODEOVRDEN_M(ch11_rxdapicodeovrden_m),
      .CH3_RXDAPICODERESET_M(ch11_rxdapicodereset_m),
      .CH3_RXDLYALIGNREQ_M  (ch11_rxdlyalignreq_m),
      .CH3_RXEQTRAINING_M   (ch11_rxeqtraining_m),
      .CH3_RXGEARBOXSLIP_M  (ch11_rxgearboxslip_m),
      .CH3_RXLATCLK_M       (ch11_rxlatclk_m),
      .CH3_RXLPMEN_M        (ch11_rxlpmen_m),
      .CH3_RXMLDCHAINDONE_M (ch11_rxmldchaindone_m),
      .CH3_RXMLDCHAINREQ_M  (ch11_rxmldchainreq_m),
      .CH3_RXMLFINEALIGNREQ_M(ch11_rxmlfinealignreq_m),
      .CH3_RXOOBRESET_M     (ch11_rxoobreset_m),
      .CH3_RXPCSRESETMASK_M (ch11_rxpcsresetmask_m),
      .CH3_RXPD_M           (ch11_rxpd_m),
      .CH3_RXPHALIGNREQ_M   (ch11_rxphalignreq_m),
      .CH3_RXPHALIGNRESETMASK_M(ch11_rxphalignresetmask_m),
      .CH3_RXPHDLYPD_M      (ch11_rxphdlypd_m),
      .CH3_RXPHDLYRESET_M   (ch11_rxphdlyreset_m),
      .CH3_RXPHSETINITREQ_M (ch11_rxphsetinitreq_m),
      .CH3_RXPHSHIFT180_M   (ch11_rxphshift180_m),
      .CH3_RXPMARESETMASK_M (ch11_rxpmaresetmask_m),
      .CH3_RXPOLARITY_M     (ch11_rxpolarity_m),
      .CH3_RXPRBSCNTRESET_M (ch11_rxprbscntreset_m),
      .CH3_RXPRBSSEL_M      (ch11_rxprbssel_m),
      .CH3_RXPROGDIVRESET_M (ch11_rxprogdivreset_m),
      .CH3_RXRATE_M         (ch11_rxrate_m),
      .CH3_RXRESETMODE_M    (ch11_rxresetmode_m),
      .CH3_RXSLIDE_M        (ch11_rxslide_m),
      .CH3_RXSYNCALLIN_M    (ch11_rxsyncallin_m),
      .CH3_RXTERMINATION_M  (ch11_rxtermination_m),
      .CH3_RXUSERRDY_M      (ch11_rxuserrdy_m),
      .CH3_RXUSRCLK_M       (ch11_rxusrclk_m),
      .CH3_TSTIN_M          (ch11_tstin_m),
      .CH3_TXCOMINIT_M      (ch11_txcominit_m),
      .CH3_TXCOMSAS_M       (ch11_txcomsas_m),
      .CH3_TXCOMWAKE_M      (ch11_txcomwake_m),
      .CH3_TXCTRL0_M        (ch11_txctrl0_m),
      .CH3_TXCTRL1_M        (ch11_txctrl1_m),
      .CH3_TXCTRL2_M        (ch11_txctrl2_m),
      .CH3_TXDAPICODEOVRDEN_M(ch11_txdapicodeovrden_m),
      .CH3_TXDAPICODERESET_M(ch11_txdapicodereset_m),
      .CH3_TXDATAEXTENDRSVD_M(ch11_txdataextendrsvd_m),
      .CH3_TXDATA_M         (ch11_txdata_m),
      .CH3_TXDEEMPH_M       (ch11_txdeemph_m),
      .CH3_TXDETECTRX_M     (ch11_txdetectrx_m),
      .CH3_TXDIFFCTRL_M     (ch11_txdiffctrl_m),
      .CH3_TXDLYALIGNREQ_M  (ch11_txdlyalignreq_m),
      .CH3_TXELECIDLE_M     (ch11_txelecidle_m),
      .CH3_TXHEADER_M       (ch11_txheader_m),
      .CH3_TXINHIBIT_M      (ch11_txinhibit_m),
      .CH3_TXLATCLK_M       (ch11_txlatclk_m),
      .CH3_TXMAINCURSOR_M   (ch11_txmaincursor_m),
      .CH3_TXMARGIN_M       (ch11_txmargin_m),
      .CH3_TXMLDCHAINDONE_M (ch11_txmldchaindone_m),
      .CH3_TXMLDCHAINREQ_M  (ch11_txmldchainreq_m),
      .CH3_TXONESZEROS_M    (ch11_txoneszeros_m),
      .CH3_TXPAUSEDELAYALIGN_M(ch11_txpausedelayalign_m),
      .CH3_TXPCSRESETMASK_M (ch11_txpcsresetmask_m),
      .CH3_TXPD_M           (ch11_txpd_m),
      .CH3_TXPHALIGNREQ_M   (ch11_txphalignreq_m),
      .CH3_TXPHALIGNRESETMASK_M(ch11_txphalignresetmask_m),
      .CH3_TXPHDLYPD_M      (ch11_txphdlypd_m),
      .CH3_TXPHDLYRESET_M   (ch11_txphdlyreset_m),
      .CH3_TXPHDLYTSTCLK_M  (ch11_txphdlytstclk_m),
      .CH3_TXPHSETINITREQ_M (ch11_txphsetinitreq_m),
      .CH3_TXPHSHIFT180_M   (ch11_txphshift180_m),
      .CH3_TXPICODEOVRDEN_M (ch11_txpicodeovrden_m),
      .CH3_TXPICODERESET_M  (ch11_txpicodereset_m),
      .CH3_TXPIPPMEN_M      (ch11_txpippmen_m),
      .CH3_TXPIPPMSTEPSIZE_M(ch11_txpippmstepsize_m),
      .CH3_TXPISOPD_M       (ch11_txpisopd_m),
      .CH3_TXPMARESETMASK_M (ch11_txpmaresetmask_m),
      .CH3_TXPOLARITY_M     (ch11_txpolarity_m),
      .CH3_TXPOSTCURSOR_M   (ch11_txpostcursor_m),
      .CH3_TXPRBSFORCEERR_M (ch11_txprbsforceerr_m),
      .CH3_TXPRBSSEL_M      (ch11_txprbssel_m),
      .CH3_TXPRECURSOR_M    (ch11_txprecursor_m),
      .CH3_TXPROGDIVRESET_M (ch11_txprogdivreset_m),
      .CH3_TXRATE_M         (ch11_txrate_m),
      .CH3_TXRESETMODE_M    (ch11_txresetmode_m),
      .CH3_TXSEQUENCE_M     (ch11_txsequence_m),
      .CH3_TXSWING_M        (ch11_txswing_m),
      .CH3_TXSYNCALLIN_M    (ch11_txsyncallin_m),
      .CH3_TXUSERRDY_M      (ch11_txuserrdy_m),
      .CH3_TXUSRCLK_M       (ch11_txusrclk_m),

      .CTRLRSVDIN0_M(q2_ctrlrsvdin0_m),
      .CTRLRSVDIN1_M(q2_ctrlrsvdin1_m),

      .DEBUGTRACECLK_M        (q2_debugtraceclk_m),
      .DEBUGTRACEREADY_M      (q2_debugtracetready_m),
      .GPI_M                  (q2_gpi_m),
    //.HSCLK0_GTGREFCLK2LCPLL_M(q2_hsclk0_gtgrefclk2lcpll_m),
    //.HSCLK0_GTGREFCLK2RPLL_M(q2_hsclk0_gtgrefclk2rpll_m),
      .HSCLK0_LCPLLCLKRSVD0_M (q2_hsclk0_lcpllclkrsvd0_m),
      .HSCLK0_LCPLLCLKRSVD1_M (q2_hsclk0_lcpllclkrsvd1_m),
      .HSCLK0_LCPLLFBDIV_M    (q2_hsclk0_lcpllfbdiv_m),
      .HSCLK0_LCPLLPD_M       (q2_hsclk0_lcpllpd_m),
      .HSCLK0_LCPLLREFCLKSEL_M(q2_hsclk0_lcpllrefclksel_m),
      .HSCLK0_LCPLLRESETBYPASSMODE_M(q2_hsclk0_lcpllresetbypassmode_m),
      .HSCLK0_LCPLLRESETMASK_M(q2_hsclk0_lcpllresetmask_m),
      .HSCLK0_LCPLLRESET_M    (q2_hsclk0_lcpllreset_m),
      .HSCLK0_LCPLLRSVD0_M    (q2_hsclk0_lcpllrsvd0_m),
      .HSCLK0_LCPLLRSVD1_M    (q2_hsclk0_lcpllrsvd1_m),
      .HSCLK0_LCPLLSDMDATA_M  (q2_hsclk0_lcpllsdmdata_m),
      .HSCLK0_LCPLLSDMTOGGLE_M(q2_hsclk0_lcpllsdmtoggle_m),
      .HSCLK0_RPLLCLKRSVD0_M  (q2_hsclk0_rpllclkrsvd0_m),
      .HSCLK0_RPLLCLKRSVD1_M  (q2_hsclk0_rpllclkrsvd1_m),
      .HSCLK0_RPLLFBDIV_M     (q2_hsclk0_rpllfbdiv_m),
      .HSCLK0_RPLLPD_M        (q2_hsclk0_rpllpd_m),
      .HSCLK0_RPLLREFCLKSEL_M (q2_hsclk0_rpllrefclksel_m),
      .HSCLK0_RPLLRESETBYPASSMODE_M(q2_hsclk0_rpllresetbypassmode_m),
      .HSCLK0_RPLLRESETMASK_M (q2_hsclk0_rpllresetmask_m),
      .HSCLK0_RPLLRESET_M     (q2_hsclk0_rpllreset_m),
      .HSCLK0_RPLLRSVD0_M     (q2_hsclk0_rpllrsvd0_m),
      .HSCLK0_RPLLRSVD1_M     (q2_hsclk0_rpllrsvd1_m),
      .HSCLK0_RPLLSDMDATA_M   (q2_hsclk0_rpllsdmdata_m),
      .HSCLK0_RPLLSDMTOGGLE_M (q2_hsclk0_rpllsdmtoggle_m),
    //.HSCLK1_GTGREFCLK2LCPLL_M(q2_hsclk1_gtgrefclk2lcpll_m),
    //.HSCLK1_GTGREFCLK2RPLL_M(q2_hsclk1_gtgrefclk2rpll_m),
      .HSCLK1_LCPLLCLKRSVD0_M (q2_hsclk1_lcpllclkrsvd0_m),
      .HSCLK1_LCPLLCLKRSVD1_M (q2_hsclk1_lcpllclkrsvd1_m),
      .HSCLK1_LCPLLFBDIV_M    (q2_hsclk1_lcpllfbdiv_m),
      .HSCLK1_LCPLLPD_M       (q2_hsclk1_lcpllpd_m),
      .HSCLK1_LCPLLREFCLKSEL_M(q2_hsclk1_lcpllrefclksel_m),
      .HSCLK1_LCPLLRESETBYPASSMODE_M(q2_hsclk1_lcpllresetbypassmode_m),
      .HSCLK1_LCPLLRESETMASK_M(q2_hsclk1_lcpllresetmask_m),
      .HSCLK1_LCPLLRESET_M    (q2_hsclk1_lcpllreset_m),
      .HSCLK1_LCPLLRSVD0_M    (q2_hsclk1_lcpllrsvd0_m),
      .HSCLK1_LCPLLRSVD1_M    (q2_hsclk1_lcpllrsvd1_m),
      .HSCLK1_LCPLLSDMDATA_M  (q2_hsclk1_lcpllsdmdata_m),
      .HSCLK1_LCPLLSDMTOGGLE_M(q2_hsclk1_lcpllsdmtoggle_m),
      .HSCLK1_RPLLCLKRSVD0_M  (q2_hsclk1_rpllclkrsvd0_m),
      .HSCLK1_RPLLCLKRSVD1_M  (q2_hsclk1_rpllclkrsvd1_m),
      .HSCLK1_RPLLFBDIV_M     (q2_hsclk1_rpllfbdiv_m),
      .HSCLK1_RPLLPD_M        (q2_hsclk1_rpllpd_m),
      .HSCLK1_RPLLREFCLKSEL_M (q2_hsclk1_rpllrefclksel_m),
      .HSCLK1_RPLLRESETBYPASSMODE_M(q2_hsclk1_rpllresetbypassmode_m),
      .HSCLK1_RPLLRESETMASK_M (q2_hsclk1_rpllresetmask_m),
      .HSCLK1_RPLLRESET_M     (q2_hsclk1_rpllreset_m),
      .HSCLK1_RPLLRSVD0_M     (q2_hsclk1_rpllrsvd0_m),
      .HSCLK1_RPLLRSVD1_M     (q2_hsclk1_rpllrsvd1_m),
      .HSCLK1_RPLLSDMDATA_M   (q2_hsclk1_rpllsdmdata_m),
      .HSCLK1_RPLLSDMTOGGLE_M (q2_hsclk1_rpllsdmtoggle_m),
      .M0_AXIS_TREADY_M       (s6_axis_tready_m),
      .M1_AXIS_TREADY_M       (s7_axis_tready_m),
      .M2_AXIS_TREADY_M       (s8_axis_tready_m),
      .MSTRXRESET_M           ({ch11_mstrxreset_m,ch10_mstrxreset_m,ch9_mstrxreset_m,ch8_mstrxreset_m}),
      .MSTTXRESET_M           ({ch11_msttxreset_m,ch10_msttxreset_m,ch9_msttxreset_m,ch8_msttxreset_m}),
      .PCIELINKREACHTARGET_M  (q2_pcielinkreachtarget_m),
      .PCIELTSSM_M            (q2_pcieltssm_m),
      .RCALENB_M              (q2_rcalenb_m),
    //.REFCLK0_CEB_M          (q2_refclk0_ceb_m),
      .REFCLK0_CLKTESTSIG_M   (q2_refclk0_clktestsig_m),
      .REFCLK0_GTREFCLKPD_M   (q2_refclk0_gtrefclkpd_m),
    //.REFCLK1_CEB_M          (q2_refclk1_ceb_m),
      .REFCLK1_CLKTESTSIG_M   (q2_refclk1_clktestsig_m),
      .REFCLK1_GTREFCLKPD_M   (q2_refclk1_gtrefclkpd_m),
      .RXMARGINREQCMD_M       (q2_rxmarginreqcmd_m),
      .RXMARGINREQLANENUM_M   (q2_rxmarginreqlanenum_m),
      .RXMARGINREQPAYLD_M     (q2_rxmarginreqpayld_m),
      .RXMARGINREQREQ_M       (q2_rxmarginreqreq_m),
      .RXMARGINRESACK_M       (q2_rxmarginresack_m),
      .S0_AXIS_TDATA_M        (m6_axis_tdata_m),
      .S0_AXIS_TLAST_M        (m6_axis_tlast_m),
      .S0_AXIS_TVALID_M       (m6_axis_tvalid_m),
      .S1_AXIS_TDATA_M        (m7_axis_tdata_m),
      .S1_AXIS_TLAST_M        (m7_axis_tlast_m),
      .S1_AXIS_TVALID_M       (m7_axis_tvalid_m),
      .S2_AXIS_TDATA_M        (m8_axis_tdata_m),
      .S2_AXIS_TLAST_M        (m8_axis_tlast_m),
      .S2_AXIS_TVALID_M       (m8_axis_tvalid_m),
      .S0_AXIS_TREADY_M       (m6_axis_tready_m),
      .S1_AXIS_TREADY_M       (m7_axis_tready_m),
      .S2_AXIS_TREADY_M       (m8_axis_tready_m),
      .TRIGACKOUT0_M          (q2_trigackout0_m),
      .TRIGIN0_M              (q2_trigin0_m),
      .UBENABLE_M             (q2_ubenable_m),
      .UBINTR_M               (q2_ubintr_m),
      .UBIOLMBRST_M           (q2_ubiolmbrst_m),
      .UBMBRST_M              (q2_ubmbrst_m),
      .UBRXUART_M             (q2_ubrxuart_m),
      .APB3PRDATA_M           (q2_apb3prdata_m),
      .APB3PREADY_M           (q2_apb3pready_m),
      .APB3PSLVERR_M          (q2_apb3pslverr_m),
      .CH0_BUFGTCEMASK_M      (ch8_bufgtcemask_m),
      .CH0_BUFGTCE_M          (ch8_bufgtce_m),
      .CH0_BUFGTDIV_M         (ch8_bufgtdiv_m),
      .CH0_BUFGTRSTMASK_M     (ch8_bufgtrstmask_m),
      .CH0_BUFGTRST_M         (ch8_bufgtrst_m),
    //.CH0_CFOKOVWRRDY0_M     (ch8_cfokovwrrdy0_m),
    //.CH0_CFOKOVWRRDY1_M     (ch8_cfokovwrrdy1_m),
      .CH0_DMONITOROUT_M      (ch8_dmonitorout_m),
      .CH0_EYESCANDATAERROR_M (ch8_eyescandataerror_m),
      .CH0_ILORESETDONE_M     (ch8_iloresetdone_m),
      .CH0_PCSRSVDOUT_M       (ch8_pcsrsvdout_m),
      .CH0_PINRSVDAS_M        (ch8_pinrsvdas_m),
      .CH0_PHYREADY_M         (ch8_phyready_m),
      .CH0_PHYSTATUS_M        (ch8_phystatus_m),
    //.CH0_PINRSRVDAS_M       (ch8_pinrsrvdas_m),
      .CH0_RESETEXCEPTION_M   (ch8_resetexception_m),
      .CH0_RX10GSTAT_M        (ch8_rx10gstat_m),
      .CH0_RXBUFSTATUS_M      (ch8_rxbufstatus_m),
      .CH0_RXBYTEISALIGNED_M  (ch8_rxbyteisaligned_m),
      .CH0_RXBYTEREALIGN_M    (ch8_rxbyterealign_m),
      .CH0_RXCDRLOCK_M        (ch8_rxcdrlock_m),
      .CH0_RXCDRPHDONE_M      (ch8_rxcdrphdone_m),
      .CH0_RXCHANBONDSEQ_M    (ch8_rxchanbondseq_m),
      .CH0_RXCHANISALIGNED_M  (ch8_rxchanisaligned_m),
      .CH0_RXCHANREALIGN_M    (ch8_rxchanrealign_m),
      .CH0_RXCHBONDO_M        (ch8_rxchbondo_m),
      .CH0_RXCLKCORCNT_M      (ch8_rxclkcorcnt_m),
      .CH0_RXCOMINITDET_M     (ch8_rxcominitdet_m),
      .CH0_RXCOMMADET_M       (ch8_rxcommadet_m),
      .CH0_RXCOMSASDET_M      (ch8_rxcomsasdet_m),
      .CH0_RXCOMWAKEDET_M     (ch8_rxcomwakedet_m),
      .CH0_RXCTRL0_M          (ch8_rxctrl0_m),
      .CH0_RXCTRL1_M          (ch8_rxctrl1_m),
      .CH0_RXCTRL2_M          (ch8_rxctrl2_m),
      .CH0_RXCTRL3_M          (ch8_rxctrl3_m),
      .CH0_RXDATAEXTENDRSVD_M (ch8_rxdataextendrsvd_m),
      .CH0_RXDATAVALID_M      (ch8_rxdatavalid_m),
      .CH0_RXDATA_M           (ch8_rxdata_m),
      .CH0_RXDCCDONE_M        (ch8_rxdccdone_m),
      .CH0_RXDLYALIGNERR_M    (ch8_rxdlyalignerr_m),
      .CH0_RXDLYALIGNPROG_M   (ch8_rxdlyalignprog_m),
      .CH0_RXELECIDLE_M       (ch8_rxelecidle_m),
      .CH0_RXFINEALIGNDONE_M  (ch8_rxfinealigndone_m),
      .CH0_RXHEADERVALID_M    (ch8_rxheadervalid_m),
      .CH0_RXHEADER_M         (ch8_rxheader_m),
      .CH0_RXOSINTDONE_M      (ch8_rxosintdone_m),
      .CH0_RXOSINTSTARTED_M   (ch8_rxosintstarted_m),
      .CH0_RXOSINTSTROBEDONE_M(ch8_rxosintstrobedone_m),
      .CH0_RXOSINTSTROBESTARTED_M(ch8_rxosintstrobestarted_m),
      .CH0_RXPHALIGNDONE_M    (ch8_rxphaligndone_m),
      .CH0_RXPHALIGNERR_M     (ch8_rxphalignerr_m),
      .CH0_RXPHDLYRESETDONE_M (ch8_rxphdlyresetdone_m),
      .CH0_RXPHSETINITDONE_M  (ch8_rxphsetinitdone_m),
      .CH0_RXPHSHIFT180DONE_M (ch8_rxphshift180done_m),
      .CH0_RXPMARESETDONE_M   (ch8_rxpmaresetdone_m),
      .CH0_RXPRBSERR_M        (ch8_rxprbserr_m),
      .CH0_RXPRBSLOCKED_M     (ch8_rxprbslocked_m),
    //.CH0_RXPRGDIVRESETDONE_M(ch8_rxprgdivresetdone_m),
      .CH0_RXRESETDONE_M      (ch8_rxresetdone_m),
      .CH0_RXSLIDERDY_M       (ch8_rxsliderdy_m),
      .CH0_RXSTARTOFSEQ_M     (ch8_rxstartofseq_m),
      .CH0_RXSTATUS_M         (ch8_rxstatus_m),
      .CH0_RXSYNCDONE_M       (ch8_rxsyncdone_m),
      .CH0_RXVALID_M          (ch8_rxvalid_m),

      .CH0_TSTCLK0_M(ch8_tstclk0_m),
      .CH0_TSTCLK1_M(ch8_tstclk1_m),
      .CH1_TSTCLK0_M(ch9_tstclk0_m),
      .CH1_TSTCLK1_M(ch9_tstclk1_m),
      .CH2_TSTCLK0_M(ch10_tstclk0_m),
      .CH2_TSTCLK1_M(ch10_tstclk1_m),
      .CH3_TSTCLK0_M(ch11_tstclk0_m),
      .CH3_TSTCLK1_M(ch11_tstclk1_m),

      .CH0_TX10GSTAT_M        (ch8_tx10gstat_m),
      .CH0_TXBUFSTATUS_M      (ch8_txbufstatus_m),
      .CH0_TXCOMFINISH_M      (ch8_txcomfinish_m),
      .CH0_TXDCCDONE_M        (ch8_txdccdone_m),
      .CH0_TXDLYALIGNERR_M    (ch8_txdlyalignerr_m),
      .CH0_TXDLYALIGNPROG_M   (ch8_txdlyalignprog_m),
      .CH0_TXOUTCLK_M         (ch8_txoutclk_m),
      .CH0_TXPHALIGNDONE_M    (ch8_txphaligndone_m),
      .CH0_TXPHALIGNERR_M     (ch8_txphalignerr_m),
      .CH0_TXPHALIGNOUTRSVD_M (ch8_txphalignoutrsvd_m),
      .CH0_TXPHDLYRESETDONE_M (ch8_txphdlyresetdone_m),
      .CH0_TXPHSETINITDONE_M  (ch8_txphsetinitdone_m),
      .CH0_CFOKOVRDFINISH_M   (ch8_cfokovrdfinish_m),
      .CH0_CFOKOVRDSTART_M    (ch8_cfokovrdstart_m),
      .CH1_CFOKOVRDSTART_M    (ch9_cfokovrdstart_m),
      .CH2_CFOKOVRDSTART_M    (ch10_cfokovrdstart_m),
      .CH3_CFOKOVRDSTART_M    (ch11_cfokovrdstart_m),
      .CH1_CFOKOVRDFINISH_M   (ch9_cfokovrdfinish_m),
      .CH2_CFOKOVRDFINISH_M   (ch10_cfokovrdfinish_m),
      .CH3_CFOKOVRDFINISH_M   (ch11_cfokovrdfinish_m),
      .CH0_CFOKOVRDPULSE_M    (ch8_cfokovrdpulse_m),
      .CH1_CFOKOVRDPULSE_M    (ch9_cfokovrdpulse_m),
      .CH2_CFOKOVRDPULSE_M    (ch10_cfokovrdpulse_m),
      .CH3_CFOKOVRDPULSE_M    (ch11_cfokovrdpulse_m),
      .CH0_CFOKOVRDRDY0_M     (ch8_cfokovrdrdy0_m),
      .CH0_CFOKOVRDRDY1_M     (ch8_cfokovrdrdy1_m),
      .CH1_CFOKOVRDRDY0_M     (ch9_cfokovrdrdy0_m),
      .CH1_CFOKOVRDRDY1_M     (ch9_cfokovrdrdy1_m),
      .CH2_CFOKOVRDRDY0_M     (ch10_cfokovrdrdy0_m),
      .CH2_CFOKOVRDRDY1_M     (ch10_cfokovrdrdy1_m),
      .CH3_CFOKOVRDRDY0_M     (ch11_cfokovrdrdy0_m),
      .CH3_CFOKOVRDRDY1_M     (ch11_cfokovrdrdy1_m),
      .CH0_TXPHSHIFT180DONE_M (ch8_txphshift180done_m),
      .CH0_TXPMARESETDONE_M   (ch8_txpmaresetdone_m),
    //.CH0_TXPRGDIVRESETDONE_M(ch8_txprgdivresetdone_m),
      .CH0_TXRESETDONE_M      (ch8_txresetdone_m),
      .CH0_TXSYNCDONE_M       (ch8_txsyncdone_m),
      .CH1_BUFGTCEMASK_M      (ch9_bufgtcemask_m),
      .CH1_BUFGTCE_M          (ch9_bufgtce_m),
      .CH1_BUFGTDIV_M         (ch9_bufgtdiv_m),
      .CH1_BUFGTRSTMASK_M     (ch9_bufgtrstmask_m),
      .CH1_BUFGTRST_M         (ch9_bufgtrst_m),
    //.CH1_CFOKOVWRRDY0_M     (ch9_cfokovwrrdy0_m),
    //.CH1_CFOKOVWRRDY1_M     (ch9_cfokovwrrdy1_m),
      .CH1_DMONITOROUT_M      (ch9_dmonitorout_m),
      .CH1_EYESCANDATAERROR_M (ch9_eyescandataerror_m),
      .CH1_ILORESETDONE_M     (ch9_iloresetdone_m),
      .CH1_PCSRSVDOUT_M       (ch9_pcsrsvdout_m),
      .CH1_PINRSVDAS_M        (ch9_pinrsvdas_m),
      .CH1_PHYREADY_M         (ch9_phyready_m),
      .CH1_PHYSTATUS_M        (ch9_phystatus_m),
    //.CH1_PINRSRVDAS_M       (ch9_pinrsrvdas_m),
      .CH1_RESETEXCEPTION_M   (ch9_resetexception_m),
      .CH1_RX10GSTAT_M        (ch9_rx10gstat_m),
      .CH1_RXBUFSTATUS_M      (ch9_rxbufstatus_m),
      .CH1_RXBYTEISALIGNED_M  (ch9_rxbyteisaligned_m),
      .CH1_RXBYTEREALIGN_M    (ch9_rxbyterealign_m),
      .CH1_RXCDRLOCK_M        (ch9_rxcdrlock_m),
      .CH1_RXCDRPHDONE_M      (ch9_rxcdrphdone_m),
      .CH1_RXCHANBONDSEQ_M    (ch9_rxchanbondseq_m),
      .CH1_RXCHANISALIGNED_M  (ch9_rxchanisaligned_m),
      .CH1_RXCHANREALIGN_M    (ch9_rxchanrealign_m),
      .CH1_RXCHBONDO_M        (ch9_rxchbondo_m),
      .CH1_RXCLKCORCNT_M      (ch9_rxclkcorcnt_m),
      .CH1_RXCOMINITDET_M     (ch9_rxcominitdet_m),
      .CH1_RXCOMMADET_M       (ch9_rxcommadet_m),
      .CH1_RXCOMSASDET_M      (ch9_rxcomsasdet_m),
      .CH1_RXCOMWAKEDET_M     (ch9_rxcomwakedet_m),
      .CH1_RXCTRL0_M          (ch9_rxctrl0_m),
      .CH1_RXCTRL1_M          (ch9_rxctrl1_m),
      .CH1_RXCTRL2_M          (ch9_rxctrl2_m),
      .CH1_RXCTRL3_M          (ch9_rxctrl3_m),
      .CH1_RXDATAEXTENDRSVD_M (ch9_rxdataextendrsvd_m),
      .CH1_RXDATAVALID_M      (ch9_rxdatavalid_m),
      .CH1_RXDATA_M           (ch9_rxdata_m),
      .CH1_RXDCCDONE_M        (ch9_rxdccdone_m),
      .CH1_RXDLYALIGNERR_M    (ch9_rxdlyalignerr_m),
      .CH1_RXDLYALIGNPROG_M   (ch9_rxdlyalignprog_m),
      .CH1_RXELECIDLE_M       (ch9_rxelecidle_m),
      .CH1_RXFINEALIGNDONE_M  (ch9_rxfinealigndone_m),
      .CH1_RXHEADERVALID_M    (ch9_rxheadervalid_m),
      .CH1_RXHEADER_M         (ch9_rxheader_m),
      .CH1_RXOSINTDONE_M      (ch9_rxosintdone_m),
      .CH1_RXOSINTSTARTED_M   (ch9_rxosintstarted_m),
      .CH1_RXOSINTSTROBEDONE_M(ch9_rxosintstrobedone_m),
      .CH1_RXOSINTSTROBESTARTED_M(ch9_rxosintstrobestarted_m),
      .CH1_RXPHALIGNDONE_M    (ch9_rxphaligndone_m),
      .CH1_RXPHALIGNERR_M     (ch9_rxphalignerr_m),
      .CH1_RXPHDLYRESETDONE_M (ch9_rxphdlyresetdone_m),
      .CH1_RXPHSETINITDONE_M  (ch9_rxphsetinitdone_m),
      .CH1_RXPHSHIFT180DONE_M (ch9_rxphshift180done_m),
      .CH1_RXPMARESETDONE_M   (ch9_rxpmaresetdone_m),
      .CH1_RXPRBSERR_M        (ch9_rxprbserr_m),
      .CH1_RXPRBSLOCKED_M     (ch9_rxprbslocked_m),
    //.CH1_RXPRGDIVRESETDONE_M(ch9_rxprgdivresetdone_m),
      .CH1_RXRESETDONE_M      (ch9_rxresetdone_m),
      .CH1_RXSLIDERDY_M       (ch9_rxsliderdy_m),
      .CH1_RXSTARTOFSEQ_M     (ch9_rxstartofseq_m),
      .CH1_RXSTATUS_M         (ch9_rxstatus_m),
      .CH1_RXSYNCDONE_M       (ch9_rxsyncdone_m),
      .CH1_RXVALID_M          (ch9_rxvalid_m),
      .CH1_TX10GSTAT_M        (ch9_tx10gstat_m),
      .CH1_TXBUFSTATUS_M      (ch9_txbufstatus_m),
      .CH1_TXCOMFINISH_M      (ch9_txcomfinish_m),
      .CH1_TXDCCDONE_M        (ch9_txdccdone_m),
      .CH1_TXDLYALIGNERR_M    (ch9_txdlyalignerr_m),
      .CH1_TXDLYALIGNPROG_M   (ch9_txdlyalignprog_m),
      .CH1_TXPHALIGNDONE_M    (ch9_txphaligndone_m),
      .CH1_TXPHALIGNERR_M     (ch9_txphalignerr_m),
      .CH1_TXPHALIGNOUTRSVD_M (ch9_txphalignoutrsvd_m),
      .CH1_TXPHDLYRESETDONE_M (ch9_txphdlyresetdone_m),
      .CH1_TXPHSETINITDONE_M  (ch9_txphsetinitdone_m),
      .CH1_TXPHSHIFT180DONE_M (ch9_txphshift180done_m),
      .CH1_TXPMARESETDONE_M   (ch9_txpmaresetdone_m),
    //.CH1_TXPRGDIVRESETDONE_M(ch9_txprgdivresetdone_m),
      .CH1_TXRESETDONE_M      (ch9_txresetdone_m),
      .CH1_TXSYNCDONE_M       (ch9_txsyncdone_m),
      .CH2_BUFGTCEMASK_M      (ch10_bufgtcemask_m),
      .CH2_BUFGTCE_M          (ch10_bufgtce_m),
      .CH2_BUFGTDIV_M         (ch10_bufgtdiv_m),
      .CH2_BUFGTRSTMASK_M     (ch10_bufgtrstmask_m),
      .CH2_BUFGTRST_M         (ch10_bufgtrst_m),
    //.CH2_CFOKOVWRRDY0_M     (ch10_cfokovwrrdy0_m),
    //.CH2_CFOKOVWRRDY1_M     (ch10_cfokovwrrdy1_m),
      .CH2_DMONITOROUT_M      (ch10_dmonitorout_m),
      .CH2_EYESCANDATAERROR_M (ch10_eyescandataerror_m),
      .CH2_ILORESETDONE_M     (ch10_iloresetdone_m),
      .CH2_PCSRSVDOUT_M       (ch10_pcsrsvdout_m),
      .CH2_PINRSVDAS_M        (ch10_pinrsvdas_m),
      .CH2_PHYREADY_M         (ch10_phyready_m),
      .CH2_PHYSTATUS_M        (ch10_phystatus_m),
    //.CH2_PINRSRVDAS_M       (ch10_pinrsrvdas_m),
      .CH2_RESETEXCEPTION_M   (ch10_resetexception_m),
      .CH2_RX10GSTAT_M        (ch10_rx10gstat_m),
      .CH2_RXBUFSTATUS_M      (ch10_rxbufstatus_m),
      .CH2_RXBYTEISALIGNED_M  (ch10_rxbyteisaligned_m),
      .CH2_RXBYTEREALIGN_M    (ch10_rxbyterealign_m),
      .CH2_RXCDRLOCK_M        (ch10_rxcdrlock_m),
      .CH2_RXCDRPHDONE_M      (ch10_rxcdrphdone_m),
      .CH2_RXCHANBONDSEQ_M    (ch10_rxchanbondseq_m),
      .CH2_RXCHANISALIGNED_M  (ch10_rxchanisaligned_m),
      .CH2_RXCHANREALIGN_M    (ch10_rxchanrealign_m),
      .CH2_RXCHBONDO_M        (ch10_rxchbondo_m),
      .CH2_RXCLKCORCNT_M      (ch10_rxclkcorcnt_m),
      .CH2_RXCOMINITDET_M     (ch10_rxcominitdet_m),
      .CH2_RXCOMMADET_M       (ch10_rxcommadet_m),
      .CH2_RXCOMSASDET_M      (ch10_rxcomsasdet_m),
      .CH2_RXCOMWAKEDET_M     (ch10_rxcomwakedet_m),
      .CH2_RXCTRL0_M          (ch10_rxctrl0_m),
      .CH2_RXCTRL1_M          (ch10_rxctrl1_m),
      .CH2_RXCTRL2_M          (ch10_rxctrl2_m),
      .CH2_RXCTRL3_M          (ch10_rxctrl3_m),
      .CH2_RXDATAEXTENDRSVD_M (ch10_rxdataextendrsvd_m),
      .CH2_RXDATAVALID_M      (ch10_rxdatavalid_m),
      .CH2_RXDATA_M           (ch10_rxdata_m),
      .CH2_RXDCCDONE_M        (ch10_rxdccdone_m),
      .CH2_RXDLYALIGNERR_M    (ch10_rxdlyalignerr_m),
      .CH2_RXDLYALIGNPROG_M   (ch10_rxdlyalignprog_m),
      .CH2_RXELECIDLE_M       (ch10_rxelecidle_m),
      .CH2_RXFINEALIGNDONE_M  (ch10_rxfinealigndone_m),
      .CH2_RXHEADERVALID_M    (ch10_rxheadervalid_m),
      .CH2_RXHEADER_M         (ch10_rxheader_m),
      .CH2_RXOSINTDONE_M      (ch10_rxosintdone_m),
      .CH2_RXOSINTSTARTED_M   (ch10_rxosintstarted_m),
      .CH2_RXOSINTSTROBEDONE_M(ch10_rxosintstrobedone_m),
      .CH2_RXOSINTSTROBESTARTED_M(ch10_rxosintstrobestarted_m),
      .CH2_RXPHALIGNDONE_M    (ch10_rxphaligndone_m),
      .CH2_RXPHALIGNERR_M     (ch10_rxphalignerr_m),
      .CH2_RXPHDLYRESETDONE_M (ch10_rxphdlyresetdone_m),
      .CH2_RXPHSETINITDONE_M  (ch10_rxphsetinitdone_m),
      .CH2_RXPHSHIFT180DONE_M (ch10_rxphshift180done_m),
      .CH2_RXPMARESETDONE_M   (ch10_rxpmaresetdone_m),
      .CH2_RXPRBSERR_M        (ch10_rxprbserr_m),
      .CH2_RXPRBSLOCKED_M     (ch10_rxprbslocked_m),
    //.CH2_RXPRGDIVRESETDONE_M(ch10_rxprgdivresetdone_m),
      .CH2_RXRESETDONE_M      (ch10_rxresetdone_m),
      .CH2_RXSLIDERDY_M       (ch10_rxsliderdy_m),
      .CH2_RXSTARTOFSEQ_M     (ch10_rxstartofseq_m),
      .CH2_RXSTATUS_M         (ch10_rxstatus_m),
      .CH2_RXSYNCDONE_M       (ch10_rxsyncdone_m),
      .CH2_RXVALID_M          (ch10_rxvalid_m),
      .CH2_TX10GSTAT_M        (ch10_tx10gstat_m),
      .CH2_TXBUFSTATUS_M      (ch10_txbufstatus_m),
      .CH2_TXCOMFINISH_M      (ch10_txcomfinish_m),
      .CH2_TXDCCDONE_M        (ch10_txdccdone_m),
      .CH2_TXDLYALIGNERR_M    (ch10_txdlyalignerr_m),
      .CH2_TXDLYALIGNPROG_M   (ch10_txdlyalignprog_m),
      .CH2_TXPHALIGNDONE_M    (ch10_txphaligndone_m),
      .CH2_TXPHALIGNERR_M     (ch10_txphalignerr_m),
      .CH2_TXPHALIGNOUTRSVD_M (ch10_txphalignoutrsvd_m),
      .CH2_TXPHDLYRESETDONE_M (ch10_txphdlyresetdone_m),
      .CH2_TXPHSETINITDONE_M  (ch10_txphsetinitdone_m),
      .CH2_TXPHSHIFT180DONE_M (ch10_txphshift180done_m),
      .CH2_TXPMARESETDONE_M   (ch10_txpmaresetdone_m),
    //.CH2_TXPRGDIVRESETDONE_M(ch10_txprgdivresetdone_m),
      .CH2_TXRESETDONE_M      (ch10_txresetdone_m),
      .CH2_TXSYNCDONE_M       (ch10_txsyncdone_m),
      .CH3_BUFGTCEMASK_M      (ch11_bufgtcemask_m),
      .CH3_BUFGTCE_M          (ch11_bufgtce_m),
      .CH3_BUFGTDIV_M         (ch11_bufgtdiv_m),
      .CH3_BUFGTRSTMASK_M     (ch11_bufgtrstmask_m),
      .CH3_BUFGTRST_M         (ch11_bufgtrst_m),
    //.CH3_CFOKOVWRRDY0_M     (ch11_cfokovwrrdy0_m),
    //.CH3_CFOKOVWRRDY1_M     (ch11_cfokovwrrdy1_m),
      .CH3_DMONITOROUT_M      (ch11_dmonitorout_m),
      .CH3_EYESCANDATAERROR_M (ch11_eyescandataerror_m),
      .CH3_ILORESETDONE_M     (ch11_iloresetdone_m),
      .CH3_PCSRSVDOUT_M       (ch11_pcsrsvdout_m),
      .CH3_PINRSVDAS_M        (ch11_pinrsvdas_m),
      .CH3_PHYREADY_M         (ch11_phyready_m),
      .CH3_PHYSTATUS_M        (ch11_phystatus_m),
    //.CH3_PINRSRVDAS_M       (ch11_pinrsrvdas_m),
      .CH3_RESETEXCEPTION_M   (ch11_resetexception_m),
      .CH3_RX10GSTAT_M        (ch11_rx10gstat_m),
      .CH3_RXBUFSTATUS_M      (ch11_rxbufstatus_m),
      .CH3_RXBYTEISALIGNED_M  (ch11_rxbyteisaligned_m),
      .CH3_RXBYTEREALIGN_M    (ch11_rxbyterealign_m),
      .CH3_RXCDRLOCK_M        (ch11_rxcdrlock_m),
      .CH3_RXCDRPHDONE_M      (ch11_rxcdrphdone_m),
      .CH3_RXCHANBONDSEQ_M    (ch11_rxchanbondseq_m),
      .CH3_RXCHANISALIGNED_M  (ch11_rxchanisaligned_m),
      .CH3_RXCHANREALIGN_M    (ch11_rxchanrealign_m),
      .CH3_RXCHBONDO_M        (ch11_rxchbondo_m),
      .CH3_RXCLKCORCNT_M      (ch11_rxclkcorcnt_m),
      .CH3_RXCOMINITDET_M     (ch11_rxcominitdet_m),
      .CH3_RXCOMMADET_M       (ch11_rxcommadet_m),
      .CH3_RXCOMSASDET_M      (ch11_rxcomsasdet_m),
      .CH3_RXCOMWAKEDET_M     (ch11_rxcomwakedet_m),
      .CH3_RXCTRL0_M          (ch11_rxctrl0_m),
      .CH3_RXCTRL1_M          (ch11_rxctrl1_m),
      .CH3_RXCTRL2_M          (ch11_rxctrl2_m),
      .CH3_RXCTRL3_M          (ch11_rxctrl3_m),
      .CH3_RXDATAEXTENDRSVD_M (ch11_rxdataextendrsvd_m),
      .CH3_RXDATAVALID_M      (ch11_rxdatavalid_m),
      .CH3_RXDATA_M           (ch11_rxdata_m),
      .CH3_RXDCCDONE_M        (ch11_rxdccdone_m),
      .CH3_RXDLYALIGNERR_M    (ch11_rxdlyalignerr_m),
      .CH3_RXDLYALIGNPROG_M   (ch11_rxdlyalignprog_m),
      .CH3_RXELECIDLE_M       (ch11_rxelecidle_m),
      .CH3_RXFINEALIGNDONE_M  (ch11_rxfinealigndone_m),
      .CH3_RXHEADERVALID_M    (ch11_rxheadervalid_m),
      .CH3_RXHEADER_M         (ch11_rxheader_m),
      .CH3_RXOSINTDONE_M      (ch11_rxosintdone_m),
      .CH3_RXOSINTSTARTED_M   (ch11_rxosintstarted_m),
      .CH3_RXOSINTSTROBEDONE_M(ch11_rxosintstrobedone_m),
      .CH3_RXOSINTSTROBESTARTED_M(ch11_rxosintstrobestarted_m),
      .CH3_RXPHALIGNDONE_M    (ch11_rxphaligndone_m),
      .CH3_RXPHALIGNERR_M     (ch11_rxphalignerr_m),
      .CH3_RXPHDLYRESETDONE_M (ch11_rxphdlyresetdone_m),
      .CH3_RXPHSETINITDONE_M  (ch11_rxphsetinitdone_m),
      .CH3_RXPHSHIFT180DONE_M (ch11_rxphshift180done_m),
      .CH3_RXPMARESETDONE_M   (ch11_rxpmaresetdone_m),
      .CH3_RXPRBSERR_M        (ch11_rxprbserr_m),
      .CH3_RXPRBSLOCKED_M     (ch11_rxprbslocked_m),
    //.CH3_RXPRGDIVRESETDONE_M(ch11_rxprgdivresetdone_m),
      .CH3_RXRESETDONE_M      (ch11_rxresetdone_m),
      .CH3_RXSLIDERDY_M       (ch11_rxsliderdy_m),
      .CH3_RXSTARTOFSEQ_M     (ch11_rxstartofseq_m),
      .CH3_RXSTATUS_M         (ch11_rxstatus_m),
      .CH3_RXSYNCDONE_M       (ch11_rxsyncdone_m),
      .CH3_RXVALID_M          (ch11_rxvalid_m),
      .CH3_TX10GSTAT_M        (ch11_tx10gstat_m),
      .CH3_TXBUFSTATUS_M      (ch11_txbufstatus_m),
      .CH3_TXCOMFINISH_M      (ch11_txcomfinish_m),
      .CH3_TXDCCDONE_M        (ch11_txdccdone_m),
      .CH3_TXDLYALIGNERR_M    (ch11_txdlyalignerr_m),
      .CH3_TXDLYALIGNPROG_M   (ch11_txdlyalignprog_m),
      .CH3_TXPHALIGNDONE_M    (ch11_txphaligndone_m),
      .CH3_TXPHALIGNERR_M     (ch11_txphalignerr_m),
      .CH3_TXPHALIGNOUTRSVD_M (ch11_txphalignoutrsvd_m),
      .CH3_TXPHDLYRESETDONE_M (ch11_txphdlyresetdone_m),
      .CH3_TXPHSETINITDONE_M  (ch11_txphsetinitdone_m),
      .CH3_TXPHSHIFT180DONE_M (ch11_txphshift180done_m),
      .CH3_TXPMARESETDONE_M   (ch11_txpmaresetdone_m),
    //.CH3_TXPRGDIVRESETDONE_M(ch11_txprgdivresetdone_m),
      .CH3_TXRESETDONE_M      (ch11_txresetdone_m),
      .CH3_TXSYNCDONE_M       (ch11_txsyncdone_m),
      .CORRECTERR_M           (q2_correcterr_m),
      .CTRLRSVDOUT_M          (q2_ctrlrsvdout_m),
      .DEBUGTRACETDATA_M      (q2_debugtracetdata_m),
      .DEBUGTRACETVALID_M     (q2_debugtracetvalid_m),
      .GPO_M                  (q2_gpo_m),
      .GTPOWERGOOD_M          (q2_gtpowergood_m),
      .HSCLK0_LCPLLFBCLKLOST_M(q2_hsclk0_lcpllfbclklost_m),
      .HSCLK0_LCPLLLOCK_M     (q2_hsclk0_lcplllock_m),
      .HSCLK0_LCPLLREFCLKLOST_M(q2_hsclk0_lcpllrefclklost_m),
      .HSCLK0_LCPLLREFCLKMONITOR_M(q2_hsclk0_lcpllrefclkmonitor_m),
      .HSCLK0_LCPLLRSVDOUT_M  (q2_hsclk0_lcpllrsvdout_m),
      .HSCLK0_RPLLFBCLKLOST_M (q2_hsclk0_rpllfbclklost_m),
      .HSCLK0_RPLLLOCK_M      (q2_hsclk0_rplllock_m),
      .HSCLK0_RPLLREFCLKLOST_M(q2_hsclk0_rpllrefclklost_m),
      .HSCLK0_RPLLREFCLKMONITOR_M(q2_hsclk0_rpllrefclkmonitor_m),
      .HSCLK0_RPLLRSVDOUT_M   (q2_hsclk0_rpllrsvdout_m),
      .HSCLK1_LCPLLFBCLKLOST_M(q2_hsclk1_lcpllfbclklost_m),
      .HSCLK1_LCPLLLOCK_M     (q2_hsclk1_lcplllock_m),
      .HSCLK1_LCPLLREFCLKLOST_M(q2_hsclk1_lcpllrefclklost_m),
      .HSCLK1_LCPLLREFCLKMONITOR_M(q2_hsclk1_lcpllrefclkmonitor_m),
      .HSCLK1_LCPLLRSVDOUT_M  (q2_hsclk1_lcpllrsvdout_m),
      .HSCLK1_RPLLFBCLKLOST_M (q2_hsclk1_rpllfbclklost_m),
      .HSCLK1_RPLLLOCK_M      (q2_hsclk1_rplllock_m),
      .HSCLK1_RPLLREFCLKLOST_M(q2_hsclk1_rpllrefclklost_m),
      .HSCLK1_RPLLREFCLKMONITOR_M(q2_hsclk1_rpllrefclkmonitor_m),
      .HSCLK1_RPLLRSVDOUT_M   (q2_hsclk1_rpllrsvdout_m),
      .M0_AXIS_TDATA_M        (s6_axis_tdata_m),
      .M0_AXIS_TLAST_M        (s6_axis_tlast_m),
      .M0_AXIS_TVALID_M       (s6_axis_tvalid_m),
      .M1_AXIS_TDATA_M        (s7_axis_tdata_m),
      .M1_AXIS_TLAST_M        (s7_axis_tlast_m),
      .M1_AXIS_TVALID_M       (s7_axis_tvalid_m),
      .M2_AXIS_TDATA_M        (s8_axis_tdata_m),
      .M2_AXIS_TLAST_M        (s8_axis_tlast_m),
      .M2_AXIS_TVALID_M       (s8_axis_tvalid_m),
      .MSTRXRESETDONE_M       ({ch11_mstrxresetdone_m,ch10_mstrxresetdone_m,ch9_mstrxresetdone_m,ch8_mstrxresetdone_m}),
      .MSTTXRESETDONE_M       ({ch11_msttxresetdone_m,ch10_msttxresetdone_m,ch9_msttxresetdone_m,ch8_msttxresetdone_m}),
      .CH0_RXPROGDIVRESETDONE_M(ch8_rxprogdivresetdone_m),
      .CH1_RXPROGDIVRESETDONE_M(ch9_rxprogdivresetdone_m),
      .CH2_RXPROGDIVRESETDONE_M(ch10_rxprogdivresetdone_m),
      .CH3_RXPROGDIVRESETDONE_M(ch11_rxprogdivresetdone_m),
      .CH0_TXPROGDIVRESETDONE_M(ch8_txprogdivresetdone_m),
      .CH1_TXPROGDIVRESETDONE_M(ch9_txprogdivresetdone_m),
      .CH2_TXPROGDIVRESETDONE_M(ch10_txprogdivresetdone_m),
      .CH3_TXPROGDIVRESETDONE_M(ch11_txprogdivresetdone_m),
      .RXMARGINREQACK_M       (q2_rxmarginreqack_m),
      .RXMARGINRESCMD_M       (q2_rxmarginrescmd_m),
      .RXMARGINRESLANENUM_M   (q2_rxmarginreslanenum_m),
      .RXMARGINRESPAYLD_M     (q2_rxmarginrespayld_m),
      .RXMARGINRESREQ_M       (q2_rxmarginresreq_m),
      .TRIGACKIN0_M           (q2_trigackin0_m),
      .TRIGOUT0_M             (q2_trigout0_m),
      .UBINTERRUPT_M          (q2_ubinterrupt_m),
      .UBTXUART_M             (q2_ubtxuart_m),
      .UNCORRECTERR_M         (q2_uncorrecterr_m),
      .RXMARGINCLK_M          (q2_rxmarginclk_m),

      .XPIPE_HSDP_RXGEARBOXSLIP (q1q2_xpipe_hsdp_rxgearboxslip), //IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP
      .XPIPE_HSDP_RXPCSRESET    (q1q2_xpipe_hsdp_rxpcsreset),
      .XPIPE_HSDP_TXHEADER      (q1q2_xpipe_hsdp_txheader),
      .XPIPE_HSDP_TXSEQUENCE    (q1q2_xpipe_hsdp_txsequence),
      .XPIPE_HSDP_RXDATAVALID   (q1q2_xpipe_hsdp_rxdatavalid),
      .XPIPE_HSDP_RXHEADER      (q1q2_xpipe_hsdp_rxheader),
      .XPIPE_HSDP_RXRESETDONE   (q1q2_xpipe_hsdp_rxresetdone),
      .XPIPE_HSDP_TXRESETDONE   (q1q2_xpipe_hsdp_txresetdone),
      .XPIPE_HSDP_RXHEADERVALID (q1q2_xpipe_hsdp_rxheadervalid),

      .XPIPE_HSDP_RXGEARBOXSLIP_1(q1q2_xpipe_hsdp_rxgearboxslip_1),
      .XPIPE_HSDP_RXPCSRESET_1  (q1q2_xpipe_hsdp_rxpcsreset_1),
      .XPIPE_HSDP_TXHEADER_1    (q1q2_xpipe_hsdp_txheader_1),
      .XPIPE_HSDP_TXSEQUENCE_1  (q1q2_xpipe_hsdp_txsequence_1),
      .XPIPE_HSDP_RXDATAVALID_1 (q1q2_xpipe_hsdp_rxdatavalid_1),
      .XPIPE_HSDP_RXHEADER_1    (q1q2_xpipe_hsdp_rxheader_1),
      .XPIPE_HSDP_RXRESETDONE_1 (q1q2_xpipe_hsdp_rxresetdone_1),
      .XPIPE_HSDP_TXRESETDONE_1 (q1q2_xpipe_hsdp_txresetdone_1),
      .XPIPE_HSDP_RXHEADERVALID_1(q1q2_xpipe_hsdp_rxheadervalid_1),

      .XPIPE_HSDP_RXGEARBOXSLIP_2(q1q2_xpipe_hsdp_rxgearboxslip_2),
      .XPIPE_HSDP_RXPCSRESET_2  (q1q2_xpipe_hsdp_rxpcsreset_2),
      .XPIPE_HSDP_TXHEADER_2    (q1q2_xpipe_hsdp_txheader_2),
      .XPIPE_HSDP_TXSEQUENCE_2  (q1q2_xpipe_hsdp_txsequence_2),
      .XPIPE_HSDP_RXDATAVALID_2 (q1q2_xpipe_hsdp_rxdatavalid_2),
      .XPIPE_HSDP_RXHEADER_2    (q1q2_xpipe_hsdp_rxheader_2),
      .XPIPE_HSDP_RXRESETDONE_2 (q1q2_xpipe_hsdp_rxresetdone_2),
      .XPIPE_HSDP_TXRESETDONE_2 (q1q2_xpipe_hsdp_txresetdone_2),
      .XPIPE_HSDP_RXHEADERVALID_2(q1q2_xpipe_hsdp_rxheadervalid_2),

      .XPIPE_HSDP_RXGEARBOXSLIP_M(q2q3_xpipe_hsdp_rxgearboxslip),
      .XPIPE_HSDP_RXPCSRESET_M  (q2q3_xpipe_hsdp_rxpcsreset),
      .XPIPE_HSDP_TXHEADER_M    (q2q3_xpipe_hsdp_txheader),
      .XPIPE_HSDP_TXSEQUENCE_M  (q2q3_xpipe_hsdp_txsequence),
      .XPIPE_HSDP_RXDATAVALID_M (q2q3_xpipe_hsdp_rxdatavalid),
      .XPIPE_HSDP_RXHEADER_M    (q2q3_xpipe_hsdp_rxheader),
      .XPIPE_HSDP_RXRESETDONE_M (q2q3_xpipe_hsdp_rxresetdone),
      .XPIPE_HSDP_TXRESETDONE_M (q2q3_xpipe_hsdp_txresetdone),
      .XPIPE_HSDP_RXHEADERVALID_M(q2q3_xpipe_hsdp_rxheadervalid),

      .XPIPE_HSDP_RXGEARBOXSLIP_M_1(q2q3_xpipe_hsdp_rxgearboxslip_1),
      .XPIPE_HSDP_RXPCSRESET_M_1(q2q3_xpipe_hsdp_rxpcsreset_1),
      .XPIPE_HSDP_TXHEADER_M_1  (q2q3_xpipe_hsdp_txheader_1),
      .XPIPE_HSDP_TXSEQUENCE_M_1(q2q3_xpipe_hsdp_txsequence_1),
      .XPIPE_HSDP_RXDATAVALID_M_1(q2q3_xpipe_hsdp_rxdatavalid_1),
      .XPIPE_HSDP_RXHEADER_M_1  (q2q3_xpipe_hsdp_rxheader_1),
      .XPIPE_HSDP_RXRESETDONE_M_1(q2q3_xpipe_hsdp_rxresetdone_1),
      .XPIPE_HSDP_TXRESETDONE_M_1(q2q3_xpipe_hsdp_txresetdone_1),
      .XPIPE_HSDP_RXHEADERVALID_M_1(q2q3_xpipe_hsdp_rxheadervalid_1),

      .XPIPE_HSDP_RXGEARBOXSLIP_M_2(q2q3_xpipe_hsdp_rxgearboxslip_2),
      .XPIPE_HSDP_RXPCSRESET_M_2(q2q3_xpipe_hsdp_rxpcsreset_2),
      .XPIPE_HSDP_TXHEADER_M_2  (q2q3_xpipe_hsdp_txheader_2),
      .XPIPE_HSDP_TXSEQUENCE_M_2(q2q3_xpipe_hsdp_txsequence_2),
      .XPIPE_HSDP_RXDATAVALID_M_2(q2q3_xpipe_hsdp_rxdatavalid_2),
      .XPIPE_HSDP_RXHEADER_M_2  (q2q3_xpipe_hsdp_rxheader_2),
      .XPIPE_HSDP_RXRESETDONE_M_2(q2q3_xpipe_hsdp_rxresetdone_2),
      .XPIPE_HSDP_TXRESETDONE_M_2(q2q3_xpipe_hsdp_txresetdone_2),
      .XPIPE_HSDP_RXHEADERVALID_M_2(q2q3_xpipe_hsdp_rxheadervalid_2),

      .XPIPE_PCIELINKREACHTARGET(q1q2_xpipe_pcielinkreachtarget_m),
      .XPIPE_PCIELTSSMSTATE     (q1q2_xpipe_pcieltssmstate_m),
      .XPIPE_PCIELINKREACHTARGET_1(q1q2_xpipe_pcielinkreachtarget_m_1),
      .XPIPE_PCIELTSSMSTATE_1   (q1q2_xpipe_pcieltssmstate_m_1),
      .XPIPE_RXMARGINREQCMD     (q1q2_xpipe_rxmarginreqcmd_m),
      .XPIPE_RXMARGINREQLANENUM (q1q2_xpipe_rxmarginreqlanenum_m),
      .XPIPE_RXMARGINREQPAYLOAD (q1q2_xpipe_rxmarginreqpayload_m),
      .XPIPE_RXMARGINREQREQ     (q1q2_xpipe_rxmarginreqreq_m),
      .XPIPE_RXMARGINRESACK     (q1q2_xpipe_rxmarginresack_m),
      .XPIPE_RXMARGINREQCMD_1   (q1q2_xpipe_rxmarginreqcmd_m_1),
      .XPIPE_RXMARGINREQLANENUM_1(q1q2_xpipe_rxmarginreqlanenum_m_1),
      .XPIPE_RXMARGINREQPAYLOAD_1(q1q2_xpipe_rxmarginreqpayload_m_1),
      .XPIPE_RXMARGINREQREQ_1   (q1q2_xpipe_rxmarginreqreq_m_1),
      .XPIPE_RXMARGINRESACK_1   (q1q2_xpipe_rxmarginresack_m_1),
      .XPIPE_RXMARGINREQCMD_2   (q1q2_xpipe_rxmarginreqcmd_m_2),
      .XPIPE_RXMARGINREQLANENUM_2(q1q2_xpipe_rxmarginreqlanenum_m_2),
      .XPIPE_RXMARGINREQPAYLOAD_2(q1q2_xpipe_rxmarginreqpayload_m_2),
      .XPIPE_RXMARGINREQREQ_2   (q1q2_xpipe_rxmarginreqreq_m_2),
      .XPIPE_RXMARGINRESACK_2   (q1q2_xpipe_rxmarginresack_m_2),
      .XPIPE_RXMARGINREQCMD_3   (q1q2_xpipe_rxmarginreqcmd_m_3),
      .XPIPE_RXMARGINREQLANENUM_3(q1q2_xpipe_rxmarginreqlanenum_m_3),
      .XPIPE_RXMARGINREQPAYLOAD_3(q1q2_xpipe_rxmarginreqpayload_m_3),
      .XPIPE_RXMARGINREQREQ_3   (q1q2_xpipe_rxmarginreqreq_m_3),
      .XPIPE_RXMARGINRESACK_3   (q1q2_xpipe_rxmarginresack_m_3),
      .XPIPE_RXMARGINREQACK     (q1q2_xpipe_rxmarginreqack_m),
      .XPIPE_RXMARGINREQACK_1   (q1q2_xpipe_rxmarginreqack_m_1),
      .XPIPE_RXMARGINREQACK_2   (q1q2_xpipe_rxmarginreqack_m_2),
      .XPIPE_RXMARGINREQACK_3   (q1q2_xpipe_rxmarginreqack_m_3),
      .XPIPE_RXMARGINRESCMD     (q1q2_xpipe_rxmarginrescmd_m),
      .XPIPE_RXMARGINRESCMD_1   (q1q2_xpipe_rxmarginrescmd_m_1),
      .XPIPE_RXMARGINRESCMD_2   (q1q2_xpipe_rxmarginrescmd_m_2),
      .XPIPE_RXMARGINRESCMD_3   (q1q2_xpipe_rxmarginrescmd_m_3),
      .XPIPE_RXMARGINRESLANENUM (q1q2_xpipe_rxmarginreslanenum_m),
      .XPIPE_RXMARGINRESLANENUM_1(q1q2_xpipe_rxmarginreslanenum_m_1),
      .XPIPE_RXMARGINRESLANENUM_2(q1q2_xpipe_rxmarginreslanenum_m_2),
      .XPIPE_RXMARGINRESLANENUM_3(q1q2_xpipe_rxmarginreslanenum_m_3),
      .XPIPE_RXMARGINRESPAYLOAD (q1q2_xpipe_rxmarginrespayload_m),
      .XPIPE_RXMARGINRESPAYLOAD_1(q1q2_xpipe_rxmarginrespayload_m_1),
      .XPIPE_RXMARGINRESPAYLOAD_2(q1q2_xpipe_rxmarginrespayload_m_2),
      .XPIPE_RXMARGINRESPAYLOAD_3(q1q2_xpipe_rxmarginrespayload_m_3),
      .XPIPE_RXMARGINRESREQ     (q1q2_xpipe_rxmarginresreq_m),
      .XPIPE_RXMARGINRESREQ_1   (q1q2_xpipe_rxmarginresreq_m_1),
      .XPIPE_RXMARGINRESREQ_2   (q1q2_xpipe_rxmarginresreq_m_2),
      .XPIPE_RXMARGINRESREQ_3   (q1q2_xpipe_rxmarginresreq_m_3),

      .XPIPE_PCIELINKREACHTARGET_M(q2q3_xpipe_pcielinkreachtarget_m),
      .XPIPE_PCIELINKREACHTARGET_M_1(q2q3_xpipe_pcielinkreachtarget_m_1),
      .XPIPE_PCIELTSSMSTATE_M   (q2q3_xpipe_pcieltssmstate_m),
      .XPIPE_PCIELTSSMSTATE_M_1 (q2q3_xpipe_pcieltssmstate_m_1),
      .XPIPE_RXMARGINREQCMD_M   (q2q3_xpipe_rxmarginreqcmd_m),
      .XPIPE_RXMARGINREQCMD_M_1 (q2q3_xpipe_rxmarginreqcmd_m_1),
      .XPIPE_RXMARGINREQCMD_M_2 (q2q3_xpipe_rxmarginreqcmd_m_2),
      .XPIPE_RXMARGINREQCMD_M_3 (q2q3_xpipe_rxmarginreqcmd_m_3),
      .XPIPE_RXMARGINREQLANENUM_M(q2q3_xpipe_rxmarginreqlanenum_m),
      .XPIPE_RXMARGINREQLANENUM_M_1(q2q3_xpipe_rxmarginreqlanenum_m_1),
      .XPIPE_RXMARGINREQLANENUM_M_2(q2q3_xpipe_rxmarginreqlanenum_m_2),
      .XPIPE_RXMARGINREQLANENUM_M_3(q2q3_xpipe_rxmarginreqlanenum_m_3),
      .XPIPE_RXMARGINREQPAYLOAD_M(q2q3_xpipe_rxmarginreqpayload_m),
      .XPIPE_RXMARGINREQPAYLOAD_M_1(q2q3_xpipe_rxmarginreqpayload_m_1),
      .XPIPE_RXMARGINREQPAYLOAD_M_2(q2q3_xpipe_rxmarginreqpayload_m_2),
      .XPIPE_RXMARGINREQPAYLOAD_M_3(q2q3_xpipe_rxmarginreqpayload_m_3),
      .XPIPE_RXMARGINREQREQ_M   (q2q3_xpipe_rxmarginreqreq_m),
      .XPIPE_RXMARGINREQREQ_M_1 (q2q3_xpipe_rxmarginreqreq_m_1),
      .XPIPE_RXMARGINREQREQ_M_2 (q2q3_xpipe_rxmarginreqreq_m_2),
      .XPIPE_RXMARGINREQREQ_M_3 (q2q3_xpipe_rxmarginreqreq_m_3),
      .XPIPE_RXMARGINRESACK_M   (q2q3_xpipe_rxmarginresack_m),
      .XPIPE_RXMARGINRESACK_M_1 (q2q3_xpipe_rxmarginresack_m_1),
      .XPIPE_RXMARGINRESACK_M_2 (q2q3_xpipe_rxmarginresack_m_2),
      .XPIPE_RXMARGINRESACK_M_3 (q2q3_xpipe_rxmarginresack_m_3),
      .XPIPE_RXMARGINREQACK_M   (q2q3_xpipe_rxmarginreqack_m),
      .XPIPE_RXMARGINREQACK_M_1 (q2q3_xpipe_rxmarginreqack_m_1),
      .XPIPE_RXMARGINREQACK_M_2 (q2q3_xpipe_rxmarginreqack_m_2),
      .XPIPE_RXMARGINREQACK_M_3 (q2q3_xpipe_rxmarginreqack_m_3),
      .XPIPE_RXMARGINRESCMD_M   (q2q3_xpipe_rxmarginrescmd_m),
      .XPIPE_RXMARGINRESCMD_M_1 (q2q3_xpipe_rxmarginrescmd_m_1),
      .XPIPE_RXMARGINRESCMD_M_2 (q2q3_xpipe_rxmarginrescmd_m_2),
      .XPIPE_RXMARGINRESCMD_M_3 (q2q3_xpipe_rxmarginrescmd_m_3),
      .XPIPE_RXMARGINRESLANENUM_M(q2q3_xpipe_rxmarginreslanenum_m),
      .XPIPE_RXMARGINRESLANENUM_M_1(q2q3_xpipe_rxmarginreslanenum_m_1),
      .XPIPE_RXMARGINRESLANENUM_M_2(q2q3_xpipe_rxmarginreslanenum_m_2),
      .XPIPE_RXMARGINRESLANENUM_M_3(q2q3_xpipe_rxmarginreslanenum_m_3),
      .XPIPE_RXMARGINRESPAYLOAD_M(q2q3_xpipe_rxmarginrespayload_m),
      .XPIPE_RXMARGINRESPAYLOAD_M_1(q2q3_xpipe_rxmarginrespayload_m_1),
      .XPIPE_RXMARGINRESPAYLOAD_M_2(q2q3_xpipe_rxmarginrespayload_m_2),
      .XPIPE_RXMARGINRESPAYLOAD_M_3(q2q3_xpipe_rxmarginrespayload_m_3),
      .XPIPE_RXMARGINRESREQ_M   (q2q3_xpipe_rxmarginresreq_m),
      .XPIPE_RXMARGINRESREQ_M_1 (q2q3_xpipe_rxmarginresreq_m_1),
      .XPIPE_RXMARGINRESREQ_M_2 (q2q3_xpipe_rxmarginresreq_m_2),
      .XPIPE_RXMARGINRESREQ_M_3 (q2q3_xpipe_rxmarginresreq_m_3),

      .XPIPE_PIPE_CH0_PHYSTATUS     (q1q2_xpipe_pipe_ch0_phystatus_m),
      .XPIPE_PIPE_CH0_RXCHARISK     (q1q2_xpipe_pipe_ch0_rxcharisk_m),
      .XPIPE_PIPE_CH0_RXDATA        (q1q2_xpipe_pipe_ch0_rxdata_m), //ifcpmxpipechannel0xpiperxdata
      .XPIPE_PIPE_CH0_RXDATAVALID   (q1q2_xpipe_pipe_ch0_rxdatavalid_m),
      .XPIPE_PIPE_CH0_RXELECIDLE    (q1q2_xpipe_pipe_ch0_rxelecidle_m),
      .XPIPE_PIPE_CH0_RXSTARTBLOCK  (q1q2_xpipe_pipe_ch0_rxstartblock_m),
      .XPIPE_PIPE_CH0_RXSTATUS      (q1q2_xpipe_pipe_ch0_rxstatus_m),
      .XPIPE_PIPE_CH0_RXSYNCHEADER  (q1q2_xpipe_pipe_ch0_rxsyncheader_m),
      .XPIPE_PIPE_CH0_RXVALID       (q1q2_xpipe_pipe_ch0_rxvalid_m),
      .XPIPE_PIPE_CH0_POWERDOWN     (q1q2_xpipe_pipe_ch0_powerdown_m),
      .XPIPE_PIPE_CH0_RXPOLARITY    (q1q2_xpipe_pipe_ch0_rxpolarity_m),
      .XPIPE_PIPE_CH0_RXTERMINATION (q1q2_xpipe_pipe_ch0_rxtermination_m),
      .XPIPE_PIPE_CH0_TXCHARISK     (q1q2_xpipe_pipe_ch0_txcharisk_m),
      .XPIPE_PIPE_CH0_TXCOMPLIANCE  (q1q2_xpipe_pipe_ch0_txcompliance_m),
      .XPIPE_PIPE_CH0_TXDATA        (q1q2_xpipe_pipe_ch0_txdata_m),
      .XPIPE_PIPE_CH0_TXDATAVALID   (q1q2_xpipe_pipe_ch0_txdatavalid_m),
      .XPIPE_PIPE_CH0_TXDEEMPH      (q1q2_xpipe_pipe_ch0_txdeemph_m),
      .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch0_txdetectrxloopback_m),
      .XPIPE_PIPE_CH0_TXELECIDLE    (q1q2_xpipe_pipe_ch0_txelecidle_m),
      .XPIPE_PIPE_CH0_TXMAINCURSOR  (q1q2_xpipe_pipe_ch0_txmaincursor_m),
      .XPIPE_PIPE_CH0_TXMARGIN      (q1q2_xpipe_pipe_ch0_txmargin_m),
      .XPIPE_PIPE_CH0_TXPOSTCURSOR  (q1q2_xpipe_pipe_ch0_txpostcursor_m),
      .XPIPE_PIPE_CH0_TXPRECURSOR   (q1q2_xpipe_pipe_ch0_txprecursor_m),
      .XPIPE_PIPE_CH0_TXSTARTBLOCK  (q1q2_xpipe_pipe_ch0_txstartblock_m),
      .XPIPE_PIPE_CH0_TXSWING       (q1q2_xpipe_pipe_ch0_txswing_m),
      .XPIPE_PIPE_CH0_TXSYNCHEADER  (q1q2_xpipe_pipe_ch0_txsyncheader_m),

      .XPIPE_PIPE_CH0_POWERDOWN_M   (q2q3_xpipe_pipe_ch0_powerdown_m),
      .XPIPE_PIPE_CH0_RXPOLARITY_M  (q2q3_xpipe_pipe_ch0_rxpolarity_m),
      .XPIPE_PIPE_CH0_RXTERMINATION_M(q2q3_xpipe_pipe_ch0_rxtermination_m),
      .XPIPE_PIPE_CH0_TXCHARISK_M   (q2q3_xpipe_pipe_ch0_txcharisk_m),
      .XPIPE_PIPE_CH0_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch0_txcompliance_m),
      .XPIPE_PIPE_CH0_TXDATAVALID_M (q2q3_xpipe_pipe_ch0_txdatavalid_m),
      .XPIPE_PIPE_CH0_TXDATA_M      (q2q3_xpipe_pipe_ch0_txdata_m),
      .XPIPE_PIPE_CH0_TXDEEMPH_M    (q2q3_xpipe_pipe_ch0_txdeemph_m),
      .XPIPE_PIPE_CH0_TXELECIDLE_M  (q2q3_xpipe_pipe_ch0_txelecidle_m),
      .XPIPE_PIPE_CH0_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch0_txmaincursor_m),
      .XPIPE_PIPE_CH0_TXMARGIN_M    (q2q3_xpipe_pipe_ch0_txmargin_m),
      .XPIPE_PIPE_CH0_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch0_txpostcursor_m),
      .XPIPE_PIPE_CH0_TXPRECURSOR_M (q2q3_xpipe_pipe_ch0_txprecursor_m),
      .XPIPE_PIPE_CH0_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch0_txstartblock_m),
      .XPIPE_PIPE_CH0_TXSWING_M     (q2q3_xpipe_pipe_ch0_txswing_m),
      .XPIPE_PIPE_CH0_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch0_txsyncheader_m),
      .XPIPE_PIPE_CH0_PHYSTATUS_M   (q2q3_xpipe_pipe_ch0_phystatus_m),
      .XPIPE_PIPE_CH0_RXCHARISK_M   (q2q3_xpipe_pipe_ch0_rxcharisk_m),
      .XPIPE_PIPE_CH0_RXDATAVALID_M (q2q3_xpipe_pipe_ch0_rxdatavalid_m),
      .XPIPE_PIPE_CH0_RXDATA_M      (q2q3_xpipe_pipe_ch0_rxdata_m),
      .XPIPE_PIPE_CH0_RXELECIDLE_M  (q2q3_xpipe_pipe_ch0_rxelecidle_m),
      .XPIPE_PIPE_CH0_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch0_rxstartblock_m),
      .XPIPE_PIPE_CH0_RXSTATUS_M    (q2q3_xpipe_pipe_ch0_rxstatus_m),
      .XPIPE_PIPE_CH0_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch0_rxsyncheader_m),
      .XPIPE_PIPE_CH0_RXVALID_M     (q2q3_xpipe_pipe_ch0_rxvalid_m),
      .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch0_txdetectrxloopback_m),

      .XPIPE_PIPE_CH1_PHYSTATUS     (q1q2_xpipe_pipe_ch1_phystatus_m),
      .XPIPE_PIPE_CH1_RXCHARISK     (q1q2_xpipe_pipe_ch1_rxcharisk_m),
      .XPIPE_PIPE_CH1_RXDATA        (q1q2_xpipe_pipe_ch1_rxdata_m), //ifcpmxpipechannel1xpiperxdata
      .XPIPE_PIPE_CH1_RXDATAVALID   (q1q2_xpipe_pipe_ch1_rxdatavalid_m),
      .XPIPE_PIPE_CH1_RXELECIDLE    (q1q2_xpipe_pipe_ch1_rxelecidle_m),
      .XPIPE_PIPE_CH1_RXSTARTBLOCK  (q1q2_xpipe_pipe_ch1_rxstartblock_m),
      .XPIPE_PIPE_CH1_RXSTATUS      (q1q2_xpipe_pipe_ch1_rxstatus_m),
      .XPIPE_PIPE_CH1_RXSYNCHEADER  (q1q2_xpipe_pipe_ch1_rxsyncheader_m),
      .XPIPE_PIPE_CH1_RXVALID       (q1q2_xpipe_pipe_ch1_rxvalid_m),
      .XPIPE_PIPE_CH1_POWERDOWN     (q1q2_xpipe_pipe_ch1_powerdown_m),
      .XPIPE_PIPE_CH1_RXPOLARITY    (q1q2_xpipe_pipe_ch1_rxpolarity_m),
      .XPIPE_PIPE_CH1_RXTERMINATION (q1q2_xpipe_pipe_ch1_rxtermination_m),
      .XPIPE_PIPE_CH1_TXCHARISK     (q1q2_xpipe_pipe_ch1_txcharisk_m),
      .XPIPE_PIPE_CH1_TXCOMPLIANCE  (q1q2_xpipe_pipe_ch1_txcompliance_m),
      .XPIPE_PIPE_CH1_TXDATA        (q1q2_xpipe_pipe_ch1_txdata_m),
      .XPIPE_PIPE_CH1_TXDATAVALID   (q1q2_xpipe_pipe_ch1_txdatavalid_m),
      .XPIPE_PIPE_CH1_TXDEEMPH      (q1q2_xpipe_pipe_ch1_txdeemph_m),
      .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch1_txdetectrxloopback_m),
      .XPIPE_PIPE_CH1_TXELECIDLE    (q1q2_xpipe_pipe_ch1_txelecidle_m),
      .XPIPE_PIPE_CH1_TXMAINCURSOR  (q1q2_xpipe_pipe_ch1_txmaincursor_m),
      .XPIPE_PIPE_CH1_TXMARGIN      (q1q2_xpipe_pipe_ch1_txmargin_m),
      .XPIPE_PIPE_CH1_TXPOSTCURSOR  (q1q2_xpipe_pipe_ch1_txpostcursor_m),
      .XPIPE_PIPE_CH1_TXPRECURSOR   (q1q2_xpipe_pipe_ch1_txprecursor_m),
      .XPIPE_PIPE_CH1_TXSTARTBLOCK  (q1q2_xpipe_pipe_ch1_txstartblock_m),
      .XPIPE_PIPE_CH1_TXSWING       (q1q2_xpipe_pipe_ch1_txswing_m),
      .XPIPE_PIPE_CH1_TXSYNCHEADER  (q1q2_xpipe_pipe_ch1_txsyncheader_m),

      .XPIPE_PIPE_CH1_POWERDOWN_M   (q2q3_xpipe_pipe_ch1_powerdown_m),
      .XPIPE_PIPE_CH1_RXPOLARITY_M  (q2q3_xpipe_pipe_ch1_rxpolarity_m),
      .XPIPE_PIPE_CH1_RXTERMINATION_M(q2q3_xpipe_pipe_ch1_rxtermination_m),
      .XPIPE_PIPE_CH1_TXCHARISK_M   (q2q3_xpipe_pipe_ch1_txcharisk_m),
      .XPIPE_PIPE_CH1_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch1_txcompliance_m),
      .XPIPE_PIPE_CH1_TXDATAVALID_M (q2q3_xpipe_pipe_ch1_txdatavalid_m),
      .XPIPE_PIPE_CH1_TXDATA_M      (q2q3_xpipe_pipe_ch1_txdata_m),
      .XPIPE_PIPE_CH1_TXDEEMPH_M    (q2q3_xpipe_pipe_ch1_txdeemph_m),
      .XPIPE_PIPE_CH1_TXELECIDLE_M  (q2q3_xpipe_pipe_ch1_txelecidle_m),
      .XPIPE_PIPE_CH1_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch1_txmaincursor_m),
      .XPIPE_PIPE_CH1_TXMARGIN_M    (q2q3_xpipe_pipe_ch1_txmargin_m),
      .XPIPE_PIPE_CH1_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch1_txpostcursor_m),
      .XPIPE_PIPE_CH1_TXPRECURSOR_M (q2q3_xpipe_pipe_ch1_txprecursor_m),
      .XPIPE_PIPE_CH1_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch1_txstartblock_m),
      .XPIPE_PIPE_CH1_TXSWING_M     (q2q3_xpipe_pipe_ch1_txswing_m),
      .XPIPE_PIPE_CH1_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch1_txsyncheader_m),
      .XPIPE_PIPE_CH1_PHYSTATUS_M   (q2q3_xpipe_pipe_ch1_phystatus_m),
      .XPIPE_PIPE_CH1_RXCHARISK_M   (q2q3_xpipe_pipe_ch1_rxcharisk_m),
      .XPIPE_PIPE_CH1_RXDATAVALID_M (q2q3_xpipe_pipe_ch1_rxdatavalid_m),
      .XPIPE_PIPE_CH1_RXDATA_M      (q2q3_xpipe_pipe_ch1_rxdata_m),
      .XPIPE_PIPE_CH1_RXELECIDLE_M  (q2q3_xpipe_pipe_ch1_rxelecidle_m),
      .XPIPE_PIPE_CH1_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch1_rxstartblock_m),
      .XPIPE_PIPE_CH1_RXSTATUS_M    (q2q3_xpipe_pipe_ch1_rxstatus_m),
      .XPIPE_PIPE_CH1_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch1_rxsyncheader_m),
      .XPIPE_PIPE_CH1_RXVALID_M     (q2q3_xpipe_pipe_ch1_rxvalid_m),
      .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch1_txdetectrxloopback_m),

      .XPIPE_PIPE_CH2_PHYSTATUS     (q1q2_xpipe_pipe_ch2_phystatus_m),
      .XPIPE_PIPE_CH2_RXCHARISK     (q1q2_xpipe_pipe_ch2_rxcharisk_m),
      .XPIPE_PIPE_CH2_RXDATA        (q1q2_xpipe_pipe_ch2_rxdata_m), //ifcpmxpipechannel2xpiperxdata
      .XPIPE_PIPE_CH2_RXDATAVALID   (q1q2_xpipe_pipe_ch2_rxdatavalid_m),
      .XPIPE_PIPE_CH2_RXELECIDLE    (q1q2_xpipe_pipe_ch2_rxelecidle_m),
      .XPIPE_PIPE_CH2_RXSTARTBLOCK  (q1q2_xpipe_pipe_ch2_rxstartblock_m),
      .XPIPE_PIPE_CH2_RXSTATUS      (q1q2_xpipe_pipe_ch2_rxstatus_m),
      .XPIPE_PIPE_CH2_RXSYNCHEADER  (q1q2_xpipe_pipe_ch2_rxsyncheader_m),
      .XPIPE_PIPE_CH2_RXVALID       (q1q2_xpipe_pipe_ch2_rxvalid_m),
      .XPIPE_PIPE_CH2_POWERDOWN     (q1q2_xpipe_pipe_ch2_powerdown_m),
      .XPIPE_PIPE_CH2_RXPOLARITY    (q1q2_xpipe_pipe_ch2_rxpolarity_m),
      .XPIPE_PIPE_CH2_RXTERMINATION (q1q2_xpipe_pipe_ch2_rxtermination_m),
      .XPIPE_PIPE_CH2_TXCHARISK     (q1q2_xpipe_pipe_ch2_txcharisk_m),
      .XPIPE_PIPE_CH2_TXCOMPLIANCE  (q1q2_xpipe_pipe_ch2_txcompliance_m),
      .XPIPE_PIPE_CH2_TXDATA        (q1q2_xpipe_pipe_ch2_txdata_m),
      .XPIPE_PIPE_CH2_TXDATAVALID   (q1q2_xpipe_pipe_ch2_txdatavalid_m),
      .XPIPE_PIPE_CH2_TXDEEMPH      (q1q2_xpipe_pipe_ch2_txdeemph_m),
      .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch2_txdetectrxloopback_m),
      .XPIPE_PIPE_CH2_TXELECIDLE    (q1q2_xpipe_pipe_ch2_txelecidle_m),
      .XPIPE_PIPE_CH2_TXMAINCURSOR  (q1q2_xpipe_pipe_ch2_txmaincursor_m),
      .XPIPE_PIPE_CH2_TXMARGIN      (q1q2_xpipe_pipe_ch2_txmargin_m),
      .XPIPE_PIPE_CH2_TXPOSTCURSOR  (q1q2_xpipe_pipe_ch2_txpostcursor_m),
      .XPIPE_PIPE_CH2_TXPRECURSOR   (q1q2_xpipe_pipe_ch2_txprecursor_m),
      .XPIPE_PIPE_CH2_TXSTARTBLOCK  (q1q2_xpipe_pipe_ch2_txstartblock_m),
      .XPIPE_PIPE_CH2_TXSWING       (q1q2_xpipe_pipe_ch2_txswing_m),
      .XPIPE_PIPE_CH2_TXSYNCHEADER  (q1q2_xpipe_pipe_ch2_txsyncheader_m),

      .XPIPE_PIPE_CH2_POWERDOWN_M   (q2q3_xpipe_pipe_ch2_powerdown_m),
      .XPIPE_PIPE_CH2_RXPOLARITY_M  (q2q3_xpipe_pipe_ch2_rxpolarity_m),
      .XPIPE_PIPE_CH2_RXTERMINATION_M(q2q3_xpipe_pipe_ch2_rxtermination_m),
      .XPIPE_PIPE_CH2_TXCHARISK_M   (q2q3_xpipe_pipe_ch2_txcharisk_m),
      .XPIPE_PIPE_CH2_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch2_txcompliance_m),
      .XPIPE_PIPE_CH2_TXDATAVALID_M (q2q3_xpipe_pipe_ch2_txdatavalid_m),
      .XPIPE_PIPE_CH2_TXDATA_M      (q2q3_xpipe_pipe_ch2_txdata_m),
      .XPIPE_PIPE_CH2_TXDEEMPH_M    (q2q3_xpipe_pipe_ch2_txdeemph_m),
      .XPIPE_PIPE_CH2_TXELECIDLE_M  (q2q3_xpipe_pipe_ch2_txelecidle_m),
      .XPIPE_PIPE_CH2_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch2_txmaincursor_m),
      .XPIPE_PIPE_CH2_TXMARGIN_M    (q2q3_xpipe_pipe_ch2_txmargin_m),
      .XPIPE_PIPE_CH2_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch2_txpostcursor_m),
      .XPIPE_PIPE_CH2_TXPRECURSOR_M (q2q3_xpipe_pipe_ch2_txprecursor_m),
      .XPIPE_PIPE_CH2_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch2_txstartblock_m),
      .XPIPE_PIPE_CH2_TXSWING_M     (q2q3_xpipe_pipe_ch2_txswing_m),
      .XPIPE_PIPE_CH2_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch2_txsyncheader_m),
      .XPIPE_PIPE_CH2_PHYSTATUS_M   (q2q3_xpipe_pipe_ch2_phystatus_m),
      .XPIPE_PIPE_CH2_RXCHARISK_M   (q2q3_xpipe_pipe_ch2_rxcharisk_m),
      .XPIPE_PIPE_CH2_RXDATAVALID_M (q2q3_xpipe_pipe_ch2_rxdatavalid_m),
      .XPIPE_PIPE_CH2_RXDATA_M      (q2q3_xpipe_pipe_ch2_rxdata_m),
      .XPIPE_PIPE_CH2_RXELECIDLE_M  (q2q3_xpipe_pipe_ch2_rxelecidle_m),
      .XPIPE_PIPE_CH2_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch2_rxstartblock_m),
      .XPIPE_PIPE_CH2_RXSTATUS_M    (q2q3_xpipe_pipe_ch2_rxstatus_m),
      .XPIPE_PIPE_CH2_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch2_rxsyncheader_m),
      .XPIPE_PIPE_CH2_RXVALID_M     (q2q3_xpipe_pipe_ch2_rxvalid_m),
      .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch2_txdetectrxloopback_m),

      .XPIPE_PIPE_CH3_PHYSTATUS     (q1q2_xpipe_pipe_ch3_phystatus_m),
      .XPIPE_PIPE_CH3_RXCHARISK     (q1q2_xpipe_pipe_ch3_rxcharisk_m),
      .XPIPE_PIPE_CH3_RXDATA        (q1q2_xpipe_pipe_ch3_rxdata_m), //ifcpmxpipechannel3xpiperxdata
      .XPIPE_PIPE_CH3_RXDATAVALID   (q1q2_xpipe_pipe_ch3_rxdatavalid_m),
      .XPIPE_PIPE_CH3_RXELECIDLE    (q1q2_xpipe_pipe_ch3_rxelecidle_m),
      .XPIPE_PIPE_CH3_RXSTARTBLOCK  (q1q2_xpipe_pipe_ch3_rxstartblock_m),
      .XPIPE_PIPE_CH3_RXSTATUS      (q1q2_xpipe_pipe_ch3_rxstatus_m),
      .XPIPE_PIPE_CH3_RXSYNCHEADER  (q1q2_xpipe_pipe_ch3_rxsyncheader_m),
      .XPIPE_PIPE_CH3_RXVALID       (q1q2_xpipe_pipe_ch3_rxvalid_m),
      .XPIPE_PIPE_CH3_POWERDOWN     (q1q2_xpipe_pipe_ch3_powerdown_m),
      .XPIPE_PIPE_CH3_RXPOLARITY    (q1q2_xpipe_pipe_ch3_rxpolarity_m),
      .XPIPE_PIPE_CH3_RXTERMINATION (q1q2_xpipe_pipe_ch3_rxtermination_m),
      .XPIPE_PIPE_CH3_TXCHARISK     (q1q2_xpipe_pipe_ch3_txcharisk_m),
      .XPIPE_PIPE_CH3_TXCOMPLIANCE  (q1q2_xpipe_pipe_ch3_txcompliance_m),
      .XPIPE_PIPE_CH3_TXDATA        (q1q2_xpipe_pipe_ch3_txdata_m),
      .XPIPE_PIPE_CH3_TXDATAVALID   (q1q2_xpipe_pipe_ch3_txdatavalid_m),
      .XPIPE_PIPE_CH3_TXDEEMPH      (q1q2_xpipe_pipe_ch3_txdeemph_m),
      .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch3_txdetectrxloopback_m),
      .XPIPE_PIPE_CH3_TXELECIDLE    (q1q2_xpipe_pipe_ch3_txelecidle_m),
      .XPIPE_PIPE_CH3_TXMAINCURSOR  (q1q2_xpipe_pipe_ch3_txmaincursor_m),
      .XPIPE_PIPE_CH3_TXMARGIN      (q1q2_xpipe_pipe_ch3_txmargin_m),
      .XPIPE_PIPE_CH3_TXPOSTCURSOR  (q1q2_xpipe_pipe_ch3_txpostcursor_m),
      .XPIPE_PIPE_CH3_TXPRECURSOR   (q1q2_xpipe_pipe_ch3_txprecursor_m),
      .XPIPE_PIPE_CH3_TXSTARTBLOCK  (q1q2_xpipe_pipe_ch3_txstartblock_m),
      .XPIPE_PIPE_CH3_TXSWING       (q1q2_xpipe_pipe_ch3_txswing_m),
      .XPIPE_PIPE_CH3_TXSYNCHEADER  (q1q2_xpipe_pipe_ch3_txsyncheader_m),

      .XPIPE_PIPE_CH3_POWERDOWN_M   (q2q3_xpipe_pipe_ch3_powerdown_m),
      .XPIPE_PIPE_CH3_RXPOLARITY_M  (q2q3_xpipe_pipe_ch3_rxpolarity_m),
      .XPIPE_PIPE_CH3_RXTERMINATION_M(q2q3_xpipe_pipe_ch3_rxtermination_m),
      .XPIPE_PIPE_CH3_TXCHARISK_M   (q2q3_xpipe_pipe_ch3_txcharisk_m),
      .XPIPE_PIPE_CH3_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch3_txcompliance_m),
      .XPIPE_PIPE_CH3_TXDATAVALID_M (q2q3_xpipe_pipe_ch3_txdatavalid_m),
      .XPIPE_PIPE_CH3_TXDATA_M      (q2q3_xpipe_pipe_ch3_txdata_m),
      .XPIPE_PIPE_CH3_TXDEEMPH_M    (q2q3_xpipe_pipe_ch3_txdeemph_m),
      .XPIPE_PIPE_CH3_TXELECIDLE_M  (q2q3_xpipe_pipe_ch3_txelecidle_m),
      .XPIPE_PIPE_CH3_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch3_txmaincursor_m),
      .XPIPE_PIPE_CH3_TXMARGIN_M    (q2q3_xpipe_pipe_ch3_txmargin_m),
      .XPIPE_PIPE_CH3_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch3_txpostcursor_m),
      .XPIPE_PIPE_CH3_TXPRECURSOR_M (q2q3_xpipe_pipe_ch3_txprecursor_m),
      .XPIPE_PIPE_CH3_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch3_txstartblock_m),
      .XPIPE_PIPE_CH3_TXSWING_M     (q2q3_xpipe_pipe_ch3_txswing_m),
      .XPIPE_PIPE_CH3_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch3_txsyncheader_m),
      .XPIPE_PIPE_CH3_PHYSTATUS_M   (q2q3_xpipe_pipe_ch3_phystatus_m),
      .XPIPE_PIPE_CH3_RXCHARISK_M   (q2q3_xpipe_pipe_ch3_rxcharisk_m),
      .XPIPE_PIPE_CH3_RXDATAVALID_M (q2q3_xpipe_pipe_ch3_rxdatavalid_m),
      .XPIPE_PIPE_CH3_RXDATA_M      (q2q3_xpipe_pipe_ch3_rxdata_m),
      .XPIPE_PIPE_CH3_RXELECIDLE_M  (q2q3_xpipe_pipe_ch3_rxelecidle_m),
      .XPIPE_PIPE_CH3_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch3_rxstartblock_m),
      .XPIPE_PIPE_CH3_RXSTATUS_M    (q2q3_xpipe_pipe_ch3_rxstatus_m),
      .XPIPE_PIPE_CH3_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch3_rxsyncheader_m),
      .XPIPE_PIPE_CH3_RXVALID_M     (q2q3_xpipe_pipe_ch3_rxvalid_m),
      .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch3_txdetectrxloopback_m),

      .XPIPE_PIPE_CH4_PHYSTATUS     (q1q2_xpipe_pipe_ch4_phystatus_m),
      .XPIPE_PIPE_CH4_RXCHARISK     (q1q2_xpipe_pipe_ch4_rxcharisk_m),
      .XPIPE_PIPE_CH4_RXDATA        (q1q2_xpipe_pipe_ch4_rxdata_m), //ifcpmxpipechannel4xpiperxdata
      .XPIPE_PIPE_CH4_RXDATAVALID   (q1q2_xpipe_pipe_ch4_rxdatavalid_m),
      .XPIPE_PIPE_CH4_RXELECIDLE    (q1q2_xpipe_pipe_ch4_rxelecidle_m),
      .XPIPE_PIPE_CH4_RXSTARTBLOCK  (q1q2_xpipe_pipe_ch4_rxstartblock_m),
      .XPIPE_PIPE_CH4_RXSTATUS      (q1q2_xpipe_pipe_ch4_rxstatus_m),
      .XPIPE_PIPE_CH4_RXSYNCHEADER  (q1q2_xpipe_pipe_ch4_rxsyncheader_m),
      .XPIPE_PIPE_CH4_RXVALID       (q1q2_xpipe_pipe_ch4_rxvalid_m),
      .XPIPE_PIPE_CH4_POWERDOWN     (q1q2_xpipe_pipe_ch4_powerdown_m),
      .XPIPE_PIPE_CH4_RXPOLARITY    (q1q2_xpipe_pipe_ch4_rxpolarity_m),
      .XPIPE_PIPE_CH4_RXTERMINATION (q1q2_xpipe_pipe_ch4_rxtermination_m),
      .XPIPE_PIPE_CH4_TXCHARISK     (q1q2_xpipe_pipe_ch4_txcharisk_m),
      .XPIPE_PIPE_CH4_TXCOMPLIANCE  (q1q2_xpipe_pipe_ch4_txcompliance_m),
      .XPIPE_PIPE_CH4_TXDATA        (q1q2_xpipe_pipe_ch4_txdata_m),
      .XPIPE_PIPE_CH4_TXDATAVALID   (q1q2_xpipe_pipe_ch4_txdatavalid_m),
      .XPIPE_PIPE_CH4_TXDEEMPH      (q1q2_xpipe_pipe_ch4_txdeemph_m),
      .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch4_txdetectrxloopback_m),
      .XPIPE_PIPE_CH4_TXELECIDLE    (q1q2_xpipe_pipe_ch4_txelecidle_m),
      .XPIPE_PIPE_CH4_TXMAINCURSOR  (q1q2_xpipe_pipe_ch4_txmaincursor_m),
      .XPIPE_PIPE_CH4_TXMARGIN      (q1q2_xpipe_pipe_ch4_txmargin_m),
      .XPIPE_PIPE_CH4_TXPOSTCURSOR  (q1q2_xpipe_pipe_ch4_txpostcursor_m),
      .XPIPE_PIPE_CH4_TXPRECURSOR   (q1q2_xpipe_pipe_ch4_txprecursor_m),
      .XPIPE_PIPE_CH4_TXSTARTBLOCK  (q1q2_xpipe_pipe_ch4_txstartblock_m),
      .XPIPE_PIPE_CH4_TXSWING       (q1q2_xpipe_pipe_ch4_txswing_m),
      .XPIPE_PIPE_CH4_TXSYNCHEADER  (q1q2_xpipe_pipe_ch4_txsyncheader_m),

      .XPIPE_PIPE_CH4_POWERDOWN_M   (q2q3_xpipe_pipe_ch4_powerdown_m),
      .XPIPE_PIPE_CH4_RXPOLARITY_M  (q2q3_xpipe_pipe_ch4_rxpolarity_m),
      .XPIPE_PIPE_CH4_RXTERMINATION_M(q2q3_xpipe_pipe_ch4_rxtermination_m),
      .XPIPE_PIPE_CH4_TXCHARISK_M   (q2q3_xpipe_pipe_ch4_txcharisk_m),
      .XPIPE_PIPE_CH4_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch4_txcompliance_m),
      .XPIPE_PIPE_CH4_TXDATAVALID_M (q2q3_xpipe_pipe_ch4_txdatavalid_m),
      .XPIPE_PIPE_CH4_TXDATA_M      (q2q3_xpipe_pipe_ch4_txdata_m),
      .XPIPE_PIPE_CH4_TXDEEMPH_M    (q2q3_xpipe_pipe_ch4_txdeemph_m),
      .XPIPE_PIPE_CH4_TXELECIDLE_M  (q2q3_xpipe_pipe_ch4_txelecidle_m),
      .XPIPE_PIPE_CH4_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch4_txmaincursor_m),
      .XPIPE_PIPE_CH4_TXMARGIN_M    (q2q3_xpipe_pipe_ch4_txmargin_m),
      .XPIPE_PIPE_CH4_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch4_txpostcursor_m),
      .XPIPE_PIPE_CH4_TXPRECURSOR_M (q2q3_xpipe_pipe_ch4_txprecursor_m),
      .XPIPE_PIPE_CH4_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch4_txstartblock_m),
      .XPIPE_PIPE_CH4_TXSWING_M     (q2q3_xpipe_pipe_ch4_txswing_m),
      .XPIPE_PIPE_CH4_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch4_txsyncheader_m),
      .XPIPE_PIPE_CH4_PHYSTATUS_M   (q2q3_xpipe_pipe_ch4_phystatus_m),
      .XPIPE_PIPE_CH4_RXCHARISK_M   (q2q3_xpipe_pipe_ch4_rxcharisk_m),
      .XPIPE_PIPE_CH4_RXDATAVALID_M (q2q3_xpipe_pipe_ch4_rxdatavalid_m),
      .XPIPE_PIPE_CH4_RXDATA_M      (q2q3_xpipe_pipe_ch4_rxdata_m),
      .XPIPE_PIPE_CH4_RXELECIDLE_M  (q2q3_xpipe_pipe_ch4_rxelecidle_m),
      .XPIPE_PIPE_CH4_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch4_rxstartblock_m),
      .XPIPE_PIPE_CH4_RXSTATUS_M    (q2q3_xpipe_pipe_ch4_rxstatus_m),
      .XPIPE_PIPE_CH4_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch4_rxsyncheader_m),
      .XPIPE_PIPE_CH4_RXVALID_M     (q2q3_xpipe_pipe_ch4_rxvalid_m),
      .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch4_txdetectrxloopback_m),

      .XPIPE_PIPE_CH5_PHYSTATUS     (q1q2_xpipe_pipe_ch5_phystatus_m),
      .XPIPE_PIPE_CH5_RXCHARISK     (q1q2_xpipe_pipe_ch5_rxcharisk_m),
      .XPIPE_PIPE_CH5_RXDATA        (q1q2_xpipe_pipe_ch5_rxdata_m), //ifcpmxpipechannel5xpiperxdata
      .XPIPE_PIPE_CH5_RXDATAVALID   (q1q2_xpipe_pipe_ch5_rxdatavalid_m),
      .XPIPE_PIPE_CH5_RXELECIDLE    (q1q2_xpipe_pipe_ch5_rxelecidle_m),
      .XPIPE_PIPE_CH5_RXSTARTBLOCK  (q1q2_xpipe_pipe_ch5_rxstartblock_m),
      .XPIPE_PIPE_CH5_RXSTATUS      (q1q2_xpipe_pipe_ch5_rxstatus_m),
      .XPIPE_PIPE_CH5_RXSYNCHEADER  (q1q2_xpipe_pipe_ch5_rxsyncheader_m),
      .XPIPE_PIPE_CH5_RXVALID       (q1q2_xpipe_pipe_ch5_rxvalid_m),
      .XPIPE_PIPE_CH5_POWERDOWN     (q1q2_xpipe_pipe_ch5_powerdown_m),
      .XPIPE_PIPE_CH5_RXPOLARITY    (q1q2_xpipe_pipe_ch5_rxpolarity_m),
      .XPIPE_PIPE_CH5_RXTERMINATION (q1q2_xpipe_pipe_ch5_rxtermination_m),
      .XPIPE_PIPE_CH5_TXCHARISK     (q1q2_xpipe_pipe_ch5_txcharisk_m),
      .XPIPE_PIPE_CH5_TXCOMPLIANCE  (q1q2_xpipe_pipe_ch5_txcompliance_m),
      .XPIPE_PIPE_CH5_TXDATA        (q1q2_xpipe_pipe_ch5_txdata_m),
      .XPIPE_PIPE_CH5_TXDATAVALID   (q1q2_xpipe_pipe_ch5_txdatavalid_m),
      .XPIPE_PIPE_CH5_TXDEEMPH      (q1q2_xpipe_pipe_ch5_txdeemph_m),
      .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch5_txdetectrxloopback_m),
      .XPIPE_PIPE_CH5_TXELECIDLE    (q1q2_xpipe_pipe_ch5_txelecidle_m),
      .XPIPE_PIPE_CH5_TXMAINCURSOR  (q1q2_xpipe_pipe_ch5_txmaincursor_m),
      .XPIPE_PIPE_CH5_TXMARGIN      (q1q2_xpipe_pipe_ch5_txmargin_m),
      .XPIPE_PIPE_CH5_TXPOSTCURSOR  (q1q2_xpipe_pipe_ch5_txpostcursor_m),
      .XPIPE_PIPE_CH5_TXPRECURSOR   (q1q2_xpipe_pipe_ch5_txprecursor_m),
      .XPIPE_PIPE_CH5_TXSTARTBLOCK  (q1q2_xpipe_pipe_ch5_txstartblock_m),
      .XPIPE_PIPE_CH5_TXSWING       (q1q2_xpipe_pipe_ch5_txswing_m),
      .XPIPE_PIPE_CH5_TXSYNCHEADER  (q1q2_xpipe_pipe_ch5_txsyncheader_m),

      .XPIPE_PIPE_CH5_POWERDOWN_M   (q2q3_xpipe_pipe_ch5_powerdown_m),
      .XPIPE_PIPE_CH5_RXPOLARITY_M  (q2q3_xpipe_pipe_ch5_rxpolarity_m),
      .XPIPE_PIPE_CH5_RXTERMINATION_M(q2q3_xpipe_pipe_ch5_rxtermination_m),
      .XPIPE_PIPE_CH5_TXCHARISK_M   (q2q3_xpipe_pipe_ch5_txcharisk_m),
      .XPIPE_PIPE_CH5_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch5_txcompliance_m),
      .XPIPE_PIPE_CH5_TXDATAVALID_M (q2q3_xpipe_pipe_ch5_txdatavalid_m),
      .XPIPE_PIPE_CH5_TXDATA_M      (q2q3_xpipe_pipe_ch5_txdata_m),
      .XPIPE_PIPE_CH5_TXDEEMPH_M    (q2q3_xpipe_pipe_ch5_txdeemph_m),
      .XPIPE_PIPE_CH5_TXELECIDLE_M  (q2q3_xpipe_pipe_ch5_txelecidle_m),
      .XPIPE_PIPE_CH5_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch5_txmaincursor_m),
      .XPIPE_PIPE_CH5_TXMARGIN_M    (q2q3_xpipe_pipe_ch5_txmargin_m),
      .XPIPE_PIPE_CH5_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch5_txpostcursor_m),
      .XPIPE_PIPE_CH5_TXPRECURSOR_M (q2q3_xpipe_pipe_ch5_txprecursor_m),
      .XPIPE_PIPE_CH5_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch5_txstartblock_m),
      .XPIPE_PIPE_CH5_TXSWING_M     (q2q3_xpipe_pipe_ch5_txswing_m),
      .XPIPE_PIPE_CH5_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch5_txsyncheader_m),
      .XPIPE_PIPE_CH5_PHYSTATUS_M   (q2q3_xpipe_pipe_ch5_phystatus_m),
      .XPIPE_PIPE_CH5_RXCHARISK_M   (q2q3_xpipe_pipe_ch5_rxcharisk_m),
      .XPIPE_PIPE_CH5_RXDATAVALID_M (q2q3_xpipe_pipe_ch5_rxdatavalid_m),
      .XPIPE_PIPE_CH5_RXDATA_M      (q2q3_xpipe_pipe_ch5_rxdata_m),
      .XPIPE_PIPE_CH5_RXELECIDLE_M  (q2q3_xpipe_pipe_ch5_rxelecidle_m),
      .XPIPE_PIPE_CH5_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch5_rxstartblock_m),
      .XPIPE_PIPE_CH5_RXSTATUS_M    (q2q3_xpipe_pipe_ch5_rxstatus_m),
      .XPIPE_PIPE_CH5_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch5_rxsyncheader_m),
      .XPIPE_PIPE_CH5_RXVALID_M     (q2q3_xpipe_pipe_ch5_rxvalid_m),
      .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch5_txdetectrxloopback_m),

      .XPIPE_PIPE_CH6_PHYSTATUS     (q1q2_xpipe_pipe_ch6_phystatus_m),
      .XPIPE_PIPE_CH6_RXCHARISK     (q1q2_xpipe_pipe_ch6_rxcharisk_m),
      .XPIPE_PIPE_CH6_RXDATA        (q1q2_xpipe_pipe_ch6_rxdata_m), //ifcpmxpipechannel6xpiperxdata
      .XPIPE_PIPE_CH6_RXDATAVALID   (q1q2_xpipe_pipe_ch6_rxdatavalid_m),
      .XPIPE_PIPE_CH6_RXELECIDLE    (q1q2_xpipe_pipe_ch6_rxelecidle_m),
      .XPIPE_PIPE_CH6_RXSTARTBLOCK  (q1q2_xpipe_pipe_ch6_rxstartblock_m),
      .XPIPE_PIPE_CH6_RXSTATUS      (q1q2_xpipe_pipe_ch6_rxstatus_m),
      .XPIPE_PIPE_CH6_RXSYNCHEADER  (q1q2_xpipe_pipe_ch6_rxsyncheader_m),
      .XPIPE_PIPE_CH6_RXVALID       (q1q2_xpipe_pipe_ch6_rxvalid_m),
      .XPIPE_PIPE_CH6_POWERDOWN     (q1q2_xpipe_pipe_ch6_powerdown_m),
      .XPIPE_PIPE_CH6_RXPOLARITY    (q1q2_xpipe_pipe_ch6_rxpolarity_m),
      .XPIPE_PIPE_CH6_RXTERMINATION (q1q2_xpipe_pipe_ch6_rxtermination_m),
      .XPIPE_PIPE_CH6_TXCHARISK     (q1q2_xpipe_pipe_ch6_txcharisk_m),
      .XPIPE_PIPE_CH6_TXCOMPLIANCE  (q1q2_xpipe_pipe_ch6_txcompliance_m),
      .XPIPE_PIPE_CH6_TXDATA        (q1q2_xpipe_pipe_ch6_txdata_m),
      .XPIPE_PIPE_CH6_TXDATAVALID   (q1q2_xpipe_pipe_ch6_txdatavalid_m),
      .XPIPE_PIPE_CH6_TXDEEMPH      (q1q2_xpipe_pipe_ch6_txdeemph_m),
      .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch6_txdetectrxloopback_m),
      .XPIPE_PIPE_CH6_TXELECIDLE    (q1q2_xpipe_pipe_ch6_txelecidle_m),
      .XPIPE_PIPE_CH6_TXMAINCURSOR  (q1q2_xpipe_pipe_ch6_txmaincursor_m),
      .XPIPE_PIPE_CH6_TXMARGIN      (q1q2_xpipe_pipe_ch6_txmargin_m),
      .XPIPE_PIPE_CH6_TXPOSTCURSOR  (q1q2_xpipe_pipe_ch6_txpostcursor_m),
      .XPIPE_PIPE_CH6_TXPRECURSOR   (q1q2_xpipe_pipe_ch6_txprecursor_m),
      .XPIPE_PIPE_CH6_TXSTARTBLOCK  (q1q2_xpipe_pipe_ch6_txstartblock_m),
      .XPIPE_PIPE_CH6_TXSWING       (q1q2_xpipe_pipe_ch6_txswing_m),
      .XPIPE_PIPE_CH6_TXSYNCHEADER  (q1q2_xpipe_pipe_ch6_txsyncheader_m),

      .XPIPE_PIPE_CH6_POWERDOWN_M   (q2q3_xpipe_pipe_ch6_powerdown_m),
      .XPIPE_PIPE_CH6_RXPOLARITY_M  (q2q3_xpipe_pipe_ch6_rxpolarity_m),
      .XPIPE_PIPE_CH6_RXTERMINATION_M(q2q3_xpipe_pipe_ch6_rxtermination_m),
      .XPIPE_PIPE_CH6_TXCHARISK_M   (q2q3_xpipe_pipe_ch6_txcharisk_m),
      .XPIPE_PIPE_CH6_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch6_txcompliance_m),
      .XPIPE_PIPE_CH6_TXDATAVALID_M (q2q3_xpipe_pipe_ch6_txdatavalid_m),
      .XPIPE_PIPE_CH6_TXDATA_M      (q2q3_xpipe_pipe_ch6_txdata_m),
      .XPIPE_PIPE_CH6_TXDEEMPH_M    (q2q3_xpipe_pipe_ch6_txdeemph_m),
      .XPIPE_PIPE_CH6_TXELECIDLE_M  (q2q3_xpipe_pipe_ch6_txelecidle_m),
      .XPIPE_PIPE_CH6_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch6_txmaincursor_m),
      .XPIPE_PIPE_CH6_TXMARGIN_M    (q2q3_xpipe_pipe_ch6_txmargin_m),
      .XPIPE_PIPE_CH6_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch6_txpostcursor_m),
      .XPIPE_PIPE_CH6_TXPRECURSOR_M (q2q3_xpipe_pipe_ch6_txprecursor_m),
      .XPIPE_PIPE_CH6_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch6_txstartblock_m),
      .XPIPE_PIPE_CH6_TXSWING_M     (q2q3_xpipe_pipe_ch6_txswing_m),
      .XPIPE_PIPE_CH6_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch6_txsyncheader_m),
      .XPIPE_PIPE_CH6_PHYSTATUS_M   (q2q3_xpipe_pipe_ch6_phystatus_m),
      .XPIPE_PIPE_CH6_RXCHARISK_M   (q2q3_xpipe_pipe_ch6_rxcharisk_m),
      .XPIPE_PIPE_CH6_RXDATAVALID_M (q2q3_xpipe_pipe_ch6_rxdatavalid_m),
      .XPIPE_PIPE_CH6_RXDATA_M      (q2q3_xpipe_pipe_ch6_rxdata_m),
      .XPIPE_PIPE_CH6_RXELECIDLE_M  (q2q3_xpipe_pipe_ch6_rxelecidle_m),
      .XPIPE_PIPE_CH6_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch6_rxstartblock_m),
      .XPIPE_PIPE_CH6_RXSTATUS_M    (q2q3_xpipe_pipe_ch6_rxstatus_m),
      .XPIPE_PIPE_CH6_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch6_rxsyncheader_m),
      .XPIPE_PIPE_CH6_RXVALID_M     (q2q3_xpipe_pipe_ch6_rxvalid_m),
      .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch6_txdetectrxloopback_m),

      .XPIPE_PIPE_CH7_PHYSTATUS     (q1q2_xpipe_pipe_ch7_phystatus_m),
      .XPIPE_PIPE_CH7_RXCHARISK     (q1q2_xpipe_pipe_ch7_rxcharisk_m),
      .XPIPE_PIPE_CH7_RXDATA        (q1q2_xpipe_pipe_ch7_rxdata_m), //ifcpmxpipechannel7xpiperxdata
      .XPIPE_PIPE_CH7_RXDATAVALID   (q1q2_xpipe_pipe_ch7_rxdatavalid_m),
      .XPIPE_PIPE_CH7_RXELECIDLE    (q1q2_xpipe_pipe_ch7_rxelecidle_m),
      .XPIPE_PIPE_CH7_RXSTARTBLOCK  (q1q2_xpipe_pipe_ch7_rxstartblock_m),
      .XPIPE_PIPE_CH7_RXSTATUS      (q1q2_xpipe_pipe_ch7_rxstatus_m),
      .XPIPE_PIPE_CH7_RXSYNCHEADER  (q1q2_xpipe_pipe_ch7_rxsyncheader_m),
      .XPIPE_PIPE_CH7_RXVALID       (q1q2_xpipe_pipe_ch7_rxvalid_m),
      .XPIPE_PIPE_CH7_POWERDOWN     (q1q2_xpipe_pipe_ch7_powerdown_m),
      .XPIPE_PIPE_CH7_RXPOLARITY    (q1q2_xpipe_pipe_ch7_rxpolarity_m),
      .XPIPE_PIPE_CH7_RXTERMINATION (q1q2_xpipe_pipe_ch7_rxtermination_m),
      .XPIPE_PIPE_CH7_TXCHARISK     (q1q2_xpipe_pipe_ch7_txcharisk_m),
      .XPIPE_PIPE_CH7_TXCOMPLIANCE  (q1q2_xpipe_pipe_ch7_txcompliance_m),
      .XPIPE_PIPE_CH7_TXDATA        (q1q2_xpipe_pipe_ch7_txdata_m),
      .XPIPE_PIPE_CH7_TXDATAVALID   (q1q2_xpipe_pipe_ch7_txdatavalid_m),
      .XPIPE_PIPE_CH7_TXDEEMPH      (q1q2_xpipe_pipe_ch7_txdeemph_m),
      .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch7_txdetectrxloopback_m),
      .XPIPE_PIPE_CH7_TXELECIDLE    (q1q2_xpipe_pipe_ch7_txelecidle_m),
      .XPIPE_PIPE_CH7_TXMAINCURSOR  (q1q2_xpipe_pipe_ch7_txmaincursor_m),
      .XPIPE_PIPE_CH7_TXMARGIN      (q1q2_xpipe_pipe_ch7_txmargin_m),
      .XPIPE_PIPE_CH7_TXPOSTCURSOR  (q1q2_xpipe_pipe_ch7_txpostcursor_m),
      .XPIPE_PIPE_CH7_TXPRECURSOR   (q1q2_xpipe_pipe_ch7_txprecursor_m),
      .XPIPE_PIPE_CH7_TXSTARTBLOCK  (q1q2_xpipe_pipe_ch7_txstartblock_m),
      .XPIPE_PIPE_CH7_TXSWING       (q1q2_xpipe_pipe_ch7_txswing_m),
      .XPIPE_PIPE_CH7_TXSYNCHEADER  (q1q2_xpipe_pipe_ch7_txsyncheader_m),

      .XPIPE_PIPE_CH7_POWERDOWN_M   (q2q3_xpipe_pipe_ch7_powerdown_m),
      .XPIPE_PIPE_CH7_RXPOLARITY_M  (q2q3_xpipe_pipe_ch7_rxpolarity_m),
      .XPIPE_PIPE_CH7_RXTERMINATION_M(q2q3_xpipe_pipe_ch7_rxtermination_m),
      .XPIPE_PIPE_CH7_TXCHARISK_M   (q2q3_xpipe_pipe_ch7_txcharisk_m),
      .XPIPE_PIPE_CH7_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch7_txcompliance_m),
      .XPIPE_PIPE_CH7_TXDATAVALID_M (q2q3_xpipe_pipe_ch7_txdatavalid_m),
      .XPIPE_PIPE_CH7_TXDATA_M      (q2q3_xpipe_pipe_ch7_txdata_m),
      .XPIPE_PIPE_CH7_TXDEEMPH_M    (q2q3_xpipe_pipe_ch7_txdeemph_m),
      .XPIPE_PIPE_CH7_TXELECIDLE_M  (q2q3_xpipe_pipe_ch7_txelecidle_m),
      .XPIPE_PIPE_CH7_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch7_txmaincursor_m),
      .XPIPE_PIPE_CH7_TXMARGIN_M    (q2q3_xpipe_pipe_ch7_txmargin_m),
      .XPIPE_PIPE_CH7_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch7_txpostcursor_m),
      .XPIPE_PIPE_CH7_TXPRECURSOR_M (q2q3_xpipe_pipe_ch7_txprecursor_m),
      .XPIPE_PIPE_CH7_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch7_txstartblock_m),
      .XPIPE_PIPE_CH7_TXSWING_M     (q2q3_xpipe_pipe_ch7_txswing_m),
      .XPIPE_PIPE_CH7_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch7_txsyncheader_m),
      .XPIPE_PIPE_CH7_PHYSTATUS_M   (q2q3_xpipe_pipe_ch7_phystatus_m),
      .XPIPE_PIPE_CH7_RXCHARISK_M   (q2q3_xpipe_pipe_ch7_rxcharisk_m),
      .XPIPE_PIPE_CH7_RXDATAVALID_M (q2q3_xpipe_pipe_ch7_rxdatavalid_m),
      .XPIPE_PIPE_CH7_RXDATA_M      (q2q3_xpipe_pipe_ch7_rxdata_m),
      .XPIPE_PIPE_CH7_RXELECIDLE_M  (q2q3_xpipe_pipe_ch7_rxelecidle_m),
      .XPIPE_PIPE_CH7_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch7_rxstartblock_m),
      .XPIPE_PIPE_CH7_RXSTATUS_M    (q2q3_xpipe_pipe_ch7_rxstatus_m),
      .XPIPE_PIPE_CH7_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch7_rxsyncheader_m),
      .XPIPE_PIPE_CH7_RXVALID_M     (q2q3_xpipe_pipe_ch7_rxvalid_m),
      .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch7_txdetectrxloopback_m),

      .XPIPE_PIPE_CH8_PHYSTATUS     (q1q2_xpipe_pipe_ch8_phystatus_m),
      .XPIPE_PIPE_CH8_RXCHARISK     (q1q2_xpipe_pipe_ch8_rxcharisk_m),
      .XPIPE_PIPE_CH8_RXDATA        (q1q2_xpipe_pipe_ch8_rxdata_m), //ifcpmxpipechannel8xpiperxdata
      .XPIPE_PIPE_CH8_RXDATAVALID   (q1q2_xpipe_pipe_ch8_rxdatavalid_m),
      .XPIPE_PIPE_CH8_RXELECIDLE    (q1q2_xpipe_pipe_ch8_rxelecidle_m),
      .XPIPE_PIPE_CH8_RXSTARTBLOCK  (q1q2_xpipe_pipe_ch8_rxstartblock_m),
      .XPIPE_PIPE_CH8_RXSTATUS      (q1q2_xpipe_pipe_ch8_rxstatus_m),
      .XPIPE_PIPE_CH8_RXSYNCHEADER  (q1q2_xpipe_pipe_ch8_rxsyncheader_m),
      .XPIPE_PIPE_CH8_RXVALID       (q1q2_xpipe_pipe_ch8_rxvalid_m),
      .XPIPE_PIPE_CH8_POWERDOWN     (q1q2_xpipe_pipe_ch8_powerdown_m),
      .XPIPE_PIPE_CH8_RXPOLARITY    (q1q2_xpipe_pipe_ch8_rxpolarity_m),
      .XPIPE_PIPE_CH8_RXTERMINATION (q1q2_xpipe_pipe_ch8_rxtermination_m),
      .XPIPE_PIPE_CH8_TXCHARISK     (q1q2_xpipe_pipe_ch8_txcharisk_m),
      .XPIPE_PIPE_CH8_TXCOMPLIANCE  (q1q2_xpipe_pipe_ch8_txcompliance_m),
      .XPIPE_PIPE_CH8_TXDATA        (q1q2_xpipe_pipe_ch8_txdata_m),
      .XPIPE_PIPE_CH8_TXDATAVALID   (q1q2_xpipe_pipe_ch8_txdatavalid_m),
      .XPIPE_PIPE_CH8_TXDEEMPH      (q1q2_xpipe_pipe_ch8_txdeemph_m),
      .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch8_txdetectrxloopback_m),
      .XPIPE_PIPE_CH8_TXELECIDLE    (q1q2_xpipe_pipe_ch8_txelecidle_m),
      .XPIPE_PIPE_CH8_TXMAINCURSOR  (q1q2_xpipe_pipe_ch8_txmaincursor_m),
      .XPIPE_PIPE_CH8_TXMARGIN      (q1q2_xpipe_pipe_ch8_txmargin_m),
      .XPIPE_PIPE_CH8_TXPOSTCURSOR  (q1q2_xpipe_pipe_ch8_txpostcursor_m),
      .XPIPE_PIPE_CH8_TXPRECURSOR   (q1q2_xpipe_pipe_ch8_txprecursor_m),
      .XPIPE_PIPE_CH8_TXSTARTBLOCK  (q1q2_xpipe_pipe_ch8_txstartblock_m),
      .XPIPE_PIPE_CH8_TXSWING       (q1q2_xpipe_pipe_ch8_txswing_m),
      .XPIPE_PIPE_CH8_TXSYNCHEADER  (q1q2_xpipe_pipe_ch8_txsyncheader_m),

      .XPIPE_PIPE_CH8_POWERDOWN_M   (q2q3_xpipe_pipe_ch8_powerdown_m),
      .XPIPE_PIPE_CH8_RXPOLARITY_M  (q2q3_xpipe_pipe_ch8_rxpolarity_m),
      .XPIPE_PIPE_CH8_RXTERMINATION_M(q2q3_xpipe_pipe_ch8_rxtermination_m),
      .XPIPE_PIPE_CH8_TXCHARISK_M   (q2q3_xpipe_pipe_ch8_txcharisk_m),
      .XPIPE_PIPE_CH8_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch8_txcompliance_m),
      .XPIPE_PIPE_CH8_TXDATAVALID_M (q2q3_xpipe_pipe_ch8_txdatavalid_m),
      .XPIPE_PIPE_CH8_TXDATA_M      (q2q3_xpipe_pipe_ch8_txdata_m),
      .XPIPE_PIPE_CH8_TXDEEMPH_M    (q2q3_xpipe_pipe_ch8_txdeemph_m),
      .XPIPE_PIPE_CH8_TXELECIDLE_M  (q2q3_xpipe_pipe_ch8_txelecidle_m),
      .XPIPE_PIPE_CH8_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch8_txmaincursor_m),
      .XPIPE_PIPE_CH8_TXMARGIN_M    (q2q3_xpipe_pipe_ch8_txmargin_m),
      .XPIPE_PIPE_CH8_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch8_txpostcursor_m),
      .XPIPE_PIPE_CH8_TXPRECURSOR_M (q2q3_xpipe_pipe_ch8_txprecursor_m),
      .XPIPE_PIPE_CH8_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch8_txstartblock_m),
      .XPIPE_PIPE_CH8_TXSWING_M     (q2q3_xpipe_pipe_ch8_txswing_m),
      .XPIPE_PIPE_CH8_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch8_txsyncheader_m),
      .XPIPE_PIPE_CH8_PHYSTATUS_M   (q2q3_xpipe_pipe_ch8_phystatus_m),
      .XPIPE_PIPE_CH8_RXCHARISK_M   (q2q3_xpipe_pipe_ch8_rxcharisk_m),
      .XPIPE_PIPE_CH8_RXDATAVALID_M (q2q3_xpipe_pipe_ch8_rxdatavalid_m),
      .XPIPE_PIPE_CH8_RXDATA_M      (q2q3_xpipe_pipe_ch8_rxdata_m),
      .XPIPE_PIPE_CH8_RXELECIDLE_M  (q2q3_xpipe_pipe_ch8_rxelecidle_m),
      .XPIPE_PIPE_CH8_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch8_rxstartblock_m),
      .XPIPE_PIPE_CH8_RXSTATUS_M    (q2q3_xpipe_pipe_ch8_rxstatus_m),
      .XPIPE_PIPE_CH8_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch8_rxsyncheader_m),
      .XPIPE_PIPE_CH8_RXVALID_M     (q2q3_xpipe_pipe_ch8_rxvalid_m),
      .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch8_txdetectrxloopback_m),

      .XPIPE_PIPE_CH9_PHYSTATUS     (q1q2_xpipe_pipe_ch9_phystatus_m),
      .XPIPE_PIPE_CH9_RXCHARISK     (q1q2_xpipe_pipe_ch9_rxcharisk_m),
      .XPIPE_PIPE_CH9_RXDATA        (q1q2_xpipe_pipe_ch9_rxdata_m), //ifcpmxpipechannel9xpiperxdata
      .XPIPE_PIPE_CH9_RXDATAVALID   (q1q2_xpipe_pipe_ch9_rxdatavalid_m),
      .XPIPE_PIPE_CH9_RXELECIDLE    (q1q2_xpipe_pipe_ch9_rxelecidle_m),
      .XPIPE_PIPE_CH9_RXSTARTBLOCK  (q1q2_xpipe_pipe_ch9_rxstartblock_m),
      .XPIPE_PIPE_CH9_RXSTATUS      (q1q2_xpipe_pipe_ch9_rxstatus_m),
      .XPIPE_PIPE_CH9_RXSYNCHEADER  (q1q2_xpipe_pipe_ch9_rxsyncheader_m),
      .XPIPE_PIPE_CH9_RXVALID       (q1q2_xpipe_pipe_ch9_rxvalid_m),
      .XPIPE_PIPE_CH9_POWERDOWN     (q1q2_xpipe_pipe_ch9_powerdown_m),
      .XPIPE_PIPE_CH9_RXPOLARITY    (q1q2_xpipe_pipe_ch9_rxpolarity_m),
      .XPIPE_PIPE_CH9_RXTERMINATION (q1q2_xpipe_pipe_ch9_rxtermination_m),
      .XPIPE_PIPE_CH9_TXCHARISK     (q1q2_xpipe_pipe_ch9_txcharisk_m),
      .XPIPE_PIPE_CH9_TXCOMPLIANCE  (q1q2_xpipe_pipe_ch9_txcompliance_m),
      .XPIPE_PIPE_CH9_TXDATA        (q1q2_xpipe_pipe_ch9_txdata_m),
      .XPIPE_PIPE_CH9_TXDATAVALID   (q1q2_xpipe_pipe_ch9_txdatavalid_m),
      .XPIPE_PIPE_CH9_TXDEEMPH      (q1q2_xpipe_pipe_ch9_txdeemph_m),
      .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch9_txdetectrxloopback_m),
      .XPIPE_PIPE_CH9_TXELECIDLE    (q1q2_xpipe_pipe_ch9_txelecidle_m),
      .XPIPE_PIPE_CH9_TXMAINCURSOR  (q1q2_xpipe_pipe_ch9_txmaincursor_m),
      .XPIPE_PIPE_CH9_TXMARGIN      (q1q2_xpipe_pipe_ch9_txmargin_m),
      .XPIPE_PIPE_CH9_TXPOSTCURSOR  (q1q2_xpipe_pipe_ch9_txpostcursor_m),
      .XPIPE_PIPE_CH9_TXPRECURSOR   (q1q2_xpipe_pipe_ch9_txprecursor_m),
      .XPIPE_PIPE_CH9_TXSTARTBLOCK  (q1q2_xpipe_pipe_ch9_txstartblock_m),
      .XPIPE_PIPE_CH9_TXSWING       (q1q2_xpipe_pipe_ch9_txswing_m),
      .XPIPE_PIPE_CH9_TXSYNCHEADER  (q1q2_xpipe_pipe_ch9_txsyncheader_m),

      .XPIPE_PIPE_CH9_POWERDOWN_M   (q2q3_xpipe_pipe_ch9_powerdown_m),
      .XPIPE_PIPE_CH9_RXPOLARITY_M  (q2q3_xpipe_pipe_ch9_rxpolarity_m),
      .XPIPE_PIPE_CH9_RXTERMINATION_M(q2q3_xpipe_pipe_ch9_rxtermination_m),
      .XPIPE_PIPE_CH9_TXCHARISK_M   (q2q3_xpipe_pipe_ch9_txcharisk_m),
      .XPIPE_PIPE_CH9_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch9_txcompliance_m),
      .XPIPE_PIPE_CH9_TXDATAVALID_M (q2q3_xpipe_pipe_ch9_txdatavalid_m),
      .XPIPE_PIPE_CH9_TXDATA_M      (q2q3_xpipe_pipe_ch9_txdata_m),
      .XPIPE_PIPE_CH9_TXDEEMPH_M    (q2q3_xpipe_pipe_ch9_txdeemph_m),
      .XPIPE_PIPE_CH9_TXELECIDLE_M  (q2q3_xpipe_pipe_ch9_txelecidle_m),
      .XPIPE_PIPE_CH9_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch9_txmaincursor_m),
      .XPIPE_PIPE_CH9_TXMARGIN_M    (q2q3_xpipe_pipe_ch9_txmargin_m),
      .XPIPE_PIPE_CH9_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch9_txpostcursor_m),
      .XPIPE_PIPE_CH9_TXPRECURSOR_M (q2q3_xpipe_pipe_ch9_txprecursor_m),
      .XPIPE_PIPE_CH9_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch9_txstartblock_m),
      .XPIPE_PIPE_CH9_TXSWING_M     (q2q3_xpipe_pipe_ch9_txswing_m),
      .XPIPE_PIPE_CH9_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch9_txsyncheader_m),
      .XPIPE_PIPE_CH9_PHYSTATUS_M   (q2q3_xpipe_pipe_ch9_phystatus_m),
      .XPIPE_PIPE_CH9_RXCHARISK_M   (q2q3_xpipe_pipe_ch9_rxcharisk_m),
      .XPIPE_PIPE_CH9_RXDATAVALID_M (q2q3_xpipe_pipe_ch9_rxdatavalid_m),
      .XPIPE_PIPE_CH9_RXDATA_M      (q2q3_xpipe_pipe_ch9_rxdata_m),
      .XPIPE_PIPE_CH9_RXELECIDLE_M  (q2q3_xpipe_pipe_ch9_rxelecidle_m),
      .XPIPE_PIPE_CH9_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch9_rxstartblock_m),
      .XPIPE_PIPE_CH9_RXSTATUS_M    (q2q3_xpipe_pipe_ch9_rxstatus_m),
      .XPIPE_PIPE_CH9_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch9_rxsyncheader_m),
      .XPIPE_PIPE_CH9_RXVALID_M     (q2q3_xpipe_pipe_ch9_rxvalid_m),
      .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch9_txdetectrxloopback_m),

      .XPIPE_PIPE_CH10_PHYSTATUS    (q1q2_xpipe_pipe_ch10_phystatus_m),
      .XPIPE_PIPE_CH10_RXCHARISK    (q1q2_xpipe_pipe_ch10_rxcharisk_m),
      .XPIPE_PIPE_CH10_RXDATA       (q1q2_xpipe_pipe_ch10_rxdata_m), //ifcpmxpipechannel10xpiperxdata
      .XPIPE_PIPE_CH10_RXDATAVALID  (q1q2_xpipe_pipe_ch10_rxdatavalid_m),
      .XPIPE_PIPE_CH10_RXELECIDLE   (q1q2_xpipe_pipe_ch10_rxelecidle_m),
      .XPIPE_PIPE_CH10_RXSTARTBLOCK (q1q2_xpipe_pipe_ch10_rxstartblock_m),
      .XPIPE_PIPE_CH10_RXSTATUS     (q1q2_xpipe_pipe_ch10_rxstatus_m),
      .XPIPE_PIPE_CH10_RXSYNCHEADER (q1q2_xpipe_pipe_ch10_rxsyncheader_m),
      .XPIPE_PIPE_CH10_RXVALID      (q1q2_xpipe_pipe_ch10_rxvalid_m),
      .XPIPE_PIPE_CH10_POWERDOWN    (q1q2_xpipe_pipe_ch10_powerdown_m),
      .XPIPE_PIPE_CH10_RXPOLARITY   (q1q2_xpipe_pipe_ch10_rxpolarity_m),
      .XPIPE_PIPE_CH10_RXTERMINATION(q1q2_xpipe_pipe_ch10_rxtermination_m),
      .XPIPE_PIPE_CH10_TXCHARISK    (q1q2_xpipe_pipe_ch10_txcharisk_m),
      .XPIPE_PIPE_CH10_TXCOMPLIANCE (q1q2_xpipe_pipe_ch10_txcompliance_m),
      .XPIPE_PIPE_CH10_TXDATA       (q1q2_xpipe_pipe_ch10_txdata_m),
      .XPIPE_PIPE_CH10_TXDATAVALID  (q1q2_xpipe_pipe_ch10_txdatavalid_m),
      .XPIPE_PIPE_CH10_TXDEEMPH     (q1q2_xpipe_pipe_ch10_txdeemph_m),
      .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch10_txdetectrxloopback_m),
      .XPIPE_PIPE_CH10_TXELECIDLE   (q1q2_xpipe_pipe_ch10_txelecidle_m),
      .XPIPE_PIPE_CH10_TXMAINCURSOR (q1q2_xpipe_pipe_ch10_txmaincursor_m),
      .XPIPE_PIPE_CH10_TXMARGIN     (q1q2_xpipe_pipe_ch10_txmargin_m),
      .XPIPE_PIPE_CH10_TXPOSTCURSOR (q1q2_xpipe_pipe_ch10_txpostcursor_m),
      .XPIPE_PIPE_CH10_TXPRECURSOR  (q1q2_xpipe_pipe_ch10_txprecursor_m),
      .XPIPE_PIPE_CH10_TXSTARTBLOCK (q1q2_xpipe_pipe_ch10_txstartblock_m),
      .XPIPE_PIPE_CH10_TXSWING      (q1q2_xpipe_pipe_ch10_txswing_m),
      .XPIPE_PIPE_CH10_TXSYNCHEADER (q1q2_xpipe_pipe_ch10_txsyncheader_m),

      .XPIPE_PIPE_CH10_POWERDOWN_M  (q2q3_xpipe_pipe_ch10_powerdown_m),
      .XPIPE_PIPE_CH10_RXPOLARITY_M (q2q3_xpipe_pipe_ch10_rxpolarity_m),
      .XPIPE_PIPE_CH10_RXTERMINATION_M(q2q3_xpipe_pipe_ch10_rxtermination_m),
      .XPIPE_PIPE_CH10_TXCHARISK_M  (q2q3_xpipe_pipe_ch10_txcharisk_m),
      .XPIPE_PIPE_CH10_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch10_txcompliance_m),
      .XPIPE_PIPE_CH10_TXDATAVALID_M(q2q3_xpipe_pipe_ch10_txdatavalid_m),
      .XPIPE_PIPE_CH10_TXDATA_M     (q2q3_xpipe_pipe_ch10_txdata_m),
      .XPIPE_PIPE_CH10_TXDEEMPH_M   (q2q3_xpipe_pipe_ch10_txdeemph_m),
      .XPIPE_PIPE_CH10_TXELECIDLE_M (q2q3_xpipe_pipe_ch10_txelecidle_m),
      .XPIPE_PIPE_CH10_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch10_txmaincursor_m),
      .XPIPE_PIPE_CH10_TXMARGIN_M   (q2q3_xpipe_pipe_ch10_txmargin_m),
      .XPIPE_PIPE_CH10_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch10_txpostcursor_m),
      .XPIPE_PIPE_CH10_TXPRECURSOR_M(q2q3_xpipe_pipe_ch10_txprecursor_m),
      .XPIPE_PIPE_CH10_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch10_txstartblock_m),
      .XPIPE_PIPE_CH10_TXSWING_M    (q2q3_xpipe_pipe_ch10_txswing_m),
      .XPIPE_PIPE_CH10_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch10_txsyncheader_m),
      .XPIPE_PIPE_CH10_PHYSTATUS_M  (q2q3_xpipe_pipe_ch10_phystatus_m),
      .XPIPE_PIPE_CH10_RXCHARISK_M  (q2q3_xpipe_pipe_ch10_rxcharisk_m),
      .XPIPE_PIPE_CH10_RXDATAVALID_M(q2q3_xpipe_pipe_ch10_rxdatavalid_m),
      .XPIPE_PIPE_CH10_RXDATA_M     (q2q3_xpipe_pipe_ch10_rxdata_m),
      .XPIPE_PIPE_CH10_RXELECIDLE_M (q2q3_xpipe_pipe_ch10_rxelecidle_m),
      .XPIPE_PIPE_CH10_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch10_rxstartblock_m),
      .XPIPE_PIPE_CH10_RXSTATUS_M   (q2q3_xpipe_pipe_ch10_rxstatus_m),
      .XPIPE_PIPE_CH10_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch10_rxsyncheader_m),
      .XPIPE_PIPE_CH10_RXVALID_M    (q2q3_xpipe_pipe_ch10_rxvalid_m),
      .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch10_txdetectrxloopback_m),

      .XPIPE_PIPE_CH11_PHYSTATUS    (q1q2_xpipe_pipe_ch11_phystatus_m),
      .XPIPE_PIPE_CH11_RXCHARISK    (q1q2_xpipe_pipe_ch11_rxcharisk_m),
      .XPIPE_PIPE_CH11_RXDATA       (q1q2_xpipe_pipe_ch11_rxdata_m), //ifcpmxpipechannel11xpiperxdata
      .XPIPE_PIPE_CH11_RXDATAVALID  (q1q2_xpipe_pipe_ch11_rxdatavalid_m),
      .XPIPE_PIPE_CH11_RXELECIDLE   (q1q2_xpipe_pipe_ch11_rxelecidle_m),
      .XPIPE_PIPE_CH11_RXSTARTBLOCK (q1q2_xpipe_pipe_ch11_rxstartblock_m),
      .XPIPE_PIPE_CH11_RXSTATUS     (q1q2_xpipe_pipe_ch11_rxstatus_m),
      .XPIPE_PIPE_CH11_RXSYNCHEADER (q1q2_xpipe_pipe_ch11_rxsyncheader_m),
      .XPIPE_PIPE_CH11_RXVALID      (q1q2_xpipe_pipe_ch11_rxvalid_m),
      .XPIPE_PIPE_CH11_POWERDOWN    (q1q2_xpipe_pipe_ch11_powerdown_m),
      .XPIPE_PIPE_CH11_RXPOLARITY   (q1q2_xpipe_pipe_ch11_rxpolarity_m),
      .XPIPE_PIPE_CH11_RXTERMINATION(q1q2_xpipe_pipe_ch11_rxtermination_m),
      .XPIPE_PIPE_CH11_TXCHARISK    (q1q2_xpipe_pipe_ch11_txcharisk_m),
      .XPIPE_PIPE_CH11_TXCOMPLIANCE (q1q2_xpipe_pipe_ch11_txcompliance_m),
      .XPIPE_PIPE_CH11_TXDATA       (q1q2_xpipe_pipe_ch11_txdata_m),
      .XPIPE_PIPE_CH11_TXDATAVALID  (q1q2_xpipe_pipe_ch11_txdatavalid_m),
      .XPIPE_PIPE_CH11_TXDEEMPH     (q1q2_xpipe_pipe_ch11_txdeemph_m),
      .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch11_txdetectrxloopback_m),
      .XPIPE_PIPE_CH11_TXELECIDLE   (q1q2_xpipe_pipe_ch11_txelecidle_m),
      .XPIPE_PIPE_CH11_TXMAINCURSOR (q1q2_xpipe_pipe_ch11_txmaincursor_m),
      .XPIPE_PIPE_CH11_TXMARGIN     (q1q2_xpipe_pipe_ch11_txmargin_m),
      .XPIPE_PIPE_CH11_TXPOSTCURSOR (q1q2_xpipe_pipe_ch11_txpostcursor_m),
      .XPIPE_PIPE_CH11_TXPRECURSOR  (q1q2_xpipe_pipe_ch11_txprecursor_m),
      .XPIPE_PIPE_CH11_TXSTARTBLOCK (q1q2_xpipe_pipe_ch11_txstartblock_m),
      .XPIPE_PIPE_CH11_TXSWING      (q1q2_xpipe_pipe_ch11_txswing_m),
      .XPIPE_PIPE_CH11_TXSYNCHEADER (q1q2_xpipe_pipe_ch11_txsyncheader_m),

      .XPIPE_PIPE_CH11_POWERDOWN_M  (q2q3_xpipe_pipe_ch11_powerdown_m),
      .XPIPE_PIPE_CH11_RXPOLARITY_M (q2q3_xpipe_pipe_ch11_rxpolarity_m),
      .XPIPE_PIPE_CH11_RXTERMINATION_M(q2q3_xpipe_pipe_ch11_rxtermination_m),
      .XPIPE_PIPE_CH11_TXCHARISK_M  (q2q3_xpipe_pipe_ch11_txcharisk_m),
      .XPIPE_PIPE_CH11_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch11_txcompliance_m),
      .XPIPE_PIPE_CH11_TXDATAVALID_M(q2q3_xpipe_pipe_ch11_txdatavalid_m),
      .XPIPE_PIPE_CH11_TXDATA_M     (q2q3_xpipe_pipe_ch11_txdata_m),
      .XPIPE_PIPE_CH11_TXDEEMPH_M   (q2q3_xpipe_pipe_ch11_txdeemph_m),
      .XPIPE_PIPE_CH11_TXELECIDLE_M (q2q3_xpipe_pipe_ch11_txelecidle_m),
      .XPIPE_PIPE_CH11_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch11_txmaincursor_m),
      .XPIPE_PIPE_CH11_TXMARGIN_M   (q2q3_xpipe_pipe_ch11_txmargin_m),
      .XPIPE_PIPE_CH11_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch11_txpostcursor_m),
      .XPIPE_PIPE_CH11_TXPRECURSOR_M(q2q3_xpipe_pipe_ch11_txprecursor_m),
      .XPIPE_PIPE_CH11_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch11_txstartblock_m),
      .XPIPE_PIPE_CH11_TXSWING_M    (q2q3_xpipe_pipe_ch11_txswing_m),
      .XPIPE_PIPE_CH11_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch11_txsyncheader_m),
      .XPIPE_PIPE_CH11_PHYSTATUS_M  (q2q3_xpipe_pipe_ch11_phystatus_m),
      .XPIPE_PIPE_CH11_RXCHARISK_M  (q2q3_xpipe_pipe_ch11_rxcharisk_m),
      .XPIPE_PIPE_CH11_RXDATAVALID_M(q2q3_xpipe_pipe_ch11_rxdatavalid_m),
      .XPIPE_PIPE_CH11_RXDATA_M     (q2q3_xpipe_pipe_ch11_rxdata_m),
      .XPIPE_PIPE_CH11_RXELECIDLE_M (q2q3_xpipe_pipe_ch11_rxelecidle_m),
      .XPIPE_PIPE_CH11_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch11_rxstartblock_m),
      .XPIPE_PIPE_CH11_RXSTATUS_M   (q2q3_xpipe_pipe_ch11_rxstatus_m),
      .XPIPE_PIPE_CH11_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch11_rxsyncheader_m),
      .XPIPE_PIPE_CH11_RXVALID_M    (q2q3_xpipe_pipe_ch11_rxvalid_m),
      .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch11_txdetectrxloopback_m),

      .XPIPE_PIPE_CH12_PHYSTATUS    (q1q2_xpipe_pipe_ch12_phystatus_m),
      .XPIPE_PIPE_CH12_RXCHARISK    (q1q2_xpipe_pipe_ch12_rxcharisk_m),
      .XPIPE_PIPE_CH12_RXDATA       (q1q2_xpipe_pipe_ch12_rxdata_m), //ifcpmxpipechannel12xpiperxdata
      .XPIPE_PIPE_CH12_RXDATAVALID  (q1q2_xpipe_pipe_ch12_rxdatavalid_m),
      .XPIPE_PIPE_CH12_RXELECIDLE   (q1q2_xpipe_pipe_ch12_rxelecidle_m),
      .XPIPE_PIPE_CH12_RXSTARTBLOCK (q1q2_xpipe_pipe_ch12_rxstartblock_m),
      .XPIPE_PIPE_CH12_RXSTATUS     (q1q2_xpipe_pipe_ch12_rxstatus_m),
      .XPIPE_PIPE_CH12_RXSYNCHEADER (q1q2_xpipe_pipe_ch12_rxsyncheader_m),
      .XPIPE_PIPE_CH12_RXVALID      (q1q2_xpipe_pipe_ch12_rxvalid_m),
      .XPIPE_PIPE_CH12_POWERDOWN    (q1q2_xpipe_pipe_ch12_powerdown_m),
      .XPIPE_PIPE_CH12_RXPOLARITY   (q1q2_xpipe_pipe_ch12_rxpolarity_m),
      .XPIPE_PIPE_CH12_RXTERMINATION(q1q2_xpipe_pipe_ch12_rxtermination_m),
      .XPIPE_PIPE_CH12_TXCHARISK    (q1q2_xpipe_pipe_ch12_txcharisk_m),
      .XPIPE_PIPE_CH12_TXCOMPLIANCE (q1q2_xpipe_pipe_ch12_txcompliance_m),
      .XPIPE_PIPE_CH12_TXDATA       (q1q2_xpipe_pipe_ch12_txdata_m),
      .XPIPE_PIPE_CH12_TXDATAVALID  (q1q2_xpipe_pipe_ch12_txdatavalid_m),
      .XPIPE_PIPE_CH12_TXDEEMPH     (q1q2_xpipe_pipe_ch12_txdeemph_m),
      .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch12_txdetectrxloopback_m),
      .XPIPE_PIPE_CH12_TXELECIDLE   (q1q2_xpipe_pipe_ch12_txelecidle_m),
      .XPIPE_PIPE_CH12_TXMAINCURSOR (q1q2_xpipe_pipe_ch12_txmaincursor_m),
      .XPIPE_PIPE_CH12_TXMARGIN     (q1q2_xpipe_pipe_ch12_txmargin_m),
      .XPIPE_PIPE_CH12_TXPOSTCURSOR (q1q2_xpipe_pipe_ch12_txpostcursor_m),
      .XPIPE_PIPE_CH12_TXPRECURSOR  (q1q2_xpipe_pipe_ch12_txprecursor_m),
      .XPIPE_PIPE_CH12_TXSTARTBLOCK (q1q2_xpipe_pipe_ch12_txstartblock_m),
      .XPIPE_PIPE_CH12_TXSWING      (q1q2_xpipe_pipe_ch12_txswing_m),
      .XPIPE_PIPE_CH12_TXSYNCHEADER (q1q2_xpipe_pipe_ch12_txsyncheader_m),

      .XPIPE_PIPE_CH12_POWERDOWN_M  (q2q3_xpipe_pipe_ch12_powerdown_m),
      .XPIPE_PIPE_CH12_RXPOLARITY_M (q2q3_xpipe_pipe_ch12_rxpolarity_m),
      .XPIPE_PIPE_CH12_RXTERMINATION_M(q2q3_xpipe_pipe_ch12_rxtermination_m),
      .XPIPE_PIPE_CH12_TXCHARISK_M  (q2q3_xpipe_pipe_ch12_txcharisk_m),
      .XPIPE_PIPE_CH12_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch12_txcompliance_m),
      .XPIPE_PIPE_CH12_TXDATAVALID_M(q2q3_xpipe_pipe_ch12_txdatavalid_m),
      .XPIPE_PIPE_CH12_TXDATA_M     (q2q3_xpipe_pipe_ch12_txdata_m),
      .XPIPE_PIPE_CH12_TXDEEMPH_M   (q2q3_xpipe_pipe_ch12_txdeemph_m),
      .XPIPE_PIPE_CH12_TXELECIDLE_M (q2q3_xpipe_pipe_ch12_txelecidle_m),
      .XPIPE_PIPE_CH12_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch12_txmaincursor_m),
      .XPIPE_PIPE_CH12_TXMARGIN_M   (q2q3_xpipe_pipe_ch12_txmargin_m),
      .XPIPE_PIPE_CH12_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch12_txpostcursor_m),
      .XPIPE_PIPE_CH12_TXPRECURSOR_M(q2q3_xpipe_pipe_ch12_txprecursor_m),
      .XPIPE_PIPE_CH12_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch12_txstartblock_m),
      .XPIPE_PIPE_CH12_TXSWING_M    (q2q3_xpipe_pipe_ch12_txswing_m),
      .XPIPE_PIPE_CH12_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch12_txsyncheader_m),
      .XPIPE_PIPE_CH12_PHYSTATUS_M  (q2q3_xpipe_pipe_ch12_phystatus_m),
      .XPIPE_PIPE_CH12_RXCHARISK_M  (q2q3_xpipe_pipe_ch12_rxcharisk_m),
      .XPIPE_PIPE_CH12_RXDATAVALID_M(q2q3_xpipe_pipe_ch12_rxdatavalid_m),
      .XPIPE_PIPE_CH12_RXDATA_M     (q2q3_xpipe_pipe_ch12_rxdata_m),
      .XPIPE_PIPE_CH12_RXELECIDLE_M (q2q3_xpipe_pipe_ch12_rxelecidle_m),
      .XPIPE_PIPE_CH12_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch12_rxstartblock_m),
      .XPIPE_PIPE_CH12_RXSTATUS_M   (q2q3_xpipe_pipe_ch12_rxstatus_m),
      .XPIPE_PIPE_CH12_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch12_rxsyncheader_m),
      .XPIPE_PIPE_CH12_RXVALID_M    (q2q3_xpipe_pipe_ch12_rxvalid_m),
      .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch12_txdetectrxloopback_m),

      .XPIPE_PIPE_CH13_PHYSTATUS    (q1q2_xpipe_pipe_ch13_phystatus_m),
      .XPIPE_PIPE_CH13_RXCHARISK    (q1q2_xpipe_pipe_ch13_rxcharisk_m),
      .XPIPE_PIPE_CH13_RXDATA       (q1q2_xpipe_pipe_ch13_rxdata_m), //ifcpmxpipechannel13xpiperxdata
      .XPIPE_PIPE_CH13_RXDATAVALID  (q1q2_xpipe_pipe_ch13_rxdatavalid_m),
      .XPIPE_PIPE_CH13_RXELECIDLE   (q1q2_xpipe_pipe_ch13_rxelecidle_m),
      .XPIPE_PIPE_CH13_RXSTARTBLOCK (q1q2_xpipe_pipe_ch13_rxstartblock_m),
      .XPIPE_PIPE_CH13_RXSTATUS     (q1q2_xpipe_pipe_ch13_rxstatus_m),
      .XPIPE_PIPE_CH13_RXSYNCHEADER (q1q2_xpipe_pipe_ch13_rxsyncheader_m),
      .XPIPE_PIPE_CH13_RXVALID      (q1q2_xpipe_pipe_ch13_rxvalid_m),
      .XPIPE_PIPE_CH13_POWERDOWN    (q1q2_xpipe_pipe_ch13_powerdown_m),
      .XPIPE_PIPE_CH13_RXPOLARITY   (q1q2_xpipe_pipe_ch13_rxpolarity_m),
      .XPIPE_PIPE_CH13_RXTERMINATION(q1q2_xpipe_pipe_ch13_rxtermination_m),
      .XPIPE_PIPE_CH13_TXCHARISK    (q1q2_xpipe_pipe_ch13_txcharisk_m),
      .XPIPE_PIPE_CH13_TXCOMPLIANCE (q1q2_xpipe_pipe_ch13_txcompliance_m),
      .XPIPE_PIPE_CH13_TXDATA       (q1q2_xpipe_pipe_ch13_txdata_m),
      .XPIPE_PIPE_CH13_TXDATAVALID  (q1q2_xpipe_pipe_ch13_txdatavalid_m),
      .XPIPE_PIPE_CH13_TXDEEMPH     (q1q2_xpipe_pipe_ch13_txdeemph_m),
      .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch13_txdetectrxloopback_m),
      .XPIPE_PIPE_CH13_TXELECIDLE   (q1q2_xpipe_pipe_ch13_txelecidle_m),
      .XPIPE_PIPE_CH13_TXMAINCURSOR (q1q2_xpipe_pipe_ch13_txmaincursor_m),
      .XPIPE_PIPE_CH13_TXMARGIN     (q1q2_xpipe_pipe_ch13_txmargin_m),
      .XPIPE_PIPE_CH13_TXPOSTCURSOR (q1q2_xpipe_pipe_ch13_txpostcursor_m),
      .XPIPE_PIPE_CH13_TXPRECURSOR  (q1q2_xpipe_pipe_ch13_txprecursor_m),
      .XPIPE_PIPE_CH13_TXSTARTBLOCK (q1q2_xpipe_pipe_ch13_txstartblock_m),
      .XPIPE_PIPE_CH13_TXSWING      (q1q2_xpipe_pipe_ch13_txswing_m),
      .XPIPE_PIPE_CH13_TXSYNCHEADER (q1q2_xpipe_pipe_ch13_txsyncheader_m),

      .XPIPE_PIPE_CH13_POWERDOWN_M  (q2q3_xpipe_pipe_ch13_powerdown_m),
      .XPIPE_PIPE_CH13_RXPOLARITY_M (q2q3_xpipe_pipe_ch13_rxpolarity_m),
      .XPIPE_PIPE_CH13_RXTERMINATION_M(q2q3_xpipe_pipe_ch13_rxtermination_m),
      .XPIPE_PIPE_CH13_TXCHARISK_M  (q2q3_xpipe_pipe_ch13_txcharisk_m),
      .XPIPE_PIPE_CH13_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch13_txcompliance_m),
      .XPIPE_PIPE_CH13_TXDATAVALID_M(q2q3_xpipe_pipe_ch13_txdatavalid_m),
      .XPIPE_PIPE_CH13_TXDATA_M     (q2q3_xpipe_pipe_ch13_txdata_m),
      .XPIPE_PIPE_CH13_TXDEEMPH_M   (q2q3_xpipe_pipe_ch13_txdeemph_m),
      .XPIPE_PIPE_CH13_TXELECIDLE_M (q2q3_xpipe_pipe_ch13_txelecidle_m),
      .XPIPE_PIPE_CH13_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch13_txmaincursor_m),
      .XPIPE_PIPE_CH13_TXMARGIN_M   (q2q3_xpipe_pipe_ch13_txmargin_m),
      .XPIPE_PIPE_CH13_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch13_txpostcursor_m),
      .XPIPE_PIPE_CH13_TXPRECURSOR_M(q2q3_xpipe_pipe_ch13_txprecursor_m),
      .XPIPE_PIPE_CH13_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch13_txstartblock_m),
      .XPIPE_PIPE_CH13_TXSWING_M    (q2q3_xpipe_pipe_ch13_txswing_m),
      .XPIPE_PIPE_CH13_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch13_txsyncheader_m),
      .XPIPE_PIPE_CH13_PHYSTATUS_M  (q2q3_xpipe_pipe_ch13_phystatus_m),
      .XPIPE_PIPE_CH13_RXCHARISK_M  (q2q3_xpipe_pipe_ch13_rxcharisk_m),
      .XPIPE_PIPE_CH13_RXDATAVALID_M(q2q3_xpipe_pipe_ch13_rxdatavalid_m),
      .XPIPE_PIPE_CH13_RXDATA_M     (q2q3_xpipe_pipe_ch13_rxdata_m),
      .XPIPE_PIPE_CH13_RXELECIDLE_M (q2q3_xpipe_pipe_ch13_rxelecidle_m),
      .XPIPE_PIPE_CH13_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch13_rxstartblock_m),
      .XPIPE_PIPE_CH13_RXSTATUS_M   (q2q3_xpipe_pipe_ch13_rxstatus_m),
      .XPIPE_PIPE_CH13_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch13_rxsyncheader_m),
      .XPIPE_PIPE_CH13_RXVALID_M    (q2q3_xpipe_pipe_ch13_rxvalid_m),
      .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch13_txdetectrxloopback_m),

      .XPIPE_PIPE_CH14_PHYSTATUS    (q1q2_xpipe_pipe_ch14_phystatus_m),
      .XPIPE_PIPE_CH14_RXCHARISK    (q1q2_xpipe_pipe_ch14_rxcharisk_m),
      .XPIPE_PIPE_CH14_RXDATA       (q1q2_xpipe_pipe_ch14_rxdata_m), //ifcpmxpipechannel14xpiperxdata
      .XPIPE_PIPE_CH14_RXDATAVALID  (q1q2_xpipe_pipe_ch14_rxdatavalid_m),
      .XPIPE_PIPE_CH14_RXELECIDLE   (q1q2_xpipe_pipe_ch14_rxelecidle_m),
      .XPIPE_PIPE_CH14_RXSTARTBLOCK (q1q2_xpipe_pipe_ch14_rxstartblock_m),
      .XPIPE_PIPE_CH14_RXSTATUS     (q1q2_xpipe_pipe_ch14_rxstatus_m),
      .XPIPE_PIPE_CH14_RXSYNCHEADER (q1q2_xpipe_pipe_ch14_rxsyncheader_m),
      .XPIPE_PIPE_CH14_RXVALID      (q1q2_xpipe_pipe_ch14_rxvalid_m),
      .XPIPE_PIPE_CH14_POWERDOWN    (q1q2_xpipe_pipe_ch14_powerdown_m),
      .XPIPE_PIPE_CH14_RXPOLARITY   (q1q2_xpipe_pipe_ch14_rxpolarity_m),
      .XPIPE_PIPE_CH14_RXTERMINATION(q1q2_xpipe_pipe_ch14_rxtermination_m),
      .XPIPE_PIPE_CH14_TXCHARISK    (q1q2_xpipe_pipe_ch14_txcharisk_m),
      .XPIPE_PIPE_CH14_TXCOMPLIANCE (q1q2_xpipe_pipe_ch14_txcompliance_m),
      .XPIPE_PIPE_CH14_TXDATA       (q1q2_xpipe_pipe_ch14_txdata_m),
      .XPIPE_PIPE_CH14_TXDATAVALID  (q1q2_xpipe_pipe_ch14_txdatavalid_m),
      .XPIPE_PIPE_CH14_TXDEEMPH     (q1q2_xpipe_pipe_ch14_txdeemph_m),
      .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch14_txdetectrxloopback_m),
      .XPIPE_PIPE_CH14_TXELECIDLE   (q1q2_xpipe_pipe_ch14_txelecidle_m),
      .XPIPE_PIPE_CH14_TXMAINCURSOR (q1q2_xpipe_pipe_ch14_txmaincursor_m),
      .XPIPE_PIPE_CH14_TXMARGIN     (q1q2_xpipe_pipe_ch14_txmargin_m),
      .XPIPE_PIPE_CH14_TXPOSTCURSOR (q1q2_xpipe_pipe_ch14_txpostcursor_m),
      .XPIPE_PIPE_CH14_TXPRECURSOR  (q1q2_xpipe_pipe_ch14_txprecursor_m),
      .XPIPE_PIPE_CH14_TXSTARTBLOCK (q1q2_xpipe_pipe_ch14_txstartblock_m),
      .XPIPE_PIPE_CH14_TXSWING      (q1q2_xpipe_pipe_ch14_txswing_m),
      .XPIPE_PIPE_CH14_TXSYNCHEADER (q1q2_xpipe_pipe_ch14_txsyncheader_m),

      .XPIPE_PIPE_CH14_POWERDOWN_M  (q2q3_xpipe_pipe_ch14_powerdown_m),
      .XPIPE_PIPE_CH14_RXPOLARITY_M (q2q3_xpipe_pipe_ch14_rxpolarity_m),
      .XPIPE_PIPE_CH14_RXTERMINATION_M(q2q3_xpipe_pipe_ch14_rxtermination_m),
      .XPIPE_PIPE_CH14_TXCHARISK_M  (q2q3_xpipe_pipe_ch14_txcharisk_m),
      .XPIPE_PIPE_CH14_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch14_txcompliance_m),
      .XPIPE_PIPE_CH14_TXDATAVALID_M(q2q3_xpipe_pipe_ch14_txdatavalid_m),
      .XPIPE_PIPE_CH14_TXDATA_M     (q2q3_xpipe_pipe_ch14_txdata_m),
      .XPIPE_PIPE_CH14_TXDEEMPH_M   (q2q3_xpipe_pipe_ch14_txdeemph_m),
      .XPIPE_PIPE_CH14_TXELECIDLE_M (q2q3_xpipe_pipe_ch14_txelecidle_m),
      .XPIPE_PIPE_CH14_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch14_txmaincursor_m),
      .XPIPE_PIPE_CH14_TXMARGIN_M   (q2q3_xpipe_pipe_ch14_txmargin_m),
      .XPIPE_PIPE_CH14_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch14_txpostcursor_m),
      .XPIPE_PIPE_CH14_TXPRECURSOR_M(q2q3_xpipe_pipe_ch14_txprecursor_m),
      .XPIPE_PIPE_CH14_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch14_txstartblock_m),
      .XPIPE_PIPE_CH14_TXSWING_M    (q2q3_xpipe_pipe_ch14_txswing_m),
      .XPIPE_PIPE_CH14_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch14_txsyncheader_m),
      .XPIPE_PIPE_CH14_PHYSTATUS_M  (q2q3_xpipe_pipe_ch14_phystatus_m),
      .XPIPE_PIPE_CH14_RXCHARISK_M  (q2q3_xpipe_pipe_ch14_rxcharisk_m),
      .XPIPE_PIPE_CH14_RXDATAVALID_M(q2q3_xpipe_pipe_ch14_rxdatavalid_m),
      .XPIPE_PIPE_CH14_RXDATA_M     (q2q3_xpipe_pipe_ch14_rxdata_m),
      .XPIPE_PIPE_CH14_RXELECIDLE_M (q2q3_xpipe_pipe_ch14_rxelecidle_m),
      .XPIPE_PIPE_CH14_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch14_rxstartblock_m),
      .XPIPE_PIPE_CH14_RXSTATUS_M   (q2q3_xpipe_pipe_ch14_rxstatus_m),
      .XPIPE_PIPE_CH14_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch14_rxsyncheader_m),
      .XPIPE_PIPE_CH14_RXVALID_M    (q2q3_xpipe_pipe_ch14_rxvalid_m),
      .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch14_txdetectrxloopback_m),

      .XPIPE_PIPE_CH15_PHYSTATUS    (q1q2_xpipe_pipe_ch15_phystatus_m),
      .XPIPE_PIPE_CH15_RXCHARISK    (q1q2_xpipe_pipe_ch15_rxcharisk_m),
      .XPIPE_PIPE_CH15_RXDATA       (q1q2_xpipe_pipe_ch15_rxdata_m), //ifcpmxpipechannel15xpiperxdata
      .XPIPE_PIPE_CH15_RXDATAVALID  (q1q2_xpipe_pipe_ch15_rxdatavalid_m),
      .XPIPE_PIPE_CH15_RXELECIDLE   (q1q2_xpipe_pipe_ch15_rxelecidle_m),
      .XPIPE_PIPE_CH15_RXSTARTBLOCK (q1q2_xpipe_pipe_ch15_rxstartblock_m),
      .XPIPE_PIPE_CH15_RXSTATUS     (q1q2_xpipe_pipe_ch15_rxstatus_m),
      .XPIPE_PIPE_CH15_RXSYNCHEADER (q1q2_xpipe_pipe_ch15_rxsyncheader_m),
      .XPIPE_PIPE_CH15_RXVALID      (q1q2_xpipe_pipe_ch15_rxvalid_m),
      .XPIPE_PIPE_CH15_POWERDOWN    (q1q2_xpipe_pipe_ch15_powerdown_m),
      .XPIPE_PIPE_CH15_RXPOLARITY   (q1q2_xpipe_pipe_ch15_rxpolarity_m),
      .XPIPE_PIPE_CH15_RXTERMINATION(q1q2_xpipe_pipe_ch15_rxtermination_m),
      .XPIPE_PIPE_CH15_TXCHARISK    (q1q2_xpipe_pipe_ch15_txcharisk_m),
      .XPIPE_PIPE_CH15_TXCOMPLIANCE (q1q2_xpipe_pipe_ch15_txcompliance_m),
      .XPIPE_PIPE_CH15_TXDATA       (q1q2_xpipe_pipe_ch15_txdata_m),
      .XPIPE_PIPE_CH15_TXDATAVALID  (q1q2_xpipe_pipe_ch15_txdatavalid_m),
      .XPIPE_PIPE_CH15_TXDEEMPH     (q1q2_xpipe_pipe_ch15_txdeemph_m),
      .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK(q1q2_xpipe_pipe_ch15_txdetectrxloopback_m),
      .XPIPE_PIPE_CH15_TXELECIDLE   (q1q2_xpipe_pipe_ch15_txelecidle_m),
      .XPIPE_PIPE_CH15_TXMAINCURSOR (q1q2_xpipe_pipe_ch15_txmaincursor_m),
      .XPIPE_PIPE_CH15_TXMARGIN     (q1q2_xpipe_pipe_ch15_txmargin_m),
      .XPIPE_PIPE_CH15_TXPOSTCURSOR (q1q2_xpipe_pipe_ch15_txpostcursor_m),
      .XPIPE_PIPE_CH15_TXPRECURSOR  (q1q2_xpipe_pipe_ch15_txprecursor_m),
      .XPIPE_PIPE_CH15_TXSTARTBLOCK (q1q2_xpipe_pipe_ch15_txstartblock_m),
      .XPIPE_PIPE_CH15_TXSWING      (q1q2_xpipe_pipe_ch15_txswing_m),
      .XPIPE_PIPE_CH15_TXSYNCHEADER (q1q2_xpipe_pipe_ch15_txsyncheader_m),

      .XPIPE_PIPE_CH15_POWERDOWN_M  (q2q3_xpipe_pipe_ch15_powerdown_m),
      .XPIPE_PIPE_CH15_RXPOLARITY_M (q2q3_xpipe_pipe_ch15_rxpolarity_m),
      .XPIPE_PIPE_CH15_RXTERMINATION_M(q2q3_xpipe_pipe_ch15_rxtermination_m),
      .XPIPE_PIPE_CH15_TXCHARISK_M  (q2q3_xpipe_pipe_ch15_txcharisk_m),
      .XPIPE_PIPE_CH15_TXCOMPLIANCE_M(q2q3_xpipe_pipe_ch15_txcompliance_m),
      .XPIPE_PIPE_CH15_TXDATAVALID_M(q2q3_xpipe_pipe_ch15_txdatavalid_m),
      .XPIPE_PIPE_CH15_TXDATA_M     (q2q3_xpipe_pipe_ch15_txdata_m),
      .XPIPE_PIPE_CH15_TXDEEMPH_M   (q2q3_xpipe_pipe_ch15_txdeemph_m),
      .XPIPE_PIPE_CH15_TXELECIDLE_M (q2q3_xpipe_pipe_ch15_txelecidle_m),
      .XPIPE_PIPE_CH15_TXMAINCURSOR_M(q2q3_xpipe_pipe_ch15_txmaincursor_m),
      .XPIPE_PIPE_CH15_TXMARGIN_M   (q2q3_xpipe_pipe_ch15_txmargin_m),
      .XPIPE_PIPE_CH15_TXPOSTCURSOR_M(q2q3_xpipe_pipe_ch15_txpostcursor_m),
      .XPIPE_PIPE_CH15_TXPRECURSOR_M(q2q3_xpipe_pipe_ch15_txprecursor_m),
      .XPIPE_PIPE_CH15_TXSTARTBLOCK_M(q2q3_xpipe_pipe_ch15_txstartblock_m),
      .XPIPE_PIPE_CH15_TXSWING_M    (q2q3_xpipe_pipe_ch15_txswing_m),
      .XPIPE_PIPE_CH15_TXSYNCHEADER_M(q2q3_xpipe_pipe_ch15_txsyncheader_m),
      .XPIPE_PIPE_CH15_PHYSTATUS_M  (q2q3_xpipe_pipe_ch15_phystatus_m),
      .XPIPE_PIPE_CH15_RXCHARISK_M  (q2q3_xpipe_pipe_ch15_rxcharisk_m),
      .XPIPE_PIPE_CH15_RXDATAVALID_M(q2q3_xpipe_pipe_ch15_rxdatavalid_m),
      .XPIPE_PIPE_CH15_RXDATA_M     (q2q3_xpipe_pipe_ch15_rxdata_m),
      .XPIPE_PIPE_CH15_RXELECIDLE_M (q2q3_xpipe_pipe_ch15_rxelecidle_m),
      .XPIPE_PIPE_CH15_RXSTARTBLOCK_M(q2q3_xpipe_pipe_ch15_rxstartblock_m),
      .XPIPE_PIPE_CH15_RXSTATUS_M   (q2q3_xpipe_pipe_ch15_rxstatus_m),
      .XPIPE_PIPE_CH15_RXSYNCHEADER_M(q2q3_xpipe_pipe_ch15_rxsyncheader_m),
      .XPIPE_PIPE_CH15_RXVALID_M    (q2q3_xpipe_pipe_ch15_rxvalid_m),
      .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK_M(q2q3_xpipe_pipe_ch15_txdetectrxloopback_m)
    );

  end

  if ((C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH > 8) || (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE1_CONTROLLER_ENABLE > 0 && C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH > 4)) begin

    XPIPE_QUAD #( .XPIPE_LOC(C_XPIPE_3_LOC),
      .XPIPE_MODE        (C_XPIPE_3_MODE),
      .XPIPE_RSVD        (C_XPIPE_3_RSVD),
      .XPIPE_LINK0_CFG   (C_XPIPE_3_LINK0_CFG),
      .XPIPE_LINK1_CFG   (C_XPIPE_3_LINK1_CFG),
      .XPIPE_CLK_CFG     (C_XPIPE_3_CLK_CFG),
      .XPIPE_CLKDLY_CFG  (C_XPIPE_3_CLKDLY_CFG),
      .XPIPE_REG_CFG     (C_XPIPE_3_REG_CFG))
    XPIPE_QUAD3_inst (
      .XPIPE_GT_OUTCLK(q2q3_xpipe_gt_outclk_m),
      .XPIPE_GT_OUTCLK_1(q2q3_xpipe_gt_outclk_m_1),
      .XPIPE_GT_RXOUTCLK(q2q3_xpipe_gt_rxoutclk_m),
      .XPIPE_GT_RXUSRCLK(q2q3_xpipe_gt_rxusrclk_m),
      .XPIPE_GT_PIPECLK(q2q3_xpipe_gt_pipeclk_m),
      .XPIPE_GT_PIPECLK_1(q2q3_xpipe_gt_pipeclk_m_1),

      .XPIPE_PHYESMADAPTSAVE(q2q3_xpipe_phyesmadaptsave_m),
      .XPIPE_PHYESMADAPTSAVE_1(q2q3_xpipe_phyesmadaptsave_m_1),
      .XPIPE_PHYESMADAPTSAVE_M(q3q4_xpipe_phyesmadaptsave_m),
      .XPIPE_PHYESMADAPTSAVE_M_1(q3q4_xpipe_phyesmadaptsave_m_1),

      .XPIPE_BUFGTCE(q2q3_xpipe_bufgtce_m),
      .XPIPE_BUFGTCE_1(q2q3_xpipe_bufgtce_m_1),
      .XPIPE_BUFGTCE_MASK(q2q3_xpipe_bufgtce_mask_m),
      .XPIPE_BUFGTCE_MASK_1(q2q3_xpipe_bufgtce_mask_m_1),
      .XPIPE_BUFGTDIV(q2q3_xpipe_bufgtdiv_m),
      .XPIPE_BUFGTDIV_1(q2q3_xpipe_bufgtdiv_m_1),
      .XPIPE_BUFGTRST(q2q3_xpipe_bufgtrst_m),
      .XPIPE_BUFGTRST_1(q2q3_xpipe_bufgtrst_m_1),
      .XPIPE_BUFGTRST_MASK(q2q3_xpipe_bufgtrst_mask_m),
      .XPIPE_BUFGTRST_MASK_1(q2q3_xpipe_bufgtrst_mask_m_1),

      .XPIPE_PCIE_PERST_N     (q2q3_xpipe_pcie_perst_n_m),
      .XPIPE_PCIE_PERST_N_1   (q2q3_xpipe_pcie_perst_n_m_1),
      .XPIPE_PCIE_PERST_N_M   (q3q4_xpipe_pcie_perst_n_m),
      .XPIPE_PCIE_PERST_N_M_1 (q3q4_xpipe_pcie_perst_n_m_1),
      .XPIPE_PCIE_RATE        (q2q3_xpipe_pcie_rate_m),
      .XPIPE_PCIE_RATE_1      (q2q3_xpipe_pcie_rate_m_1),
      .XPIPE_PCIE_RATE_M      (q3q4_xpipe_pcie_rate_m),
      .XPIPE_PCIE_RATE_M_1    (q3q4_xpipe_pcie_rate_m_1),

      .XPIPE_GT_OUTCLK_M(q3q4_xpipe_gt_outclk_m),
      .XPIPE_GT_OUTCLK_M_1(q3q4_xpipe_gt_outclk_m_1),
      .XPIPE_GT_RXOUTCLK_M(q3q4_xpipe_gt_rxoutclk_m),
      .XPIPE_GT_RXUSRCLK_M(q3q4_xpipe_gt_rxusrclk_m),
      .XPIPE_GT_PIPECLK_M(q3q4_xpipe_gt_pipeclk_m),
      .XPIPE_GT_PIPECLK_M_1(q3q4_xpipe_gt_pipeclk_m_1),
      .XPIPE_BUFGTCE_M(q3q4_xpipe_bufgtce_m),
      .XPIPE_BUFGTCE_MASK_M(q3q4_xpipe_bufgtce_mask_m),
      .XPIPE_BUFGTCE_MASK_M_1(q3q4_xpipe_bufgtce_mask_m_1),
      .XPIPE_BUFGTCE_M_1(q3q4_xpipe_bufgtce_m_1),
      .XPIPE_BUFGTDIV_M(q3q4_xpipe_bufgtdiv_m),
      .XPIPE_BUFGTDIV_M_1(q3q4_xpipe_bufgtdiv_m_1),
      .XPIPE_BUFGTRST_M(q3q4_xpipe_bufgtrst_m),
      .XPIPE_BUFGTRST_MASK_M(q3q4_xpipe_bufgtrst_mask_m),
      .XPIPE_BUFGTRST_MASK_M_1(q3q4_xpipe_bufgtrst_mask_m_1),
      .XPIPE_BUFGTRST_M_1(q3q4_xpipe_bufgtrst_m_1),

      .XPIPE_PHYREADY_FR_BOT_M(q3q4_xpipe_phyready_fr_bot_m),
      .XPIPE_PHYREADY_TO_BOT(q2q3_xpipe_phyready_to_bot_m),
      .XPIPE_PHY_READY(q2q3_xpipe_phy_ready_m),
      .XPIPE_PHY_READY_1(q2q3_xpipe_phy_ready_m_1),
      .XPIPE_PHYREADY_FR_BOT(q2q3_xpipe_phyready_fr_bot_m),
      .XPIPE_PHYREADY_TO_BOT_M(q3q4_xpipe_phyready_to_bot_m),
      .XPIPE_PHY_READY_M(q3q4_xpipe_phy_ready_m),
      .XPIPE_PHY_READY_M_1(q3q4_xpipe_phy_ready_m_1),

      .ALTCLK_M     (q3_altclk_m),
      .APB3PADDR_M  (q3_apb3paddr_m),
      .APB3CLK_M    (q3_apb3clk_m),
      .AXISCLK_M    (q3_axisclk_m),
      .APB3PENABLE_M(q3_apb3penable_m),
      .APB3PRESETN_M(q3_apb3presetn_m),
      .APB3PSEL_M   (q3_apb3psel_m),
      .APB3PWDATA_M (q3_apb3pwdata_m),
      .APB3PWRITE_M (q3_apb3pwrite_m),
      .BGBYPASSB_M  (q3_bgbypassb_m),

      .BGMONITORENB_M     (q3_bgmonitorenb_m),
      .BGPDB_M            (q3_bgpdb_m),
      .BGRCALOVRDENB_M    (q3_bgrcalovrdenb_m),
      .BGRCALOVRD_M       (q3_bgrcalovrd_m),
      .CH0_CDRBMCDRREQ_M  (ch12_cdrbmcdrreq_m),
      .CH0_RXUSRCLK_M     (ch12_rxusrclk_m),
      .CH0_RXOUTCLK_M     (ch12_rxoutclk_m),
      .CH0_CDRFREQOS_M    (ch12_cdrfreqos_m),
      .CH0_CDRINCPCTRL_M  (ch12_cdrincpctrl_m),
      .CH0_CDRSTEPDIR_M   (ch12_cdrstepdir_m),
      .CH0_CDRSTEPSQ_M    (ch12_cdrstepsq_m),
      .CH0_CDRSTEPSX_M    (ch12_cdrstepsx_m),
    //.CH0_CFOKOVWRFINISH_M   (ch12_cfokovwrfinish_m),
    //.CH0_CFOKOVWRPULSE_M    (ch12_cfokovwrpulse_m),
    //.CH0_CFOKOVWRSTART_M    (ch12_cfokovwrstart_m),
      .CH0_CLKRSVD0_M         (ch12_clkrsvd0_m),
      .CH0_CLKRSVD1_M         (ch12_clkrsvd1_m),
      .CH0_DMONFIFORESET_M    (ch12_dmonfiforeset_m),
      .CH0_DMONITORCLK_M      (ch12_dmonitorclk_m),
      .CH0_EYESCANRESET_M     (ch12_eyescanreset_m),
      .CH0_EYESCANTRIGGER_M   (ch12_eyescantrigger_m),
      .CH0_GTRSVD_M           (ch12_gtrsvd_m),
      .CH0_GTRXRESET_M        (ch12_gtrxreset_m),
      .CH0_GTTXRESET_M        (ch12_gttxreset_m),
      .CH0_HSDPPCSRESET_M     (ch12_hsdppcsreset_m),
      .CH0_ILORESETMASK_M     (ch12_iloresetmask_m),
      .CH0_ILORESET_M         (ch12_iloreset_m),
      .CH0_LOOPBACK_M         (ch12_loopback_m),
      .CH0_PCIERSTB_M         (ch12_pcierstb_m),
      .CH0_PCSRSVDIN_M        (ch12_pcsrsvdin_m),
      .CH0_PHYESMADAPTSAVE_M  (ch12_phyesmadaptsave_m),
      .CH0_RXCDRHOLD_M        (ch12_rxcdrhold_m),
      .CH0_RXCDROVRDEN_M      (ch12_rxcdrovrden_m),
      .CH0_RXCDRRESET_M       (ch12_rxcdrreset_m),
      .CH0_RXCHBONDI_M        (ch12_rxchbondi_m),
      .CH0_RXDAPICODEOVRDEN_M (ch12_rxdapicodeovrden_m),
      .CH0_RXDAPICODERESET_M  (ch12_rxdapicodereset_m),
      .CH0_RXDLYALIGNREQ_M    (ch12_rxdlyalignreq_m),
      .CH0_RXEQTRAINING_M     (ch12_rxeqtraining_m),
      .CH0_RXGEARBOXSLIP_M    (ch12_rxgearboxslip_m),
      .CH0_RXLATCLK_M         (ch12_rxlatclk_m),
      .CH0_RXLPMEN_M          (ch12_rxlpmen_m),
      .CH0_RXMLDCHAINDONE_M   (ch12_rxmldchaindone_m),
      .CH0_RXMLDCHAINREQ_M    (ch12_rxmldchainreq_m),
      .CH0_RXMLFINEALIGNREQ_M (ch12_rxmlfinealignreq_m),
      .CH0_RXOOBRESET_M       (ch12_rxoobreset_m),
      .CH0_RXPCSRESETMASK_M   (ch12_rxpcsresetmask_m),
      .CH0_RXPD_M             (ch12_rxpd_m),
      .CH0_RXPHALIGNREQ_M     (ch12_rxphalignreq_m),
      .CH0_RXPHALIGNRESETMASK_M(ch12_rxphalignresetmask_m),
      .CH0_RXPHDLYPD_M        (ch12_rxphdlypd_m),
      .CH0_RXPHDLYRESET_M     (ch12_rxphdlyreset_m),
      .CH0_RXPHSETINITREQ_M   (ch12_rxphsetinitreq_m),
      .CH0_RXPHSHIFT180_M     (ch12_rxphshift180_m),
      .CH0_RXPMARESETMASK_M   (ch12_rxpmaresetmask_m),
      .CH0_RXPOLARITY_M       (ch12_rxpolarity_m),
      .CH0_RXPRBSCNTRESET_M   (ch12_rxprbscntreset_m),
      .CH0_RXPRBSSEL_M        (ch12_rxprbssel_m),
      .CH0_RXPROGDIVRESET_M   (ch12_rxprogdivreset_m),
      .CH0_RXRATE_M           (ch12_rxrate_m),
      .CH0_RXRESETMODE_M      (ch12_rxresetmode_m),
      .CH0_RXSLIDE_M          (ch12_rxslide_m),
      .CH0_RXSYNCALLIN_M      (ch12_rxsyncallin_m),
      .CH0_RXTERMINATION_M    (ch12_rxtermination_m),
      .CH0_RXUSERRDY_M        (ch12_rxuserrdy_m),
      .CH0_TSTIN_M            (ch12_tstin_m),
      .CH0_TXCOMINIT_M        (ch12_txcominit_m),
      .CH0_TXCOMSAS_M         (ch12_txcomsas_m),
      .CH0_TXCOMWAKE_M        (ch12_txcomwake_m),
      .CH0_TXCTRL0_M          (ch12_txctrl0_m),
      .CH0_TXCTRL1_M          (ch12_txctrl1_m),
      .CH0_TXCTRL2_M          (ch12_txctrl2_m),
      .CH0_TXDAPICODEOVRDEN_M (ch12_txdapicodeovrden_m),
      .CH0_TXDAPICODERESET_M  (ch12_txdapicodereset_m),
      .CH0_TXDATAEXTENDRSVD_M (ch12_txdataextendrsvd_m),
      .CH0_TXDATA_M           (ch12_txdata_m),
      .CH0_TXDEEMPH_M         (ch12_txdeemph_m),
      .CH0_TXDETECTRX_M       (ch12_txdetectrx_m),
      .CH0_TXDIFFCTRL_M       (ch12_txdiffctrl_m),
      .CH0_TXDLYALIGNREQ_M    (ch12_txdlyalignreq_m),
      .CH0_TXELECIDLE_M       (ch12_txelecidle_m),
      .CH0_TXHEADER_M         (ch12_txheader_m),
      .CH0_TXINHIBIT_M        (ch12_txinhibit_m),
      .CH0_TXLATCLK_M         (ch12_txlatclk_m),
      .CH0_TXMAINCURSOR_M     (ch12_txmaincursor_m),
      .CH0_TXMARGIN_M         (ch12_txmargin_m),
      .CH0_TXMLDCHAINDONE_M   (ch12_txmldchaindone_m),
      .CH0_TXMLDCHAINREQ_M    (ch12_txmldchainreq_m),
      .CH0_TXONESZEROS_M      (ch12_txoneszeros_m),
      .CH0_TXPAUSEDELAYALIGN_M(ch12_txpausedelayalign_m),
      .CH0_TXPCSRESETMASK_M   (ch12_txpcsresetmask_m),
      .CH0_TXPD_M             (ch12_txpd_m),
      .CH0_TXPHALIGNREQ_M     (ch12_txphalignreq_m),
      .CH0_TXPHALIGNRESETMASK_M(ch12_txphalignresetmask_m),
      .CH0_TXPHDLYPD_M        (ch12_txphdlypd_m),
      .CH0_TXPHDLYRESET_M     (ch12_txphdlyreset_m),
      .CH0_TXPHDLYTSTCLK_M    (ch12_txphdlytstclk_m),
      .CH0_TXPHSETINITREQ_M   (ch12_txphsetinitreq_m),
      .CH0_TXPHSHIFT180_M     (ch12_txphshift180_m),
      .CH0_TXPICODEOVRDEN_M   (ch12_txpicodeovrden_m),
      .CH0_TXPICODERESET_M    (ch12_txpicodereset_m),
      .CH0_TXPIPPMEN_M        (ch12_txpippmen_m),
      .CH0_TXPIPPMSTEPSIZE_M  (ch12_txpippmstepsize_m),
      .CH0_TXPISOPD_M         (ch12_txpisopd_m),
      .CH0_TXPMARESETMASK_M   (ch12_txpmaresetmask_m),
      .CH0_TXPOLARITY_M       (ch12_txpolarity_m),
      .CH0_TXPOSTCURSOR_M     (ch12_txpostcursor_m),
      .CH0_TXPRBSFORCEERR_M   (ch12_txprbsforceerr_m),
      .CH0_TXPRBSSEL_M        (ch12_txprbssel_m),
      .CH0_TXPRECURSOR_M      (ch12_txprecursor_m),
      .CH0_TXPROGDIVRESET_M   (ch12_txprogdivreset_m),
      .CH0_TXRATE_M           (ch12_txrate_m),
      .CH0_TXRESETMODE_M      (ch12_txresetmode_m),
      .CH0_TXSEQUENCE_M       (ch12_txsequence_m),
      .CH0_TXSWING_M          (ch12_txswing_m),
      .CH0_TXSYNCALLIN_M      (ch12_txsyncallin_m),
      .CH0_TXUSERRDY_M        (ch12_txuserrdy_m),
      .CH0_TXUSRCLK_M         (ch12_txusrclk_m),
      .CH1_CDRBMCDRREQ_M      (ch13_cdrbmcdrreq_m),
      .CH1_CDRFREQOS_M        (ch13_cdrfreqos_m),
      .CH1_CDRINCPCTRL_M      (ch13_cdrincpctrl_m),
      .CH1_CDRSTEPDIR_M       (ch13_cdrstepdir_m),
      .CH1_CDRSTEPSQ_M        (ch13_cdrstepsq_m),
      .CH1_CDRSTEPSX_M        (ch13_cdrstepsx_m),
    //.CH1_CFOKOVWRFINISH_M   (ch13_cfokovwrfinish_m),
    //.CH1_CFOKOVWRPULSE_M    (ch13_cfokovwrpulse_m),
    //.CH1_CFOKOVWRSTART_M    (ch13_cfokovwrstart_m),
      .CH1_CLKRSVD0_M         (ch13_clkrsvd0_m),
      .CH1_CLKRSVD1_M         (ch13_clkrsvd1_m),
      .CH1_DMONFIFORESET_M    (ch13_dmonfiforeset_m),
      .CH1_DMONITORCLK_M      (ch13_dmonitorclk_m),
      .CH1_EYESCANRESET_M     (ch13_eyescanreset_m),
      .CH1_EYESCANTRIGGER_M   (ch13_eyescantrigger_m),
      .CH1_GTRSVD_M           (ch13_gtrsvd_m),
      .CH1_GTRXRESET_M        (ch13_gtrxreset_m),
      .CH1_GTTXRESET_M        (ch13_gttxreset_m),
      .CH1_HSDPPCSRESET_M     (ch13_hsdppcsreset_m),
      .CH1_ILORESETMASK_M     (ch13_iloresetmask_m),
      .CH1_ILORESET_M         (ch13_iloreset_m),
      .CH1_LOOPBACK_M         (ch13_loopback_m),
      .CH1_PCIERSTB_M         (ch13_pcierstb_m),
      .CH1_PCSRSVDIN_M        (ch13_pcsrsvdin_m),
      .CH1_PHYESMADAPTSAVE_M  (ch13_phyesmadaptsave_m),
      .CH1_RXCDRHOLD_M        (ch13_rxcdrhold_m),
      .CH1_RXCDROVRDEN_M      (ch13_rxcdrovrden_m),
      .CH1_RXCDRRESET_M       (ch13_rxcdrreset_m),
      .CH1_RXCHBONDI_M        (ch13_rxchbondi_m),
      .CH1_RXDAPICODEOVRDEN_M (ch13_rxdapicodeovrden_m),
      .CH1_RXDAPICODERESET_M  (ch13_rxdapicodereset_m),
      .CH1_RXDLYALIGNREQ_M    (ch13_rxdlyalignreq_m),
      .CH1_RXEQTRAINING_M     (ch13_rxeqtraining_m),
      .CH1_RXGEARBOXSLIP_M    (ch13_rxgearboxslip_m),
      .CH1_RXLATCLK_M         (ch13_rxlatclk_m),
      .CH1_RXLPMEN_M          (ch13_rxlpmen_m),
      .CH1_RXMLDCHAINDONE_M   (ch13_rxmldchaindone_m),
      .CH1_RXMLDCHAINREQ_M    (ch13_rxmldchainreq_m),
      .CH1_RXMLFINEALIGNREQ_M (ch13_rxmlfinealignreq_m),
      .CH1_RXOOBRESET_M       (ch13_rxoobreset_m),
      .CH1_RXPCSRESETMASK_M   (ch13_rxpcsresetmask_m),
      .CH1_RXPD_M             (ch13_rxpd_m),
      .CH1_RXPHALIGNREQ_M     (ch13_rxphalignreq_m),
      .CH1_RXPHALIGNRESETMASK_M(ch13_rxphalignresetmask_m),
      .CH1_RXPHDLYPD_M        (ch13_rxphdlypd_m),
      .CH1_RXPHDLYRESET_M     (ch13_rxphdlyreset_m),
      .CH1_RXPHSETINITREQ_M   (ch13_rxphsetinitreq_m),
      .CH1_RXPHSHIFT180_M     (ch13_rxphshift180_m),
      .CH1_RXPMARESETMASK_M   (ch13_rxpmaresetmask_m),
      .CH1_RXPOLARITY_M       (ch13_rxpolarity_m),
      .CH1_RXPRBSCNTRESET_M   (ch13_rxprbscntreset_m),
      .CH1_RXPRBSSEL_M        (ch13_rxprbssel_m),
      .CH1_RXPROGDIVRESET_M   (ch13_rxprogdivreset_m),
      .CH1_RXRATE_M           (ch13_rxrate_m),
      .CH1_RXRESETMODE_M      (ch13_rxresetmode_m),
      .CH1_RXSLIDE_M          (ch13_rxslide_m),
      .CH1_RXSYNCALLIN_M      (ch13_rxsyncallin_m),
      .CH1_RXTERMINATION_M    (ch13_rxtermination_m),
      .CH1_RXUSERRDY_M        (ch13_rxuserrdy_m),
      .CH1_RXUSRCLK_M         (ch13_rxusrclk_m),
      .CH1_TSTIN_M            (ch13_tstin_m),
      .CH1_TXCOMINIT_M        (ch13_txcominit_m),
      .CH1_TXCOMSAS_M         (ch13_txcomsas_m),
      .CH1_TXCOMWAKE_M        (ch13_txcomwake_m),
      .CH1_TXCTRL0_M          (ch13_txctrl0_m),
      .CH1_TXCTRL1_M          (ch13_txctrl1_m),
      .CH1_TXCTRL2_M          (ch13_txctrl2_m),
      .CH1_TXDAPICODEOVRDEN_M (ch13_txdapicodeovrden_m),
      .CH1_TXDAPICODERESET_M  (ch13_txdapicodereset_m),
      .CH1_TXDATAEXTENDRSVD_M (ch13_txdataextendrsvd_m),
      .CH1_TXDATA_M           (ch13_txdata_m),
      .CH1_TXDEEMPH_M         (ch13_txdeemph_m),
      .CH1_TXDETECTRX_M       (ch13_txdetectrx_m),
      .CH1_TXDIFFCTRL_M       (ch13_txdiffctrl_m),
      .CH1_TXDLYALIGNREQ_M    (ch13_txdlyalignreq_m),
      .CH1_TXELECIDLE_M       (ch13_txelecidle_m),
      .CH1_TXHEADER_M         (ch13_txheader_m),
      .CH1_TXINHIBIT_M        (ch13_txinhibit_m),
      .CH1_TXLATCLK_M         (ch13_txlatclk_m),
      .CH1_TXMAINCURSOR_M     (ch13_txmaincursor_m),
      .CH1_TXMARGIN_M         (ch13_txmargin_m),
      .CH1_TXMLDCHAINDONE_M   (ch13_txmldchaindone_m),
      .CH1_TXMLDCHAINREQ_M    (ch13_txmldchainreq_m),
      .CH1_TXONESZEROS_M      (ch13_txoneszeros_m),
      .CH1_TXPAUSEDELAYALIGN_M(ch13_txpausedelayalign_m),
      .CH1_TXPCSRESETMASK_M   (ch13_txpcsresetmask_m),
      .CH1_TXPD_M             (ch13_txpd_m),
      .CH1_TXPHALIGNREQ_M     (ch13_txphalignreq_m),
      .CH1_TXPHALIGNRESETMASK_M(ch13_txphalignresetmask_m),
      .CH1_TXPHDLYPD_M        (ch13_txphdlypd_m),
      .CH1_TXPHDLYRESET_M     (ch13_txphdlyreset_m),
      .CH1_TXPHDLYTSTCLK_M    (ch13_txphdlytstclk_m),
      .CH1_TXPHSETINITREQ_M   (ch13_txphsetinitreq_m),
      .CH1_TXPHSHIFT180_M     (ch13_txphshift180_m),
      .CH1_TXPICODEOVRDEN_M   (ch13_txpicodeovrden_m),
      .CH1_TXPICODERESET_M    (ch13_txpicodereset_m),
      .CH1_TXPIPPMEN_M        (ch13_txpippmen_m),
      .CH1_TXPIPPMSTEPSIZE_M  (ch13_txpippmstepsize_m),
      .CH1_TXPISOPD_M         (ch13_txpisopd_m),
      .CH1_TXPMARESETMASK_M   (ch13_txpmaresetmask_m),
      .CH1_TXPOLARITY_M       (ch13_txpolarity_m),
      .CH1_TXPOSTCURSOR_M     (ch13_txpostcursor_m),
      .CH1_TXPRBSFORCEERR_M   (ch13_txprbsforceerr_m),
      .CH1_TXPRBSSEL_M        (ch13_txprbssel_m),
      .CH1_TXPRECURSOR_M      (ch13_txprecursor_m),
      .CH1_TXPROGDIVRESET_M   (ch13_txprogdivreset_m),
      .CH1_TXRATE_M           (ch13_txrate_m),
      .CH1_TXRESETMODE_M      (ch13_txresetmode_m),
      .CH1_TXSEQUENCE_M       (ch13_txsequence_m),
      .CH1_TXSWING_M          (ch13_txswing_m),
      .CH1_TXSYNCALLIN_M      (ch13_txsyncallin_m),
      .CH1_TXUSERRDY_M        (ch13_txuserrdy_m),
      .CH1_TXUSRCLK_M         (ch13_txusrclk_m),
      .CH2_CDRBMCDRREQ_M      (ch14_cdrbmcdrreq_m),
      .CH2_CDRFREQOS_M        (ch14_cdrfreqos_m),
      .CH2_CDRINCPCTRL_M      (ch14_cdrincpctrl_m),
      .CH2_CDRSTEPDIR_M       (ch14_cdrstepdir_m),
      .CH2_CDRSTEPSQ_M        (ch14_cdrstepsq_m),
      .CH2_CDRSTEPSX_M        (ch14_cdrstepsx_m),
    //.CH2_CFOKOVWRFINISH_M   (ch14_cfokovwrfinish_m),
    //.CH2_CFOKOVWRPULSE_M    (ch14_cfokovwrpulse_m),
    //.CH2_CFOKOVWRSTART_M    (ch14_cfokovwrstart_m),
      .CH2_CLKRSVD0_M         (ch14_clkrsvd0_m),
      .CH2_CLKRSVD1_M         (ch14_clkrsvd1_m),
      .CH2_DMONFIFORESET_M    (ch14_dmonfiforeset_m),
      .CH2_DMONITORCLK_M      (ch14_dmonitorclk_m),
      .CH2_EYESCANRESET_M     (ch14_eyescanreset_m),
      .CH2_EYESCANTRIGGER_M   (ch14_eyescantrigger_m),
      .CH2_GTRSVD_M           (ch14_gtrsvd_m),
      .CH2_GTRXRESET_M        (ch14_gtrxreset_m),
      .CH2_GTTXRESET_M        (ch14_gttxreset_m),
      .CH2_HSDPPCSRESET_M     (ch14_hsdppcsreset_m),
      .CH2_ILORESETMASK_M     (ch14_iloresetmask_m),
      .CH2_ILORESET_M         (ch14_iloreset_m),
      .CH2_LOOPBACK_M         (ch14_loopback_m),
      .CH2_PCIERSTB_M         (ch14_pcierstb_m),
      .CH2_PCSRSVDIN_M        (ch14_pcsrsvdin_m),
      .CH2_PHYESMADAPTSAVE_M  (ch14_phyesmadaptsave_m),
      .CH2_RXCDRHOLD_M        (ch14_rxcdrhold_m),
      .CH2_RXCDROVRDEN_M      (ch14_rxcdrovrden_m),
      .CH2_RXCDRRESET_M       (ch14_rxcdrreset_m),
      .CH2_RXCHBONDI_M        (ch14_rxchbondi_m),
      .CH2_RXDAPICODEOVRDEN_M (ch14_rxdapicodeovrden_m),
      .CH2_RXDAPICODERESET_M  (ch14_rxdapicodereset_m),
      .CH2_RXDLYALIGNREQ_M    (ch14_rxdlyalignreq_m),
      .CH2_RXEQTRAINING_M     (ch14_rxeqtraining_m),
      .CH2_RXGEARBOXSLIP_M    (ch14_rxgearboxslip_m),
      .CH2_RXLATCLK_M         (ch14_rxlatclk_m),
      .CH2_RXLPMEN_M          (ch14_rxlpmen_m),
      .CH2_RXMLDCHAINDONE_M   (ch14_rxmldchaindone_m),
      .CH2_RXMLDCHAINREQ_M    (ch14_rxmldchainreq_m),
      .CH2_RXMLFINEALIGNREQ_M (ch14_rxmlfinealignreq_m),
      .CH2_RXOOBRESET_M       (ch14_rxoobreset_m),
      .CH2_RXPCSRESETMASK_M   (ch14_rxpcsresetmask_m),
      .CH2_RXPD_M             (ch14_rxpd_m),
      .CH2_RXPHALIGNREQ_M     (ch14_rxphalignreq_m),
      .CH2_RXPHALIGNRESETMASK_M(ch14_rxphalignresetmask_m),
      .CH2_RXPHDLYPD_M        (ch14_rxphdlypd_m),
      .CH2_RXPHDLYRESET_M     (ch14_rxphdlyreset_m),
      .CH2_RXPHSETINITREQ_M   (ch14_rxphsetinitreq_m),
      .CH2_RXPHSHIFT180_M     (ch14_rxphshift180_m),
      .CH2_RXPMARESETMASK_M   (ch14_rxpmaresetmask_m),
      .CH2_RXPOLARITY_M       (ch14_rxpolarity_m),
      .CH2_RXPRBSCNTRESET_M   (ch14_rxprbscntreset_m),
      .CH2_RXPRBSSEL_M        (ch14_rxprbssel_m),
      .CH2_RXPROGDIVRESET_M   (ch14_rxprogdivreset_m),
      .CH2_RXRATE_M           (ch14_rxrate_m),
      .CH2_RXRESETMODE_M      (ch14_rxresetmode_m),
      .CH2_RXSLIDE_M          (ch14_rxslide_m),
      .CH2_RXSYNCALLIN_M      (ch14_rxsyncallin_m),
      .CH2_RXTERMINATION_M    (ch14_rxtermination_m),
      .CH2_RXUSERRDY_M        (ch14_rxuserrdy_m),
      .CH2_RXUSRCLK_M         (ch14_rxusrclk_m),
      .CH2_TSTIN_M            (ch14_tstin_m),
      .CH2_TXCOMINIT_M        (ch14_txcominit_m),
      .CH2_TXCOMSAS_M         (ch14_txcomsas_m),
      .CH2_TXCOMWAKE_M        (ch14_txcomwake_m),
      .CH2_TXCTRL0_M          (ch14_txctrl0_m),
      .CH2_TXCTRL1_M          (ch14_txctrl1_m),
      .CH2_TXCTRL2_M          (ch14_txctrl2_m),
      .CH2_TXDAPICODEOVRDEN_M (ch14_txdapicodeovrden_m),
      .CH2_TXDAPICODERESET_M  (ch14_txdapicodereset_m),
      .CH2_TXDATAEXTENDRSVD_M (ch14_txdataextendrsvd_m),
      .CH2_TXDATA_M           (ch14_txdata_m),
      .CH2_TXDEEMPH_M         (ch14_txdeemph_m),
      .CH2_TXDETECTRX_M       (ch14_txdetectrx_m),
      .CH2_TXDIFFCTRL_M       (ch14_txdiffctrl_m),
      .CH2_TXDLYALIGNREQ_M    (ch14_txdlyalignreq_m),
      .CH2_TXELECIDLE_M       (ch14_txelecidle_m),
      .CH2_TXHEADER_M         (ch14_txheader_m),
      .CH2_TXINHIBIT_M        (ch14_txinhibit_m),
      .CH2_TXLATCLK_M         (ch14_txlatclk_m),
      .CH2_TXMAINCURSOR_M     (ch14_txmaincursor_m),
      .CH2_TXMARGIN_M         (ch14_txmargin_m),
      .CH2_TXMLDCHAINDONE_M   (ch14_txmldchaindone_m),
      .CH2_TXMLDCHAINREQ_M    (ch14_txmldchainreq_m),
      .CH2_TXONESZEROS_M      (ch14_txoneszeros_m),
      .CH2_TXPAUSEDELAYALIGN_M(ch14_txpausedelayalign_m),
      .CH2_TXPCSRESETMASK_M   (ch14_txpcsresetmask_m),
      .CH2_TXPD_M             (ch14_txpd_m),
      .CH2_TXPHALIGNREQ_M     (ch14_txphalignreq_m),
      .CH2_TXPHALIGNRESETMASK_M(ch14_txphalignresetmask_m),
      .CH2_TXPHDLYPD_M        (ch14_txphdlypd_m),
      .CH2_TXPHDLYRESET_M     (ch14_txphdlyreset_m),
      .CH2_TXPHDLYTSTCLK_M    (ch14_txphdlytstclk_m),
      .CH2_TXPHSETINITREQ_M   (ch14_txphsetinitreq_m),
      .CH2_TXPHSHIFT180_M     (ch14_txphshift180_m),
      .CH2_TXPICODEOVRDEN_M   (ch14_txpicodeovrden_m),
      .CH2_TXPICODERESET_M    (ch14_txpicodereset_m),
      .CH2_TXPIPPMEN_M        (ch14_txpippmen_m),
      .CH2_TXPIPPMSTEPSIZE_M  (ch14_txpippmstepsize_m),
      .CH2_TXPISOPD_M         (ch14_txpisopd_m),
      .CH2_TXPMARESETMASK_M   (ch14_txpmaresetmask_m),
      .CH2_TXPOLARITY_M       (ch14_txpolarity_m),
      .CH2_TXPOSTCURSOR_M     (ch14_txpostcursor_m),
      .CH2_TXPRBSFORCEERR_M   (ch14_txprbsforceerr_m),
      .CH2_TXPRBSSEL_M        (ch14_txprbssel_m),
      .CH2_TXPRECURSOR_M      (ch14_txprecursor_m),
      .CH2_TXPROGDIVRESET_M   (ch14_txprogdivreset_m),
      .CH2_TXRATE_M           (ch14_txrate_m),
      .CH2_TXRESETMODE_M      (ch14_txresetmode_m),
      .CH2_TXSEQUENCE_M       (ch14_txsequence_m),
      .CH2_TXSWING_M          (ch14_txswing_m),
      .CH2_TXSYNCALLIN_M      (ch14_txsyncallin_m),
      .CH2_TXUSERRDY_M        (ch14_txuserrdy_m),
      .CH2_TXUSRCLK_M         (ch14_txusrclk_m),
      .CH3_CDRBMCDRREQ_M      (ch15_cdrbmcdrreq_m),
      .CH3_CDRFREQOS_M        (ch15_cdrfreqos_m),
      .CH3_CDRINCPCTRL_M      (ch15_cdrincpctrl_m),
      .CH3_CDRSTEPDIR_M       (ch15_cdrstepdir_m),
      .CH3_CDRSTEPSQ_M        (ch15_cdrstepsq_m),
      .CH3_CDRSTEPSX_M        (ch15_cdrstepsx_m),
    //.CH3_CFOKOVWRFINISH_M   (ch15_cfokovwrfinish_m),
    //.CH3_CFOKOVWRPULSE_M    (ch15_cfokovwrpulse_m),
    //.CH3_CFOKOVWRSTART_M    (ch15_cfokovwrstart_m),
      .CH3_CLKRSVD0_M         (ch15_clkrsvd0_m),
      .CH3_CLKRSVD1_M         (ch15_clkrsvd1_m),
      .CH3_DMONFIFORESET_M    (ch15_dmonfiforeset_m),
      .CH3_DMONITORCLK_M      (ch15_dmonitorclk_m),
      .CH3_EYESCANRESET_M     (ch15_eyescanreset_m),
      .CH3_EYESCANTRIGGER_M   (ch15_eyescantrigger_m),
      .CH3_GTRSVD_M           (ch15_gtrsvd_m),
      .CH3_GTRXRESET_M        (ch15_gtrxreset_m),
      .CH3_GTTXRESET_M        (ch15_gttxreset_m),
      .CH3_HSDPPCSRESET_M     (ch15_hsdppcsreset_m),
      .CH3_ILORESETMASK_M     (ch15_iloresetmask_m),
      .CH3_ILORESET_M         (ch15_iloreset_m),
      .CH3_LOOPBACK_M         (ch15_loopback_m),
      .CH3_PCIERSTB_M         (ch15_pcierstb_m),
      .CH3_PCSRSVDIN_M        (ch15_pcsrsvdin_m),
      .CH3_PHYESMADAPTSAVE_M  (ch15_phyesmadaptsave_m),
      .CH3_RXCDRHOLD_M        (ch15_rxcdrhold_m),
      .CH3_RXCDROVRDEN_M      (ch15_rxcdrovrden_m),
      .CH3_RXCDRRESET_M       (ch15_rxcdrreset_m),
      .CH3_RXCHBONDI_M        (ch15_rxchbondi_m),
      .CH3_RXDAPICODEOVRDEN_M (ch15_rxdapicodeovrden_m),
      .CH3_RXDAPICODERESET_M  (ch15_rxdapicodereset_m),
      .CH3_RXDLYALIGNREQ_M    (ch15_rxdlyalignreq_m),
      .CH3_RXEQTRAINING_M     (ch15_rxeqtraining_m),
      .CH3_RXGEARBOXSLIP_M    (ch15_rxgearboxslip_m),
      .CH3_RXLATCLK_M         (ch15_rxlatclk_m),
      .CH3_RXLPMEN_M          (ch15_rxlpmen_m),
      .CH3_RXMLDCHAINDONE_M   (ch15_rxmldchaindone_m),
      .CH3_RXMLDCHAINREQ_M    (ch15_rxmldchainreq_m),
      .CH3_RXMLFINEALIGNREQ_M (ch15_rxmlfinealignreq_m),
      .CH3_RXOOBRESET_M       (ch15_rxoobreset_m),
      .CH3_RXPCSRESETMASK_M   (ch15_rxpcsresetmask_m),
      .CH3_RXPD_M             (ch15_rxpd_m),
      .CH3_RXPHALIGNREQ_M     (ch15_rxphalignreq_m),
      .CH3_RXPHALIGNRESETMASK_M(ch15_rxphalignresetmask_m),
      .CH3_RXPHDLYPD_M        (ch15_rxphdlypd_m),
      .CH3_RXPHDLYRESET_M     (ch15_rxphdlyreset_m),
      .CH3_RXPHSETINITREQ_M   (ch15_rxphsetinitreq_m),
      .CH3_RXPHSHIFT180_M     (ch15_rxphshift180_m),
      .CH3_RXPMARESETMASK_M   (ch15_rxpmaresetmask_m),
      .CH3_RXPOLARITY_M       (ch15_rxpolarity_m),
      .CH3_RXPRBSCNTRESET_M   (ch15_rxprbscntreset_m),
      .CH3_RXPRBSSEL_M        (ch15_rxprbssel_m),
      .CH3_RXPROGDIVRESET_M   (ch15_rxprogdivreset_m),
      .CH3_RXRATE_M           (ch15_rxrate_m),
      .CH3_RXRESETMODE_M      (ch15_rxresetmode_m),
      .CH3_RXSLIDE_M          (ch15_rxslide_m),
      .CH3_RXSYNCALLIN_M      (ch15_rxsyncallin_m),
      .CH3_RXTERMINATION_M    (ch15_rxtermination_m),
      .CH3_RXUSERRDY_M        (ch15_rxuserrdy_m),
      .CH3_RXUSRCLK_M         (ch15_rxusrclk_m),
      .CH3_TSTIN_M            (ch15_tstin_m),
      .CH3_TXCOMINIT_M        (ch15_txcominit_m),
      .CH3_TXCOMSAS_M         (ch15_txcomsas_m),
      .CH3_TXCOMWAKE_M        (ch15_txcomwake_m),
      .CH3_TXCTRL0_M          (ch15_txctrl0_m),
      .CH3_TXCTRL1_M          (ch15_txctrl1_m),
      .CH3_TXCTRL2_M          (ch15_txctrl2_m),
      .CH3_TXDAPICODEOVRDEN_M (ch15_txdapicodeovrden_m),
      .CH3_TXDAPICODERESET_M  (ch15_txdapicodereset_m),
      .CH3_TXDATAEXTENDRSVD_M (ch15_txdataextendrsvd_m),
      .CH3_TXDATA_M           (ch15_txdata_m),
      .CH3_TXDEEMPH_M         (ch15_txdeemph_m),
      .CH3_TXDETECTRX_M       (ch15_txdetectrx_m),
      .CH3_TXDIFFCTRL_M       (ch15_txdiffctrl_m),
      .CH3_TXDLYALIGNREQ_M    (ch15_txdlyalignreq_m),
      .CH3_TXELECIDLE_M       (ch15_txelecidle_m),
      .CH3_TXHEADER_M         (ch15_txheader_m),
      .CH3_TXINHIBIT_M        (ch15_txinhibit_m),
      .CH3_TXLATCLK_M         (ch15_txlatclk_m),
      .CH3_TXMAINCURSOR_M     (ch15_txmaincursor_m),
      .CH3_TXMARGIN_M         (ch15_txmargin_m),
      .CH3_TXMLDCHAINDONE_M   (ch15_txmldchaindone_m),
      .CH3_TXMLDCHAINREQ_M    (ch15_txmldchainreq_m),
      .CH3_TXONESZEROS_M      (ch15_txoneszeros_m),
      .CH3_TXPAUSEDELAYALIGN_M(ch15_txpausedelayalign_m),
      .CH3_TXPCSRESETMASK_M   (ch15_txpcsresetmask_m),
      .CH3_TXPD_M             (ch15_txpd_m),
      .CH3_TXPHALIGNREQ_M     (ch15_txphalignreq_m),
      .CH3_TXPHALIGNRESETMASK_M(ch15_txphalignresetmask_m),
      .CH3_TXPHDLYPD_M        (ch15_txphdlypd_m),
      .CH3_TXPHDLYRESET_M     (ch15_txphdlyreset_m),
      .CH3_TXPHDLYTSTCLK_M    (ch15_txphdlytstclk_m),
      .CH3_TXPHSETINITREQ_M   (ch15_txphsetinitreq_m),
      .CH3_TXPHSHIFT180_M     (ch15_txphshift180_m),
      .CH3_TXPICODEOVRDEN_M   (ch15_txpicodeovrden_m),
      .CH3_TXPICODERESET_M    (ch15_txpicodereset_m),
      .CH3_TXPIPPMEN_M        (ch15_txpippmen_m),
      .CH3_TXPIPPMSTEPSIZE_M  (ch15_txpippmstepsize_m),
      .CH3_TXPISOPD_M         (ch15_txpisopd_m),
      .CH3_TXPMARESETMASK_M   (ch15_txpmaresetmask_m),
      .CH3_TXPOLARITY_M       (ch15_txpolarity_m),
      .CH3_TXPOSTCURSOR_M     (ch15_txpostcursor_m),
      .CH3_TXPRBSFORCEERR_M   (ch15_txprbsforceerr_m),
      .CH3_TXPRBSSEL_M        (ch15_txprbssel_m),
      .CH3_TXPRECURSOR_M      (ch15_txprecursor_m),
      .CH3_TXPROGDIVRESET_M   (ch15_txprogdivreset_m),
      .CH3_TXRATE_M           (ch15_txrate_m),
      .CH3_TXRESETMODE_M      (ch15_txresetmode_m),
      .CH3_TXSEQUENCE_M       (ch15_txsequence_m),
      .CH3_TXSWING_M          (ch15_txswing_m),
      .CH3_TXSYNCALLIN_M      (ch15_txsyncallin_m),
      .CH3_TXUSERRDY_M        (ch15_txuserrdy_m),
      .CH3_TXUSRCLK_M         (ch15_txusrclk_m),

      .CTRLRSVDIN0_M                (q3_ctrlrsvdin0_m),
      .CTRLRSVDIN1_M                (q3_ctrlrsvdin1_m),

      .DEBUGTRACECLK_M         (q3_debugtraceclk_m),
      .DEBUGTRACEREADY_M      (q3_debugtracetready_m),
      .GPI_M                  (q3_gpi_m),
    //.HSCLK0_GTGREFCLK2LCPLL_M(q3_hsclk0_gtgrefclk2lcpll_m),
    //.HSCLK0_GTGREFCLK2RPLL_M(q3_hsclk0_gtgrefclk2rpll_m),
      .HSCLK0_LCPLLCLKRSVD0_M (q3_hsclk0_lcpllclkrsvd0_m),
      .HSCLK0_LCPLLCLKRSVD1_M (q3_hsclk0_lcpllclkrsvd1_m),
      .HSCLK0_LCPLLFBDIV_M    (q3_hsclk0_lcpllfbdiv_m),
      .HSCLK0_LCPLLPD_M       (q3_hsclk0_lcpllpd_m),
      .HSCLK0_LCPLLREFCLKSEL_M(q3_hsclk0_lcpllrefclksel_m),
      .HSCLK0_LCPLLRESETBYPASSMODE_M(q3_hsclk0_lcpllresetbypassmode_m),
      .HSCLK0_LCPLLRESETMASK_M(q3_hsclk0_lcpllresetmask_m),
      .HSCLK0_LCPLLRESET_M    (q3_hsclk0_lcpllreset_m),
      .HSCLK0_LCPLLRSVD0_M    (q3_hsclk0_lcpllrsvd0_m),
      .HSCLK0_LCPLLRSVD1_M    (q3_hsclk0_lcpllrsvd1_m),
      .HSCLK0_LCPLLSDMDATA_M  (q3_hsclk0_lcpllsdmdata_m),
      .HSCLK0_LCPLLSDMTOGGLE_M(q3_hsclk0_lcpllsdmtoggle_m),
      .HSCLK0_RPLLCLKRSVD0_M  (q3_hsclk0_rpllclkrsvd0_m),
      .HSCLK0_RPLLCLKRSVD1_M  (q3_hsclk0_rpllclkrsvd1_m),
      .HSCLK0_RPLLFBDIV_M     (q3_hsclk0_rpllfbdiv_m),
      .HSCLK0_RPLLPD_M        (q3_hsclk0_rpllpd_m),
      .HSCLK0_RPLLREFCLKSEL_M (q3_hsclk0_rpllrefclksel_m),
      .HSCLK0_RPLLRESETBYPASSMODE_M(q3_hsclk0_rpllresetbypassmode_m),
      .HSCLK0_RPLLRESETMASK_M (q3_hsclk0_rpllresetmask_m),
      .HSCLK0_RPLLRESET_M     (q3_hsclk0_rpllreset_m),
      .HSCLK0_RPLLRSVD0_M     (q3_hsclk0_rpllrsvd0_m),
      .HSCLK0_RPLLRSVD1_M     (q3_hsclk0_rpllrsvd1_m),
      .HSCLK0_RPLLSDMDATA_M   (q3_hsclk0_rpllsdmdata_m),
      .HSCLK0_RPLLSDMTOGGLE_M (q3_hsclk0_rpllsdmtoggle_m),
    //.HSCLK1_GTGREFCLK2LCPLL_M(q3_hsclk1_gtgrefclk2lcpll_m),
    //.HSCLK1_GTGREFCLK2RPLL_M(q3_hsclk1_gtgrefclk2rpll_m),
      .HSCLK1_LCPLLCLKRSVD0_M (q3_hsclk1_lcpllclkrsvd0_m),
      .HSCLK1_LCPLLCLKRSVD1_M (q3_hsclk1_lcpllclkrsvd1_m),
      .HSCLK1_LCPLLFBDIV_M    (q3_hsclk1_lcpllfbdiv_m),
      .HSCLK1_LCPLLPD_M       (q3_hsclk1_lcpllpd_m),
      .HSCLK1_LCPLLREFCLKSEL_M(q3_hsclk1_lcpllrefclksel_m),
      .HSCLK1_LCPLLRESETBYPASSMODE_M(q3_hsclk1_lcpllresetbypassmode_m),
      .HSCLK1_LCPLLRESETMASK_M(q3_hsclk1_lcpllresetmask_m),
      .HSCLK1_LCPLLRESET_M    (q3_hsclk1_lcpllreset_m),
      .HSCLK1_LCPLLRSVD0_M    (q3_hsclk1_lcpllrsvd0_m),
      .HSCLK1_LCPLLRSVD1_M    (q3_hsclk1_lcpllrsvd1_m),
      .HSCLK1_LCPLLSDMDATA_M  (q3_hsclk1_lcpllsdmdata_m),
      .HSCLK1_LCPLLSDMTOGGLE_M(q3_hsclk1_lcpllsdmtoggle_m),
      .HSCLK1_RPLLCLKRSVD0_M  (q3_hsclk1_rpllclkrsvd0_m),
      .HSCLK1_RPLLCLKRSVD1_M  (q3_hsclk1_rpllclkrsvd1_m),
      .HSCLK1_RPLLFBDIV_M     (q3_hsclk1_rpllfbdiv_m),
      .HSCLK1_RPLLPD_M        (q3_hsclk1_rpllpd_m),
      .HSCLK1_RPLLREFCLKSEL_M (q3_hsclk1_rpllrefclksel_m),
      .HSCLK1_RPLLRESETBYPASSMODE_M(q3_hsclk1_rpllresetbypassmode_m),
      .HSCLK1_RPLLRESETMASK_M (q3_hsclk1_rpllresetmask_m),
      .HSCLK1_RPLLRESET_M     (q3_hsclk1_rpllreset_m),
      .HSCLK1_RPLLRSVD0_M     (q3_hsclk1_rpllrsvd0_m),
      .HSCLK1_RPLLRSVD1_M     (q3_hsclk1_rpllrsvd1_m),
      .HSCLK1_RPLLSDMDATA_M   (q3_hsclk1_rpllsdmdata_m),
      .HSCLK1_RPLLSDMTOGGLE_M (q3_hsclk1_rpllsdmtoggle_m),
      .M0_AXIS_TREADY_M       (s9_axis_tready_m),
      .M1_AXIS_TREADY_M       (s10_axis_tready_m),
      .M2_AXIS_TREADY_M       (s11_axis_tready_m),
      .MSTRXRESET_M           ({ch15_mstrxreset_m,ch14_mstrxreset_m,ch13_mstrxreset_m,ch12_mstrxreset_m}),
      .MSTTXRESET_M           ({ch15_msttxreset_m,ch14_msttxreset_m,ch13_msttxreset_m,ch12_msttxreset_m}),
      .MSTRXRESETDONE_M       ({ch15_mstrxresetdone_m,ch14_mstrxresetdone_m,ch13_mstrxresetdone_m,ch12_mstrxresetdone_m}),
      .MSTTXRESETDONE_M       ({ch15_msttxresetdone_m,ch14_msttxresetdone_m,ch13_msttxresetdone_m,ch12_msttxresetdone_m}),
      .CH0_RXPROGDIVRESETDONE_M(ch12_rxprogdivresetdone_m),
      .CH1_RXPROGDIVRESETDONE_M(ch13_rxprogdivresetdone_m),
      .CH2_RXPROGDIVRESETDONE_M(ch14_rxprogdivresetdone_m),
      .CH3_RXPROGDIVRESETDONE_M(ch15_rxprogdivresetdone_m),
      .CH0_TXPROGDIVRESETDONE_M(ch12_txprogdivresetdone_m),
      .CH1_TXPROGDIVRESETDONE_M(ch13_txprogdivresetdone_m),
      .CH2_TXPROGDIVRESETDONE_M(ch14_txprogdivresetdone_m),
      .CH3_TXPROGDIVRESETDONE_M(ch15_txprogdivresetdone_m),
      .PCIELINKREACHTARGET_M  (q3_pcielinkreachtarget_m),
      .PCIELTSSM_M            (q3_pcieltssm_m),
      .RCALENB_M              (q3_rcalenb_m),
    //.REFCLK0_CEB_M          (q3_refclk0_ceb_m),
      .REFCLK0_CLKTESTSIG_M   (q3_refclk0_clktestsig_m),
      .REFCLK0_GTREFCLKPD_M   (q3_refclk0_gtrefclkpd_m),
    //.REFCLK1_CEB_M          (q3_refclk1_ceb_m),
      .REFCLK1_CLKTESTSIG_M   (q3_refclk1_clktestsig_m),
      .REFCLK1_GTREFCLKPD_M   (q3_refclk1_gtrefclkpd_m),
      .RXMARGINREQCMD_M       (q3_rxmarginreqcmd_m),
      .RXMARGINREQLANENUM_M   (q3_rxmarginreqlanenum_m),
      .RXMARGINREQPAYLD_M     (q3_rxmarginreqpayld_m),
      .RXMARGINREQREQ_M       (q3_rxmarginreqreq_m),
      .RXMARGINRESACK_M       (q3_rxmarginresack_m),

      .S0_AXIS_TDATA_M  (m9_axis_tdata_m),
      .S0_AXIS_TLAST_M  (m9_axis_tlast_m),
      .S0_AXIS_TVALID_M (m9_axis_tvalid_m),
      .S1_AXIS_TDATA_M  (m10_axis_tdata_m),
      .S1_AXIS_TLAST_M  (m10_axis_tlast_m),
      .S1_AXIS_TVALID_M (m10_axis_tvalid_m),
      .S2_AXIS_TDATA_M  (m11_axis_tdata_m),
      .S2_AXIS_TLAST_M  (m11_axis_tlast_m),
      .S2_AXIS_TVALID_M (m11_axis_tvalid_m),

      .TRIGACKOUT0_M        (q3_trigackout0_m),
      .TRIGIN0_M            (q3_trigin0_m),
      .UBENABLE_M           (q3_ubenable_m),
      .UBINTR_M             (q3_ubintr_m),
      .UBIOLMBRST_M         (q3_ubiolmbrst_m),
      .UBMBRST_M            (q3_ubmbrst_m),
      .UBRXUART_M           (q3_ubrxuart_m),
      .APB3PRDATA_M         (q3_apb3prdata_m),
      .APB3PREADY_M         (q3_apb3pready_m),
      .APB3PSLVERR_M        (q3_apb3pslverr_m),
      .CH0_BUFGTCEMASK_M    (ch12_bufgtcemask_m),
      .CH0_BUFGTCE_M        (ch12_bufgtce_m),
      .CH0_BUFGTDIV_M       (ch12_bufgtdiv_m),
      .CH0_BUFGTRSTMASK_M   (ch12_bufgtrstmask_m),
      .CH0_BUFGTRST_M       (ch12_bufgtrst_m),
    //.CH0_CFOKOVWRRDY0_M   (ch12_cfokovwrrdy0_m),
    //.CH0_CFOKOVWRRDY1_M   (ch12_cfokovwrrdy1_m),
      .CH0_DMONITOROUT_M    (ch12_dmonitorout_m),
      .CH0_EYESCANDATAERROR_M(ch12_eyescandataerror_m),
      .CH0_ILORESETDONE_M   (ch12_iloresetdone_m),
      .CH0_PCSRSVDOUT_M     (ch12_pcsrsvdout_m),
      .CH0_PINRSVDAS_M      (ch12_pinrsvdas_m),
      .CH0_PHYREADY_M       (ch12_phyready_m),
      .CH0_PHYSTATUS_M      (ch12_phystatus_m),
    //.CH0_PINRSRVDAS_M     (ch12_pinrsrvdas_m),
      .CH0_RESETEXCEPTION_M (ch12_resetexception_m),
      .CH0_RX10GSTAT_M      (ch12_rx10gstat_m),
      .CH0_RXBUFSTATUS_M    (ch12_rxbufstatus_m),
      .CH0_RXBYTEISALIGNED_M(ch12_rxbyteisaligned_m),
      .CH0_RXBYTEREALIGN_M  (ch12_rxbyterealign_m),
      .CH0_RXCDRLOCK_M      (ch12_rxcdrlock_m),
      .CH0_RXCDRPHDONE_M    (ch12_rxcdrphdone_m),
      .CH0_RXCHANBONDSEQ_M  (ch12_rxchanbondseq_m),
      .CH0_RXCHANISALIGNED_M(ch12_rxchanisaligned_m),
      .CH0_RXCHANREALIGN_M  (ch12_rxchanrealign_m),
      .CH0_RXCHBONDO_M      (ch12_rxchbondo_m),
      .CH0_RXCLKCORCNT_M    (ch12_rxclkcorcnt_m),
      .CH0_RXCOMINITDET_M   (ch12_rxcominitdet_m),
      .CH0_RXCOMMADET_M     (ch12_rxcommadet_m),
      .CH0_RXCOMSASDET_M    (ch12_rxcomsasdet_m),
      .CH0_RXCOMWAKEDET_M   (ch12_rxcomwakedet_m),
      .CH0_RXCTRL0_M        (ch12_rxctrl0_m),
      .CH0_RXCTRL1_M        (ch12_rxctrl1_m),
      .CH0_RXCTRL2_M        (ch12_rxctrl2_m),
      .CH0_RXCTRL3_M        (ch12_rxctrl3_m),
      .CH0_RXDATAEXTENDRSVD_M(ch12_rxdataextendrsvd_m),
      .CH0_RXDATAVALID_M    (ch12_rxdatavalid_m),
      .CH0_RXDATA_M         (ch12_rxdata_m),
      .CH0_RXDCCDONE_M      (ch12_rxdccdone_m),
      .CH0_RXDLYALIGNERR_M  (ch12_rxdlyalignerr_m),
      .CH0_RXDLYALIGNPROG_M (ch12_rxdlyalignprog_m),
      .CH0_RXELECIDLE_M     (ch12_rxelecidle_m),
      .CH0_RXFINEALIGNDONE_M(ch12_rxfinealigndone_m),
      .CH0_RXHEADERVALID_M  (ch12_rxheadervalid_m),
      .CH0_RXHEADER_M       (ch12_rxheader_m),
      .CH0_RXOSINTDONE_M    (ch12_rxosintdone_m),
      .CH0_RXOSINTSTARTED_M (ch12_rxosintstarted_m),
      .CH0_RXOSINTSTROBEDONE_M(ch12_rxosintstrobedone_m),
      .CH0_RXOSINTSTROBESTARTED_M(ch12_rxosintstrobestarted_m),
      .CH0_RXPHALIGNDONE_M  (ch12_rxphaligndone_m),
      .CH0_RXPHALIGNERR_M   (ch12_rxphalignerr_m),
      .CH0_RXPHDLYRESETDONE_M(ch12_rxphdlyresetdone_m),
      .CH0_RXPHSETINITDONE_M(ch12_rxphsetinitdone_m),
      .CH0_RXPHSHIFT180DONE_M(ch12_rxphshift180done_m),
      .CH0_RXPMARESETDONE_M (ch12_rxpmaresetdone_m),
      .CH0_RXPRBSERR_M      (ch12_rxprbserr_m),
      .CH0_RXPRBSLOCKED_M   (ch12_rxprbslocked_m),
    //.CH0_RXPRGDIVRESETDONE_M(ch12_rxprgdivresetdone_m),
      .CH0_RXRESETDONE_M    (ch12_rxresetdone_m),
      .CH0_RXSLIDERDY_M     (ch12_rxsliderdy_m),
      .CH0_RXSTARTOFSEQ_M   (ch12_rxstartofseq_m),
      .CH0_RXSTATUS_M       (ch12_rxstatus_m),
      .CH0_RXSYNCDONE_M     (ch12_rxsyncdone_m),
      .CH0_RXVALID_M        (ch12_rxvalid_m),

      .CH0_TSTCLK0_M(ch12_tstclk0_m),
      .CH0_TSTCLK1_M(ch12_tstclk1_m),
      .CH1_TSTCLK0_M(ch13_tstclk0_m),
      .CH1_TSTCLK1_M(ch13_tstclk1_m),
      .CH2_TSTCLK0_M(ch14_tstclk0_m),
      .CH2_TSTCLK1_M(ch14_tstclk1_m),
      .CH3_TSTCLK0_M(ch15_tstclk0_m),
      .CH3_TSTCLK1_M(ch15_tstclk1_m),

      .CH0_TX10GSTAT_M      (ch12_tx10gstat_m),
      .CH0_TXBUFSTATUS_M    (ch12_txbufstatus_m),
      .CH0_TXCOMFINISH_M    (ch12_txcomfinish_m),
      .CH0_TXDCCDONE_M      (ch12_txdccdone_m),
      .CH0_TXDLYALIGNERR_M  (ch12_txdlyalignerr_m),
      .CH0_TXDLYALIGNPROG_M (ch12_txdlyalignprog_m),
      .CH0_TXOUTCLK_M       (ch12_txoutclk_m),
      .CH0_TXPHALIGNDONE_M  (ch12_txphaligndone_m),
      .CH0_TXPHALIGNERR_M   (ch12_txphalignerr_m),
      .CH0_TXPHALIGNOUTRSVD_M(ch12_txphalignoutrsvd_m),
      .CH0_TXPHDLYRESETDONE_M(ch12_txphdlyresetdone_m),
      .CH0_TXPHSETINITDONE_M(ch12_txphsetinitdone_m),
      .CH0_CFOKOVRDFINISH_M (ch12_cfokovrdfinish_m),
      .CH1_CFOKOVRDFINISH_M (ch13_cfokovrdfinish_m),
      .CH2_CFOKOVRDFINISH_M (ch14_cfokovrdfinish_m),
      .CH3_CFOKOVRDFINISH_M (ch15_cfokovrdfinish_m),
      .CH0_CFOKOVRDSTART_M  (ch12_cfokovrdstart_m),
      .CH1_CFOKOVRDSTART_M  (ch13_cfokovrdstart_m),
      .CH2_CFOKOVRDSTART_M  (ch14_cfokovrdstart_m),
      .CH3_CFOKOVRDSTART_M  (ch15_cfokovrdstart_m),
      .CH0_CFOKOVRDPULSE_M  (ch12_cfokovrdpulse_m),
      .CH1_CFOKOVRDPULSE_M  (ch13_cfokovrdpulse_m),
      .CH2_CFOKOVRDPULSE_M  (ch14_cfokovrdpulse_m),
      .CH3_CFOKOVRDPULSE_M  (ch15_cfokovrdpulse_m),
      .CH0_CFOKOVRDRDY0_M   (ch12_cfokovrdrdy0_m),
      .CH0_CFOKOVRDRDY1_M   (ch12_cfokovrdrdy1_m),
      .CH1_CFOKOVRDRDY0_M   (ch13_cfokovrdrdy0_m),
      .CH1_CFOKOVRDRDY1_M   (ch13_cfokovrdrdy1_m),
      .CH2_CFOKOVRDRDY0_M   (ch14_cfokovrdrdy0_m),
      .CH2_CFOKOVRDRDY1_M   (ch14_cfokovrdrdy1_m),
      .CH3_CFOKOVRDRDY0_M   (ch15_cfokovrdrdy0_m),
      .CH3_CFOKOVRDRDY1_M   (ch15_cfokovrdrdy1_m),
      .CH0_TXPHSHIFT180DONE_M(ch12_txphshift180done_m),
      .CH0_TXPMARESETDONE_M (ch12_txpmaresetdone_m),
    //.CH0_TXPRGDIVRESETDONE_M(ch12_txprgdivresetdone_m),
      .CH0_TXRESETDONE_M    (ch12_txresetdone_m),
      .CH0_TXSYNCDONE_M     (ch12_txsyncdone_m),
      .CH1_BUFGTCEMASK_M    (ch13_bufgtcemask_m),
      .CH1_BUFGTCE_M        (ch13_bufgtce_m),
      .CH1_BUFGTDIV_M       (ch13_bufgtdiv_m),
      .CH1_BUFGTRSTMASK_M   (ch13_bufgtrstmask_m),
      .CH1_BUFGTRST_M       (ch13_bufgtrst_m),
    //.CH1_CFOKOVWRRDY0_M   (ch13_cfokovwrrdy0_m),
    //.CH1_CFOKOVWRRDY1_M   (ch13_cfokovwrrdy1_m),
      .CH1_DMONITOROUT_M    (ch13_dmonitorout_m),
      .CH1_EYESCANDATAERROR_M(ch13_eyescandataerror_m),
      .CH1_ILORESETDONE_M   (ch13_iloresetdone_m),
      .CH1_PCSRSVDOUT_M     (ch13_pcsrsvdout_m),
      .CH1_PINRSVDAS_M      (ch13_pinrsvdas_m),
      .CH1_PHYREADY_M       (ch13_phyready_m),
      .CH1_PHYSTATUS_M      (ch13_phystatus_m),
    //.CH1_PINRSRVDAS_M     (ch13_pinrsrvdas_m),
      .CH1_RESETEXCEPTION_M (ch13_resetexception_m),
      .CH1_RX10GSTAT_M      (ch13_rx10gstat_m),
      .CH1_RXBUFSTATUS_M    (ch13_rxbufstatus_m),
      .CH1_RXBYTEISALIGNED_M(ch13_rxbyteisaligned_m),
      .CH1_RXBYTEREALIGN_M  (ch13_rxbyterealign_m),
      .CH1_RXCDRLOCK_M      (ch13_rxcdrlock_m),
      .CH1_RXCDRPHDONE_M    (ch13_rxcdrphdone_m),
      .CH1_RXCHANBONDSEQ_M  (ch13_rxchanbondseq_m),
      .CH1_RXCHANISALIGNED_M(ch13_rxchanisaligned_m),
      .CH1_RXCHANREALIGN_M  (ch13_rxchanrealign_m),
      .CH1_RXCHBONDO_M      (ch13_rxchbondo_m),
      .CH1_RXCLKCORCNT_M    (ch13_rxclkcorcnt_m),
      .CH1_RXCOMINITDET_M   (ch13_rxcominitdet_m),
      .CH1_RXCOMMADET_M     (ch13_rxcommadet_m),
      .CH1_RXCOMSASDET_M    (ch13_rxcomsasdet_m),
      .CH1_RXCOMWAKEDET_M   (ch13_rxcomwakedet_m),
      .CH1_RXCTRL0_M        (ch13_rxctrl0_m),
      .CH1_RXCTRL1_M        (ch13_rxctrl1_m),
      .CH1_RXCTRL2_M        (ch13_rxctrl2_m),
      .CH1_RXCTRL3_M        (ch13_rxctrl3_m),
      .CH1_RXDATAEXTENDRSVD_M(ch13_rxdataextendrsvd_m),
      .CH1_RXDATAVALID_M    (ch13_rxdatavalid_m),
      .CH1_RXDATA_M         (ch13_rxdata_m),
      .CH1_RXDCCDONE_M      (ch13_rxdccdone_m),
      .CH1_RXDLYALIGNERR_M  (ch13_rxdlyalignerr_m),
      .CH1_RXDLYALIGNPROG_M (ch13_rxdlyalignprog_m),
      .CH1_RXELECIDLE_M     (ch13_rxelecidle_m),
      .CH1_RXFINEALIGNDONE_M(ch13_rxfinealigndone_m),
      .CH1_RXHEADERVALID_M  (ch13_rxheadervalid_m),
      .CH1_RXHEADER_M       (ch13_rxheader_m),
      .CH1_RXOSINTDONE_M    (ch13_rxosintdone_m),
      .CH1_RXOSINTSTARTED_M (ch13_rxosintstarted_m),
      .CH1_RXOSINTSTROBEDONE_M(ch13_rxosintstrobedone_m),
      .CH1_RXOSINTSTROBESTARTED_M(ch13_rxosintstrobestarted_m),
      .CH1_RXPHALIGNDONE_M  (ch13_rxphaligndone_m),
      .CH1_RXPHALIGNERR_M   (ch13_rxphalignerr_m),
      .CH1_RXPHDLYRESETDONE_M(ch13_rxphdlyresetdone_m),
      .CH1_RXPHSETINITDONE_M(ch13_rxphsetinitdone_m),
      .CH1_RXPHSHIFT180DONE_M(ch13_rxphshift180done_m),
      .CH1_RXPMARESETDONE_M (ch13_rxpmaresetdone_m),
      .CH1_RXPRBSERR_M      (ch13_rxprbserr_m),
      .CH1_RXPRBSLOCKED_M   (ch13_rxprbslocked_m),
    //.CH1_RXPRGDIVRESETDONE_M(ch13_rxprgdivresetdone_m),
      .CH1_RXRESETDONE_M    (ch13_rxresetdone_m),
      .CH1_RXSLIDERDY_M     (ch13_rxsliderdy_m),
      .CH1_RXSTARTOFSEQ_M   (ch13_rxstartofseq_m),
      .CH1_RXSTATUS_M       (ch13_rxstatus_m),
      .CH1_RXSYNCDONE_M     (ch13_rxsyncdone_m),
      .CH1_RXVALID_M        (ch13_rxvalid_m),
      .CH1_TX10GSTAT_M      (ch13_tx10gstat_m),
      .CH1_TXBUFSTATUS_M    (ch13_txbufstatus_m),
      .CH1_TXCOMFINISH_M    (ch13_txcomfinish_m),
      .CH1_TXDCCDONE_M      (ch13_txdccdone_m),
      .CH1_TXDLYALIGNERR_M  (ch13_txdlyalignerr_m),
      .CH1_TXDLYALIGNPROG_M (ch13_txdlyalignprog_m),
      .CH1_TXPHALIGNDONE_M  (ch13_txphaligndone_m),
      .CH1_TXPHALIGNERR_M   (ch13_txphalignerr_m),
      .CH1_TXPHALIGNOUTRSVD_M(ch13_txphalignoutrsvd_m),
      .CH1_TXPHDLYRESETDONE_M(ch13_txphdlyresetdone_m),
      .CH1_TXPHSETINITDONE_M(ch13_txphsetinitdone_m),
      .CH1_TXPHSHIFT180DONE_M(ch13_txphshift180done_m),
      .CH1_TXPMARESETDONE_M (ch13_txpmaresetdone_m),
    //.CH1_TXPRGDIVRESETDONE_M(ch13_txprgdivresetdone_m),
      .CH1_TXRESETDONE_M    (ch13_txresetdone_m),
      .CH1_TXSYNCDONE_M     (ch13_txsyncdone_m),
      .CH2_BUFGTCEMASK_M    (ch14_bufgtcemask_m),
      .CH2_BUFGTCE_M        (ch14_bufgtce_m),
      .CH2_BUFGTDIV_M       (ch14_bufgtdiv_m),
      .CH2_BUFGTRSTMASK_M   (ch14_bufgtrstmask_m),
      .CH2_BUFGTRST_M       (ch14_bufgtrst_m),
    //.CH2_CFOKOVWRRDY0_M   (ch14_cfokovwrrdy0_m),
    //.CH2_CFOKOVWRRDY1_M   (ch14_cfokovwrrdy1_m),
      .CH2_DMONITOROUT_M    (ch14_dmonitorout_m),
      .CH2_EYESCANDATAERROR_M(ch14_eyescandataerror_m),
      .CH2_ILORESETDONE_M   (ch14_iloresetdone_m),
      .CH2_PCSRSVDOUT_M     (ch14_pcsrsvdout_m),
      .CH2_PINRSVDAS_M      (ch14_pinrsvdas_m),
      .CH2_PHYREADY_M       (ch14_phyready_m),
      .CH2_PHYSTATUS_M      (ch14_phystatus_m),
    //.CH2_PINRSRVDAS_M     (ch14_pinrsrvdas_m),
      .CH2_RESETEXCEPTION_M (ch14_resetexception_m),
      .CH2_RX10GSTAT_M      (ch14_rx10gstat_m),
      .CH2_RXBUFSTATUS_M    (ch14_rxbufstatus_m),
      .CH2_RXBYTEISALIGNED_M(ch14_rxbyteisaligned_m),
      .CH2_RXBYTEREALIGN_M  (ch14_rxbyterealign_m),
      .CH2_RXCDRLOCK_M      (ch14_rxcdrlock_m),
      .CH2_RXCDRPHDONE_M    (ch14_rxcdrphdone_m),
      .CH2_RXCHANBONDSEQ_M  (ch14_rxchanbondseq_m),
      .CH2_RXCHANISALIGNED_M(ch14_rxchanisaligned_m),
      .CH2_RXCHANREALIGN_M  (ch14_rxchanrealign_m),
      .CH2_RXCHBONDO_M      (ch14_rxchbondo_m),
      .CH2_RXCLKCORCNT_M    (ch14_rxclkcorcnt_m),
      .CH2_RXCOMINITDET_M   (ch14_rxcominitdet_m),
      .CH2_RXCOMMADET_M     (ch14_rxcommadet_m),
      .CH2_RXCOMSASDET_M    (ch14_rxcomsasdet_m),
      .CH2_RXCOMWAKEDET_M   (ch14_rxcomwakedet_m),
      .CH2_RXCTRL0_M        (ch14_rxctrl0_m),
      .CH2_RXCTRL1_M        (ch14_rxctrl1_m),
      .CH2_RXCTRL2_M        (ch14_rxctrl2_m),
      .CH2_RXCTRL3_M        (ch14_rxctrl3_m),
      .CH2_RXDATAEXTENDRSVD_M(ch14_rxdataextendrsvd_m),
      .CH2_RXDATAVALID_M    (ch14_rxdatavalid_m),
      .CH2_RXDATA_M         (ch14_rxdata_m),
      .CH2_RXDCCDONE_M      (ch14_rxdccdone_m),
      .CH2_RXDLYALIGNERR_M  (ch14_rxdlyalignerr_m),
      .CH2_RXDLYALIGNPROG_M (ch14_rxdlyalignprog_m),
      .CH2_RXELECIDLE_M     (ch14_rxelecidle_m),
      .CH2_RXFINEALIGNDONE_M(ch14_rxfinealigndone_m),
      .CH2_RXHEADERVALID_M  (ch14_rxheadervalid_m),
      .CH2_RXHEADER_M       (ch14_rxheader_m),
      .CH2_RXOSINTDONE_M    (ch14_rxosintdone_m),
      .CH2_RXOSINTSTARTED_M (ch14_rxosintstarted_m),
      .CH2_RXOSINTSTROBEDONE_M(ch14_rxosintstrobedone_m),
      .CH2_RXOSINTSTROBESTARTED_M(ch14_rxosintstrobestarted_m),
      .CH2_RXPHALIGNDONE_M  (ch14_rxphaligndone_m),
      .CH2_RXPHALIGNERR_M   (ch14_rxphalignerr_m),
      .CH2_RXPHDLYRESETDONE_M(ch14_rxphdlyresetdone_m),
      .CH2_RXPHSETINITDONE_M(ch14_rxphsetinitdone_m),
      .CH2_RXPHSHIFT180DONE_M(ch14_rxphshift180done_m),
      .CH2_RXPMARESETDONE_M (ch14_rxpmaresetdone_m),
      .CH2_RXPRBSERR_M      (ch14_rxprbserr_m),
      .CH2_RXPRBSLOCKED_M   (ch14_rxprbslocked_m),
    //.CH2_RXPRGDIVRESETDONE_M(ch14_rxprgdivresetdone_m),
      .CH2_RXRESETDONE_M    (ch14_rxresetdone_m),
      .CH2_RXSLIDERDY_M     (ch14_rxsliderdy_m),
      .CH2_RXSTARTOFSEQ_M   (ch14_rxstartofseq_m),
      .CH2_RXSTATUS_M       (ch14_rxstatus_m),
      .CH2_RXSYNCDONE_M     (ch14_rxsyncdone_m),
      .CH2_RXVALID_M        (ch14_rxvalid_m),
      .CH2_TX10GSTAT_M      (ch14_tx10gstat_m),
      .CH2_TXBUFSTATUS_M    (ch14_txbufstatus_m),
      .CH2_TXCOMFINISH_M    (ch14_txcomfinish_m),
      .CH2_TXDCCDONE_M      (ch14_txdccdone_m),
      .CH2_TXDLYALIGNERR_M  (ch14_txdlyalignerr_m),
      .CH2_TXDLYALIGNPROG_M (ch14_txdlyalignprog_m),
      .CH2_TXPHALIGNDONE_M  (ch14_txphaligndone_m),
      .CH2_TXPHALIGNERR_M   (ch14_txphalignerr_m),
      .CH2_TXPHALIGNOUTRSVD_M(ch14_txphalignoutrsvd_m),
      .CH2_TXPHDLYRESETDONE_M(ch14_txphdlyresetdone_m),
      .CH2_TXPHSETINITDONE_M(ch14_txphsetinitdone_m),
      .CH2_TXPHSHIFT180DONE_M(ch14_txphshift180done_m),
      .CH2_TXPMARESETDONE_M (ch14_txpmaresetdone_m),
    //.CH2_TXPRGDIVRESETDONE_M(ch14_txprgdivresetdone_m),
      .CH2_TXRESETDONE_M    (ch14_txresetdone_m),
      .CH2_TXSYNCDONE_M     (ch14_txsyncdone_m),
      .CH3_BUFGTCEMASK_M    (ch15_bufgtcemask_m),
      .CH3_BUFGTCE_M        (ch15_bufgtce_m),
      .CH3_BUFGTDIV_M       (ch15_bufgtdiv_m),
      .CH3_BUFGTRSTMASK_M   (ch15_bufgtrstmask_m),
      .CH3_BUFGTRST_M       (ch15_bufgtrst_m),
    //.CH3_CFOKOVWRRDY0_M   (ch15_cfokovwrrdy0_m),
    //.CH3_CFOKOVWRRDY1_M   (ch15_cfokovwrrdy1_m),
      .CH3_DMONITOROUT_M    (ch15_dmonitorout_m),
      .CH3_EYESCANDATAERROR_M(ch15_eyescandataerror_m),
      .CH3_ILORESETDONE_M   (ch15_iloresetdone_m),
      .CH3_PCSRSVDOUT_M     (ch15_pcsrsvdout_m),
      .CH3_PINRSVDAS_M      (ch15_pinrsvdas_m),
      .CH3_PHYREADY_M       (ch15_phyready_m),
      .CH3_PHYSTATUS_M      (ch15_phystatus_m),
    //.CH3_PINRSRVDAS_M     (ch15_pinrsrvdas_m),
      .CH3_RESETEXCEPTION_M (ch15_resetexception_m),
      .CH3_RX10GSTAT_M      (ch15_rx10gstat_m),
      .CH3_RXBUFSTATUS_M    (ch15_rxbufstatus_m),
      .CH3_RXBYTEISALIGNED_M(ch15_rxbyteisaligned_m),
      .CH3_RXBYTEREALIGN_M  (ch15_rxbyterealign_m),
      .CH3_RXCDRLOCK_M      (ch15_rxcdrlock_m),
      .CH3_RXCDRPHDONE_M    (ch15_rxcdrphdone_m),
      .CH3_RXCHANBONDSEQ_M  (ch15_rxchanbondseq_m),
      .CH3_RXCHANISALIGNED_M(ch15_rxchanisaligned_m),
      .CH3_RXCHANREALIGN_M  (ch15_rxchanrealign_m),
      .CH3_RXCHBONDO_M      (ch15_rxchbondo_m),
      .CH3_RXCLKCORCNT_M    (ch15_rxclkcorcnt_m),
      .CH3_RXCOMINITDET_M   (ch15_rxcominitdet_m),
      .CH3_RXCOMMADET_M     (ch15_rxcommadet_m),
      .CH3_RXCOMSASDET_M    (ch15_rxcomsasdet_m),
      .CH3_RXCOMWAKEDET_M   (ch15_rxcomwakedet_m),
      .CH3_RXCTRL0_M        (ch15_rxctrl0_m),
      .CH3_RXCTRL1_M        (ch15_rxctrl1_m),
      .CH3_RXCTRL2_M        (ch15_rxctrl2_m),
      .CH3_RXCTRL3_M        (ch15_rxctrl3_m),
      .CH3_RXDATAEXTENDRSVD_M(ch15_rxdataextendrsvd_m),
      .CH3_RXDATAVALID_M    (ch15_rxdatavalid_m),
      .CH3_RXDATA_M         (ch15_rxdata_m),
      .CH3_RXDCCDONE_M      (ch15_rxdccdone_m),
      .CH3_RXDLYALIGNERR_M  (ch15_rxdlyalignerr_m),
      .CH3_RXDLYALIGNPROG_M (ch15_rxdlyalignprog_m),
      .CH3_RXELECIDLE_M     (ch15_rxelecidle_m),
      .CH3_RXFINEALIGNDONE_M(ch15_rxfinealigndone_m),
      .CH3_RXHEADERVALID_M  (ch15_rxheadervalid_m),
      .CH3_RXHEADER_M       (ch15_rxheader_m),
      .CH3_RXOSINTDONE_M    (ch15_rxosintdone_m),
      .CH3_RXOSINTSTARTED_M (ch15_rxosintstarted_m),
      .CH3_RXOSINTSTROBEDONE_M(ch15_rxosintstrobedone_m),
      .CH3_RXOSINTSTROBESTARTED_M(ch15_rxosintstrobestarted_m),
      .CH3_RXPHALIGNDONE_M  (ch15_rxphaligndone_m),
      .CH3_RXPHALIGNERR_M   (ch15_rxphalignerr_m),
      .CH3_RXPHDLYRESETDONE_M(ch15_rxphdlyresetdone_m),
      .CH3_RXPHSETINITDONE_M(ch15_rxphsetinitdone_m),
      .CH3_RXPHSHIFT180DONE_M(ch15_rxphshift180done_m),
      .CH3_RXPMARESETDONE_M (ch15_rxpmaresetdone_m),
      .CH3_RXPRBSERR_M      (ch15_rxprbserr_m),
      .CH3_RXPRBSLOCKED_M   (ch15_rxprbslocked_m),
    //.CH3_RXPRGDIVRESETDONE_M(ch15_rxprgdivresetdone_m),
      .CH3_RXRESETDONE_M    (ch15_rxresetdone_m),
      .CH3_RXSLIDERDY_M     (ch15_rxsliderdy_m),
      .CH3_RXSTARTOFSEQ_M   (ch15_rxstartofseq_m),
      .CH3_RXSTATUS_M       (ch15_rxstatus_m),
      .CH3_RXSYNCDONE_M     (ch15_rxsyncdone_m),
      .CH3_RXVALID_M        (ch15_rxvalid_m),
      .CH3_TX10GSTAT_M      (ch15_tx10gstat_m),
      .CH3_TXBUFSTATUS_M    (ch15_txbufstatus_m),
      .CH3_TXCOMFINISH_M    (ch15_txcomfinish_m),
      .CH3_TXDCCDONE_M      (ch15_txdccdone_m),
      .CH3_TXDLYALIGNERR_M  (ch15_txdlyalignerr_m),
      .CH3_TXDLYALIGNPROG_M (ch15_txdlyalignprog_m),
      .CH3_TXPHALIGNDONE_M  (ch15_txphaligndone_m),
      .CH3_TXPHALIGNERR_M   (ch15_txphalignerr_m),
      .CH3_TXPHALIGNOUTRSVD_M(ch15_txphalignoutrsvd_m),
      .CH3_TXPHDLYRESETDONE_M(ch15_txphdlyresetdone_m),
      .CH3_TXPHSETINITDONE_M(ch15_txphsetinitdone_m),
      .CH3_TXPHSHIFT180DONE_M(ch15_txphshift180done_m),
      .CH3_TXPMARESETDONE_M (ch15_txpmaresetdone_m),
    //.CH3_TXPRGDIVRESETDONE_M(ch15_txprgdivresetdone_m),
      .CH3_TXRESETDONE_M    (ch15_txresetdone_m),
      .CH3_TXSYNCDONE_M     (ch15_txsyncdone_m),

      .CORRECTERR_M                 (q3_correcterr_m),
      .CTRLRSVDOUT_M                (q3_ctrlrsvdout_m),
      .DEBUGTRACETDATA_M            (q3_debugtracetdata_m),
      .DEBUGTRACETVALID_M           (q3_debugtracetvalid_m),
      .GPO_M                        (q3_gpo_m),
      .GTPOWERGOOD_M                (q3_gtpowergood_m),

      .HSCLK0_LCPLLFBCLKLOST_M(q3_hsclk0_lcpllfbclklost_m),
      .HSCLK0_LCPLLLOCK_M     (q3_hsclk0_lcplllock_m),
      .HSCLK0_LCPLLREFCLKLOST_M(q3_hsclk0_lcpllrefclklost_m),
      .HSCLK0_LCPLLREFCLKMONITOR_M(q3_hsclk0_lcpllrefclkmonitor_m),
      .HSCLK0_LCPLLRSVDOUT_M  (q3_hsclk0_lcpllrsvdout_m),
      .HSCLK0_RPLLFBCLKLOST_M (q3_hsclk0_rpllfbclklost_m),
      .HSCLK0_RPLLLOCK_M      (q3_hsclk0_rplllock_m),
      .HSCLK0_RPLLREFCLKLOST_M(q3_hsclk0_rpllrefclklost_m),
      .HSCLK0_RPLLREFCLKMONITOR_M(q3_hsclk0_rpllrefclkmonitor_m),
      .HSCLK0_RPLLRSVDOUT_M   (q3_hsclk0_rpllrsvdout_m),
      .HSCLK1_LCPLLFBCLKLOST_M(q3_hsclk1_lcpllfbclklost_m),
      .HSCLK1_LCPLLLOCK_M     (q3_hsclk1_lcplllock_m),
      .HSCLK1_LCPLLREFCLKLOST_M(q3_hsclk1_lcpllrefclklost_m),
      .HSCLK1_LCPLLREFCLKMONITOR_M(q3_hsclk1_lcpllrefclkmonitor_m),
      .HSCLK1_LCPLLRSVDOUT_M  (q3_hsclk1_lcpllrsvdout_m),
      .HSCLK1_RPLLFBCLKLOST_M (q3_hsclk1_rpllfbclklost_m),
      .HSCLK1_RPLLLOCK_M      (q3_hsclk1_rplllock_m),
      .HSCLK1_RPLLREFCLKLOST_M(q3_hsclk1_rpllrefclklost_m),
      .HSCLK1_RPLLREFCLKMONITOR_M(q3_hsclk1_rpllrefclkmonitor_m),
      .HSCLK1_RPLLRSVDOUT_M   (q3_hsclk1_rpllrsvdout_m),

      .M0_AXIS_TDATA_M    (s9_axis_tdata_m),
      .M0_AXIS_TLAST_M    (s9_axis_tlast_m),
      .M0_AXIS_TVALID_M   (s9_axis_tvalid_m),
      .M1_AXIS_TDATA_M    (s10_axis_tdata_m),
      .M1_AXIS_TLAST_M    (s10_axis_tlast_m),
      .M1_AXIS_TVALID_M   (s10_axis_tvalid_m),
      .M2_AXIS_TDATA_M    (s11_axis_tdata_m),
      .M2_AXIS_TLAST_M    (s11_axis_tlast_m),
      .M2_AXIS_TVALID_M   (s11_axis_tvalid_m),
      .RXMARGINREQACK_M   (q3_rxmarginreqack_m),
      .RXMARGINRESCMD_M   (q3_rxmarginrescmd_m),
      .RXMARGINRESLANENUM_M(q3_rxmarginreslanenum_m),
      .RXMARGINRESPAYLD_M (q3_rxmarginrespayld_m),
      .RXMARGINRESREQ_M   (q3_rxmarginresreq_m),
      .S0_AXIS_TREADY_M   (m9_axis_tready_m),
      .S1_AXIS_TREADY_M   (m10_axis_tready_m),
      .S2_AXIS_TREADY_M   (m11_axis_tready_m),
      .TRIGACKIN0_M       (q3_trigackin0_m),
      .TRIGOUT0_M         (q3_trigout0_m),
      .UBINTERRUPT_M      (q3_ubinterrupt_m),
      .UBTXUART_M         (q3_ubtxuart_m),
      .UNCORRECTERR_M     (q3_uncorrecterr_m),
      .RXMARGINCLK_M      (q3_rxmarginclk_m),

      .XPIPE_HSDP_RXGEARBOXSLIP (q2q3_xpipe_hsdp_rxgearboxslip), //IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP
      .XPIPE_HSDP_RXPCSRESET    (q2q3_xpipe_hsdp_rxpcsreset),
      .XPIPE_HSDP_TXHEADER      (q2q3_xpipe_hsdp_txheader),
      .XPIPE_HSDP_TXSEQUENCE    (q2q3_xpipe_hsdp_txsequence),
      .XPIPE_HSDP_RXDATAVALID   (q2q3_xpipe_hsdp_rxdatavalid),
      .XPIPE_HSDP_RXHEADER      (q2q3_xpipe_hsdp_rxheader),
      .XPIPE_HSDP_RXRESETDONE   (q2q3_xpipe_hsdp_rxresetdone),
      .XPIPE_HSDP_TXRESETDONE   (q2q3_xpipe_hsdp_txresetdone),
      .XPIPE_HSDP_RXHEADERVALID (q2q3_xpipe_hsdp_rxheadervalid),

      .XPIPE_HSDP_RXGEARBOXSLIP_1(q2q3_xpipe_hsdp_rxgearboxslip_1),
      .XPIPE_HSDP_RXPCSRESET_1  (q2q3_xpipe_hsdp_rxpcsreset_1),
      .XPIPE_HSDP_TXHEADER_1    (q2q3_xpipe_hsdp_txheader_1),
      .XPIPE_HSDP_TXSEQUENCE_1  (q2q3_xpipe_hsdp_txsequence_1),
      .XPIPE_HSDP_RXDATAVALID_1 (q2q3_xpipe_hsdp_rxdatavalid_1),
      .XPIPE_HSDP_RXHEADER_1    (q2q3_xpipe_hsdp_rxheader_1),
      .XPIPE_HSDP_RXRESETDONE_1 (q2q3_xpipe_hsdp_rxresetdone_1),
      .XPIPE_HSDP_TXRESETDONE_1 (q2q3_xpipe_hsdp_txresetdone_1),
      .XPIPE_HSDP_RXHEADERVALID_1(q2q3_xpipe_hsdp_rxheadervalid_1),

      .XPIPE_HSDP_RXGEARBOXSLIP_2(q2q3_xpipe_hsdp_rxgearboxslip_2),
      .XPIPE_HSDP_RXPCSRESET_2  (q2q3_xpipe_hsdp_rxpcsreset_2),
      .XPIPE_HSDP_TXHEADER_2    (q2q3_xpipe_hsdp_txheader_2),
      .XPIPE_HSDP_TXSEQUENCE_2  (q2q3_xpipe_hsdp_txsequence_2),
      .XPIPE_HSDP_RXDATAVALID_2 (q2q3_xpipe_hsdp_rxdatavalid_2),
      .XPIPE_HSDP_RXHEADER_2    (q2q3_xpipe_hsdp_rxheader_2),
      .XPIPE_HSDP_RXRESETDONE_2 (q2q3_xpipe_hsdp_rxresetdone_2),
      .XPIPE_HSDP_TXRESETDONE_2 (q2q3_xpipe_hsdp_txresetdone_2),
      .XPIPE_HSDP_RXHEADERVALID_2(q2q3_xpipe_hsdp_rxheadervalid_2),

      .XPIPE_HSDP_RXGEARBOXSLIP_M(q3q4_xpipe_hsdp_rxgearboxslip),
      .XPIPE_HSDP_RXPCSRESET_M  (q3q4_xpipe_hsdp_rxpcsreset),
      .XPIPE_HSDP_TXHEADER_M    (q3q4_xpipe_hsdp_txheader),
      .XPIPE_HSDP_TXSEQUENCE_M  (q3q4_xpipe_hsdp_txsequence),
      .XPIPE_HSDP_RXDATAVALID_M (q3q4_xpipe_hsdp_rxdatavalid),
      .XPIPE_HSDP_RXHEADER_M    (q3q4_xpipe_hsdp_rxheader),
      .XPIPE_HSDP_RXRESETDONE_M (q3q4_xpipe_hsdp_rxresetdone),
      .XPIPE_HSDP_TXRESETDONE_M (q3q4_xpipe_hsdp_txresetdone),
      .XPIPE_HSDP_RXHEADERVALID_M(q3q4_xpipe_hsdp_rxheadervalid),

      .XPIPE_HSDP_RXGEARBOXSLIP_M_1(q3q4_xpipe_hsdp_rxgearboxslip_1),
      .XPIPE_HSDP_RXPCSRESET_M_1(q3q4_xpipe_hsdp_rxpcsreset_1),
      .XPIPE_HSDP_TXHEADER_M_1  (q3q4_xpipe_hsdp_txheader_1),
      .XPIPE_HSDP_TXSEQUENCE_M_1(q3q4_xpipe_hsdp_txsequence_1),
      .XPIPE_HSDP_RXDATAVALID_M_1(q3q4_xpipe_hsdp_rxdatavalid_1),
      .XPIPE_HSDP_RXHEADER_M_1  (q3q4_xpipe_hsdp_rxheader_1),
      .XPIPE_HSDP_RXRESETDONE_M_1(q3q4_xpipe_hsdp_rxresetdone_1),
      .XPIPE_HSDP_TXRESETDONE_M_1(q3q4_xpipe_hsdp_txresetdone_1),
      .XPIPE_HSDP_RXHEADERVALID_M_1(q3q4_xpipe_hsdp_rxheadervalid_1),

      .XPIPE_HSDP_RXGEARBOXSLIP_M_2(q3q4_xpipe_hsdp_rxgearboxslip_2),
      .XPIPE_HSDP_RXPCSRESET_M_2(q3q4_xpipe_hsdp_rxpcsreset_2),
      .XPIPE_HSDP_TXHEADER_M_2  (q3q4_xpipe_hsdp_txheader_2),
      .XPIPE_HSDP_TXSEQUENCE_M_2(q3q4_xpipe_hsdp_txsequence_2),
      .XPIPE_HSDP_RXDATAVALID_M_2(q3q4_xpipe_hsdp_rxdatavalid_2),
      .XPIPE_HSDP_RXHEADER_M_2  (q3q4_xpipe_hsdp_rxheader_2),
      .XPIPE_HSDP_RXRESETDONE_M_2(q3q4_xpipe_hsdp_rxresetdone_2),
      .XPIPE_HSDP_TXRESETDONE_M_2(q3q4_xpipe_hsdp_txresetdone_2),
      .XPIPE_HSDP_RXHEADERVALID_M_2(q3q4_xpipe_hsdp_rxheadervalid_2),

      .XPIPE_PCIELINKREACHTARGET(q2q3_xpipe_pcielinkreachtarget_m),
      .XPIPE_PCIELTSSMSTATE     (q2q3_xpipe_pcieltssmstate_m),
      .XPIPE_PCIELINKREACHTARGET_1(q2q3_xpipe_pcielinkreachtarget_m_1),
      .XPIPE_PCIELTSSMSTATE_1   (q2q3_xpipe_pcieltssmstate_m_1),
      .XPIPE_RXMARGINREQCMD     (q2q3_xpipe_rxmarginreqcmd_m),
      .XPIPE_RXMARGINREQLANENUM (q2q3_xpipe_rxmarginreqlanenum_m),
      .XPIPE_RXMARGINREQPAYLOAD (q2q3_xpipe_rxmarginreqpayload_m),
      .XPIPE_RXMARGINREQREQ     (q2q3_xpipe_rxmarginreqreq_m),
      .XPIPE_RXMARGINRESACK     (q2q3_xpipe_rxmarginresack_m),
      .XPIPE_RXMARGINREQCMD_1   (q2q3_xpipe_rxmarginreqcmd_m_1),
      .XPIPE_RXMARGINREQLANENUM_1(q2q3_xpipe_rxmarginreqlanenum_m_1),
      .XPIPE_RXMARGINREQPAYLOAD_1(q2q3_xpipe_rxmarginreqpayload_m_1),
      .XPIPE_RXMARGINREQREQ_1   (q2q3_xpipe_rxmarginreqreq_m_1),
      .XPIPE_RXMARGINRESACK_1   (q2q3_xpipe_rxmarginresack_m_1),
      .XPIPE_RXMARGINREQCMD_2   (q2q3_xpipe_rxmarginreqcmd_m_2),
      .XPIPE_RXMARGINREQLANENUM_2(q2q3_xpipe_rxmarginreqlanenum_m_2),
      .XPIPE_RXMARGINREQPAYLOAD_2(q2q3_xpipe_rxmarginreqpayload_m_2),
      .XPIPE_RXMARGINREQREQ_2   (q2q3_xpipe_rxmarginreqreq_m_2),
      .XPIPE_RXMARGINRESACK_2   (q2q3_xpipe_rxmarginresack_m_2),
      .XPIPE_RXMARGINREQCMD_3   (q2q3_xpipe_rxmarginreqcmd_m_3),
      .XPIPE_RXMARGINREQLANENUM_3(q2q3_xpipe_rxmarginreqlanenum_m_3),
      .XPIPE_RXMARGINREQPAYLOAD_3(q2q3_xpipe_rxmarginreqpayload_m_3),
      .XPIPE_RXMARGINREQREQ_3   (q2q3_xpipe_rxmarginreqreq_m_3),
      .XPIPE_RXMARGINRESACK_3   (q2q3_xpipe_rxmarginresack_m_3),
      .XPIPE_RXMARGINREQACK     (q2q3_xpipe_rxmarginreqack_m),
      .XPIPE_RXMARGINREQACK_1   (q2q3_xpipe_rxmarginreqack_m_1),
      .XPIPE_RXMARGINREQACK_2   (q2q3_xpipe_rxmarginreqack_m_2),
      .XPIPE_RXMARGINREQACK_3   (q2q3_xpipe_rxmarginreqack_m_3),
      .XPIPE_RXMARGINRESCMD     (q2q3_xpipe_rxmarginrescmd_m),
      .XPIPE_RXMARGINRESCMD_1   (q2q3_xpipe_rxmarginrescmd_m_1),
      .XPIPE_RXMARGINRESCMD_2   (q2q3_xpipe_rxmarginrescmd_m_2),
      .XPIPE_RXMARGINRESCMD_3   (q2q3_xpipe_rxmarginrescmd_m_3),
      .XPIPE_RXMARGINRESLANENUM (q2q3_xpipe_rxmarginreslanenum_m),
      .XPIPE_RXMARGINRESLANENUM_1(q2q3_xpipe_rxmarginreslanenum_m_1),
      .XPIPE_RXMARGINRESLANENUM_2(q2q3_xpipe_rxmarginreslanenum_m_2),
      .XPIPE_RXMARGINRESLANENUM_3(q2q3_xpipe_rxmarginreslanenum_m_3),
      .XPIPE_RXMARGINRESPAYLOAD (q2q3_xpipe_rxmarginrespayload_m),
      .XPIPE_RXMARGINRESPAYLOAD_1(q2q3_xpipe_rxmarginrespayload_m_1),
      .XPIPE_RXMARGINRESPAYLOAD_2(q2q3_xpipe_rxmarginrespayload_m_2),
      .XPIPE_RXMARGINRESPAYLOAD_3(q2q3_xpipe_rxmarginrespayload_m_3),
      .XPIPE_RXMARGINRESREQ     (q2q3_xpipe_rxmarginresreq_m),
      .XPIPE_RXMARGINRESREQ_1   (q2q3_xpipe_rxmarginresreq_m_1),
      .XPIPE_RXMARGINRESREQ_2   (q2q3_xpipe_rxmarginresreq_m_2),
      .XPIPE_RXMARGINRESREQ_3   (q2q3_xpipe_rxmarginresreq_m_3),

      .XPIPE_PCIELINKREACHTARGET_M  (q3q4_xpipe_pcielinkreachtarget_m),
      .XPIPE_PCIELINKREACHTARGET_M_1(q3q4_xpipe_pcielinkreachtarget_m_1),
      .XPIPE_PCIELTSSMSTATE_M       (q3q4_xpipe_pcieltssmstate_m),
      .XPIPE_PCIELTSSMSTATE_M_1     (q3q4_xpipe_pcieltssmstate_m_1),
      .XPIPE_RXMARGINREQCMD_M       (q3q4_xpipe_rxmarginreqcmd_m),
      .XPIPE_RXMARGINREQCMD_M_1     (q3q4_xpipe_rxmarginreqcmd_m_1),
      .XPIPE_RXMARGINREQCMD_M_2     (q3q4_xpipe_rxmarginreqcmd_m_2),
      .XPIPE_RXMARGINREQCMD_M_3     (q3q4_xpipe_rxmarginreqcmd_m_3),
      .XPIPE_RXMARGINREQLANENUM_M   (q3q4_xpipe_rxmarginreqlanenum_m),
      .XPIPE_RXMARGINREQLANENUM_M_1 (q3q4_xpipe_rxmarginreqlanenum_m_1),
      .XPIPE_RXMARGINREQLANENUM_M_2 (q3q4_xpipe_rxmarginreqlanenum_m_2),
      .XPIPE_RXMARGINREQLANENUM_M_3 (q3q4_xpipe_rxmarginreqlanenum_m_3),
      .XPIPE_RXMARGINREQPAYLOAD_M   (q3q4_xpipe_rxmarginreqpayload_m),
      .XPIPE_RXMARGINREQPAYLOAD_M_1 (q3q4_xpipe_rxmarginreqpayload_m_1),
      .XPIPE_RXMARGINREQPAYLOAD_M_2 (q3q4_xpipe_rxmarginreqpayload_m_2),
      .XPIPE_RXMARGINREQPAYLOAD_M_3 (q3q4_xpipe_rxmarginreqpayload_m_3),
      .XPIPE_RXMARGINREQREQ_M       (q3q4_xpipe_rxmarginreqreq_m),
      .XPIPE_RXMARGINREQREQ_M_1     (q3q4_xpipe_rxmarginreqreq_m_1),
      .XPIPE_RXMARGINREQREQ_M_2     (q3q4_xpipe_rxmarginreqreq_m_2),
      .XPIPE_RXMARGINREQREQ_M_3     (q3q4_xpipe_rxmarginreqreq_m_3),
      .XPIPE_RXMARGINRESACK_M       (q3q4_xpipe_rxmarginresack_m),
      .XPIPE_RXMARGINRESACK_M_1     (q3q4_xpipe_rxmarginresack_m_1),
      .XPIPE_RXMARGINRESACK_M_2     (q3q4_xpipe_rxmarginresack_m_2),
      .XPIPE_RXMARGINRESACK_M_3     (q3q4_xpipe_rxmarginresack_m_3),
      .XPIPE_RXMARGINREQACK_M       (q3q4_xpipe_rxmarginreqack_m),
      .XPIPE_RXMARGINREQACK_M_1     (q3q4_xpipe_rxmarginreqack_m_1),
      .XPIPE_RXMARGINREQACK_M_2     (q3q4_xpipe_rxmarginreqack_m_2),
      .XPIPE_RXMARGINREQACK_M_3     (q3q4_xpipe_rxmarginreqack_m_3),
      .XPIPE_RXMARGINRESCMD_M       (q3q4_xpipe_rxmarginrescmd_m),
      .XPIPE_RXMARGINRESCMD_M_1     (q3q4_xpipe_rxmarginrescmd_m_1),
      .XPIPE_RXMARGINRESCMD_M_2     (q3q4_xpipe_rxmarginrescmd_m_2),
      .XPIPE_RXMARGINRESCMD_M_3     (q3q4_xpipe_rxmarginrescmd_m_3),
      .XPIPE_RXMARGINRESLANENUM_M   (q3q4_xpipe_rxmarginreslanenum_m),
      .XPIPE_RXMARGINRESLANENUM_M_1 (q3q4_xpipe_rxmarginreslanenum_m_1),
      .XPIPE_RXMARGINRESLANENUM_M_2 (q3q4_xpipe_rxmarginreslanenum_m_2),
      .XPIPE_RXMARGINRESLANENUM_M_3 (q3q4_xpipe_rxmarginreslanenum_m_3),
      .XPIPE_RXMARGINRESPAYLOAD_M   (q3q4_xpipe_rxmarginrespayload_m),
      .XPIPE_RXMARGINRESPAYLOAD_M_1 (q3q4_xpipe_rxmarginrespayload_m_1),
      .XPIPE_RXMARGINRESPAYLOAD_M_2 (q3q4_xpipe_rxmarginrespayload_m_2),
      .XPIPE_RXMARGINRESPAYLOAD_M_3 (q3q4_xpipe_rxmarginrespayload_m_3),
      .XPIPE_RXMARGINRESREQ_M       (q3q4_xpipe_rxmarginresreq_m),
      .XPIPE_RXMARGINRESREQ_M_1     (q3q4_xpipe_rxmarginresreq_m_1),
      .XPIPE_RXMARGINRESREQ_M_2     (q3q4_xpipe_rxmarginresreq_m_2),
      .XPIPE_RXMARGINRESREQ_M_3     (q3q4_xpipe_rxmarginresreq_m_3),

      .XPIPE_PIPE_CH0_PHYSTATUS     (q2q3_xpipe_pipe_ch0_phystatus_m),
      .XPIPE_PIPE_CH0_RXCHARISK     (q2q3_xpipe_pipe_ch0_rxcharisk_m),
      .XPIPE_PIPE_CH0_RXDATA        (q2q3_xpipe_pipe_ch0_rxdata_m), //ifcpmxpipechannel0xpiperxdata
      .XPIPE_PIPE_CH0_RXDATAVALID   (q2q3_xpipe_pipe_ch0_rxdatavalid_m),
      .XPIPE_PIPE_CH0_RXELECIDLE    (q2q3_xpipe_pipe_ch0_rxelecidle_m),
      .XPIPE_PIPE_CH0_RXSTARTBLOCK  (q2q3_xpipe_pipe_ch0_rxstartblock_m),
      .XPIPE_PIPE_CH0_RXSTATUS      (q2q3_xpipe_pipe_ch0_rxstatus_m),
      .XPIPE_PIPE_CH0_RXSYNCHEADER  (q2q3_xpipe_pipe_ch0_rxsyncheader_m),
      .XPIPE_PIPE_CH0_RXVALID       (q2q3_xpipe_pipe_ch0_rxvalid_m),
      .XPIPE_PIPE_CH0_POWERDOWN     (q2q3_xpipe_pipe_ch0_powerdown_m),
      .XPIPE_PIPE_CH0_RXPOLARITY    (q2q3_xpipe_pipe_ch0_rxpolarity_m),
      .XPIPE_PIPE_CH0_RXTERMINATION (q2q3_xpipe_pipe_ch0_rxtermination_m),
      .XPIPE_PIPE_CH0_TXCHARISK     (q2q3_xpipe_pipe_ch0_txcharisk_m),
      .XPIPE_PIPE_CH0_TXCOMPLIANCE  (q2q3_xpipe_pipe_ch0_txcompliance_m),
      .XPIPE_PIPE_CH0_TXDATA        (q2q3_xpipe_pipe_ch0_txdata_m),
      .XPIPE_PIPE_CH0_TXDATAVALID   (q2q3_xpipe_pipe_ch0_txdatavalid_m),
      .XPIPE_PIPE_CH0_TXDEEMPH      (q2q3_xpipe_pipe_ch0_txdeemph_m),
      .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch0_txdetectrxloopback_m),
      .XPIPE_PIPE_CH0_TXELECIDLE    (q2q3_xpipe_pipe_ch0_txelecidle_m),
      .XPIPE_PIPE_CH0_TXMAINCURSOR  (q2q3_xpipe_pipe_ch0_txmaincursor_m),
      .XPIPE_PIPE_CH0_TXMARGIN      (q2q3_xpipe_pipe_ch0_txmargin_m),
      .XPIPE_PIPE_CH0_TXPOSTCURSOR  (q2q3_xpipe_pipe_ch0_txpostcursor_m),
      .XPIPE_PIPE_CH0_TXPRECURSOR   (q2q3_xpipe_pipe_ch0_txprecursor_m),
      .XPIPE_PIPE_CH0_TXSTARTBLOCK  (q2q3_xpipe_pipe_ch0_txstartblock_m),
      .XPIPE_PIPE_CH0_TXSWING       (q2q3_xpipe_pipe_ch0_txswing_m),
      .XPIPE_PIPE_CH0_TXSYNCHEADER  (q2q3_xpipe_pipe_ch0_txsyncheader_m),

      .XPIPE_PIPE_CH0_POWERDOWN_M   (q3q4_xpipe_pipe_ch0_powerdown_m),
      .XPIPE_PIPE_CH0_RXPOLARITY_M  (q3q4_xpipe_pipe_ch0_rxpolarity_m),
      .XPIPE_PIPE_CH0_RXTERMINATION_M(q3q4_xpipe_pipe_ch0_rxtermination_m),
      .XPIPE_PIPE_CH0_TXCHARISK_M   (q3q4_xpipe_pipe_ch0_txcharisk_m),
      .XPIPE_PIPE_CH0_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch0_txcompliance_m),
      .XPIPE_PIPE_CH0_TXDATAVALID_M (q3q4_xpipe_pipe_ch0_txdatavalid_m),
      .XPIPE_PIPE_CH0_TXDATA_M      (q3q4_xpipe_pipe_ch0_txdata_m),
      .XPIPE_PIPE_CH0_TXDEEMPH_M    (q3q4_xpipe_pipe_ch0_txdeemph_m),
      .XPIPE_PIPE_CH0_TXELECIDLE_M  (q3q4_xpipe_pipe_ch0_txelecidle_m),
      .XPIPE_PIPE_CH0_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch0_txmaincursor_m),
      .XPIPE_PIPE_CH0_TXMARGIN_M    (q3q4_xpipe_pipe_ch0_txmargin_m),
      .XPIPE_PIPE_CH0_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch0_txpostcursor_m),
      .XPIPE_PIPE_CH0_TXPRECURSOR_M (q3q4_xpipe_pipe_ch0_txprecursor_m),
      .XPIPE_PIPE_CH0_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch0_txstartblock_m),
      .XPIPE_PIPE_CH0_TXSWING_M     (q3q4_xpipe_pipe_ch0_txswing_m),
      .XPIPE_PIPE_CH0_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch0_txsyncheader_m),
      .XPIPE_PIPE_CH0_PHYSTATUS_M   (q3q4_xpipe_pipe_ch0_phystatus_m),
      .XPIPE_PIPE_CH0_RXCHARISK_M   (q3q4_xpipe_pipe_ch0_rxcharisk_m),
      .XPIPE_PIPE_CH0_RXDATAVALID_M (q3q4_xpipe_pipe_ch0_rxdatavalid_m),
      .XPIPE_PIPE_CH0_RXDATA_M      (q3q4_xpipe_pipe_ch0_rxdata_m),
      .XPIPE_PIPE_CH0_RXELECIDLE_M  (q3q4_xpipe_pipe_ch0_rxelecidle_m),
      .XPIPE_PIPE_CH0_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch0_rxstartblock_m),
      .XPIPE_PIPE_CH0_RXSTATUS_M    (q3q4_xpipe_pipe_ch0_rxstatus_m),
      .XPIPE_PIPE_CH0_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch0_rxsyncheader_m),
      .XPIPE_PIPE_CH0_RXVALID_M     (q3q4_xpipe_pipe_ch0_rxvalid_m),
      .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch0_txdetectrxloopback_m),

      .XPIPE_PIPE_CH1_PHYSTATUS     (q2q3_xpipe_pipe_ch1_phystatus_m),
      .XPIPE_PIPE_CH1_RXCHARISK     (q2q3_xpipe_pipe_ch1_rxcharisk_m),
      .XPIPE_PIPE_CH1_RXDATA        (q2q3_xpipe_pipe_ch1_rxdata_m), //ifcpmxpipechannel1xpiperxdata
      .XPIPE_PIPE_CH1_RXDATAVALID   (q2q3_xpipe_pipe_ch1_rxdatavalid_m),
      .XPIPE_PIPE_CH1_RXELECIDLE    (q2q3_xpipe_pipe_ch1_rxelecidle_m),
      .XPIPE_PIPE_CH1_RXSTARTBLOCK  (q2q3_xpipe_pipe_ch1_rxstartblock_m),
      .XPIPE_PIPE_CH1_RXSTATUS      (q2q3_xpipe_pipe_ch1_rxstatus_m),
      .XPIPE_PIPE_CH1_RXSYNCHEADER  (q2q3_xpipe_pipe_ch1_rxsyncheader_m),
      .XPIPE_PIPE_CH1_RXVALID       (q2q3_xpipe_pipe_ch1_rxvalid_m),
      .XPIPE_PIPE_CH1_POWERDOWN     (q2q3_xpipe_pipe_ch1_powerdown_m),
      .XPIPE_PIPE_CH1_RXPOLARITY    (q2q3_xpipe_pipe_ch1_rxpolarity_m),
      .XPIPE_PIPE_CH1_RXTERMINATION (q2q3_xpipe_pipe_ch1_rxtermination_m),
      .XPIPE_PIPE_CH1_TXCHARISK     (q2q3_xpipe_pipe_ch1_txcharisk_m),
      .XPIPE_PIPE_CH1_TXCOMPLIANCE  (q2q3_xpipe_pipe_ch1_txcompliance_m),
      .XPIPE_PIPE_CH1_TXDATA        (q2q3_xpipe_pipe_ch1_txdata_m),
      .XPIPE_PIPE_CH1_TXDATAVALID   (q2q3_xpipe_pipe_ch1_txdatavalid_m),
      .XPIPE_PIPE_CH1_TXDEEMPH      (q2q3_xpipe_pipe_ch1_txdeemph_m),
      .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch1_txdetectrxloopback_m),
      .XPIPE_PIPE_CH1_TXELECIDLE    (q2q3_xpipe_pipe_ch1_txelecidle_m),
      .XPIPE_PIPE_CH1_TXMAINCURSOR  (q2q3_xpipe_pipe_ch1_txmaincursor_m),
      .XPIPE_PIPE_CH1_TXMARGIN      (q2q3_xpipe_pipe_ch1_txmargin_m),
      .XPIPE_PIPE_CH1_TXPOSTCURSOR  (q2q3_xpipe_pipe_ch1_txpostcursor_m),
      .XPIPE_PIPE_CH1_TXPRECURSOR   (q2q3_xpipe_pipe_ch1_txprecursor_m),
      .XPIPE_PIPE_CH1_TXSTARTBLOCK  (q2q3_xpipe_pipe_ch1_txstartblock_m),
      .XPIPE_PIPE_CH1_TXSWING       (q2q3_xpipe_pipe_ch1_txswing_m),
      .XPIPE_PIPE_CH1_TXSYNCHEADER  (q2q3_xpipe_pipe_ch1_txsyncheader_m),

      .XPIPE_PIPE_CH1_POWERDOWN_M   (q3q4_xpipe_pipe_ch1_powerdown_m),
      .XPIPE_PIPE_CH1_RXPOLARITY_M  (q3q4_xpipe_pipe_ch1_rxpolarity_m),
      .XPIPE_PIPE_CH1_RXTERMINATION_M(q3q4_xpipe_pipe_ch1_rxtermination_m),
      .XPIPE_PIPE_CH1_TXCHARISK_M   (q3q4_xpipe_pipe_ch1_txcharisk_m),
      .XPIPE_PIPE_CH1_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch1_txcompliance_m),
      .XPIPE_PIPE_CH1_TXDATAVALID_M (q3q4_xpipe_pipe_ch1_txdatavalid_m),
      .XPIPE_PIPE_CH1_TXDATA_M      (q3q4_xpipe_pipe_ch1_txdata_m),
      .XPIPE_PIPE_CH1_TXDEEMPH_M    (q3q4_xpipe_pipe_ch1_txdeemph_m),
      .XPIPE_PIPE_CH1_TXELECIDLE_M  (q3q4_xpipe_pipe_ch1_txelecidle_m),
      .XPIPE_PIPE_CH1_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch1_txmaincursor_m),
      .XPIPE_PIPE_CH1_TXMARGIN_M    (q3q4_xpipe_pipe_ch1_txmargin_m),
      .XPIPE_PIPE_CH1_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch1_txpostcursor_m),
      .XPIPE_PIPE_CH1_TXPRECURSOR_M (q3q4_xpipe_pipe_ch1_txprecursor_m),
      .XPIPE_PIPE_CH1_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch1_txstartblock_m),
      .XPIPE_PIPE_CH1_TXSWING_M     (q3q4_xpipe_pipe_ch1_txswing_m),
      .XPIPE_PIPE_CH1_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch1_txsyncheader_m),
      .XPIPE_PIPE_CH1_PHYSTATUS_M   (q3q4_xpipe_pipe_ch1_phystatus_m),
      .XPIPE_PIPE_CH1_RXCHARISK_M   (q3q4_xpipe_pipe_ch1_rxcharisk_m),
      .XPIPE_PIPE_CH1_RXDATAVALID_M (q3q4_xpipe_pipe_ch1_rxdatavalid_m),
      .XPIPE_PIPE_CH1_RXDATA_M      (q3q4_xpipe_pipe_ch1_rxdata_m),
      .XPIPE_PIPE_CH1_RXELECIDLE_M  (q3q4_xpipe_pipe_ch1_rxelecidle_m),
      .XPIPE_PIPE_CH1_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch1_rxstartblock_m),
      .XPIPE_PIPE_CH1_RXSTATUS_M    (q3q4_xpipe_pipe_ch1_rxstatus_m),
      .XPIPE_PIPE_CH1_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch1_rxsyncheader_m),
      .XPIPE_PIPE_CH1_RXVALID_M     (q3q4_xpipe_pipe_ch1_rxvalid_m),
      .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch1_txdetectrxloopback_m),

      .XPIPE_PIPE_CH2_PHYSTATUS     (q2q3_xpipe_pipe_ch2_phystatus_m),
      .XPIPE_PIPE_CH2_RXCHARISK     (q2q3_xpipe_pipe_ch2_rxcharisk_m),
      .XPIPE_PIPE_CH2_RXDATA        (q2q3_xpipe_pipe_ch2_rxdata_m), //ifcpmxpipechannel2xpiperxdata
      .XPIPE_PIPE_CH2_RXDATAVALID   (q2q3_xpipe_pipe_ch2_rxdatavalid_m),
      .XPIPE_PIPE_CH2_RXELECIDLE    (q2q3_xpipe_pipe_ch2_rxelecidle_m),
      .XPIPE_PIPE_CH2_RXSTARTBLOCK  (q2q3_xpipe_pipe_ch2_rxstartblock_m),
      .XPIPE_PIPE_CH2_RXSTATUS      (q2q3_xpipe_pipe_ch2_rxstatus_m),
      .XPIPE_PIPE_CH2_RXSYNCHEADER  (q2q3_xpipe_pipe_ch2_rxsyncheader_m),
      .XPIPE_PIPE_CH2_RXVALID       (q2q3_xpipe_pipe_ch2_rxvalid_m),
      .XPIPE_PIPE_CH2_POWERDOWN     (q2q3_xpipe_pipe_ch2_powerdown_m),
      .XPIPE_PIPE_CH2_RXPOLARITY    (q2q3_xpipe_pipe_ch2_rxpolarity_m),
      .XPIPE_PIPE_CH2_RXTERMINATION (q2q3_xpipe_pipe_ch2_rxtermination_m),
      .XPIPE_PIPE_CH2_TXCHARISK     (q2q3_xpipe_pipe_ch2_txcharisk_m),
      .XPIPE_PIPE_CH2_TXCOMPLIANCE  (q2q3_xpipe_pipe_ch2_txcompliance_m),
      .XPIPE_PIPE_CH2_TXDATA        (q2q3_xpipe_pipe_ch2_txdata_m),
      .XPIPE_PIPE_CH2_TXDATAVALID   (q2q3_xpipe_pipe_ch2_txdatavalid_m),
      .XPIPE_PIPE_CH2_TXDEEMPH      (q2q3_xpipe_pipe_ch2_txdeemph_m),
      .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch2_txdetectrxloopback_m),
      .XPIPE_PIPE_CH2_TXELECIDLE    (q2q3_xpipe_pipe_ch2_txelecidle_m),
      .XPIPE_PIPE_CH2_TXMAINCURSOR  (q2q3_xpipe_pipe_ch2_txmaincursor_m),
      .XPIPE_PIPE_CH2_TXMARGIN      (q2q3_xpipe_pipe_ch2_txmargin_m),
      .XPIPE_PIPE_CH2_TXPOSTCURSOR  (q2q3_xpipe_pipe_ch2_txpostcursor_m),
      .XPIPE_PIPE_CH2_TXPRECURSOR   (q2q3_xpipe_pipe_ch2_txprecursor_m),
      .XPIPE_PIPE_CH2_TXSTARTBLOCK  (q2q3_xpipe_pipe_ch2_txstartblock_m),
      .XPIPE_PIPE_CH2_TXSWING       (q2q3_xpipe_pipe_ch2_txswing_m),
      .XPIPE_PIPE_CH2_TXSYNCHEADER  (q2q3_xpipe_pipe_ch2_txsyncheader_m),

      .XPIPE_PIPE_CH2_POWERDOWN_M   (q3q4_xpipe_pipe_ch2_powerdown_m),
      .XPIPE_PIPE_CH2_RXPOLARITY_M  (q3q4_xpipe_pipe_ch2_rxpolarity_m),
      .XPIPE_PIPE_CH2_RXTERMINATION_M(q3q4_xpipe_pipe_ch2_rxtermination_m),
      .XPIPE_PIPE_CH2_TXCHARISK_M   (q3q4_xpipe_pipe_ch2_txcharisk_m),
      .XPIPE_PIPE_CH2_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch2_txcompliance_m),
      .XPIPE_PIPE_CH2_TXDATAVALID_M (q3q4_xpipe_pipe_ch2_txdatavalid_m),
      .XPIPE_PIPE_CH2_TXDATA_M      (q3q4_xpipe_pipe_ch2_txdata_m),
      .XPIPE_PIPE_CH2_TXDEEMPH_M    (q3q4_xpipe_pipe_ch2_txdeemph_m),
      .XPIPE_PIPE_CH2_TXELECIDLE_M  (q3q4_xpipe_pipe_ch2_txelecidle_m),
      .XPIPE_PIPE_CH2_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch2_txmaincursor_m),
      .XPIPE_PIPE_CH2_TXMARGIN_M    (q3q4_xpipe_pipe_ch2_txmargin_m),
      .XPIPE_PIPE_CH2_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch2_txpostcursor_m),
      .XPIPE_PIPE_CH2_TXPRECURSOR_M (q3q4_xpipe_pipe_ch2_txprecursor_m),
      .XPIPE_PIPE_CH2_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch2_txstartblock_m),
      .XPIPE_PIPE_CH2_TXSWING_M     (q3q4_xpipe_pipe_ch2_txswing_m),
      .XPIPE_PIPE_CH2_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch2_txsyncheader_m),
      .XPIPE_PIPE_CH2_PHYSTATUS_M   (q3q4_xpipe_pipe_ch2_phystatus_m),
      .XPIPE_PIPE_CH2_RXCHARISK_M   (q3q4_xpipe_pipe_ch2_rxcharisk_m),
      .XPIPE_PIPE_CH2_RXDATAVALID_M (q3q4_xpipe_pipe_ch2_rxdatavalid_m),
      .XPIPE_PIPE_CH2_RXDATA_M      (q3q4_xpipe_pipe_ch2_rxdata_m),
      .XPIPE_PIPE_CH2_RXELECIDLE_M  (q3q4_xpipe_pipe_ch2_rxelecidle_m),
      .XPIPE_PIPE_CH2_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch2_rxstartblock_m),
      .XPIPE_PIPE_CH2_RXSTATUS_M    (q3q4_xpipe_pipe_ch2_rxstatus_m),
      .XPIPE_PIPE_CH2_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch2_rxsyncheader_m),
      .XPIPE_PIPE_CH2_RXVALID_M     (q3q4_xpipe_pipe_ch2_rxvalid_m),
      .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch2_txdetectrxloopback_m),

      .XPIPE_PIPE_CH3_PHYSTATUS     (q2q3_xpipe_pipe_ch3_phystatus_m),
      .XPIPE_PIPE_CH3_RXCHARISK     (q2q3_xpipe_pipe_ch3_rxcharisk_m),
      .XPIPE_PIPE_CH3_RXDATA        (q2q3_xpipe_pipe_ch3_rxdata_m), //ifcpmxpipechannel3xpiperxdata
      .XPIPE_PIPE_CH3_RXDATAVALID   (q2q3_xpipe_pipe_ch3_rxdatavalid_m),
      .XPIPE_PIPE_CH3_RXELECIDLE    (q2q3_xpipe_pipe_ch3_rxelecidle_m),
      .XPIPE_PIPE_CH3_RXSTARTBLOCK  (q2q3_xpipe_pipe_ch3_rxstartblock_m),
      .XPIPE_PIPE_CH3_RXSTATUS      (q2q3_xpipe_pipe_ch3_rxstatus_m),
      .XPIPE_PIPE_CH3_RXSYNCHEADER  (q2q3_xpipe_pipe_ch3_rxsyncheader_m),
      .XPIPE_PIPE_CH3_RXVALID       (q2q3_xpipe_pipe_ch3_rxvalid_m),
      .XPIPE_PIPE_CH3_POWERDOWN     (q2q3_xpipe_pipe_ch3_powerdown_m),
      .XPIPE_PIPE_CH3_RXPOLARITY    (q2q3_xpipe_pipe_ch3_rxpolarity_m),
      .XPIPE_PIPE_CH3_RXTERMINATION (q2q3_xpipe_pipe_ch3_rxtermination_m),
      .XPIPE_PIPE_CH3_TXCHARISK     (q2q3_xpipe_pipe_ch3_txcharisk_m),
      .XPIPE_PIPE_CH3_TXCOMPLIANCE  (q2q3_xpipe_pipe_ch3_txcompliance_m),
      .XPIPE_PIPE_CH3_TXDATA        (q2q3_xpipe_pipe_ch3_txdata_m),
      .XPIPE_PIPE_CH3_TXDATAVALID   (q2q3_xpipe_pipe_ch3_txdatavalid_m),
      .XPIPE_PIPE_CH3_TXDEEMPH      (q2q3_xpipe_pipe_ch3_txdeemph_m),
      .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch3_txdetectrxloopback_m),
      .XPIPE_PIPE_CH3_TXELECIDLE    (q2q3_xpipe_pipe_ch3_txelecidle_m),
      .XPIPE_PIPE_CH3_TXMAINCURSOR  (q2q3_xpipe_pipe_ch3_txmaincursor_m),
      .XPIPE_PIPE_CH3_TXMARGIN      (q2q3_xpipe_pipe_ch3_txmargin_m),
      .XPIPE_PIPE_CH3_TXPOSTCURSOR  (q2q3_xpipe_pipe_ch3_txpostcursor_m),
      .XPIPE_PIPE_CH3_TXPRECURSOR   (q2q3_xpipe_pipe_ch3_txprecursor_m),
      .XPIPE_PIPE_CH3_TXSTARTBLOCK  (q2q3_xpipe_pipe_ch3_txstartblock_m),
      .XPIPE_PIPE_CH3_TXSWING       (q2q3_xpipe_pipe_ch3_txswing_m),
      .XPIPE_PIPE_CH3_TXSYNCHEADER  (q2q3_xpipe_pipe_ch3_txsyncheader_m),

      .XPIPE_PIPE_CH3_POWERDOWN_M   (q3q4_xpipe_pipe_ch3_powerdown_m),
      .XPIPE_PIPE_CH3_RXPOLARITY_M  (q3q4_xpipe_pipe_ch3_rxpolarity_m),
      .XPIPE_PIPE_CH3_RXTERMINATION_M(q3q4_xpipe_pipe_ch3_rxtermination_m),
      .XPIPE_PIPE_CH3_TXCHARISK_M   (q3q4_xpipe_pipe_ch3_txcharisk_m),
      .XPIPE_PIPE_CH3_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch3_txcompliance_m),
      .XPIPE_PIPE_CH3_TXDATAVALID_M (q3q4_xpipe_pipe_ch3_txdatavalid_m),
      .XPIPE_PIPE_CH3_TXDATA_M      (q3q4_xpipe_pipe_ch3_txdata_m),
      .XPIPE_PIPE_CH3_TXDEEMPH_M    (q3q4_xpipe_pipe_ch3_txdeemph_m),
      .XPIPE_PIPE_CH3_TXELECIDLE_M  (q3q4_xpipe_pipe_ch3_txelecidle_m),
      .XPIPE_PIPE_CH3_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch3_txmaincursor_m),
      .XPIPE_PIPE_CH3_TXMARGIN_M    (q3q4_xpipe_pipe_ch3_txmargin_m),
      .XPIPE_PIPE_CH3_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch3_txpostcursor_m),
      .XPIPE_PIPE_CH3_TXPRECURSOR_M (q3q4_xpipe_pipe_ch3_txprecursor_m),
      .XPIPE_PIPE_CH3_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch3_txstartblock_m),
      .XPIPE_PIPE_CH3_TXSWING_M     (q3q4_xpipe_pipe_ch3_txswing_m),
      .XPIPE_PIPE_CH3_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch3_txsyncheader_m),
      .XPIPE_PIPE_CH3_PHYSTATUS_M   (q3q4_xpipe_pipe_ch3_phystatus_m),
      .XPIPE_PIPE_CH3_RXCHARISK_M   (q3q4_xpipe_pipe_ch3_rxcharisk_m),
      .XPIPE_PIPE_CH3_RXDATAVALID_M (q3q4_xpipe_pipe_ch3_rxdatavalid_m),
      .XPIPE_PIPE_CH3_RXDATA_M      (q3q4_xpipe_pipe_ch3_rxdata_m),
      .XPIPE_PIPE_CH3_RXELECIDLE_M  (q3q4_xpipe_pipe_ch3_rxelecidle_m),
      .XPIPE_PIPE_CH3_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch3_rxstartblock_m),
      .XPIPE_PIPE_CH3_RXSTATUS_M    (q3q4_xpipe_pipe_ch3_rxstatus_m),
      .XPIPE_PIPE_CH3_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch3_rxsyncheader_m),
      .XPIPE_PIPE_CH3_RXVALID_M     (q3q4_xpipe_pipe_ch3_rxvalid_m),
      .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch3_txdetectrxloopback_m),

      .XPIPE_PIPE_CH4_PHYSTATUS     (q2q3_xpipe_pipe_ch4_phystatus_m),
      .XPIPE_PIPE_CH4_RXCHARISK     (q2q3_xpipe_pipe_ch4_rxcharisk_m),
      .XPIPE_PIPE_CH4_RXDATA        (q2q3_xpipe_pipe_ch4_rxdata_m), //ifcpmxpipechannel4xpiperxdata
      .XPIPE_PIPE_CH4_RXDATAVALID   (q2q3_xpipe_pipe_ch4_rxdatavalid_m),
      .XPIPE_PIPE_CH4_RXELECIDLE    (q2q3_xpipe_pipe_ch4_rxelecidle_m),
      .XPIPE_PIPE_CH4_RXSTARTBLOCK  (q2q3_xpipe_pipe_ch4_rxstartblock_m),
      .XPIPE_PIPE_CH4_RXSTATUS      (q2q3_xpipe_pipe_ch4_rxstatus_m),
      .XPIPE_PIPE_CH4_RXSYNCHEADER  (q2q3_xpipe_pipe_ch4_rxsyncheader_m),
      .XPIPE_PIPE_CH4_RXVALID       (q2q3_xpipe_pipe_ch4_rxvalid_m),
      .XPIPE_PIPE_CH4_POWERDOWN     (q2q3_xpipe_pipe_ch4_powerdown_m),
      .XPIPE_PIPE_CH4_RXPOLARITY    (q2q3_xpipe_pipe_ch4_rxpolarity_m),
      .XPIPE_PIPE_CH4_RXTERMINATION (q2q3_xpipe_pipe_ch4_rxtermination_m),
      .XPIPE_PIPE_CH4_TXCHARISK     (q2q3_xpipe_pipe_ch4_txcharisk_m),
      .XPIPE_PIPE_CH4_TXCOMPLIANCE  (q2q3_xpipe_pipe_ch4_txcompliance_m),
      .XPIPE_PIPE_CH4_TXDATA        (q2q3_xpipe_pipe_ch4_txdata_m),
      .XPIPE_PIPE_CH4_TXDATAVALID   (q2q3_xpipe_pipe_ch4_txdatavalid_m),
      .XPIPE_PIPE_CH4_TXDEEMPH      (q2q3_xpipe_pipe_ch4_txdeemph_m),
      .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch4_txdetectrxloopback_m),
      .XPIPE_PIPE_CH4_TXELECIDLE    (q2q3_xpipe_pipe_ch4_txelecidle_m),
      .XPIPE_PIPE_CH4_TXMAINCURSOR  (q2q3_xpipe_pipe_ch4_txmaincursor_m),
      .XPIPE_PIPE_CH4_TXMARGIN      (q2q3_xpipe_pipe_ch4_txmargin_m),
      .XPIPE_PIPE_CH4_TXPOSTCURSOR  (q2q3_xpipe_pipe_ch4_txpostcursor_m),
      .XPIPE_PIPE_CH4_TXPRECURSOR   (q2q3_xpipe_pipe_ch4_txprecursor_m),
      .XPIPE_PIPE_CH4_TXSTARTBLOCK  (q2q3_xpipe_pipe_ch4_txstartblock_m),
      .XPIPE_PIPE_CH4_TXSWING       (q2q3_xpipe_pipe_ch4_txswing_m),
      .XPIPE_PIPE_CH4_TXSYNCHEADER  (q2q3_xpipe_pipe_ch4_txsyncheader_m),

      .XPIPE_PIPE_CH4_POWERDOWN_M   (q3q4_xpipe_pipe_ch4_powerdown_m),
      .XPIPE_PIPE_CH4_RXPOLARITY_M  (q3q4_xpipe_pipe_ch4_rxpolarity_m),
      .XPIPE_PIPE_CH4_RXTERMINATION_M(q3q4_xpipe_pipe_ch4_rxtermination_m),
      .XPIPE_PIPE_CH4_TXCHARISK_M   (q3q4_xpipe_pipe_ch4_txcharisk_m),
      .XPIPE_PIPE_CH4_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch4_txcompliance_m),
      .XPIPE_PIPE_CH4_TXDATAVALID_M (q3q4_xpipe_pipe_ch4_txdatavalid_m),
      .XPIPE_PIPE_CH4_TXDATA_M      (q3q4_xpipe_pipe_ch4_txdata_m),
      .XPIPE_PIPE_CH4_TXDEEMPH_M    (q3q4_xpipe_pipe_ch4_txdeemph_m),
      .XPIPE_PIPE_CH4_TXELECIDLE_M  (q3q4_xpipe_pipe_ch4_txelecidle_m),
      .XPIPE_PIPE_CH4_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch4_txmaincursor_m),
      .XPIPE_PIPE_CH4_TXMARGIN_M    (q3q4_xpipe_pipe_ch4_txmargin_m),
      .XPIPE_PIPE_CH4_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch4_txpostcursor_m),
      .XPIPE_PIPE_CH4_TXPRECURSOR_M (q3q4_xpipe_pipe_ch4_txprecursor_m),
      .XPIPE_PIPE_CH4_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch4_txstartblock_m),
      .XPIPE_PIPE_CH4_TXSWING_M     (q3q4_xpipe_pipe_ch4_txswing_m),
      .XPIPE_PIPE_CH4_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch4_txsyncheader_m),
      .XPIPE_PIPE_CH4_PHYSTATUS_M   (q3q4_xpipe_pipe_ch4_phystatus_m),
      .XPIPE_PIPE_CH4_RXCHARISK_M   (q3q4_xpipe_pipe_ch4_rxcharisk_m),
      .XPIPE_PIPE_CH4_RXDATAVALID_M (q3q4_xpipe_pipe_ch4_rxdatavalid_m),
      .XPIPE_PIPE_CH4_RXDATA_M      (q3q4_xpipe_pipe_ch4_rxdata_m),
      .XPIPE_PIPE_CH4_RXELECIDLE_M  (q3q4_xpipe_pipe_ch4_rxelecidle_m),
      .XPIPE_PIPE_CH4_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch4_rxstartblock_m),
      .XPIPE_PIPE_CH4_RXSTATUS_M    (q3q4_xpipe_pipe_ch4_rxstatus_m),
      .XPIPE_PIPE_CH4_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch4_rxsyncheader_m),
      .XPIPE_PIPE_CH4_RXVALID_M     (q3q4_xpipe_pipe_ch4_rxvalid_m),
      .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch4_txdetectrxloopback_m),

      .XPIPE_PIPE_CH5_PHYSTATUS     (q2q3_xpipe_pipe_ch5_phystatus_m),
      .XPIPE_PIPE_CH5_RXCHARISK     (q2q3_xpipe_pipe_ch5_rxcharisk_m),
      .XPIPE_PIPE_CH5_RXDATA        (q2q3_xpipe_pipe_ch5_rxdata_m), //ifcpmxpipechannel5xpiperxdata
      .XPIPE_PIPE_CH5_RXDATAVALID   (q2q3_xpipe_pipe_ch5_rxdatavalid_m),
      .XPIPE_PIPE_CH5_RXELECIDLE    (q2q3_xpipe_pipe_ch5_rxelecidle_m),
      .XPIPE_PIPE_CH5_RXSTARTBLOCK  (q2q3_xpipe_pipe_ch5_rxstartblock_m),
      .XPIPE_PIPE_CH5_RXSTATUS      (q2q3_xpipe_pipe_ch5_rxstatus_m),
      .XPIPE_PIPE_CH5_RXSYNCHEADER  (q2q3_xpipe_pipe_ch5_rxsyncheader_m),
      .XPIPE_PIPE_CH5_RXVALID       (q2q3_xpipe_pipe_ch5_rxvalid_m),
      .XPIPE_PIPE_CH5_POWERDOWN     (q2q3_xpipe_pipe_ch5_powerdown_m),
      .XPIPE_PIPE_CH5_RXPOLARITY    (q2q3_xpipe_pipe_ch5_rxpolarity_m),
      .XPIPE_PIPE_CH5_RXTERMINATION (q2q3_xpipe_pipe_ch5_rxtermination_m),
      .XPIPE_PIPE_CH5_TXCHARISK     (q2q3_xpipe_pipe_ch5_txcharisk_m),
      .XPIPE_PIPE_CH5_TXCOMPLIANCE  (q2q3_xpipe_pipe_ch5_txcompliance_m),
      .XPIPE_PIPE_CH5_TXDATA        (q2q3_xpipe_pipe_ch5_txdata_m),
      .XPIPE_PIPE_CH5_TXDATAVALID   (q2q3_xpipe_pipe_ch5_txdatavalid_m),
      .XPIPE_PIPE_CH5_TXDEEMPH      (q2q3_xpipe_pipe_ch5_txdeemph_m),
      .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch5_txdetectrxloopback_m),
      .XPIPE_PIPE_CH5_TXELECIDLE    (q2q3_xpipe_pipe_ch5_txelecidle_m),
      .XPIPE_PIPE_CH5_TXMAINCURSOR  (q2q3_xpipe_pipe_ch5_txmaincursor_m),
      .XPIPE_PIPE_CH5_TXMARGIN      (q2q3_xpipe_pipe_ch5_txmargin_m),
      .XPIPE_PIPE_CH5_TXPOSTCURSOR  (q2q3_xpipe_pipe_ch5_txpostcursor_m),
      .XPIPE_PIPE_CH5_TXPRECURSOR   (q2q3_xpipe_pipe_ch5_txprecursor_m),
      .XPIPE_PIPE_CH5_TXSTARTBLOCK  (q2q3_xpipe_pipe_ch5_txstartblock_m),
      .XPIPE_PIPE_CH5_TXSWING       (q2q3_xpipe_pipe_ch5_txswing_m),
      .XPIPE_PIPE_CH5_TXSYNCHEADER  (q2q3_xpipe_pipe_ch5_txsyncheader_m),

      .XPIPE_PIPE_CH5_POWERDOWN_M   (q3q4_xpipe_pipe_ch5_powerdown_m),
      .XPIPE_PIPE_CH5_RXPOLARITY_M  (q3q4_xpipe_pipe_ch5_rxpolarity_m),
      .XPIPE_PIPE_CH5_RXTERMINATION_M(q3q4_xpipe_pipe_ch5_rxtermination_m),
      .XPIPE_PIPE_CH5_TXCHARISK_M   (q3q4_xpipe_pipe_ch5_txcharisk_m),
      .XPIPE_PIPE_CH5_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch5_txcompliance_m),
      .XPIPE_PIPE_CH5_TXDATAVALID_M (q3q4_xpipe_pipe_ch5_txdatavalid_m),
      .XPIPE_PIPE_CH5_TXDATA_M      (q3q4_xpipe_pipe_ch5_txdata_m),
      .XPIPE_PIPE_CH5_TXDEEMPH_M    (q3q4_xpipe_pipe_ch5_txdeemph_m),
      .XPIPE_PIPE_CH5_TXELECIDLE_M  (q3q4_xpipe_pipe_ch5_txelecidle_m),
      .XPIPE_PIPE_CH5_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch5_txmaincursor_m),
      .XPIPE_PIPE_CH5_TXMARGIN_M    (q3q4_xpipe_pipe_ch5_txmargin_m),
      .XPIPE_PIPE_CH5_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch5_txpostcursor_m),
      .XPIPE_PIPE_CH5_TXPRECURSOR_M (q3q4_xpipe_pipe_ch5_txprecursor_m),
      .XPIPE_PIPE_CH5_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch5_txstartblock_m),
      .XPIPE_PIPE_CH5_TXSWING_M     (q3q4_xpipe_pipe_ch5_txswing_m),
      .XPIPE_PIPE_CH5_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch5_txsyncheader_m),
      .XPIPE_PIPE_CH5_PHYSTATUS_M   (q3q4_xpipe_pipe_ch5_phystatus_m),
      .XPIPE_PIPE_CH5_RXCHARISK_M   (q3q4_xpipe_pipe_ch5_rxcharisk_m),
      .XPIPE_PIPE_CH5_RXDATAVALID_M (q3q4_xpipe_pipe_ch5_rxdatavalid_m),
      .XPIPE_PIPE_CH5_RXDATA_M      (q3q4_xpipe_pipe_ch5_rxdata_m),
      .XPIPE_PIPE_CH5_RXELECIDLE_M  (q3q4_xpipe_pipe_ch5_rxelecidle_m),
      .XPIPE_PIPE_CH5_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch5_rxstartblock_m),
      .XPIPE_PIPE_CH5_RXSTATUS_M    (q3q4_xpipe_pipe_ch5_rxstatus_m),
      .XPIPE_PIPE_CH5_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch5_rxsyncheader_m),
      .XPIPE_PIPE_CH5_RXVALID_M     (q3q4_xpipe_pipe_ch5_rxvalid_m),
      .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch5_txdetectrxloopback_m),

      .XPIPE_PIPE_CH6_PHYSTATUS     (q2q3_xpipe_pipe_ch6_phystatus_m),
      .XPIPE_PIPE_CH6_RXCHARISK     (q2q3_xpipe_pipe_ch6_rxcharisk_m),
      .XPIPE_PIPE_CH6_RXDATA        (q2q3_xpipe_pipe_ch6_rxdata_m), //ifcpmxpipechannel6xpiperxdata
      .XPIPE_PIPE_CH6_RXDATAVALID   (q2q3_xpipe_pipe_ch6_rxdatavalid_m),
      .XPIPE_PIPE_CH6_RXELECIDLE    (q2q3_xpipe_pipe_ch6_rxelecidle_m),
      .XPIPE_PIPE_CH6_RXSTARTBLOCK  (q2q3_xpipe_pipe_ch6_rxstartblock_m),
      .XPIPE_PIPE_CH6_RXSTATUS      (q2q3_xpipe_pipe_ch6_rxstatus_m),
      .XPIPE_PIPE_CH6_RXSYNCHEADER  (q2q3_xpipe_pipe_ch6_rxsyncheader_m),
      .XPIPE_PIPE_CH6_RXVALID       (q2q3_xpipe_pipe_ch6_rxvalid_m),
      .XPIPE_PIPE_CH6_POWERDOWN     (q2q3_xpipe_pipe_ch6_powerdown_m),
      .XPIPE_PIPE_CH6_RXPOLARITY    (q2q3_xpipe_pipe_ch6_rxpolarity_m),
      .XPIPE_PIPE_CH6_RXTERMINATION (q2q3_xpipe_pipe_ch6_rxtermination_m),
      .XPIPE_PIPE_CH6_TXCHARISK     (q2q3_xpipe_pipe_ch6_txcharisk_m),
      .XPIPE_PIPE_CH6_TXCOMPLIANCE  (q2q3_xpipe_pipe_ch6_txcompliance_m),
      .XPIPE_PIPE_CH6_TXDATA        (q2q3_xpipe_pipe_ch6_txdata_m),
      .XPIPE_PIPE_CH6_TXDATAVALID   (q2q3_xpipe_pipe_ch6_txdatavalid_m),
      .XPIPE_PIPE_CH6_TXDEEMPH      (q2q3_xpipe_pipe_ch6_txdeemph_m),
      .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch6_txdetectrxloopback_m),
      .XPIPE_PIPE_CH6_TXELECIDLE    (q2q3_xpipe_pipe_ch6_txelecidle_m),
      .XPIPE_PIPE_CH6_TXMAINCURSOR  (q2q3_xpipe_pipe_ch6_txmaincursor_m),
      .XPIPE_PIPE_CH6_TXMARGIN      (q2q3_xpipe_pipe_ch6_txmargin_m),
      .XPIPE_PIPE_CH6_TXPOSTCURSOR  (q2q3_xpipe_pipe_ch6_txpostcursor_m),
      .XPIPE_PIPE_CH6_TXPRECURSOR   (q2q3_xpipe_pipe_ch6_txprecursor_m),
      .XPIPE_PIPE_CH6_TXSTARTBLOCK  (q2q3_xpipe_pipe_ch6_txstartblock_m),
      .XPIPE_PIPE_CH6_TXSWING       (q2q3_xpipe_pipe_ch6_txswing_m),
      .XPIPE_PIPE_CH6_TXSYNCHEADER  (q2q3_xpipe_pipe_ch6_txsyncheader_m),

      .XPIPE_PIPE_CH6_POWERDOWN_M   (q3q4_xpipe_pipe_ch6_powerdown_m),
      .XPIPE_PIPE_CH6_RXPOLARITY_M  (q3q4_xpipe_pipe_ch6_rxpolarity_m),
      .XPIPE_PIPE_CH6_RXTERMINATION_M(q3q4_xpipe_pipe_ch6_rxtermination_m),
      .XPIPE_PIPE_CH6_TXCHARISK_M   (q3q4_xpipe_pipe_ch6_txcharisk_m),
      .XPIPE_PIPE_CH6_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch6_txcompliance_m),
      .XPIPE_PIPE_CH6_TXDATAVALID_M (q3q4_xpipe_pipe_ch6_txdatavalid_m),
      .XPIPE_PIPE_CH6_TXDATA_M      (q3q4_xpipe_pipe_ch6_txdata_m),
      .XPIPE_PIPE_CH6_TXDEEMPH_M    (q3q4_xpipe_pipe_ch6_txdeemph_m),
      .XPIPE_PIPE_CH6_TXELECIDLE_M  (q3q4_xpipe_pipe_ch6_txelecidle_m),
      .XPIPE_PIPE_CH6_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch6_txmaincursor_m),
      .XPIPE_PIPE_CH6_TXMARGIN_M    (q3q4_xpipe_pipe_ch6_txmargin_m),
      .XPIPE_PIPE_CH6_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch6_txpostcursor_m),
      .XPIPE_PIPE_CH6_TXPRECURSOR_M (q3q4_xpipe_pipe_ch6_txprecursor_m),
      .XPIPE_PIPE_CH6_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch6_txstartblock_m),
      .XPIPE_PIPE_CH6_TXSWING_M     (q3q4_xpipe_pipe_ch6_txswing_m),
      .XPIPE_PIPE_CH6_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch6_txsyncheader_m),
      .XPIPE_PIPE_CH6_PHYSTATUS_M   (q3q4_xpipe_pipe_ch6_phystatus_m),
      .XPIPE_PIPE_CH6_RXCHARISK_M   (q3q4_xpipe_pipe_ch6_rxcharisk_m),
      .XPIPE_PIPE_CH6_RXDATAVALID_M (q3q4_xpipe_pipe_ch6_rxdatavalid_m),
      .XPIPE_PIPE_CH6_RXDATA_M      (q3q4_xpipe_pipe_ch6_rxdata_m),
      .XPIPE_PIPE_CH6_RXELECIDLE_M  (q3q4_xpipe_pipe_ch6_rxelecidle_m),
      .XPIPE_PIPE_CH6_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch6_rxstartblock_m),
      .XPIPE_PIPE_CH6_RXSTATUS_M    (q3q4_xpipe_pipe_ch6_rxstatus_m),
      .XPIPE_PIPE_CH6_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch6_rxsyncheader_m),
      .XPIPE_PIPE_CH6_RXVALID_M     (q3q4_xpipe_pipe_ch6_rxvalid_m),
      .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch6_txdetectrxloopback_m),

      .XPIPE_PIPE_CH7_PHYSTATUS     (q2q3_xpipe_pipe_ch7_phystatus_m),
      .XPIPE_PIPE_CH7_RXCHARISK     (q2q3_xpipe_pipe_ch7_rxcharisk_m),
      .XPIPE_PIPE_CH7_RXDATA        (q2q3_xpipe_pipe_ch7_rxdata_m), //ifcpmxpipechannel7xpiperxdata
      .XPIPE_PIPE_CH7_RXDATAVALID   (q2q3_xpipe_pipe_ch7_rxdatavalid_m),
      .XPIPE_PIPE_CH7_RXELECIDLE    (q2q3_xpipe_pipe_ch7_rxelecidle_m),
      .XPIPE_PIPE_CH7_RXSTARTBLOCK  (q2q3_xpipe_pipe_ch7_rxstartblock_m),
      .XPIPE_PIPE_CH7_RXSTATUS      (q2q3_xpipe_pipe_ch7_rxstatus_m),
      .XPIPE_PIPE_CH7_RXSYNCHEADER  (q2q3_xpipe_pipe_ch7_rxsyncheader_m),
      .XPIPE_PIPE_CH7_RXVALID       (q2q3_xpipe_pipe_ch7_rxvalid_m),
      .XPIPE_PIPE_CH7_POWERDOWN     (q2q3_xpipe_pipe_ch7_powerdown_m),
      .XPIPE_PIPE_CH7_RXPOLARITY    (q2q3_xpipe_pipe_ch7_rxpolarity_m),
      .XPIPE_PIPE_CH7_RXTERMINATION (q2q3_xpipe_pipe_ch7_rxtermination_m),
      .XPIPE_PIPE_CH7_TXCHARISK     (q2q3_xpipe_pipe_ch7_txcharisk_m),
      .XPIPE_PIPE_CH7_TXCOMPLIANCE  (q2q3_xpipe_pipe_ch7_txcompliance_m),
      .XPIPE_PIPE_CH7_TXDATA        (q2q3_xpipe_pipe_ch7_txdata_m),
      .XPIPE_PIPE_CH7_TXDATAVALID   (q2q3_xpipe_pipe_ch7_txdatavalid_m),
      .XPIPE_PIPE_CH7_TXDEEMPH      (q2q3_xpipe_pipe_ch7_txdeemph_m),
      .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch7_txdetectrxloopback_m),
      .XPIPE_PIPE_CH7_TXELECIDLE    (q2q3_xpipe_pipe_ch7_txelecidle_m),
      .XPIPE_PIPE_CH7_TXMAINCURSOR  (q2q3_xpipe_pipe_ch7_txmaincursor_m),
      .XPIPE_PIPE_CH7_TXMARGIN      (q2q3_xpipe_pipe_ch7_txmargin_m),
      .XPIPE_PIPE_CH7_TXPOSTCURSOR  (q2q3_xpipe_pipe_ch7_txpostcursor_m),
      .XPIPE_PIPE_CH7_TXPRECURSOR   (q2q3_xpipe_pipe_ch7_txprecursor_m),
      .XPIPE_PIPE_CH7_TXSTARTBLOCK  (q2q3_xpipe_pipe_ch7_txstartblock_m),
      .XPIPE_PIPE_CH7_TXSWING       (q2q3_xpipe_pipe_ch7_txswing_m),
      .XPIPE_PIPE_CH7_TXSYNCHEADER  (q2q3_xpipe_pipe_ch7_txsyncheader_m),

      .XPIPE_PIPE_CH7_POWERDOWN_M   (q3q4_xpipe_pipe_ch7_powerdown_m),
      .XPIPE_PIPE_CH7_RXPOLARITY_M  (q3q4_xpipe_pipe_ch7_rxpolarity_m),
      .XPIPE_PIPE_CH7_RXTERMINATION_M(q3q4_xpipe_pipe_ch7_rxtermination_m),
      .XPIPE_PIPE_CH7_TXCHARISK_M   (q3q4_xpipe_pipe_ch7_txcharisk_m),
      .XPIPE_PIPE_CH7_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch7_txcompliance_m),
      .XPIPE_PIPE_CH7_TXDATAVALID_M (q3q4_xpipe_pipe_ch7_txdatavalid_m),
      .XPIPE_PIPE_CH7_TXDATA_M      (q3q4_xpipe_pipe_ch7_txdata_m),
      .XPIPE_PIPE_CH7_TXDEEMPH_M    (q3q4_xpipe_pipe_ch7_txdeemph_m),
      .XPIPE_PIPE_CH7_TXELECIDLE_M  (q3q4_xpipe_pipe_ch7_txelecidle_m),
      .XPIPE_PIPE_CH7_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch7_txmaincursor_m),
      .XPIPE_PIPE_CH7_TXMARGIN_M    (q3q4_xpipe_pipe_ch7_txmargin_m),
      .XPIPE_PIPE_CH7_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch7_txpostcursor_m),
      .XPIPE_PIPE_CH7_TXPRECURSOR_M (q3q4_xpipe_pipe_ch7_txprecursor_m),
      .XPIPE_PIPE_CH7_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch7_txstartblock_m),
      .XPIPE_PIPE_CH7_TXSWING_M     (q3q4_xpipe_pipe_ch7_txswing_m),
      .XPIPE_PIPE_CH7_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch7_txsyncheader_m),
      .XPIPE_PIPE_CH7_PHYSTATUS_M   (q3q4_xpipe_pipe_ch7_phystatus_m),
      .XPIPE_PIPE_CH7_RXCHARISK_M   (q3q4_xpipe_pipe_ch7_rxcharisk_m),
      .XPIPE_PIPE_CH7_RXDATAVALID_M (q3q4_xpipe_pipe_ch7_rxdatavalid_m),
      .XPIPE_PIPE_CH7_RXDATA_M      (q3q4_xpipe_pipe_ch7_rxdata_m),
      .XPIPE_PIPE_CH7_RXELECIDLE_M  (q3q4_xpipe_pipe_ch7_rxelecidle_m),
      .XPIPE_PIPE_CH7_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch7_rxstartblock_m),
      .XPIPE_PIPE_CH7_RXSTATUS_M    (q3q4_xpipe_pipe_ch7_rxstatus_m),
      .XPIPE_PIPE_CH7_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch7_rxsyncheader_m),
      .XPIPE_PIPE_CH7_RXVALID_M     (q3q4_xpipe_pipe_ch7_rxvalid_m),
      .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch7_txdetectrxloopback_m),

      .XPIPE_PIPE_CH8_PHYSTATUS     (q2q3_xpipe_pipe_ch8_phystatus_m),
      .XPIPE_PIPE_CH8_RXCHARISK     (q2q3_xpipe_pipe_ch8_rxcharisk_m),
      .XPIPE_PIPE_CH8_RXDATA        (q2q3_xpipe_pipe_ch8_rxdata_m), //ifcpmxpipechannel8xpiperxdata
      .XPIPE_PIPE_CH8_RXDATAVALID   (q2q3_xpipe_pipe_ch8_rxdatavalid_m),
      .XPIPE_PIPE_CH8_RXELECIDLE    (q2q3_xpipe_pipe_ch8_rxelecidle_m),
      .XPIPE_PIPE_CH8_RXSTARTBLOCK  (q2q3_xpipe_pipe_ch8_rxstartblock_m),
      .XPIPE_PIPE_CH8_RXSTATUS      (q2q3_xpipe_pipe_ch8_rxstatus_m),
      .XPIPE_PIPE_CH8_RXSYNCHEADER  (q2q3_xpipe_pipe_ch8_rxsyncheader_m),
      .XPIPE_PIPE_CH8_RXVALID       (q2q3_xpipe_pipe_ch8_rxvalid_m),
      .XPIPE_PIPE_CH8_POWERDOWN     (q2q3_xpipe_pipe_ch8_powerdown_m),
      .XPIPE_PIPE_CH8_RXPOLARITY    (q2q3_xpipe_pipe_ch8_rxpolarity_m),
      .XPIPE_PIPE_CH8_RXTERMINATION (q2q3_xpipe_pipe_ch8_rxtermination_m),
      .XPIPE_PIPE_CH8_TXCHARISK     (q2q3_xpipe_pipe_ch8_txcharisk_m),
      .XPIPE_PIPE_CH8_TXCOMPLIANCE  (q2q3_xpipe_pipe_ch8_txcompliance_m),
      .XPIPE_PIPE_CH8_TXDATA        (q2q3_xpipe_pipe_ch8_txdata_m),
      .XPIPE_PIPE_CH8_TXDATAVALID   (q2q3_xpipe_pipe_ch8_txdatavalid_m),
      .XPIPE_PIPE_CH8_TXDEEMPH      (q2q3_xpipe_pipe_ch8_txdeemph_m),
      .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch8_txdetectrxloopback_m),
      .XPIPE_PIPE_CH8_TXELECIDLE    (q2q3_xpipe_pipe_ch8_txelecidle_m),
      .XPIPE_PIPE_CH8_TXMAINCURSOR  (q2q3_xpipe_pipe_ch8_txmaincursor_m),
      .XPIPE_PIPE_CH8_TXMARGIN      (q2q3_xpipe_pipe_ch8_txmargin_m),
      .XPIPE_PIPE_CH8_TXPOSTCURSOR  (q2q3_xpipe_pipe_ch8_txpostcursor_m),
      .XPIPE_PIPE_CH8_TXPRECURSOR   (q2q3_xpipe_pipe_ch8_txprecursor_m),
      .XPIPE_PIPE_CH8_TXSTARTBLOCK  (q2q3_xpipe_pipe_ch8_txstartblock_m),
      .XPIPE_PIPE_CH8_TXSWING       (q2q3_xpipe_pipe_ch8_txswing_m),
      .XPIPE_PIPE_CH8_TXSYNCHEADER  (q2q3_xpipe_pipe_ch8_txsyncheader_m),

      .XPIPE_PIPE_CH8_POWERDOWN_M   (q3q4_xpipe_pipe_ch8_powerdown_m),
      .XPIPE_PIPE_CH8_RXPOLARITY_M  (q3q4_xpipe_pipe_ch8_rxpolarity_m),
      .XPIPE_PIPE_CH8_RXTERMINATION_M(q3q4_xpipe_pipe_ch8_rxtermination_m),
      .XPIPE_PIPE_CH8_TXCHARISK_M   (q3q4_xpipe_pipe_ch8_txcharisk_m),
      .XPIPE_PIPE_CH8_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch8_txcompliance_m),
      .XPIPE_PIPE_CH8_TXDATAVALID_M (q3q4_xpipe_pipe_ch8_txdatavalid_m),
      .XPIPE_PIPE_CH8_TXDATA_M      (q3q4_xpipe_pipe_ch8_txdata_m),
      .XPIPE_PIPE_CH8_TXDEEMPH_M    (q3q4_xpipe_pipe_ch8_txdeemph_m),
      .XPIPE_PIPE_CH8_TXELECIDLE_M  (q3q4_xpipe_pipe_ch8_txelecidle_m),
      .XPIPE_PIPE_CH8_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch8_txmaincursor_m),
      .XPIPE_PIPE_CH8_TXMARGIN_M    (q3q4_xpipe_pipe_ch8_txmargin_m),
      .XPIPE_PIPE_CH8_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch8_txpostcursor_m),
      .XPIPE_PIPE_CH8_TXPRECURSOR_M (q3q4_xpipe_pipe_ch8_txprecursor_m),
      .XPIPE_PIPE_CH8_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch8_txstartblock_m),
      .XPIPE_PIPE_CH8_TXSWING_M     (q3q4_xpipe_pipe_ch8_txswing_m),
      .XPIPE_PIPE_CH8_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch8_txsyncheader_m),
      .XPIPE_PIPE_CH8_PHYSTATUS_M   (q3q4_xpipe_pipe_ch8_phystatus_m),
      .XPIPE_PIPE_CH8_RXCHARISK_M   (q3q4_xpipe_pipe_ch8_rxcharisk_m),
      .XPIPE_PIPE_CH8_RXDATAVALID_M (q3q4_xpipe_pipe_ch8_rxdatavalid_m),
      .XPIPE_PIPE_CH8_RXDATA_M      (q3q4_xpipe_pipe_ch8_rxdata_m),
      .XPIPE_PIPE_CH8_RXELECIDLE_M  (q3q4_xpipe_pipe_ch8_rxelecidle_m),
      .XPIPE_PIPE_CH8_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch8_rxstartblock_m),
      .XPIPE_PIPE_CH8_RXSTATUS_M    (q3q4_xpipe_pipe_ch8_rxstatus_m),
      .XPIPE_PIPE_CH8_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch8_rxsyncheader_m),
      .XPIPE_PIPE_CH8_RXVALID_M     (q3q4_xpipe_pipe_ch8_rxvalid_m),
      .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch8_txdetectrxloopback_m),

      .XPIPE_PIPE_CH9_PHYSTATUS     (q2q3_xpipe_pipe_ch9_phystatus_m),
      .XPIPE_PIPE_CH9_RXCHARISK     (q2q3_xpipe_pipe_ch9_rxcharisk_m),
      .XPIPE_PIPE_CH9_RXDATA        (q2q3_xpipe_pipe_ch9_rxdata_m), //ifcpmxpipechannel9xpiperxdata
      .XPIPE_PIPE_CH9_RXDATAVALID   (q2q3_xpipe_pipe_ch9_rxdatavalid_m),
      .XPIPE_PIPE_CH9_RXELECIDLE    (q2q3_xpipe_pipe_ch9_rxelecidle_m),
      .XPIPE_PIPE_CH9_RXSTARTBLOCK  (q2q3_xpipe_pipe_ch9_rxstartblock_m),
      .XPIPE_PIPE_CH9_RXSTATUS      (q2q3_xpipe_pipe_ch9_rxstatus_m),
      .XPIPE_PIPE_CH9_RXSYNCHEADER  (q2q3_xpipe_pipe_ch9_rxsyncheader_m),
      .XPIPE_PIPE_CH9_RXVALID       (q2q3_xpipe_pipe_ch9_rxvalid_m),
      .XPIPE_PIPE_CH9_POWERDOWN     (q2q3_xpipe_pipe_ch9_powerdown_m),
      .XPIPE_PIPE_CH9_RXPOLARITY    (q2q3_xpipe_pipe_ch9_rxpolarity_m),
      .XPIPE_PIPE_CH9_RXTERMINATION (q2q3_xpipe_pipe_ch9_rxtermination_m),
      .XPIPE_PIPE_CH9_TXCHARISK     (q2q3_xpipe_pipe_ch9_txcharisk_m),
      .XPIPE_PIPE_CH9_TXCOMPLIANCE  (q2q3_xpipe_pipe_ch9_txcompliance_m),
      .XPIPE_PIPE_CH9_TXDATA        (q2q3_xpipe_pipe_ch9_txdata_m),
      .XPIPE_PIPE_CH9_TXDATAVALID   (q2q3_xpipe_pipe_ch9_txdatavalid_m),
      .XPIPE_PIPE_CH9_TXDEEMPH      (q2q3_xpipe_pipe_ch9_txdeemph_m),
      .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch9_txdetectrxloopback_m),
      .XPIPE_PIPE_CH9_TXELECIDLE    (q2q3_xpipe_pipe_ch9_txelecidle_m),
      .XPIPE_PIPE_CH9_TXMAINCURSOR  (q2q3_xpipe_pipe_ch9_txmaincursor_m),
      .XPIPE_PIPE_CH9_TXMARGIN      (q2q3_xpipe_pipe_ch9_txmargin_m),
      .XPIPE_PIPE_CH9_TXPOSTCURSOR  (q2q3_xpipe_pipe_ch9_txpostcursor_m),
      .XPIPE_PIPE_CH9_TXPRECURSOR   (q2q3_xpipe_pipe_ch9_txprecursor_m),
      .XPIPE_PIPE_CH9_TXSTARTBLOCK  (q2q3_xpipe_pipe_ch9_txstartblock_m),
      .XPIPE_PIPE_CH9_TXSWING       (q2q3_xpipe_pipe_ch9_txswing_m),
      .XPIPE_PIPE_CH9_TXSYNCHEADER  (q2q3_xpipe_pipe_ch9_txsyncheader_m),

      .XPIPE_PIPE_CH9_POWERDOWN_M   (q3q4_xpipe_pipe_ch9_powerdown_m),
      .XPIPE_PIPE_CH9_RXPOLARITY_M  (q3q4_xpipe_pipe_ch9_rxpolarity_m),
      .XPIPE_PIPE_CH9_RXTERMINATION_M(q3q4_xpipe_pipe_ch9_rxtermination_m),
      .XPIPE_PIPE_CH9_TXCHARISK_M   (q3q4_xpipe_pipe_ch9_txcharisk_m),
      .XPIPE_PIPE_CH9_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch9_txcompliance_m),
      .XPIPE_PIPE_CH9_TXDATAVALID_M (q3q4_xpipe_pipe_ch9_txdatavalid_m),
      .XPIPE_PIPE_CH9_TXDATA_M      (q3q4_xpipe_pipe_ch9_txdata_m),
      .XPIPE_PIPE_CH9_TXDEEMPH_M    (q3q4_xpipe_pipe_ch9_txdeemph_m),
      .XPIPE_PIPE_CH9_TXELECIDLE_M  (q3q4_xpipe_pipe_ch9_txelecidle_m),
      .XPIPE_PIPE_CH9_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch9_txmaincursor_m),
      .XPIPE_PIPE_CH9_TXMARGIN_M    (q3q4_xpipe_pipe_ch9_txmargin_m),
      .XPIPE_PIPE_CH9_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch9_txpostcursor_m),
      .XPIPE_PIPE_CH9_TXPRECURSOR_M (q3q4_xpipe_pipe_ch9_txprecursor_m),
      .XPIPE_PIPE_CH9_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch9_txstartblock_m),
      .XPIPE_PIPE_CH9_TXSWING_M     (q3q4_xpipe_pipe_ch9_txswing_m),
      .XPIPE_PIPE_CH9_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch9_txsyncheader_m),
      .XPIPE_PIPE_CH9_PHYSTATUS_M   (q3q4_xpipe_pipe_ch9_phystatus_m),
      .XPIPE_PIPE_CH9_RXCHARISK_M   (q3q4_xpipe_pipe_ch9_rxcharisk_m),
      .XPIPE_PIPE_CH9_RXDATAVALID_M (q3q4_xpipe_pipe_ch9_rxdatavalid_m),
      .XPIPE_PIPE_CH9_RXDATA_M      (q3q4_xpipe_pipe_ch9_rxdata_m),
      .XPIPE_PIPE_CH9_RXELECIDLE_M  (q3q4_xpipe_pipe_ch9_rxelecidle_m),
      .XPIPE_PIPE_CH9_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch9_rxstartblock_m),
      .XPIPE_PIPE_CH9_RXSTATUS_M    (q3q4_xpipe_pipe_ch9_rxstatus_m),
      .XPIPE_PIPE_CH9_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch9_rxsyncheader_m),
      .XPIPE_PIPE_CH9_RXVALID_M     (q3q4_xpipe_pipe_ch9_rxvalid_m),
      .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch9_txdetectrxloopback_m),

      .XPIPE_PIPE_CH10_PHYSTATUS    (q2q3_xpipe_pipe_ch10_phystatus_m),
      .XPIPE_PIPE_CH10_RXCHARISK    (q2q3_xpipe_pipe_ch10_rxcharisk_m),
      .XPIPE_PIPE_CH10_RXDATA       (q2q3_xpipe_pipe_ch10_rxdata_m), //ifcpmxpipechannel10xpiperxdata
      .XPIPE_PIPE_CH10_RXDATAVALID  (q2q3_xpipe_pipe_ch10_rxdatavalid_m),
      .XPIPE_PIPE_CH10_RXELECIDLE   (q2q3_xpipe_pipe_ch10_rxelecidle_m),
      .XPIPE_PIPE_CH10_RXSTARTBLOCK (q2q3_xpipe_pipe_ch10_rxstartblock_m),
      .XPIPE_PIPE_CH10_RXSTATUS     (q2q3_xpipe_pipe_ch10_rxstatus_m),
      .XPIPE_PIPE_CH10_RXSYNCHEADER (q2q3_xpipe_pipe_ch10_rxsyncheader_m),
      .XPIPE_PIPE_CH10_RXVALID      (q2q3_xpipe_pipe_ch10_rxvalid_m),
      .XPIPE_PIPE_CH10_POWERDOWN    (q2q3_xpipe_pipe_ch10_powerdown_m),
      .XPIPE_PIPE_CH10_RXPOLARITY   (q2q3_xpipe_pipe_ch10_rxpolarity_m),
      .XPIPE_PIPE_CH10_RXTERMINATION(q2q3_xpipe_pipe_ch10_rxtermination_m),
      .XPIPE_PIPE_CH10_TXCHARISK    (q2q3_xpipe_pipe_ch10_txcharisk_m),
      .XPIPE_PIPE_CH10_TXCOMPLIANCE (q2q3_xpipe_pipe_ch10_txcompliance_m),
      .XPIPE_PIPE_CH10_TXDATA       (q2q3_xpipe_pipe_ch10_txdata_m),
      .XPIPE_PIPE_CH10_TXDATAVALID  (q2q3_xpipe_pipe_ch10_txdatavalid_m),
      .XPIPE_PIPE_CH10_TXDEEMPH     (q2q3_xpipe_pipe_ch10_txdeemph_m),
      .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch10_txdetectrxloopback_m),
      .XPIPE_PIPE_CH10_TXELECIDLE   (q2q3_xpipe_pipe_ch10_txelecidle_m),
      .XPIPE_PIPE_CH10_TXMAINCURSOR (q2q3_xpipe_pipe_ch10_txmaincursor_m),
      .XPIPE_PIPE_CH10_TXMARGIN     (q2q3_xpipe_pipe_ch10_txmargin_m),
      .XPIPE_PIPE_CH10_TXPOSTCURSOR (q2q3_xpipe_pipe_ch10_txpostcursor_m),
      .XPIPE_PIPE_CH10_TXPRECURSOR  (q2q3_xpipe_pipe_ch10_txprecursor_m),
      .XPIPE_PIPE_CH10_TXSTARTBLOCK (q2q3_xpipe_pipe_ch10_txstartblock_m),
      .XPIPE_PIPE_CH10_TXSWING      (q2q3_xpipe_pipe_ch10_txswing_m),
      .XPIPE_PIPE_CH10_TXSYNCHEADER (q2q3_xpipe_pipe_ch10_txsyncheader_m),

      .XPIPE_PIPE_CH10_POWERDOWN_M  (q3q4_xpipe_pipe_ch10_powerdown_m),
      .XPIPE_PIPE_CH10_RXPOLARITY_M (q3q4_xpipe_pipe_ch10_rxpolarity_m),
      .XPIPE_PIPE_CH10_RXTERMINATION_M(q3q4_xpipe_pipe_ch10_rxtermination_m),
      .XPIPE_PIPE_CH10_TXCHARISK_M  (q3q4_xpipe_pipe_ch10_txcharisk_m),
      .XPIPE_PIPE_CH10_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch10_txcompliance_m),
      .XPIPE_PIPE_CH10_TXDATAVALID_M(q3q4_xpipe_pipe_ch10_txdatavalid_m),
      .XPIPE_PIPE_CH10_TXDATA_M     (q3q4_xpipe_pipe_ch10_txdata_m),
      .XPIPE_PIPE_CH10_TXDEEMPH_M   (q3q4_xpipe_pipe_ch10_txdeemph_m),
      .XPIPE_PIPE_CH10_TXELECIDLE_M (q3q4_xpipe_pipe_ch10_txelecidle_m),
      .XPIPE_PIPE_CH10_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch10_txmaincursor_m),
      .XPIPE_PIPE_CH10_TXMARGIN_M   (q3q4_xpipe_pipe_ch10_txmargin_m),
      .XPIPE_PIPE_CH10_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch10_txpostcursor_m),
      .XPIPE_PIPE_CH10_TXPRECURSOR_M(q3q4_xpipe_pipe_ch10_txprecursor_m),
      .XPIPE_PIPE_CH10_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch10_txstartblock_m),
      .XPIPE_PIPE_CH10_TXSWING_M    (q3q4_xpipe_pipe_ch10_txswing_m),
      .XPIPE_PIPE_CH10_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch10_txsyncheader_m),
      .XPIPE_PIPE_CH10_PHYSTATUS_M  (q3q4_xpipe_pipe_ch10_phystatus_m),
      .XPIPE_PIPE_CH10_RXCHARISK_M  (q3q4_xpipe_pipe_ch10_rxcharisk_m),
      .XPIPE_PIPE_CH10_RXDATAVALID_M(q3q4_xpipe_pipe_ch10_rxdatavalid_m),
      .XPIPE_PIPE_CH10_RXDATA_M     (q3q4_xpipe_pipe_ch10_rxdata_m),
      .XPIPE_PIPE_CH10_RXELECIDLE_M (q3q4_xpipe_pipe_ch10_rxelecidle_m),
      .XPIPE_PIPE_CH10_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch10_rxstartblock_m),
      .XPIPE_PIPE_CH10_RXSTATUS_M   (q3q4_xpipe_pipe_ch10_rxstatus_m),
      .XPIPE_PIPE_CH10_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch10_rxsyncheader_m),
      .XPIPE_PIPE_CH10_RXVALID_M    (q3q4_xpipe_pipe_ch10_rxvalid_m),
      .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch10_txdetectrxloopback_m),

      .XPIPE_PIPE_CH11_PHYSTATUS    (q2q3_xpipe_pipe_ch11_phystatus_m),
      .XPIPE_PIPE_CH11_RXCHARISK    (q2q3_xpipe_pipe_ch11_rxcharisk_m),
      .XPIPE_PIPE_CH11_RXDATA       (q2q3_xpipe_pipe_ch11_rxdata_m), //ifcpmxpipechannel11xpiperxdata
      .XPIPE_PIPE_CH11_RXDATAVALID  (q2q3_xpipe_pipe_ch11_rxdatavalid_m),
      .XPIPE_PIPE_CH11_RXELECIDLE   (q2q3_xpipe_pipe_ch11_rxelecidle_m),
      .XPIPE_PIPE_CH11_RXSTARTBLOCK (q2q3_xpipe_pipe_ch11_rxstartblock_m),
      .XPIPE_PIPE_CH11_RXSTATUS     (q2q3_xpipe_pipe_ch11_rxstatus_m),
      .XPIPE_PIPE_CH11_RXSYNCHEADER (q2q3_xpipe_pipe_ch11_rxsyncheader_m),
      .XPIPE_PIPE_CH11_RXVALID      (q2q3_xpipe_pipe_ch11_rxvalid_m),
      .XPIPE_PIPE_CH11_POWERDOWN    (q2q3_xpipe_pipe_ch11_powerdown_m),
      .XPIPE_PIPE_CH11_RXPOLARITY   (q2q3_xpipe_pipe_ch11_rxpolarity_m),
      .XPIPE_PIPE_CH11_RXTERMINATION(q2q3_xpipe_pipe_ch11_rxtermination_m),
      .XPIPE_PIPE_CH11_TXCHARISK    (q2q3_xpipe_pipe_ch11_txcharisk_m),
      .XPIPE_PIPE_CH11_TXCOMPLIANCE (q2q3_xpipe_pipe_ch11_txcompliance_m),
      .XPIPE_PIPE_CH11_TXDATA       (q2q3_xpipe_pipe_ch11_txdata_m),
      .XPIPE_PIPE_CH11_TXDATAVALID  (q2q3_xpipe_pipe_ch11_txdatavalid_m),
      .XPIPE_PIPE_CH11_TXDEEMPH     (q2q3_xpipe_pipe_ch11_txdeemph_m),
      .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch11_txdetectrxloopback_m),
      .XPIPE_PIPE_CH11_TXELECIDLE   (q2q3_xpipe_pipe_ch11_txelecidle_m),
      .XPIPE_PIPE_CH11_TXMAINCURSOR (q2q3_xpipe_pipe_ch11_txmaincursor_m),
      .XPIPE_PIPE_CH11_TXMARGIN     (q2q3_xpipe_pipe_ch11_txmargin_m),
      .XPIPE_PIPE_CH11_TXPOSTCURSOR (q2q3_xpipe_pipe_ch11_txpostcursor_m),
      .XPIPE_PIPE_CH11_TXPRECURSOR  (q2q3_xpipe_pipe_ch11_txprecursor_m),
      .XPIPE_PIPE_CH11_TXSTARTBLOCK (q2q3_xpipe_pipe_ch11_txstartblock_m),
      .XPIPE_PIPE_CH11_TXSWING      (q2q3_xpipe_pipe_ch11_txswing_m),
      .XPIPE_PIPE_CH11_TXSYNCHEADER (q2q3_xpipe_pipe_ch11_txsyncheader_m),

      .XPIPE_PIPE_CH11_POWERDOWN_M  (q3q4_xpipe_pipe_ch11_powerdown_m),
      .XPIPE_PIPE_CH11_RXPOLARITY_M (q3q4_xpipe_pipe_ch11_rxpolarity_m),
      .XPIPE_PIPE_CH11_RXTERMINATION_M(q3q4_xpipe_pipe_ch11_rxtermination_m),
      .XPIPE_PIPE_CH11_TXCHARISK_M  (q3q4_xpipe_pipe_ch11_txcharisk_m),
      .XPIPE_PIPE_CH11_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch11_txcompliance_m),
      .XPIPE_PIPE_CH11_TXDATAVALID_M(q3q4_xpipe_pipe_ch11_txdatavalid_m),
      .XPIPE_PIPE_CH11_TXDATA_M     (q3q4_xpipe_pipe_ch11_txdata_m),
      .XPIPE_PIPE_CH11_TXDEEMPH_M   (q3q4_xpipe_pipe_ch11_txdeemph_m),
      .XPIPE_PIPE_CH11_TXELECIDLE_M (q3q4_xpipe_pipe_ch11_txelecidle_m),
      .XPIPE_PIPE_CH11_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch11_txmaincursor_m),
      .XPIPE_PIPE_CH11_TXMARGIN_M   (q3q4_xpipe_pipe_ch11_txmargin_m),
      .XPIPE_PIPE_CH11_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch11_txpostcursor_m),
      .XPIPE_PIPE_CH11_TXPRECURSOR_M(q3q4_xpipe_pipe_ch11_txprecursor_m),
      .XPIPE_PIPE_CH11_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch11_txstartblock_m),
      .XPIPE_PIPE_CH11_TXSWING_M    (q3q4_xpipe_pipe_ch11_txswing_m),
      .XPIPE_PIPE_CH11_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch11_txsyncheader_m),
      .XPIPE_PIPE_CH11_PHYSTATUS_M  (q3q4_xpipe_pipe_ch11_phystatus_m),
      .XPIPE_PIPE_CH11_RXCHARISK_M  (q3q4_xpipe_pipe_ch11_rxcharisk_m),
      .XPIPE_PIPE_CH11_RXDATAVALID_M(q3q4_xpipe_pipe_ch11_rxdatavalid_m),
      .XPIPE_PIPE_CH11_RXDATA_M     (q3q4_xpipe_pipe_ch11_rxdata_m),
      .XPIPE_PIPE_CH11_RXELECIDLE_M (q3q4_xpipe_pipe_ch11_rxelecidle_m),
      .XPIPE_PIPE_CH11_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch11_rxstartblock_m),
      .XPIPE_PIPE_CH11_RXSTATUS_M   (q3q4_xpipe_pipe_ch11_rxstatus_m),
      .XPIPE_PIPE_CH11_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch11_rxsyncheader_m),
      .XPIPE_PIPE_CH11_RXVALID_M    (q3q4_xpipe_pipe_ch11_rxvalid_m),
      .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch11_txdetectrxloopback_m),

      .XPIPE_PIPE_CH12_PHYSTATUS    (q2q3_xpipe_pipe_ch12_phystatus_m),
      .XPIPE_PIPE_CH12_RXCHARISK    (q2q3_xpipe_pipe_ch12_rxcharisk_m),
      .XPIPE_PIPE_CH12_RXDATA       (q2q3_xpipe_pipe_ch12_rxdata_m), //ifcpmxpipechannel12xpiperxdata
      .XPIPE_PIPE_CH12_RXDATAVALID  (q2q3_xpipe_pipe_ch12_rxdatavalid_m),
      .XPIPE_PIPE_CH12_RXELECIDLE   (q2q3_xpipe_pipe_ch12_rxelecidle_m),
      .XPIPE_PIPE_CH12_RXSTARTBLOCK (q2q3_xpipe_pipe_ch12_rxstartblock_m),
      .XPIPE_PIPE_CH12_RXSTATUS     (q2q3_xpipe_pipe_ch12_rxstatus_m),
      .XPIPE_PIPE_CH12_RXSYNCHEADER (q2q3_xpipe_pipe_ch12_rxsyncheader_m),
      .XPIPE_PIPE_CH12_RXVALID      (q2q3_xpipe_pipe_ch12_rxvalid_m),
      .XPIPE_PIPE_CH12_POWERDOWN    (q2q3_xpipe_pipe_ch12_powerdown_m),
      .XPIPE_PIPE_CH12_RXPOLARITY   (q2q3_xpipe_pipe_ch12_rxpolarity_m),
      .XPIPE_PIPE_CH12_RXTERMINATION(q2q3_xpipe_pipe_ch12_rxtermination_m),
      .XPIPE_PIPE_CH12_TXCHARISK    (q2q3_xpipe_pipe_ch12_txcharisk_m),
      .XPIPE_PIPE_CH12_TXCOMPLIANCE (q2q3_xpipe_pipe_ch12_txcompliance_m),
      .XPIPE_PIPE_CH12_TXDATA       (q2q3_xpipe_pipe_ch12_txdata_m),
      .XPIPE_PIPE_CH12_TXDATAVALID  (q2q3_xpipe_pipe_ch12_txdatavalid_m),
      .XPIPE_PIPE_CH12_TXDEEMPH     (q2q3_xpipe_pipe_ch12_txdeemph_m),
      .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch12_txdetectrxloopback_m),
      .XPIPE_PIPE_CH12_TXELECIDLE   (q2q3_xpipe_pipe_ch12_txelecidle_m),
      .XPIPE_PIPE_CH12_TXMAINCURSOR (q2q3_xpipe_pipe_ch12_txmaincursor_m),
      .XPIPE_PIPE_CH12_TXMARGIN     (q2q3_xpipe_pipe_ch12_txmargin_m),
      .XPIPE_PIPE_CH12_TXPOSTCURSOR (q2q3_xpipe_pipe_ch12_txpostcursor_m),
      .XPIPE_PIPE_CH12_TXPRECURSOR  (q2q3_xpipe_pipe_ch12_txprecursor_m),
      .XPIPE_PIPE_CH12_TXSTARTBLOCK (q2q3_xpipe_pipe_ch12_txstartblock_m),
      .XPIPE_PIPE_CH12_TXSWING      (q2q3_xpipe_pipe_ch12_txswing_m),
      .XPIPE_PIPE_CH12_TXSYNCHEADER (q2q3_xpipe_pipe_ch12_txsyncheader_m),

      .XPIPE_PIPE_CH12_POWERDOWN_M  (q3q4_xpipe_pipe_ch12_powerdown_m),
      .XPIPE_PIPE_CH12_RXPOLARITY_M (q3q4_xpipe_pipe_ch12_rxpolarity_m),
      .XPIPE_PIPE_CH12_RXTERMINATION_M(q3q4_xpipe_pipe_ch12_rxtermination_m),
      .XPIPE_PIPE_CH12_TXCHARISK_M  (q3q4_xpipe_pipe_ch12_txcharisk_m),
      .XPIPE_PIPE_CH12_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch12_txcompliance_m),
      .XPIPE_PIPE_CH12_TXDATAVALID_M(q3q4_xpipe_pipe_ch12_txdatavalid_m),
      .XPIPE_PIPE_CH12_TXDATA_M     (q3q4_xpipe_pipe_ch12_txdata_m),
      .XPIPE_PIPE_CH12_TXDEEMPH_M   (q3q4_xpipe_pipe_ch12_txdeemph_m),
      .XPIPE_PIPE_CH12_TXELECIDLE_M (q3q4_xpipe_pipe_ch12_txelecidle_m),
      .XPIPE_PIPE_CH12_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch12_txmaincursor_m),
      .XPIPE_PIPE_CH12_TXMARGIN_M   (q3q4_xpipe_pipe_ch12_txmargin_m),
      .XPIPE_PIPE_CH12_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch12_txpostcursor_m),
      .XPIPE_PIPE_CH12_TXPRECURSOR_M(q3q4_xpipe_pipe_ch12_txprecursor_m),
      .XPIPE_PIPE_CH12_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch12_txstartblock_m),
      .XPIPE_PIPE_CH12_TXSWING_M    (q3q4_xpipe_pipe_ch12_txswing_m),
      .XPIPE_PIPE_CH12_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch12_txsyncheader_m),
      .XPIPE_PIPE_CH12_PHYSTATUS_M  (q3q4_xpipe_pipe_ch12_phystatus_m),
      .XPIPE_PIPE_CH12_RXCHARISK_M  (q3q4_xpipe_pipe_ch12_rxcharisk_m),
      .XPIPE_PIPE_CH12_RXDATAVALID_M(q3q4_xpipe_pipe_ch12_rxdatavalid_m),
      .XPIPE_PIPE_CH12_RXDATA_M     (q3q4_xpipe_pipe_ch12_rxdata_m),
      .XPIPE_PIPE_CH12_RXELECIDLE_M (q3q4_xpipe_pipe_ch12_rxelecidle_m),
      .XPIPE_PIPE_CH12_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch12_rxstartblock_m),
      .XPIPE_PIPE_CH12_RXSTATUS_M   (q3q4_xpipe_pipe_ch12_rxstatus_m),
      .XPIPE_PIPE_CH12_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch12_rxsyncheader_m),
      .XPIPE_PIPE_CH12_RXVALID_M    (q3q4_xpipe_pipe_ch12_rxvalid_m),
      .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch12_txdetectrxloopback_m),

      .XPIPE_PIPE_CH13_PHYSTATUS    (q2q3_xpipe_pipe_ch13_phystatus_m),
      .XPIPE_PIPE_CH13_RXCHARISK    (q2q3_xpipe_pipe_ch13_rxcharisk_m),
      .XPIPE_PIPE_CH13_RXDATA       (q2q3_xpipe_pipe_ch13_rxdata_m), //ifcpmxpipechannel13xpiperxdata
      .XPIPE_PIPE_CH13_RXDATAVALID  (q2q3_xpipe_pipe_ch13_rxdatavalid_m),
      .XPIPE_PIPE_CH13_RXELECIDLE   (q2q3_xpipe_pipe_ch13_rxelecidle_m),
      .XPIPE_PIPE_CH13_RXSTARTBLOCK (q2q3_xpipe_pipe_ch13_rxstartblock_m),
      .XPIPE_PIPE_CH13_RXSTATUS     (q2q3_xpipe_pipe_ch13_rxstatus_m),
      .XPIPE_PIPE_CH13_RXSYNCHEADER (q2q3_xpipe_pipe_ch13_rxsyncheader_m),
      .XPIPE_PIPE_CH13_RXVALID      (q2q3_xpipe_pipe_ch13_rxvalid_m),
      .XPIPE_PIPE_CH13_POWERDOWN    (q2q3_xpipe_pipe_ch13_powerdown_m),
      .XPIPE_PIPE_CH13_RXPOLARITY   (q2q3_xpipe_pipe_ch13_rxpolarity_m),
      .XPIPE_PIPE_CH13_RXTERMINATION(q2q3_xpipe_pipe_ch13_rxtermination_m),
      .XPIPE_PIPE_CH13_TXCHARISK    (q2q3_xpipe_pipe_ch13_txcharisk_m),
      .XPIPE_PIPE_CH13_TXCOMPLIANCE (q2q3_xpipe_pipe_ch13_txcompliance_m),
      .XPIPE_PIPE_CH13_TXDATA       (q2q3_xpipe_pipe_ch13_txdata_m),
      .XPIPE_PIPE_CH13_TXDATAVALID  (q2q3_xpipe_pipe_ch13_txdatavalid_m),
      .XPIPE_PIPE_CH13_TXDEEMPH     (q2q3_xpipe_pipe_ch13_txdeemph_m),
      .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch13_txdetectrxloopback_m),
      .XPIPE_PIPE_CH13_TXELECIDLE   (q2q3_xpipe_pipe_ch13_txelecidle_m),
      .XPIPE_PIPE_CH13_TXMAINCURSOR (q2q3_xpipe_pipe_ch13_txmaincursor_m),
      .XPIPE_PIPE_CH13_TXMARGIN     (q2q3_xpipe_pipe_ch13_txmargin_m),
      .XPIPE_PIPE_CH13_TXPOSTCURSOR (q2q3_xpipe_pipe_ch13_txpostcursor_m),
      .XPIPE_PIPE_CH13_TXPRECURSOR  (q2q3_xpipe_pipe_ch13_txprecursor_m),
      .XPIPE_PIPE_CH13_TXSTARTBLOCK (q2q3_xpipe_pipe_ch13_txstartblock_m),
      .XPIPE_PIPE_CH13_TXSWING      (q2q3_xpipe_pipe_ch13_txswing_m),
      .XPIPE_PIPE_CH13_TXSYNCHEADER (q2q3_xpipe_pipe_ch13_txsyncheader_m),

      .XPIPE_PIPE_CH13_POWERDOWN_M  (q3q4_xpipe_pipe_ch13_powerdown_m),
      .XPIPE_PIPE_CH13_RXPOLARITY_M (q3q4_xpipe_pipe_ch13_rxpolarity_m),
      .XPIPE_PIPE_CH13_RXTERMINATION_M(q3q4_xpipe_pipe_ch13_rxtermination_m),
      .XPIPE_PIPE_CH13_TXCHARISK_M  (q3q4_xpipe_pipe_ch13_txcharisk_m),
      .XPIPE_PIPE_CH13_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch13_txcompliance_m),
      .XPIPE_PIPE_CH13_TXDATAVALID_M(q3q4_xpipe_pipe_ch13_txdatavalid_m),
      .XPIPE_PIPE_CH13_TXDATA_M     (q3q4_xpipe_pipe_ch13_txdata_m),
      .XPIPE_PIPE_CH13_TXDEEMPH_M   (q3q4_xpipe_pipe_ch13_txdeemph_m),
      .XPIPE_PIPE_CH13_TXELECIDLE_M (q3q4_xpipe_pipe_ch13_txelecidle_m),
      .XPIPE_PIPE_CH13_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch13_txmaincursor_m),
      .XPIPE_PIPE_CH13_TXMARGIN_M   (q3q4_xpipe_pipe_ch13_txmargin_m),
      .XPIPE_PIPE_CH13_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch13_txpostcursor_m),
      .XPIPE_PIPE_CH13_TXPRECURSOR_M(q3q4_xpipe_pipe_ch13_txprecursor_m),
      .XPIPE_PIPE_CH13_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch13_txstartblock_m),
      .XPIPE_PIPE_CH13_TXSWING_M    (q3q4_xpipe_pipe_ch13_txswing_m),
      .XPIPE_PIPE_CH13_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch13_txsyncheader_m),
      .XPIPE_PIPE_CH13_PHYSTATUS_M  (q3q4_xpipe_pipe_ch13_phystatus_m),
      .XPIPE_PIPE_CH13_RXCHARISK_M  (q3q4_xpipe_pipe_ch13_rxcharisk_m),
      .XPIPE_PIPE_CH13_RXDATAVALID_M(q3q4_xpipe_pipe_ch13_rxdatavalid_m),
      .XPIPE_PIPE_CH13_RXDATA_M     (q3q4_xpipe_pipe_ch13_rxdata_m),
      .XPIPE_PIPE_CH13_RXELECIDLE_M (q3q4_xpipe_pipe_ch13_rxelecidle_m),
      .XPIPE_PIPE_CH13_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch13_rxstartblock_m),
      .XPIPE_PIPE_CH13_RXSTATUS_M   (q3q4_xpipe_pipe_ch13_rxstatus_m),
      .XPIPE_PIPE_CH13_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch13_rxsyncheader_m),
      .XPIPE_PIPE_CH13_RXVALID_M    (q3q4_xpipe_pipe_ch13_rxvalid_m),
      .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch13_txdetectrxloopback_m),

      .XPIPE_PIPE_CH14_PHYSTATUS    (q2q3_xpipe_pipe_ch14_phystatus_m),
      .XPIPE_PIPE_CH14_RXCHARISK    (q2q3_xpipe_pipe_ch14_rxcharisk_m),
      .XPIPE_PIPE_CH14_RXDATA       (q2q3_xpipe_pipe_ch14_rxdata_m), //ifcpmxpipechannel14xpiperxdata
      .XPIPE_PIPE_CH14_RXDATAVALID  (q2q3_xpipe_pipe_ch14_rxdatavalid_m),
      .XPIPE_PIPE_CH14_RXELECIDLE   (q2q3_xpipe_pipe_ch14_rxelecidle_m),
      .XPIPE_PIPE_CH14_RXSTARTBLOCK (q2q3_xpipe_pipe_ch14_rxstartblock_m),
      .XPIPE_PIPE_CH14_RXSTATUS     (q2q3_xpipe_pipe_ch14_rxstatus_m),
      .XPIPE_PIPE_CH14_RXSYNCHEADER (q2q3_xpipe_pipe_ch14_rxsyncheader_m),
      .XPIPE_PIPE_CH14_RXVALID      (q2q3_xpipe_pipe_ch14_rxvalid_m),
      .XPIPE_PIPE_CH14_POWERDOWN    (q2q3_xpipe_pipe_ch14_powerdown_m),
      .XPIPE_PIPE_CH14_RXPOLARITY   (q2q3_xpipe_pipe_ch14_rxpolarity_m),
      .XPIPE_PIPE_CH14_RXTERMINATION(q2q3_xpipe_pipe_ch14_rxtermination_m),
      .XPIPE_PIPE_CH14_TXCHARISK    (q2q3_xpipe_pipe_ch14_txcharisk_m),
      .XPIPE_PIPE_CH14_TXCOMPLIANCE (q2q3_xpipe_pipe_ch14_txcompliance_m),
      .XPIPE_PIPE_CH14_TXDATA       (q2q3_xpipe_pipe_ch14_txdata_m),
      .XPIPE_PIPE_CH14_TXDATAVALID  (q2q3_xpipe_pipe_ch14_txdatavalid_m),
      .XPIPE_PIPE_CH14_TXDEEMPH     (q2q3_xpipe_pipe_ch14_txdeemph_m),
      .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch14_txdetectrxloopback_m),
      .XPIPE_PIPE_CH14_TXELECIDLE   (q2q3_xpipe_pipe_ch14_txelecidle_m),
      .XPIPE_PIPE_CH14_TXMAINCURSOR (q2q3_xpipe_pipe_ch14_txmaincursor_m),
      .XPIPE_PIPE_CH14_TXMARGIN     (q2q3_xpipe_pipe_ch14_txmargin_m),
      .XPIPE_PIPE_CH14_TXPOSTCURSOR (q2q3_xpipe_pipe_ch14_txpostcursor_m),
      .XPIPE_PIPE_CH14_TXPRECURSOR  (q2q3_xpipe_pipe_ch14_txprecursor_m),
      .XPIPE_PIPE_CH14_TXSTARTBLOCK (q2q3_xpipe_pipe_ch14_txstartblock_m),
      .XPIPE_PIPE_CH14_TXSWING      (q2q3_xpipe_pipe_ch14_txswing_m),
      .XPIPE_PIPE_CH14_TXSYNCHEADER (q2q3_xpipe_pipe_ch14_txsyncheader_m),

      .XPIPE_PIPE_CH14_POWERDOWN_M  (q3q4_xpipe_pipe_ch14_powerdown_m),
      .XPIPE_PIPE_CH14_RXPOLARITY_M (q3q4_xpipe_pipe_ch14_rxpolarity_m),
      .XPIPE_PIPE_CH14_RXTERMINATION_M(q3q4_xpipe_pipe_ch14_rxtermination_m),
      .XPIPE_PIPE_CH14_TXCHARISK_M  (q3q4_xpipe_pipe_ch14_txcharisk_m),
      .XPIPE_PIPE_CH14_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch14_txcompliance_m),
      .XPIPE_PIPE_CH14_TXDATAVALID_M(q3q4_xpipe_pipe_ch14_txdatavalid_m),
      .XPIPE_PIPE_CH14_TXDATA_M     (q3q4_xpipe_pipe_ch14_txdata_m),
      .XPIPE_PIPE_CH14_TXDEEMPH_M   (q3q4_xpipe_pipe_ch14_txdeemph_m),
      .XPIPE_PIPE_CH14_TXELECIDLE_M (q3q4_xpipe_pipe_ch14_txelecidle_m),
      .XPIPE_PIPE_CH14_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch14_txmaincursor_m),
      .XPIPE_PIPE_CH14_TXMARGIN_M   (q3q4_xpipe_pipe_ch14_txmargin_m),
      .XPIPE_PIPE_CH14_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch14_txpostcursor_m),
      .XPIPE_PIPE_CH14_TXPRECURSOR_M(q3q4_xpipe_pipe_ch14_txprecursor_m),
      .XPIPE_PIPE_CH14_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch14_txstartblock_m),
      .XPIPE_PIPE_CH14_TXSWING_M    (q3q4_xpipe_pipe_ch14_txswing_m),
      .XPIPE_PIPE_CH14_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch14_txsyncheader_m),
      .XPIPE_PIPE_CH14_PHYSTATUS_M  (q3q4_xpipe_pipe_ch14_phystatus_m),
      .XPIPE_PIPE_CH14_RXCHARISK_M  (q3q4_xpipe_pipe_ch14_rxcharisk_m),
      .XPIPE_PIPE_CH14_RXDATAVALID_M(q3q4_xpipe_pipe_ch14_rxdatavalid_m),
      .XPIPE_PIPE_CH14_RXDATA_M     (q3q4_xpipe_pipe_ch14_rxdata_m),
      .XPIPE_PIPE_CH14_RXELECIDLE_M (q3q4_xpipe_pipe_ch14_rxelecidle_m),
      .XPIPE_PIPE_CH14_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch14_rxstartblock_m),
      .XPIPE_PIPE_CH14_RXSTATUS_M   (q3q4_xpipe_pipe_ch14_rxstatus_m),
      .XPIPE_PIPE_CH14_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch14_rxsyncheader_m),
      .XPIPE_PIPE_CH14_RXVALID_M    (q3q4_xpipe_pipe_ch14_rxvalid_m),
      .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch14_txdetectrxloopback_m),

      .XPIPE_PIPE_CH15_PHYSTATUS    (q2q3_xpipe_pipe_ch15_phystatus_m),
      .XPIPE_PIPE_CH15_RXCHARISK    (q2q3_xpipe_pipe_ch15_rxcharisk_m),
      .XPIPE_PIPE_CH15_RXDATA       (q2q3_xpipe_pipe_ch15_rxdata_m), //ifcpmxpipechannel15xpiperxdata
      .XPIPE_PIPE_CH15_RXDATAVALID  (q2q3_xpipe_pipe_ch15_rxdatavalid_m),
      .XPIPE_PIPE_CH15_RXELECIDLE   (q2q3_xpipe_pipe_ch15_rxelecidle_m),
      .XPIPE_PIPE_CH15_RXSTARTBLOCK (q2q3_xpipe_pipe_ch15_rxstartblock_m),
      .XPIPE_PIPE_CH15_RXSTATUS     (q2q3_xpipe_pipe_ch15_rxstatus_m),
      .XPIPE_PIPE_CH15_RXSYNCHEADER (q2q3_xpipe_pipe_ch15_rxsyncheader_m),
      .XPIPE_PIPE_CH15_RXVALID      (q2q3_xpipe_pipe_ch15_rxvalid_m),
      .XPIPE_PIPE_CH15_POWERDOWN    (q2q3_xpipe_pipe_ch15_powerdown_m),
      .XPIPE_PIPE_CH15_RXPOLARITY   (q2q3_xpipe_pipe_ch15_rxpolarity_m),
      .XPIPE_PIPE_CH15_RXTERMINATION(q2q3_xpipe_pipe_ch15_rxtermination_m),
      .XPIPE_PIPE_CH15_TXCHARISK    (q2q3_xpipe_pipe_ch15_txcharisk_m),
      .XPIPE_PIPE_CH15_TXCOMPLIANCE (q2q3_xpipe_pipe_ch15_txcompliance_m),
      .XPIPE_PIPE_CH15_TXDATA       (q2q3_xpipe_pipe_ch15_txdata_m),
      .XPIPE_PIPE_CH15_TXDATAVALID  (q2q3_xpipe_pipe_ch15_txdatavalid_m),
      .XPIPE_PIPE_CH15_TXDEEMPH     (q2q3_xpipe_pipe_ch15_txdeemph_m),
      .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK(q2q3_xpipe_pipe_ch15_txdetectrxloopback_m),
      .XPIPE_PIPE_CH15_TXELECIDLE   (q2q3_xpipe_pipe_ch15_txelecidle_m),
      .XPIPE_PIPE_CH15_TXMAINCURSOR (q2q3_xpipe_pipe_ch15_txmaincursor_m),
      .XPIPE_PIPE_CH15_TXMARGIN     (q2q3_xpipe_pipe_ch15_txmargin_m),
      .XPIPE_PIPE_CH15_TXPOSTCURSOR (q2q3_xpipe_pipe_ch15_txpostcursor_m),
      .XPIPE_PIPE_CH15_TXPRECURSOR  (q2q3_xpipe_pipe_ch15_txprecursor_m),
      .XPIPE_PIPE_CH15_TXSTARTBLOCK (q2q3_xpipe_pipe_ch15_txstartblock_m),
      .XPIPE_PIPE_CH15_TXSWING      (q2q3_xpipe_pipe_ch15_txswing_m),
      .XPIPE_PIPE_CH15_TXSYNCHEADER (q2q3_xpipe_pipe_ch15_txsyncheader_m),

      .XPIPE_PIPE_CH15_POWERDOWN_M  (q3q4_xpipe_pipe_ch15_powerdown_m),
      .XPIPE_PIPE_CH15_RXPOLARITY_M (q3q4_xpipe_pipe_ch15_rxpolarity_m),
      .XPIPE_PIPE_CH15_RXTERMINATION_M(q3q4_xpipe_pipe_ch15_rxtermination_m),
      .XPIPE_PIPE_CH15_TXCHARISK_M  (q3q4_xpipe_pipe_ch15_txcharisk_m),
      .XPIPE_PIPE_CH15_TXCOMPLIANCE_M(q3q4_xpipe_pipe_ch15_txcompliance_m),
      .XPIPE_PIPE_CH15_TXDATAVALID_M(q3q4_xpipe_pipe_ch15_txdatavalid_m),
      .XPIPE_PIPE_CH15_TXDATA_M     (q3q4_xpipe_pipe_ch15_txdata_m),
      .XPIPE_PIPE_CH15_TXDEEMPH_M   (q3q4_xpipe_pipe_ch15_txdeemph_m),
      .XPIPE_PIPE_CH15_TXELECIDLE_M (q3q4_xpipe_pipe_ch15_txelecidle_m),
      .XPIPE_PIPE_CH15_TXMAINCURSOR_M(q3q4_xpipe_pipe_ch15_txmaincursor_m),
      .XPIPE_PIPE_CH15_TXMARGIN_M   (q3q4_xpipe_pipe_ch15_txmargin_m),
      .XPIPE_PIPE_CH15_TXPOSTCURSOR_M(q3q4_xpipe_pipe_ch15_txpostcursor_m),
      .XPIPE_PIPE_CH15_TXPRECURSOR_M(q3q4_xpipe_pipe_ch15_txprecursor_m),
      .XPIPE_PIPE_CH15_TXSTARTBLOCK_M(q3q4_xpipe_pipe_ch15_txstartblock_m),
      .XPIPE_PIPE_CH15_TXSWING_M    (q3q4_xpipe_pipe_ch15_txswing_m),
      .XPIPE_PIPE_CH15_TXSYNCHEADER_M(q3q4_xpipe_pipe_ch15_txsyncheader_m),
      .XPIPE_PIPE_CH15_PHYSTATUS_M  (q3q4_xpipe_pipe_ch15_phystatus_m),
      .XPIPE_PIPE_CH15_RXCHARISK_M  (q3q4_xpipe_pipe_ch15_rxcharisk_m),
      .XPIPE_PIPE_CH15_RXDATAVALID_M(q3q4_xpipe_pipe_ch15_rxdatavalid_m),
      .XPIPE_PIPE_CH15_RXDATA_M     (q3q4_xpipe_pipe_ch15_rxdata_m),
      .XPIPE_PIPE_CH15_RXELECIDLE_M (q3q4_xpipe_pipe_ch15_rxelecidle_m),
      .XPIPE_PIPE_CH15_RXSTARTBLOCK_M(q3q4_xpipe_pipe_ch15_rxstartblock_m),
      .XPIPE_PIPE_CH15_RXSTATUS_M   (q3q4_xpipe_pipe_ch15_rxstatus_m),
      .XPIPE_PIPE_CH15_RXSYNCHEADER_M(q3q4_xpipe_pipe_ch15_rxsyncheader_m),
      .XPIPE_PIPE_CH15_RXVALID_M    (q3q4_xpipe_pipe_ch15_rxvalid_m),
      .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK_M(q3q4_xpipe_pipe_ch15_txdetectrxloopback_m)
    );

  end

  if (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 ) begin
    wire pluserclk0_bufg_in;

    wire dpll0_rst;
    wire dpll0_drp_den;
    wire dpll0_drp_dwe;
    wire dpll0_drp_drdy;
    wire dpll0_drp_dclk;
    wire dpll0_clkout1;
    wire dpll0_dco_dclk;

    wire [6:0]  dpll0_drp_daddr;
    wire [15:0] dpll0_drp_din;
    wire [15:0] dpll0_drp_dout;

    localparam LC_CLKFBOUT_MULT0 = (C_CPM_PCIE0_USER_CLK_FREQ == "62.5_MHz")? 40: 20;
    localparam LC_CLKIN_PERIOD0  = (C_CPM_PCIE0_USER_CLK_FREQ == "500_MHz")? 2 : (C_CPM_PCIE0_USER_CLK_FREQ == "250_MHz"? 4 : (C_CPM_PCIE0_USER_CLK_FREQ == "125_MHz"? 8:16 ));
    localparam LC_CLKOUT_DIVIDE0 = (C_CPM_PCIE0_USER_CLK_FREQ == "500_MHz")? 5 : (C_CPM_PCIE0_USER_CLK_FREQ == "250_MHz"? 10: (C_CPM_PCIE0_USER_CLK_FREQ == "125_MHz"? 20:40 ));
    localparam LC_DIVCLK_DIVIDE0 = (C_CPM_PCIE0_USER_CLK_FREQ == "500_MHz")? 4 : (C_CPM_PCIE0_USER_CLK_FREQ == "250_MHz"? 2 : 1);

    versal_cips_v2_1_3_dpll_fd_cal #(
      .T_CAL(1280)
    )
    DPLL0_FD_CAL_inst (
      .ref_clk  (dpll0_drp_dclk),  //ref clk to DPLL/CLKIN(tgt freq 600MHz or higher)
      .dco_dclk (dpll0_dco_dclk),  //reference clock from DPLL/clkout0

      .rst      (!dpll0_rstn), // Soft Cal rest
      .rst_o    (dpll0_rst),   // DPLL reset

      .daddr(dpll0_drp_daddr), // to DPLL/APB
      .di   (dpll0_drp_din),   // to DPLL/APB
      .den  (dpll0_drp_den),   // to DPLL/APB
      .dwe  (dpll0_drp_dwe),   // to DPLL/APB
      .drdy (dpll0_drp_drdy),  // from DPLL/APB
      .dout (dpll0_drp_dout)   // from DPLL/APB
    );

    DPLL #(
      .CLKOUT1_DIVIDE(10), // Divider for CLKOUT1 generates 1.25 GHz / 10 = 125 MHz which is used by DPLL Calibration
      .CLKOUT0_PHASE_CTRL(2'b01),
      .CLKFBOUT_MULT (LC_CLKFBOUT_MULT0), // Multiply value for all CLKOUT
      .CLKIN_PERIOD  (LC_CLKIN_PERIOD0),  // Input clock period in ns to ps resolution (i.e. 33.333 is 30 MHz).
      .CLKOUT0_DIVIDE(LC_CLKOUT_DIVIDE0), // Divide amount for CLKOUT0
      .DIVCLK_DIVIDE (LC_DIVCLK_DIVIDE0)  // Master division value
    )
    DPLL_PCIE0_inst (
      .CLKOUT1 (dpll0_clkout1),       // 1-bit output: CLKOUT1
      .CLKOUT0 (pluserclk0_bufg_in),  // 1-bit output: CLKOUT0
      .LOCKED  (dpll0_locked),        // 1-bit input: Power-down
      .CLKIN   (pcie0_user_clk_loc),  // 1-bit input: Primary clock
      .CLKFB_DESKEW(pcie0_user_clk),  // BUFG output drives this
      .CLKIN_DESKEW(pcie0_user_clk_loc),

      .DO     (dpll0_drp_dout ),  // 16-bit output:DRP data output
      .DRDY   (dpll0_drp_drdy ),  // 1-bit output: DRP ready
      .DADDR  (dpll0_drp_daddr),  // 7-bit input:  DRP address
      .DCLK   (dpll0_drp_dclk ),  // 1-bit input:  DRP clock
      .DEN    (dpll0_drp_den  ),  // 1-bit input:  DRP enable
      .DI     (dpll0_drp_din  ),  // 16-bit input: DRP data input
      .DWE    (dpll0_drp_dwe  ),  // 1-bit input:  DRP data write enable

      .PSCLK  (1'b0),
      .PSEN   (1'b0),
      .PSINCDEC(1'b0),
      .PSDONE (),
      .PWRDWN (1'b0),
      .RST    (dpll0_rst)
    );

    BUFG_GT #(.SIM_DEVICE(C_SIM_DEVICE) ) bufg_pcie_0 (
      .I(pluserclk0_bufg_in),
      .O(pcie0_user_clk)
    );

    BUFG_GT #(.SIM_DEVICE(C_SIM_DEVICE) ) bufg_dpll0_clkout1 (
      .I(dpll0_clkout1),
      .O(dpll0_dco_dclk)
    );

    BUFG_GT #(.SIM_DEVICE(C_SIM_DEVICE) ) bufg_dpll0_cal (
      .I(ch0_txoutclk_m),
      .O(dpll0_drp_dclk),
      .DIV(3)
    );
  end

  if (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE1_CONTROLLER_ENABLE > 0) begin
    wire pluserclk1_bufg_in;

    wire dpll1_rst;
    wire dpll1_drp_den;
    wire dpll1_drp_dwe;
    wire dpll1_drp_drdy;
    wire dpll1_drp_dclk;
    wire dpll1_clkout1;
    wire dpll1_dco_dclk;

    wire [6:0]  dpll1_drp_daddr;
    wire [15:0] dpll1_drp_din;
    wire [15:0] dpll1_drp_dout;

    localparam LC_CLKFBOUT_MULT1 = (C_CPM_PCIE1_USER_CLK_FREQ == "62.5_MHz")? 40: 20;
    localparam LC_CLKIN_PERIOD1  = (C_CPM_PCIE1_USER_CLK_FREQ == "500_MHz")? 2 : (C_CPM_PCIE1_USER_CLK_FREQ == "250_MHz"? 4: (C_CPM_PCIE1_USER_CLK_FREQ == "125_MHz"? 8:16 ));
    localparam LC_CLKOUT_DIVIDE1 = (C_CPM_PCIE1_USER_CLK_FREQ == "500_MHz")? 5 : (C_CPM_PCIE1_USER_CLK_FREQ == "250_MHz"? 10: (C_CPM_PCIE1_USER_CLK_FREQ == "125_MHz"? 20:40 ));
    localparam LC_DIVCLK_DIVIDE1 = (C_CPM_PCIE1_USER_CLK_FREQ == "500_MHz")? 4 : (C_CPM_PCIE1_USER_CLK_FREQ == "250_MHz"? 2: 1);

    versal_cips_v2_1_3_dpll_fd_cal #(
      .T_CAL(1280)
    )
    DPLL1_FD_CAL_inst (
      .ref_clk  (dpll1_drp_dclk),  //ref clk to DPLL/CLKIN(tgt freq 600MHz or higher)
      .dco_dclk (dpll1_dco_dclk),  //reference clock from DPLL/clkout0

      .rst      (!dpll1_rstn), // Soft Cal rest
      .rst_o    (dpll1_rst),   // DPLL reset

      .daddr(dpll1_drp_daddr), // to DPLL/APB
      .di   (dpll1_drp_din),   // to DPLL/APB
      .den  (dpll1_drp_den),   // to DPLL/APB
      .dwe  (dpll1_drp_dwe),   // to DPLL/APB
      .drdy (dpll1_drp_drdy),  // from DPLL/APB
      .dout (dpll1_drp_dout)   // from DPLL/APB
    );

    DPLL #(
      .CLKOUT1_DIVIDE(10), // Divider for CLKOUT1 generates 1.25 GHz / 10 = 125 MHz which is used by DPLL Calibration
      .CLKOUT0_PHASE_CTRL(2'b01),
      .CLKFBOUT_MULT (LC_CLKFBOUT_MULT1), // Multiply value for all CLKOUT
      .CLKIN_PERIOD  (LC_CLKIN_PERIOD1),  // Input clock period in ns to ps resolution (i.e. 33.333 is 30 MHz).
      .CLKOUT0_DIVIDE(LC_CLKOUT_DIVIDE1), // Divide amount for CLKOUT0
      .DIVCLK_DIVIDE (LC_DIVCLK_DIVIDE1)  // Master division value
    )
    DPLL_PCIE1_inst (
      .CLKOUT1 (dpll1_clkout1),       // 1-bit output: CLKOUT1
      .CLKOUT0 (pluserclk1_bufg_in),  // 1-bit output: CLKOUT0
      .LOCKED  (dpll1_locked),        // 1-bit input: Power-down
      .CLKIN   (pcie1_user_clk_loc),  // 1-bit input: Primary clock
      .CLKFB_DESKEW(pcie1_user_clk),  // BUFG output drives this
      .CLKIN_DESKEW(pcie1_user_clk_loc),

      .DO     (dpll1_drp_dout ),  // 16-bit output:DRP data output
      .DRDY   (dpll1_drp_drdy ),  // 1-bit output: DRP ready
      .DADDR  (dpll1_drp_daddr),  // 7-bit input:  DRP address
      .DCLK   (dpll1_drp_dclk ),  // 1-bit input:  DRP clock
      .DEN    (dpll1_drp_den  ),  // 1-bit input:  DRP enable
      .DI     (dpll1_drp_din  ),  // 16-bit input: DRP data input
      .DWE    (dpll1_drp_dwe  ),  // 1-bit input:  DRP data write enable

      .PSCLK  (1'b0),
      .PSEN   (1'b0),
      .PSINCDEC(1'b0),
      .PSDONE (),
      .PWRDWN (1'b0),
      .RST    (dpll1_rst)
    );

    BUFG_GT #(.SIM_DEVICE(C_SIM_DEVICE)) bufg_pcie_1 (
      .I(pluserclk1_bufg_in),
      .O(pcie1_user_clk)
    );

    BUFG_GT #(.SIM_DEVICE(C_SIM_DEVICE) ) bufg_dpll1_clkout1 (
      .I(dpll1_clkout1),
      .O(dpll1_dco_dclk)
    );

    BUFG_GT #(.SIM_DEVICE(C_SIM_DEVICE)) bufg_dpll1_cal (
      .I(ch8_txoutclk_m),
      .O(dpll1_drp_dclk),
      .DIV(3)
    );

  end

endgenerate

endmodule

