{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538552812198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538552812207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 03 02:46:52 2018 " "Processing started: Wed Oct 03 02:46:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538552812207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552812207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece385-lab6 -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece385-lab6 -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552812207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538552814481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538552814481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_8 " "Found entity 1: testbench_8" {  } { { "testbench_8.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/testbench_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538552826140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538552826165 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_ra " "Found entity 2: four_bit_ra" {  } { { "ripple_adder.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/ripple_adder.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538552826165 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/ripple_adder.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538552826165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538552826188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538552826211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826211 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "main.sv(43) " "Verilog HDL Module Instantiation warning at main.sv(43): ignored dangling comma in List of Port Connections" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1538552826230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538552826236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538552826257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538552826280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538552826388 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC_In 0 main.sv(21) " "Net \"PC_In\" at main.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1538552826390 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC_Load_En\[0\] 0 main.sv(21) " "Net \"PC_Load_En\[0\]\" at main.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1538552826390 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR_In 0 main.sv(24) " "Net \"IR_In\" at main.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1538552826390 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR_Load_En\[0\] 0 main.sv(24) " "Net \"IR_Load_En\[0\]\" at main.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1538552826390 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MAR_In 0 main.sv(27) " "Net \"MAR_In\" at main.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1538552826390 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MAR_Load_En\[0\] 0 main.sv(27) " "Net \"MAR_Load_En\[0\]\" at main.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDR_In 0 main.sv(30) " "Net \"MDR_In\" at main.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDR_Load_En\[0\] 0 main.sv(30) " "Net \"MDR_Load_En\[0\]\" at main.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ST_In 0 main.sv(33) " "Net \"ST_In\" at main.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ST_Load_En\[0\] 0 main.sv(33) " "Net \"ST_Load_En\[0\]\" at main.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED main.sv(4) " "Output port \"LED\" at main.sv(4) has no driver" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 main.sv(5) " "Output port \"HEX0\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 main.sv(5) " "Output port \"HEX1\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 main.sv(5) " "Output port \"HEX2\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 main.sv(5) " "Output port \"HEX3\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 main.sv(5) " "Output port \"HEX4\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 main.sv(5) " "Output port \"HEX5\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 main.sv(5) " "Output port \"HEX6\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 main.sv(5) " "Output port \"HEX7\" at main.sv(5) has no driver" {  } { { "main.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538552826391 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 reg_16:PC " "Elaborating entity \"reg_16\" for hierarchy \"reg_16:PC\"" {  } { { "main.sv" "PC" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538552826411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "main.sv" "c0" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538552826427 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.sv(40) " "Verilog HDL Case Statement warning at control.sv(40): incomplete case statement has no default case item" {  } { { "control.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/control.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1538552826429 "|main|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:m0 " "Elaborating entity \"mem\" for hierarchy \"mem:m0\"" {  } { { "main.sv" "m0" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538552826435 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CE mem.sv(10) " "Verilog HDL Always Construct warning at mem.sv(10): inferring latch(es) for variable \"CE\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1538552826436 "|main|mem:m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UB mem.sv(10) " "Verilog HDL Always Construct warning at mem.sv(10): inferring latch(es) for variable \"UB\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1538552826436 "|main|mem:m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LB mem.sv(10) " "Verilog HDL Always Construct warning at mem.sv(10): inferring latch(es) for variable \"LB\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1538552826437 "|main|mem:m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE mem.sv(10) " "Verilog HDL Always Construct warning at mem.sv(10): inferring latch(es) for variable \"WE\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1538552826437 "|main|mem:m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OE mem.sv(10) " "Verilog HDL Always Construct warning at mem.sv(10): inferring latch(es) for variable \"OE\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1538552826437 "|main|mem:m0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "mem.sv(10) " "SystemVerilog RTL Coding error at mem.sv(10): always_comb construct does not infer purely combinational logic." {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 10 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1538552826437 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CE mem.sv(25) " "Inferred latch for \"CE\" at mem.sv(25)" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826437 "|main|mem:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OE mem.sv(22) " "Inferred latch for \"OE\" at mem.sv(22)" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826437 "|main|mem:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE mem.sv(19) " "Inferred latch for \"WE\" at mem.sv(19)" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826437 "|main|mem:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LB mem.sv(12) " "Inferred latch for \"LB\" at mem.sv(12)" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826437 "|main|mem:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UB mem.sv(12) " "Inferred latch for \"UB\" at mem.sv(12)" {  } { { "mem.sv" "" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/mem.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826437 "|main|mem:m0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mem:m0 " "Can't elaborate user hierarchy \"mem:m0\"" {  } { { "main.sv" "m0" { Text "C:/Users/Birdie Woods/Documents/GitHub/ece385-lab6/main.sv" 43 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538552826438 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538552826536 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 03 02:47:06 2018 " "Processing ended: Wed Oct 03 02:47:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538552826536 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538552826536 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538552826536 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552826536 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 27 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 27 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538552827222 ""}
