Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:33:17 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_135 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row2_reg[11]/CK (DFF_X2)               0.0000     0.0000 r
  row2_reg[11]/Q (DFF_X2)                0.6239     0.6239 f
  U818/ZN (XNOR2_X1)                     0.3668     0.9907 r
  U764/ZN (XNOR2_X1)                     0.3910     1.3817 r
  U763/ZN (XNOR2_X1)                     0.3543     1.7359 r
  U1246/ZN (NAND3_X1)                    0.1697     1.9057 f
  U528/ZN (OAI211_X2)                    0.2157     2.1214 r
  R_135/D (DFF_X1)                       0.0000     2.1214 r
  data arrival time                                 2.1214

  clock clk (rise edge)                  2.4100     2.4100
  clock network delay (ideal)            0.0000     2.4100
  clock uncertainty                     -0.0500     2.3600
  R_135/CK (DFF_X1)                      0.0000     2.3600 r
  library setup time                    -0.2381     2.1219
  data required time                                2.1219
  -----------------------------------------------------------
  data required time                                2.1219
  data arrival time                                -2.1214
  -----------------------------------------------------------
  slack (MET)                                       0.0005


1
