Warning (10268): Verilog HDL information at clk_div.v(10): always construct contains both blocking and non-blocking assignments File: C:/Users/daveo/OneDrive/Documentos/School/UNI_S.4/LOGIC/Verilog_labs/password/clk_div.v Line: 10
