Info (10281): Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altera_max_10.v(236): extended using "x" or "z" File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 236
Info (10281): Verilog HDL Declaration information at altera_max_10.v(29): object "ENETA_TX_D" differs only in case from object "eneta_tx_d" in the same scope File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 29
Info (10281): Verilog HDL Declaration information at altera_max_10.v(42): object "ENET_MDIO" differs only in case from object "enet_mdio" in the same scope File: C:/Users/robertmadsen/Desktop/altera_max_10/altera_max_10/altera_max_10.v Line: 42
