-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity snn_top_hls is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axis_spikes_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    s_axis_spikes_TVALID : IN STD_LOGIC;
    s_axis_spikes_TREADY : OUT STD_LOGIC;
    s_axis_spikes_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    s_axis_spikes_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    s_axis_spikes_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_spikes_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_spikes_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_spikes_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axis_spikes_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axis_spikes_TVALID : OUT STD_LOGIC;
    m_axis_spikes_TREADY : IN STD_LOGIC;
    m_axis_spikes_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axis_spikes_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axis_spikes_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_spikes_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_spikes_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_spikes_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_weights_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axis_weights_TVALID : OUT STD_LOGIC;
    m_axis_weights_TREADY : IN STD_LOGIC;
    m_axis_weights_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axis_weights_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axis_weights_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_weights_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_weights_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_weights_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    spike_in_valid : OUT STD_LOGIC_VECTOR (0 downto 0);
    spike_in_neuron_id : OUT STD_LOGIC_VECTOR (7 downto 0);
    spike_in_weight : OUT STD_LOGIC_VECTOR (7 downto 0);
    spike_in_ready : IN STD_LOGIC_VECTOR (0 downto 0);
    spike_out_valid : IN STD_LOGIC_VECTOR (0 downto 0);
    spike_out_neuron_id : IN STD_LOGIC_VECTOR (7 downto 0);
    spike_out_weight : IN STD_LOGIC_VECTOR (7 downto 0);
    spike_out_ready : OUT STD_LOGIC_VECTOR (0 downto 0);
    snn_enable : OUT STD_LOGIC_VECTOR (0 downto 0);
    snn_reset : OUT STD_LOGIC_VECTOR (0 downto 0);
    threshold_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    leak_rate_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    snn_ready : IN STD_LOGIC_VECTOR (0 downto 0);
    snn_busy : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axi_ctrl_AWVALID : IN STD_LOGIC;
    s_axi_ctrl_AWREADY : OUT STD_LOGIC;
    s_axi_ctrl_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_WVALID : IN STD_LOGIC;
    s_axi_ctrl_WREADY : OUT STD_LOGIC;
    s_axi_ctrl_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_ctrl_ARVALID : IN STD_LOGIC;
    s_axi_ctrl_ARREADY : OUT STD_LOGIC;
    s_axi_ctrl_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_RVALID : OUT STD_LOGIC;
    s_axi_ctrl_RREADY : IN STD_LOGIC;
    s_axi_ctrl_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_ctrl_BVALID : OUT STD_LOGIC;
    s_axi_ctrl_BREADY : IN STD_LOGIC;
    s_axi_ctrl_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of snn_top_hls is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "snn_top_hls_snn_top_hls,hls_ip_2025_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.241000,HLS_SYN_LAT=1471,HLS_SYN_TPT=none,HLS_SYN_MEM=56,HLS_SYN_DSP=0,HLS_SYN_FF=2850,HLS_SYN_LUT=11503,HLS_VERSION=2025_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_20251205 : STD_LOGIC_VECTOR (31 downto 0) := "00100000001001010001001000000101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv144_lc_1 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000";
    constant ap_const_lv9_20 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal ctrl_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal config_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal learning_params : STD_LOGIC_VECTOR (143 downto 0);
    signal status_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal status_reg_ap_vld : STD_LOGIC;
    signal spike_count_reg_ap_vld : STD_LOGIC;
    signal weight_sum_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_sum_reg_ap_vld : STD_LOGIC;
    signal version_reg_ap_vld : STD_LOGIC;
    signal reward_signal : STD_LOGIC_VECTOR (7 downto 0);
    signal initialized : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal timestamp : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal spike_counter : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL15pre_eligibility_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_0_ce0 : STD_LOGIC;
    signal p_ZL15pre_eligibility_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_0_ce1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_0_we1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_0_ce0 : STD_LOGIC;
    signal p_ZL16post_eligibility_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_0_ce1 : STD_LOGIC;
    signal p_ZL16post_eligibility_0_we1 : STD_LOGIC;
    signal p_ZL16post_eligibility_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_1_ce0 : STD_LOGIC;
    signal p_ZL15pre_eligibility_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_1_ce1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_1_we1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_1_ce0 : STD_LOGIC;
    signal p_ZL16post_eligibility_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_1_ce1 : STD_LOGIC;
    signal p_ZL16post_eligibility_1_we1 : STD_LOGIC;
    signal p_ZL16post_eligibility_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_2_ce0 : STD_LOGIC;
    signal p_ZL15pre_eligibility_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_2_ce1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_2_we1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_2_ce0 : STD_LOGIC;
    signal p_ZL16post_eligibility_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_2_ce1 : STD_LOGIC;
    signal p_ZL16post_eligibility_2_we1 : STD_LOGIC;
    signal p_ZL16post_eligibility_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_3_ce0 : STD_LOGIC;
    signal p_ZL15pre_eligibility_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_3_ce1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_3_we1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_3_ce0 : STD_LOGIC;
    signal p_ZL16post_eligibility_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_3_ce1 : STD_LOGIC;
    signal p_ZL16post_eligibility_3_we1 : STD_LOGIC;
    signal p_ZL16post_eligibility_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_4_ce0 : STD_LOGIC;
    signal p_ZL15pre_eligibility_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_4_ce1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_4_we1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_4_ce0 : STD_LOGIC;
    signal p_ZL16post_eligibility_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_4_ce1 : STD_LOGIC;
    signal p_ZL16post_eligibility_4_we1 : STD_LOGIC;
    signal p_ZL16post_eligibility_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_5_ce0 : STD_LOGIC;
    signal p_ZL15pre_eligibility_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_5_ce1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_5_we1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_5_ce0 : STD_LOGIC;
    signal p_ZL16post_eligibility_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_5_ce1 : STD_LOGIC;
    signal p_ZL16post_eligibility_5_we1 : STD_LOGIC;
    signal p_ZL16post_eligibility_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_6_ce0 : STD_LOGIC;
    signal p_ZL15pre_eligibility_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_6_ce1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_6_we1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_6_ce0 : STD_LOGIC;
    signal p_ZL16post_eligibility_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_6_ce1 : STD_LOGIC;
    signal p_ZL16post_eligibility_6_we1 : STD_LOGIC;
    signal p_ZL16post_eligibility_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_7_ce0 : STD_LOGIC;
    signal p_ZL15pre_eligibility_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL15pre_eligibility_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_7_ce1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_7_we1 : STD_LOGIC;
    signal p_ZL15pre_eligibility_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_7_ce0 : STD_LOGIC;
    signal p_ZL16post_eligibility_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL16post_eligibility_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_7_ce1 : STD_LOGIC;
    signal p_ZL16post_eligibility_7_we1 : STD_LOGIC;
    signal p_ZL16post_eligibility_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_trace_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_0_ce0 : STD_LOGIC;
    signal pre_traces_trace_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_trace_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_0_ce1 : STD_LOGIC;
    signal pre_traces_trace_0_we1 : STD_LOGIC;
    signal pre_traces_trace_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_last_spike_time_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_0_ce0 : STD_LOGIC;
    signal pre_traces_last_spike_time_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_last_spike_time_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_0_ce1 : STD_LOGIC;
    signal pre_traces_last_spike_time_0_we1 : STD_LOGIC;
    signal pre_traces_last_spike_time_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_trace_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_0_ce0 : STD_LOGIC;
    signal post_traces_trace_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_trace_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_0_ce1 : STD_LOGIC;
    signal post_traces_trace_0_we1 : STD_LOGIC;
    signal post_traces_trace_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_last_spike_time_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_0_ce0 : STD_LOGIC;
    signal post_traces_last_spike_time_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_last_spike_time_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_0_ce1 : STD_LOGIC;
    signal post_traces_last_spike_time_0_we1 : STD_LOGIC;
    signal post_traces_last_spike_time_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_trace_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_1_ce0 : STD_LOGIC;
    signal pre_traces_trace_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_trace_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_1_ce1 : STD_LOGIC;
    signal pre_traces_trace_1_we1 : STD_LOGIC;
    signal pre_traces_trace_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_last_spike_time_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_1_ce0 : STD_LOGIC;
    signal pre_traces_last_spike_time_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_last_spike_time_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_1_ce1 : STD_LOGIC;
    signal pre_traces_last_spike_time_1_we1 : STD_LOGIC;
    signal pre_traces_last_spike_time_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_trace_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_1_ce0 : STD_LOGIC;
    signal post_traces_trace_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_trace_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_1_ce1 : STD_LOGIC;
    signal post_traces_trace_1_we1 : STD_LOGIC;
    signal post_traces_trace_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_last_spike_time_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_1_ce0 : STD_LOGIC;
    signal post_traces_last_spike_time_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_last_spike_time_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_1_ce1 : STD_LOGIC;
    signal post_traces_last_spike_time_1_we1 : STD_LOGIC;
    signal post_traces_last_spike_time_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_trace_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_2_ce0 : STD_LOGIC;
    signal pre_traces_trace_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_trace_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_2_ce1 : STD_LOGIC;
    signal pre_traces_trace_2_we1 : STD_LOGIC;
    signal pre_traces_trace_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_last_spike_time_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_2_ce0 : STD_LOGIC;
    signal pre_traces_last_spike_time_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_last_spike_time_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_2_ce1 : STD_LOGIC;
    signal pre_traces_last_spike_time_2_we1 : STD_LOGIC;
    signal pre_traces_last_spike_time_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_trace_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_2_ce0 : STD_LOGIC;
    signal post_traces_trace_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_trace_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_2_ce1 : STD_LOGIC;
    signal post_traces_trace_2_we1 : STD_LOGIC;
    signal post_traces_trace_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_last_spike_time_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_2_ce0 : STD_LOGIC;
    signal post_traces_last_spike_time_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_last_spike_time_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_2_ce1 : STD_LOGIC;
    signal post_traces_last_spike_time_2_we1 : STD_LOGIC;
    signal post_traces_last_spike_time_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_trace_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_3_ce0 : STD_LOGIC;
    signal pre_traces_trace_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_trace_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_3_ce1 : STD_LOGIC;
    signal pre_traces_trace_3_we1 : STD_LOGIC;
    signal pre_traces_trace_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_last_spike_time_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_3_ce0 : STD_LOGIC;
    signal pre_traces_last_spike_time_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_last_spike_time_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_3_ce1 : STD_LOGIC;
    signal pre_traces_last_spike_time_3_we1 : STD_LOGIC;
    signal pre_traces_last_spike_time_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_trace_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_3_ce0 : STD_LOGIC;
    signal post_traces_trace_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_trace_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_3_ce1 : STD_LOGIC;
    signal post_traces_trace_3_we1 : STD_LOGIC;
    signal post_traces_trace_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_last_spike_time_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_3_ce0 : STD_LOGIC;
    signal post_traces_last_spike_time_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_last_spike_time_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_3_ce1 : STD_LOGIC;
    signal post_traces_last_spike_time_3_we1 : STD_LOGIC;
    signal post_traces_last_spike_time_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_trace_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_4_ce0 : STD_LOGIC;
    signal pre_traces_trace_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_trace_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_4_ce1 : STD_LOGIC;
    signal pre_traces_trace_4_we1 : STD_LOGIC;
    signal pre_traces_trace_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_last_spike_time_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_4_ce0 : STD_LOGIC;
    signal pre_traces_last_spike_time_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_last_spike_time_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_4_ce1 : STD_LOGIC;
    signal pre_traces_last_spike_time_4_we1 : STD_LOGIC;
    signal pre_traces_last_spike_time_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_trace_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_4_ce0 : STD_LOGIC;
    signal post_traces_trace_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_trace_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_4_ce1 : STD_LOGIC;
    signal post_traces_trace_4_we1 : STD_LOGIC;
    signal post_traces_trace_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_last_spike_time_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_4_ce0 : STD_LOGIC;
    signal post_traces_last_spike_time_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_last_spike_time_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_4_ce1 : STD_LOGIC;
    signal post_traces_last_spike_time_4_we1 : STD_LOGIC;
    signal post_traces_last_spike_time_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_trace_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_5_ce0 : STD_LOGIC;
    signal pre_traces_trace_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_trace_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_5_ce1 : STD_LOGIC;
    signal pre_traces_trace_5_we1 : STD_LOGIC;
    signal pre_traces_trace_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_last_spike_time_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_5_ce0 : STD_LOGIC;
    signal pre_traces_last_spike_time_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_last_spike_time_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_5_ce1 : STD_LOGIC;
    signal pre_traces_last_spike_time_5_we1 : STD_LOGIC;
    signal pre_traces_last_spike_time_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_trace_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_5_ce0 : STD_LOGIC;
    signal post_traces_trace_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_trace_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_5_ce1 : STD_LOGIC;
    signal post_traces_trace_5_we1 : STD_LOGIC;
    signal post_traces_trace_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_last_spike_time_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_5_ce0 : STD_LOGIC;
    signal post_traces_last_spike_time_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_last_spike_time_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_5_ce1 : STD_LOGIC;
    signal post_traces_last_spike_time_5_we1 : STD_LOGIC;
    signal post_traces_last_spike_time_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_trace_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_6_ce0 : STD_LOGIC;
    signal pre_traces_trace_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_trace_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_6_ce1 : STD_LOGIC;
    signal pre_traces_trace_6_we1 : STD_LOGIC;
    signal pre_traces_trace_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_last_spike_time_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_6_ce0 : STD_LOGIC;
    signal pre_traces_last_spike_time_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_last_spike_time_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_6_ce1 : STD_LOGIC;
    signal pre_traces_last_spike_time_6_we1 : STD_LOGIC;
    signal pre_traces_last_spike_time_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_trace_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_6_ce0 : STD_LOGIC;
    signal post_traces_trace_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_trace_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_6_ce1 : STD_LOGIC;
    signal post_traces_trace_6_we1 : STD_LOGIC;
    signal post_traces_trace_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_last_spike_time_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_6_ce0 : STD_LOGIC;
    signal post_traces_last_spike_time_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_last_spike_time_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_6_ce1 : STD_LOGIC;
    signal post_traces_last_spike_time_6_we1 : STD_LOGIC;
    signal post_traces_last_spike_time_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_trace_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_7_ce0 : STD_LOGIC;
    signal pre_traces_trace_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_trace_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_trace_7_ce1 : STD_LOGIC;
    signal pre_traces_trace_7_we1 : STD_LOGIC;
    signal pre_traces_trace_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_traces_last_spike_time_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_7_ce0 : STD_LOGIC;
    signal pre_traces_last_spike_time_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_traces_last_spike_time_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal pre_traces_last_spike_time_7_ce1 : STD_LOGIC;
    signal pre_traces_last_spike_time_7_we1 : STD_LOGIC;
    signal pre_traces_last_spike_time_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_trace_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_7_ce0 : STD_LOGIC;
    signal post_traces_trace_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_trace_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_trace_7_ce1 : STD_LOGIC;
    signal post_traces_trace_7_we1 : STD_LOGIC;
    signal post_traces_trace_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal post_traces_last_spike_time_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_7_ce0 : STD_LOGIC;
    signal post_traces_last_spike_time_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal post_traces_last_spike_time_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal post_traces_last_spike_time_7_ce1 : STD_LOGIC;
    signal post_traces_last_spike_time_7_we1 : STD_LOGIC;
    signal post_traces_last_spike_time_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL13weight_memory_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_0_0_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_0_0_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_0_0_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_0_1_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_0_1_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_0_1_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_1_0_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_1_0_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_1_0_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_1_1_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_1_1_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_1_1_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_2_0_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_2_0_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_2_0_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_2_1_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_2_1_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_2_1_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_3_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_3_0_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_3_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_3_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_3_0_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_3_0_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_3_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_3_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_3_1_ce0 : STD_LOGIC;
    signal p_ZL13weight_memory_3_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_3_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_ZL13weight_memory_3_1_ce1 : STD_LOGIC;
    signal p_ZL13weight_memory_3_1_we1 : STD_LOGIC;
    signal p_ZL13weight_memory_3_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL13weight_memory_3_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal EXP_DECAY_LUT_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal EXP_DECAY_LUT_ce0 : STD_LOGIC;
    signal EXP_DECAY_LUT_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal EXP_DECAY_LUT_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal EXP_DECAY_LUT_ce1 : STD_LOGIC;
    signal EXP_DECAY_LUT_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal read_row : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal read_col : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal s_axis_spikes_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal and_ln483_fu_1725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_nbreadreq_fu_504_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_axis_spikes_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal spike_out_valid_read_reg_2297 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbwritereq_fu_542_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal m_axis_weights_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal weight_read_mode_reg_2347 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2581 : STD_LOGIC_VECTOR (0 downto 0);
    signal snn_busy_read_reg_2274 : STD_LOGIC_VECTOR (0 downto 0);
    signal snn_ready_read_reg_2279 : STD_LOGIC_VECTOR (0 downto 0);
    signal spike_out_weight_read_reg_2284 : STD_LOGIC_VECTOR (7 downto 0);
    signal spike_out_neuron_id_read_reg_2289 : STD_LOGIC_VECTOR (7 downto 0);
    signal spike_in_ready_read_reg_2301 : STD_LOGIC_VECTOR (0 downto 0);
    signal reward_signal_read_reg_2306 : STD_LOGIC_VECTOR (7 downto 0);
    signal learning_params_rstdp_enable_reg_2317 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_fu_1627_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal enable_reg_2323 : STD_LOGIC_VECTOR (0 downto 0);
    signal reset_fu_1631_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal reset_reg_2331 : STD_LOGIC_VECTOR (0 downto 0);
    signal clear_counters_reg_2336 : STD_LOGIC_VECTOR (0 downto 0);
    signal learning_enable_reg_2342 : STD_LOGIC_VECTOR (0 downto 0);
    signal apply_reward_reg_2351 : STD_LOGIC_VECTOR (0 downto 0);
    signal threshold_fu_1671_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal threshold_reg_2356 : STD_LOGIC_VECTOR (15 downto 0);
    signal leak_rate_reg_2361 : STD_LOGIC_VECTOR (15 downto 0);
    signal initialized_load_reg_2366 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln430_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln430_reg_2376 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln463_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln463_fu_1718_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln463_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln483_reg_2393 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2397 : STD_LOGIC_VECTOR (0 downto 0);
    signal pre_id_fu_1733_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pre_id_reg_2401 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln486_1_fu_1737_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln486_1_reg_2406 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_reg_2411 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln294_fu_1749_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln294_reg_2416 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_0_addr_reg_2422 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_1_addr_reg_2428 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_2_addr_reg_2434 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_3_addr_reg_2440 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_4_addr_reg_2446 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_5_addr_reg_2452 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_6_addr_reg_2458 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL15pre_eligibility_7_addr_reg_2464 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln496_fu_1775_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln496_reg_2470 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_3_fu_1780_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_reg_2475 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln295_fu_1848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln295_reg_2480 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_5_reg_2492 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln517_fu_1886_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln517_reg_2496 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln301_fu_1899_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln301_reg_2506 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_0_addr_reg_2512 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_1_addr_reg_2518 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_2_addr_reg_2524 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_3_addr_reg_2530 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_4_addr_reg_2536 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_5_addr_reg_2542 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_6_addr_reg_2548 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_eligibility_7_addr_reg_2554 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1923_p19 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_2560 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal select_ln302_fu_1991_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln302_reg_2565 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal and_ln536_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln536_reg_2577 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_9_nbwritereq_fu_601_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal trunc_ln552_fu_2028_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln552_reg_2591 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln552_1_fu_2032_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln552_1_reg_2599 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_2104_p11 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_2644 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_we1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_ap_start : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_ap_done : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_ap_idle : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_ap_ready : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_3_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_7_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_3_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_7_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_2_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_6_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_2_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_6_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_1_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_5_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_1_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_5_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_0_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_trace_4_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_0_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_4_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_ce0 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_ce1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_we1 : STD_LOGIC;
    signal grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_ap_start : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_ap_done : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_ap_idle : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_ap_ready : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_0_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_0_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_1_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_1_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_2_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_2_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_2_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_3_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_3_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_3_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_4_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_4_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_4_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_5_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_5_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_5_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_6_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_6_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_6_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_7_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_7_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_7_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_trace_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_3_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_7_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_3_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_7_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_2_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_6_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_2_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_6_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_5_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_5_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_trace_4_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_4_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_ce1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_we1 : STD_LOGIC;
    signal grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_ap_start : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_ap_done : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_ap_idle : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_ap_ready : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_0_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_1_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_2_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_3_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_4_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_5_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_6_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_7_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_3_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_7_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_2_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_6_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_1_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_5_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_0_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_4_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_ce1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_we1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_ce1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_we1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_ce1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_we1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_ce1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_we1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_ce1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_we1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_ce1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_we1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_ce1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_we1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_ce0 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_ce1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_we1 : STD_LOGIC;
    signal grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_ap_start : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_ap_done : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_ap_idle : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_ap_ready : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_ce0 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_ce1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_we1 : STD_LOGIC;
    signal grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_start : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_done : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_idle : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_ready : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_weight_sum_out : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_weight_sum_out_ap_vld : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_ce1 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_ce0 : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_ce1 : STD_LOGIC;
    signal ap_phi_mux_timestamp_flag_0_phi_fu_1081_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal timestamp_flag_0_reg_1077 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op206_read_state3 : BOOLEAN;
    signal ap_block_state3 : BOOLEAN;
    signal ap_predicate_op189_call_state3 : BOOLEAN;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal timestamp_loc_0_reg_1090 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_spike_counter_loc_0_phi_fu_1104_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal spike_counter_loc_0_reg_1101 : STD_LOGIC_VECTOR (31 downto 0);
    signal spike_in_valid_local_0_reg_1111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op285_write_state6 : BOOLEAN;
    signal ap_block_state6 : BOOLEAN;
    signal spike_in_neuron_id_local_0_reg_1128 : STD_LOGIC_VECTOR (7 downto 0);
    signal spike_in_weight_local_0_reg_1144 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_spike_counter_flag_2_phi_fu_1163_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal spike_counter_flag_2_reg_1160 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln500_fu_1873_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_spike_counter_new_2_phi_fu_1176_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal spike_counter_new_2_reg_1172 : STD_LOGIC_VECTOR (31 downto 0);
    signal spike_counter_loc_2_reg_1186 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_read_col_new_0_phi_fu_1202_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_predicate_op400_write_state17 : BOOLEAN;
    signal ap_block_state17 : BOOLEAN;
    signal tmp_16_fu_2181_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln562_fu_2176_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_ZL15pre_eligibility_0_we1_out : STD_LOGIC;
    signal p_ZL16post_eligibility_0_we1_out : STD_LOGIC;
    signal p_ZL15pre_eligibility_1_we1_out : STD_LOGIC;
    signal p_ZL16post_eligibility_1_we1_out : STD_LOGIC;
    signal p_ZL15pre_eligibility_2_we1_out : STD_LOGIC;
    signal p_ZL16post_eligibility_2_we1_out : STD_LOGIC;
    signal p_ZL15pre_eligibility_3_we1_out : STD_LOGIC;
    signal p_ZL16post_eligibility_3_we1_out : STD_LOGIC;
    signal p_ZL15pre_eligibility_4_we1_out : STD_LOGIC;
    signal p_ZL16post_eligibility_4_we1_out : STD_LOGIC;
    signal p_ZL15pre_eligibility_5_we1_out : STD_LOGIC;
    signal p_ZL16post_eligibility_5_we1_out : STD_LOGIC;
    signal p_ZL15pre_eligibility_6_we1_out : STD_LOGIC;
    signal p_ZL16post_eligibility_6_we1_out : STD_LOGIC;
    signal p_ZL15pre_eligibility_7_we1_out : STD_LOGIC;
    signal p_ZL16post_eligibility_7_we1_out : STD_LOGIC;
    signal grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_start_reg : STD_LOGIC := '0';
    signal grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal grp_process_pre_spike_aer_fu_1333_ap_start_reg : STD_LOGIC := '0';
    signal grp_process_post_spike_aer_fu_1421_ap_start_reg : STD_LOGIC := '0';
    signal grp_apply_rstdp_reward_fu_1509_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_decay_eligibility_traces_fu_1562_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state17_ignore_call0 : BOOLEAN;
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal zext_ln294_fu_1763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln301_fu_1911_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln552_2_fu_2064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln574_fu_2238_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln574_fu_2233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln565_fu_2207_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal snn_enable_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal snn_reset_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal threshold_out_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal leak_rate_out_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal spike_out_ready_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal spike_in_valid_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal spike_in_neuron_id_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal spike_in_weight_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal regslice_both_m_axis_spikes_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state19 : BOOLEAN;
    signal p_ZL15pre_eligibility_0_ce0_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_0_we1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_0_ce1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_1_ce0_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_1_we1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_1_ce1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_2_ce0_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_2_we1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_2_ce1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_3_ce0_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_3_we1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_3_ce1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_4_ce0_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_4_we1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_4_ce1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_5_ce0_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_5_we1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_5_ce1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_6_ce0_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_6_we1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_6_ce1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_7_ce0_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_7_we1_local : STD_LOGIC;
    signal p_ZL15pre_eligibility_7_ce1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_0_ce0_local : STD_LOGIC;
    signal p_ZL16post_eligibility_0_we1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_0_ce1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_1_ce0_local : STD_LOGIC;
    signal p_ZL16post_eligibility_1_we1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_1_ce1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_2_ce0_local : STD_LOGIC;
    signal p_ZL16post_eligibility_2_we1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_2_ce1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_3_ce0_local : STD_LOGIC;
    signal p_ZL16post_eligibility_3_we1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_3_ce1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_4_ce0_local : STD_LOGIC;
    signal p_ZL16post_eligibility_4_we1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_4_ce1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_5_ce0_local : STD_LOGIC;
    signal p_ZL16post_eligibility_5_we1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_5_ce1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_6_ce0_local : STD_LOGIC;
    signal p_ZL16post_eligibility_6_we1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_6_ce1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_7_ce0_local : STD_LOGIC;
    signal p_ZL16post_eligibility_7_we1_local : STD_LOGIC;
    signal p_ZL16post_eligibility_7_ce1_local : STD_LOGIC;
    signal p_ZL13weight_memory_0_0_ce0_local : STD_LOGIC;
    signal ap_block_state14_on_subcall_done : BOOLEAN;
    signal p_ZL13weight_memory_0_1_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_1_0_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_1_1_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_2_0_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_2_1_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_3_0_ce0_local : STD_LOGIC;
    signal p_ZL13weight_memory_3_1_ce0_local : STD_LOGIC;
    signal xor_ln430_fu_1695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln3_fu_1753_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1780_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln294_fu_1819_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal new_elig_fu_1822_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_14_fu_1828_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln295_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln295_fu_1844_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln4_fu_1902_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1923_p17 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln301_fu_1962_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal new_elig_1_fu_1965_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_15_fu_1971_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln302_fu_1981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln302_fu_1987_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_2046_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln552_1_fu_2036_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_2056_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_2104_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_2104_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_2104_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_2104_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_2104_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln552_fu_2130_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln551_fu_2127_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_pkt_data_fu_2133_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln555_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln555_1_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln552_1_fu_2167_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln561_fu_2170_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln551_1_fu_2164_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln564_fu_2189_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_17_fu_2199_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_fu_2195_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln575_fu_2227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal status_fu_2245_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_data_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal s_axis_spikes_TVALID_int_regslice : STD_LOGIC;
    signal s_axis_spikes_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_s_axis_spikes_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_s_axis_spikes_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_user_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_spikes_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_last_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_spikes_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_id_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_spikes_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_spikes_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_spikes_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_spikes_V_dest_V_U_ack_in : STD_LOGIC;
    signal m_axis_spikes_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal m_axis_spikes_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_spikes_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_spikes_V_dest_V_U_vld_out : STD_LOGIC;
    signal m_axis_weights_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal m_axis_weights_TVALID_int_regslice : STD_LOGIC;
    signal m_axis_weights_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_last_V_U_apdone_blk : STD_LOGIC;
    signal m_axis_weights_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_m_axis_weights_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m_axis_weights_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_condition_786 : BOOLEAN;
    signal tmp_3_fu_1780_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1780_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1780_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1780_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1780_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1780_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1780_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1780_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1923_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1923_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1923_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1923_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1923_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1923_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1923_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_1923_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_2104_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_2104_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_2104_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_2104_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component snn_top_hls_snn_top_hls_Pipeline_RESET_ELIG IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZL15pre_eligibility_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_0_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_0_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_0_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_0_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_1_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_1_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_1_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_1_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_2_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_2_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_2_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_2_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_3_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_3_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_3_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_3_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_4_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_4_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_4_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_4_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_5_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_5_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_5_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_5_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_6_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_6_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_6_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_6_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_7_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_7_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_7_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_7_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_RESET_TRACES IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pre_traces_trace_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_0_ce1 : OUT STD_LOGIC;
        pre_traces_trace_0_we1 : OUT STD_LOGIC;
        pre_traces_trace_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_0_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_0_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_0_ce1 : OUT STD_LOGIC;
        post_traces_trace_0_we1 : OUT STD_LOGIC;
        post_traces_trace_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_0_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_0_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_1_ce1 : OUT STD_LOGIC;
        pre_traces_trace_1_we1 : OUT STD_LOGIC;
        pre_traces_trace_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_1_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_1_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_1_ce1 : OUT STD_LOGIC;
        post_traces_trace_1_we1 : OUT STD_LOGIC;
        post_traces_trace_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_1_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_1_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_2_ce1 : OUT STD_LOGIC;
        pre_traces_trace_2_we1 : OUT STD_LOGIC;
        pre_traces_trace_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_2_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_2_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_2_ce1 : OUT STD_LOGIC;
        post_traces_trace_2_we1 : OUT STD_LOGIC;
        post_traces_trace_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_2_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_2_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_3_ce1 : OUT STD_LOGIC;
        pre_traces_trace_3_we1 : OUT STD_LOGIC;
        pre_traces_trace_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_3_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_3_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_3_ce1 : OUT STD_LOGIC;
        post_traces_trace_3_we1 : OUT STD_LOGIC;
        post_traces_trace_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_3_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_3_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_4_ce1 : OUT STD_LOGIC;
        pre_traces_trace_4_we1 : OUT STD_LOGIC;
        pre_traces_trace_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_4_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_4_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_4_ce1 : OUT STD_LOGIC;
        post_traces_trace_4_we1 : OUT STD_LOGIC;
        post_traces_trace_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_4_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_4_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_5_ce1 : OUT STD_LOGIC;
        pre_traces_trace_5_we1 : OUT STD_LOGIC;
        pre_traces_trace_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_5_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_5_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_5_ce1 : OUT STD_LOGIC;
        post_traces_trace_5_we1 : OUT STD_LOGIC;
        post_traces_trace_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_5_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_5_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_6_ce1 : OUT STD_LOGIC;
        pre_traces_trace_6_we1 : OUT STD_LOGIC;
        pre_traces_trace_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_6_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_6_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_6_ce1 : OUT STD_LOGIC;
        post_traces_trace_6_we1 : OUT STD_LOGIC;
        post_traces_trace_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_6_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_6_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_7_ce1 : OUT STD_LOGIC;
        pre_traces_trace_7_we1 : OUT STD_LOGIC;
        pre_traces_trace_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_7_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_7_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_7_ce1 : OUT STD_LOGIC;
        post_traces_trace_7_we1 : OUT STD_LOGIC;
        post_traces_trace_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_7_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_7_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_process_pre_spike_aer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pre_id : IN STD_LOGIC_VECTOR (5 downto 0);
        current_time : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_0_ce0 : OUT STD_LOGIC;
        pre_traces_trace_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_0_ce1 : OUT STD_LOGIC;
        pre_traces_trace_0_we1 : OUT STD_LOGIC;
        pre_traces_trace_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_1_ce0 : OUT STD_LOGIC;
        pre_traces_trace_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_1_ce1 : OUT STD_LOGIC;
        pre_traces_trace_1_we1 : OUT STD_LOGIC;
        pre_traces_trace_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_2_ce0 : OUT STD_LOGIC;
        pre_traces_trace_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_2_ce1 : OUT STD_LOGIC;
        pre_traces_trace_2_we1 : OUT STD_LOGIC;
        pre_traces_trace_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_3_ce0 : OUT STD_LOGIC;
        pre_traces_trace_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_3_ce1 : OUT STD_LOGIC;
        pre_traces_trace_3_we1 : OUT STD_LOGIC;
        pre_traces_trace_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_4_ce0 : OUT STD_LOGIC;
        pre_traces_trace_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_4_ce1 : OUT STD_LOGIC;
        pre_traces_trace_4_we1 : OUT STD_LOGIC;
        pre_traces_trace_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_5_ce0 : OUT STD_LOGIC;
        pre_traces_trace_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_5_ce1 : OUT STD_LOGIC;
        pre_traces_trace_5_we1 : OUT STD_LOGIC;
        pre_traces_trace_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_6_ce0 : OUT STD_LOGIC;
        pre_traces_trace_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_6_ce1 : OUT STD_LOGIC;
        pre_traces_trace_6_we1 : OUT STD_LOGIC;
        pre_traces_trace_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_7_ce0 : OUT STD_LOGIC;
        pre_traces_trace_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_7_ce1 : OUT STD_LOGIC;
        pre_traces_trace_7_we1 : OUT STD_LOGIC;
        pre_traces_trace_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_0_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_0_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_0_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_1_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_1_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_1_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_2_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_2_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_2_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_3_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_3_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_3_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_4_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_4_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_4_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_5_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_5_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_5_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_6_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_6_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_6_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_7_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_7_ce1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_7_we1 : OUT STD_LOGIC;
        pre_traces_last_spike_time_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        EXP_DECAY_LUT_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        EXP_DECAY_LUT_ce0 : OUT STD_LOGIC;
        EXP_DECAY_LUT_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        EXP_DECAY_LUT_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        EXP_DECAY_LUT_ce1 : OUT STD_LOGIC;
        EXP_DECAY_LUT_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_3_ce0 : OUT STD_LOGIC;
        post_traces_trace_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_7_ce0 : OUT STD_LOGIC;
        post_traces_trace_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_3_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_7_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_2_ce0 : OUT STD_LOGIC;
        post_traces_trace_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_6_ce0 : OUT STD_LOGIC;
        post_traces_trace_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_2_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_6_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_1_ce0 : OUT STD_LOGIC;
        post_traces_trace_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_5_ce0 : OUT STD_LOGIC;
        post_traces_trace_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_1_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_5_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_0_ce0 : OUT STD_LOGIC;
        post_traces_trace_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_4_ce0 : OUT STD_LOGIC;
        post_traces_trace_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_0_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_4_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL13weight_memory_0_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_process_post_spike_aer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        post_id : IN STD_LOGIC_VECTOR (7 downto 0);
        current_time : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_trace_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_0_ce0 : OUT STD_LOGIC;
        post_traces_trace_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_0_ce1 : OUT STD_LOGIC;
        post_traces_trace_0_we1 : OUT STD_LOGIC;
        post_traces_trace_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_1_ce0 : OUT STD_LOGIC;
        post_traces_trace_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_1_ce1 : OUT STD_LOGIC;
        post_traces_trace_1_we1 : OUT STD_LOGIC;
        post_traces_trace_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_2_ce0 : OUT STD_LOGIC;
        post_traces_trace_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_2_ce1 : OUT STD_LOGIC;
        post_traces_trace_2_we1 : OUT STD_LOGIC;
        post_traces_trace_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_3_ce0 : OUT STD_LOGIC;
        post_traces_trace_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_3_ce1 : OUT STD_LOGIC;
        post_traces_trace_3_we1 : OUT STD_LOGIC;
        post_traces_trace_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_4_ce0 : OUT STD_LOGIC;
        post_traces_trace_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_4_ce1 : OUT STD_LOGIC;
        post_traces_trace_4_we1 : OUT STD_LOGIC;
        post_traces_trace_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_5_ce0 : OUT STD_LOGIC;
        post_traces_trace_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_5_ce1 : OUT STD_LOGIC;
        post_traces_trace_5_we1 : OUT STD_LOGIC;
        post_traces_trace_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_6_ce0 : OUT STD_LOGIC;
        post_traces_trace_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_6_ce1 : OUT STD_LOGIC;
        post_traces_trace_6_we1 : OUT STD_LOGIC;
        post_traces_trace_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_7_ce0 : OUT STD_LOGIC;
        post_traces_trace_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        post_traces_trace_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_trace_7_ce1 : OUT STD_LOGIC;
        post_traces_trace_7_we1 : OUT STD_LOGIC;
        post_traces_trace_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        post_traces_last_spike_time_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_0_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_0_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_0_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_1_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_1_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_1_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_2_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_2_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_2_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_3_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_3_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_3_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_4_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_4_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_4_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_5_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_5_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_5_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_6_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_6_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_6_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_7_ce0 : OUT STD_LOGIC;
        post_traces_last_spike_time_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_traces_last_spike_time_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        post_traces_last_spike_time_7_ce1 : OUT STD_LOGIC;
        post_traces_last_spike_time_7_we1 : OUT STD_LOGIC;
        post_traces_last_spike_time_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        EXP_DECAY_LUT_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        EXP_DECAY_LUT_ce0 : OUT STD_LOGIC;
        EXP_DECAY_LUT_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        EXP_DECAY_LUT_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        EXP_DECAY_LUT_ce1 : OUT STD_LOGIC;
        EXP_DECAY_LUT_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_3_ce0 : OUT STD_LOGIC;
        pre_traces_trace_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_7_ce0 : OUT STD_LOGIC;
        pre_traces_trace_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_3_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_7_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_2_ce0 : OUT STD_LOGIC;
        pre_traces_trace_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_6_ce0 : OUT STD_LOGIC;
        pre_traces_trace_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_2_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_6_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_1_ce0 : OUT STD_LOGIC;
        pre_traces_trace_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_5_ce0 : OUT STD_LOGIC;
        pre_traces_trace_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_1_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_5_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_trace_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_0_ce0 : OUT STD_LOGIC;
        pre_traces_trace_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_trace_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_trace_4_ce0 : OUT STD_LOGIC;
        pre_traces_trace_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        pre_traces_last_spike_time_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_0_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        pre_traces_last_spike_time_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        pre_traces_last_spike_time_4_ce0 : OUT STD_LOGIC;
        pre_traces_last_spike_time_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZL13weight_memory_0_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_apply_rstdp_reward IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        reward_signal : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_0_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_1_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_2_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_3_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_4_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_5_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_6_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_7_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_3_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_7_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_2_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_6_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_1_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_5_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_0_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_4_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_we1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_decay_eligibility_traces IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_ZL15pre_eligibility_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_0_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_0_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_0_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_1_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_1_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_1_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_2_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_2_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_2_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_3_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_3_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_3_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_4_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_4_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_4_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_5_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_5_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_5_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_6_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_6_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_6_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_7_ce0 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_eligibility_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_eligibility_7_ce1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_7_we1 : OUT STD_LOGIC;
        p_ZL15pre_eligibility_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_0_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_0_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_0_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_1_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_1_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_1_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_2_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_2_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_2_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_3_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_3_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_3_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_4_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_4_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_4_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_5_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_5_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_5_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_6_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_6_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_6_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_7_ce0 : OUT STD_LOGIC;
        p_ZL16post_eligibility_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL16post_eligibility_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL16post_eligibility_7_ce1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_7_we1 : OUT STD_LOGIC;
        p_ZL16post_eligibility_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_snn_top_hls_Pipeline_WEIGHT_SUM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_sum_out : OUT STD_LOGIC_VECTOR (13 downto 0);
        weight_sum_out_ap_vld : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_0_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_0_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_0_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_1_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_1_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_1_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_2_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_2_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_2_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_0_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_0_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_1_ce0 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL13weight_memory_3_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_ZL13weight_memory_3_1_ce1 : OUT STD_LOGIC;
        p_ZL13weight_memory_3_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_sparsemux_17_3_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_sparsemux_9_2_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP_EXP_DECAY_LUT_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component snn_top_hls_ctrl_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ctrl_reg : OUT STD_LOGIC_VECTOR (31 downto 0);
        config_reg : OUT STD_LOGIC_VECTOR (31 downto 0);
        learning_params : OUT STD_LOGIC_VECTOR (143 downto 0);
        status_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        status_reg_ap_vld : IN STD_LOGIC;
        spike_count_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        spike_count_reg_ap_vld : IN STD_LOGIC;
        weight_sum_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_sum_reg_ap_vld : IN STD_LOGIC;
        version_reg : IN STD_LOGIC_VECTOR (31 downto 0);
        version_reg_ap_vld : IN STD_LOGIC;
        reward_signal : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component snn_top_hls_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    p_ZL15pre_eligibility_0_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_eligibility_0_address0,
        ce0 => p_ZL15pre_eligibility_0_ce0,
        q0 => p_ZL15pre_eligibility_0_q0,
        address1 => p_ZL15pre_eligibility_0_address1,
        ce1 => p_ZL15pre_eligibility_0_ce1,
        we1 => p_ZL15pre_eligibility_0_we1,
        d1 => p_ZL15pre_eligibility_0_d1);

    p_ZL16post_eligibility_0_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_eligibility_0_address0,
        ce0 => p_ZL16post_eligibility_0_ce0,
        q0 => p_ZL16post_eligibility_0_q0,
        address1 => p_ZL16post_eligibility_0_address1,
        ce1 => p_ZL16post_eligibility_0_ce1,
        we1 => p_ZL16post_eligibility_0_we1,
        d1 => p_ZL16post_eligibility_0_d1);

    p_ZL15pre_eligibility_1_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_eligibility_1_address0,
        ce0 => p_ZL15pre_eligibility_1_ce0,
        q0 => p_ZL15pre_eligibility_1_q0,
        address1 => p_ZL15pre_eligibility_1_address1,
        ce1 => p_ZL15pre_eligibility_1_ce1,
        we1 => p_ZL15pre_eligibility_1_we1,
        d1 => p_ZL15pre_eligibility_1_d1);

    p_ZL16post_eligibility_1_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_eligibility_1_address0,
        ce0 => p_ZL16post_eligibility_1_ce0,
        q0 => p_ZL16post_eligibility_1_q0,
        address1 => p_ZL16post_eligibility_1_address1,
        ce1 => p_ZL16post_eligibility_1_ce1,
        we1 => p_ZL16post_eligibility_1_we1,
        d1 => p_ZL16post_eligibility_1_d1);

    p_ZL15pre_eligibility_2_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_eligibility_2_address0,
        ce0 => p_ZL15pre_eligibility_2_ce0,
        q0 => p_ZL15pre_eligibility_2_q0,
        address1 => p_ZL15pre_eligibility_2_address1,
        ce1 => p_ZL15pre_eligibility_2_ce1,
        we1 => p_ZL15pre_eligibility_2_we1,
        d1 => p_ZL15pre_eligibility_2_d1);

    p_ZL16post_eligibility_2_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_eligibility_2_address0,
        ce0 => p_ZL16post_eligibility_2_ce0,
        q0 => p_ZL16post_eligibility_2_q0,
        address1 => p_ZL16post_eligibility_2_address1,
        ce1 => p_ZL16post_eligibility_2_ce1,
        we1 => p_ZL16post_eligibility_2_we1,
        d1 => p_ZL16post_eligibility_2_d1);

    p_ZL15pre_eligibility_3_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_eligibility_3_address0,
        ce0 => p_ZL15pre_eligibility_3_ce0,
        q0 => p_ZL15pre_eligibility_3_q0,
        address1 => p_ZL15pre_eligibility_3_address1,
        ce1 => p_ZL15pre_eligibility_3_ce1,
        we1 => p_ZL15pre_eligibility_3_we1,
        d1 => p_ZL15pre_eligibility_3_d1);

    p_ZL16post_eligibility_3_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_eligibility_3_address0,
        ce0 => p_ZL16post_eligibility_3_ce0,
        q0 => p_ZL16post_eligibility_3_q0,
        address1 => p_ZL16post_eligibility_3_address1,
        ce1 => p_ZL16post_eligibility_3_ce1,
        we1 => p_ZL16post_eligibility_3_we1,
        d1 => p_ZL16post_eligibility_3_d1);

    p_ZL15pre_eligibility_4_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_eligibility_4_address0,
        ce0 => p_ZL15pre_eligibility_4_ce0,
        q0 => p_ZL15pre_eligibility_4_q0,
        address1 => p_ZL15pre_eligibility_4_address1,
        ce1 => p_ZL15pre_eligibility_4_ce1,
        we1 => p_ZL15pre_eligibility_4_we1,
        d1 => p_ZL15pre_eligibility_4_d1);

    p_ZL16post_eligibility_4_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_eligibility_4_address0,
        ce0 => p_ZL16post_eligibility_4_ce0,
        q0 => p_ZL16post_eligibility_4_q0,
        address1 => p_ZL16post_eligibility_4_address1,
        ce1 => p_ZL16post_eligibility_4_ce1,
        we1 => p_ZL16post_eligibility_4_we1,
        d1 => p_ZL16post_eligibility_4_d1);

    p_ZL15pre_eligibility_5_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_eligibility_5_address0,
        ce0 => p_ZL15pre_eligibility_5_ce0,
        q0 => p_ZL15pre_eligibility_5_q0,
        address1 => p_ZL15pre_eligibility_5_address1,
        ce1 => p_ZL15pre_eligibility_5_ce1,
        we1 => p_ZL15pre_eligibility_5_we1,
        d1 => p_ZL15pre_eligibility_5_d1);

    p_ZL16post_eligibility_5_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_eligibility_5_address0,
        ce0 => p_ZL16post_eligibility_5_ce0,
        q0 => p_ZL16post_eligibility_5_q0,
        address1 => p_ZL16post_eligibility_5_address1,
        ce1 => p_ZL16post_eligibility_5_ce1,
        we1 => p_ZL16post_eligibility_5_we1,
        d1 => p_ZL16post_eligibility_5_d1);

    p_ZL15pre_eligibility_6_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_eligibility_6_address0,
        ce0 => p_ZL15pre_eligibility_6_ce0,
        q0 => p_ZL15pre_eligibility_6_q0,
        address1 => p_ZL15pre_eligibility_6_address1,
        ce1 => p_ZL15pre_eligibility_6_ce1,
        we1 => p_ZL15pre_eligibility_6_we1,
        d1 => p_ZL15pre_eligibility_6_d1);

    p_ZL16post_eligibility_6_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_eligibility_6_address0,
        ce0 => p_ZL16post_eligibility_6_ce0,
        q0 => p_ZL16post_eligibility_6_q0,
        address1 => p_ZL16post_eligibility_6_address1,
        ce1 => p_ZL16post_eligibility_6_ce1,
        we1 => p_ZL16post_eligibility_6_we1,
        d1 => p_ZL16post_eligibility_6_d1);

    p_ZL15pre_eligibility_7_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL15pre_eligibility_7_address0,
        ce0 => p_ZL15pre_eligibility_7_ce0,
        q0 => p_ZL15pre_eligibility_7_q0,
        address1 => p_ZL15pre_eligibility_7_address1,
        ce1 => p_ZL15pre_eligibility_7_ce1,
        we1 => p_ZL15pre_eligibility_7_we1,
        d1 => p_ZL15pre_eligibility_7_d1);

    p_ZL16post_eligibility_7_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL16post_eligibility_7_address0,
        ce0 => p_ZL16post_eligibility_7_ce0,
        q0 => p_ZL16post_eligibility_7_q0,
        address1 => p_ZL16post_eligibility_7_address1,
        ce1 => p_ZL16post_eligibility_7_ce1,
        we1 => p_ZL16post_eligibility_7_we1,
        d1 => p_ZL16post_eligibility_7_d1);

    pre_traces_trace_0_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_trace_0_address0,
        ce0 => pre_traces_trace_0_ce0,
        q0 => pre_traces_trace_0_q0,
        address1 => pre_traces_trace_0_address1,
        ce1 => pre_traces_trace_0_ce1,
        we1 => pre_traces_trace_0_we1,
        d1 => pre_traces_trace_0_d1);

    pre_traces_last_spike_time_0_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_last_spike_time_0_address0,
        ce0 => pre_traces_last_spike_time_0_ce0,
        q0 => pre_traces_last_spike_time_0_q0,
        address1 => pre_traces_last_spike_time_0_address1,
        ce1 => pre_traces_last_spike_time_0_ce1,
        we1 => pre_traces_last_spike_time_0_we1,
        d1 => pre_traces_last_spike_time_0_d1);

    post_traces_trace_0_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_trace_0_address0,
        ce0 => post_traces_trace_0_ce0,
        q0 => post_traces_trace_0_q0,
        address1 => post_traces_trace_0_address1,
        ce1 => post_traces_trace_0_ce1,
        we1 => post_traces_trace_0_we1,
        d1 => post_traces_trace_0_d1);

    post_traces_last_spike_time_0_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_last_spike_time_0_address0,
        ce0 => post_traces_last_spike_time_0_ce0,
        q0 => post_traces_last_spike_time_0_q0,
        address1 => post_traces_last_spike_time_0_address1,
        ce1 => post_traces_last_spike_time_0_ce1,
        we1 => post_traces_last_spike_time_0_we1,
        d1 => post_traces_last_spike_time_0_d1);

    pre_traces_trace_1_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_trace_1_address0,
        ce0 => pre_traces_trace_1_ce0,
        q0 => pre_traces_trace_1_q0,
        address1 => pre_traces_trace_1_address1,
        ce1 => pre_traces_trace_1_ce1,
        we1 => pre_traces_trace_1_we1,
        d1 => pre_traces_trace_1_d1);

    pre_traces_last_spike_time_1_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_last_spike_time_1_address0,
        ce0 => pre_traces_last_spike_time_1_ce0,
        q0 => pre_traces_last_spike_time_1_q0,
        address1 => pre_traces_last_spike_time_1_address1,
        ce1 => pre_traces_last_spike_time_1_ce1,
        we1 => pre_traces_last_spike_time_1_we1,
        d1 => pre_traces_last_spike_time_1_d1);

    post_traces_trace_1_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_trace_1_address0,
        ce0 => post_traces_trace_1_ce0,
        q0 => post_traces_trace_1_q0,
        address1 => post_traces_trace_1_address1,
        ce1 => post_traces_trace_1_ce1,
        we1 => post_traces_trace_1_we1,
        d1 => post_traces_trace_1_d1);

    post_traces_last_spike_time_1_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_last_spike_time_1_address0,
        ce0 => post_traces_last_spike_time_1_ce0,
        q0 => post_traces_last_spike_time_1_q0,
        address1 => post_traces_last_spike_time_1_address1,
        ce1 => post_traces_last_spike_time_1_ce1,
        we1 => post_traces_last_spike_time_1_we1,
        d1 => post_traces_last_spike_time_1_d1);

    pre_traces_trace_2_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_trace_2_address0,
        ce0 => pre_traces_trace_2_ce0,
        q0 => pre_traces_trace_2_q0,
        address1 => pre_traces_trace_2_address1,
        ce1 => pre_traces_trace_2_ce1,
        we1 => pre_traces_trace_2_we1,
        d1 => pre_traces_trace_2_d1);

    pre_traces_last_spike_time_2_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_last_spike_time_2_address0,
        ce0 => pre_traces_last_spike_time_2_ce0,
        q0 => pre_traces_last_spike_time_2_q0,
        address1 => pre_traces_last_spike_time_2_address1,
        ce1 => pre_traces_last_spike_time_2_ce1,
        we1 => pre_traces_last_spike_time_2_we1,
        d1 => pre_traces_last_spike_time_2_d1);

    post_traces_trace_2_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_trace_2_address0,
        ce0 => post_traces_trace_2_ce0,
        q0 => post_traces_trace_2_q0,
        address1 => post_traces_trace_2_address1,
        ce1 => post_traces_trace_2_ce1,
        we1 => post_traces_trace_2_we1,
        d1 => post_traces_trace_2_d1);

    post_traces_last_spike_time_2_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_last_spike_time_2_address0,
        ce0 => post_traces_last_spike_time_2_ce0,
        q0 => post_traces_last_spike_time_2_q0,
        address1 => post_traces_last_spike_time_2_address1,
        ce1 => post_traces_last_spike_time_2_ce1,
        we1 => post_traces_last_spike_time_2_we1,
        d1 => post_traces_last_spike_time_2_d1);

    pre_traces_trace_3_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_trace_3_address0,
        ce0 => pre_traces_trace_3_ce0,
        q0 => pre_traces_trace_3_q0,
        address1 => pre_traces_trace_3_address1,
        ce1 => pre_traces_trace_3_ce1,
        we1 => pre_traces_trace_3_we1,
        d1 => pre_traces_trace_3_d1);

    pre_traces_last_spike_time_3_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_last_spike_time_3_address0,
        ce0 => pre_traces_last_spike_time_3_ce0,
        q0 => pre_traces_last_spike_time_3_q0,
        address1 => pre_traces_last_spike_time_3_address1,
        ce1 => pre_traces_last_spike_time_3_ce1,
        we1 => pre_traces_last_spike_time_3_we1,
        d1 => pre_traces_last_spike_time_3_d1);

    post_traces_trace_3_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_trace_3_address0,
        ce0 => post_traces_trace_3_ce0,
        q0 => post_traces_trace_3_q0,
        address1 => post_traces_trace_3_address1,
        ce1 => post_traces_trace_3_ce1,
        we1 => post_traces_trace_3_we1,
        d1 => post_traces_trace_3_d1);

    post_traces_last_spike_time_3_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_last_spike_time_3_address0,
        ce0 => post_traces_last_spike_time_3_ce0,
        q0 => post_traces_last_spike_time_3_q0,
        address1 => post_traces_last_spike_time_3_address1,
        ce1 => post_traces_last_spike_time_3_ce1,
        we1 => post_traces_last_spike_time_3_we1,
        d1 => post_traces_last_spike_time_3_d1);

    pre_traces_trace_4_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_trace_4_address0,
        ce0 => pre_traces_trace_4_ce0,
        q0 => pre_traces_trace_4_q0,
        address1 => pre_traces_trace_4_address1,
        ce1 => pre_traces_trace_4_ce1,
        we1 => pre_traces_trace_4_we1,
        d1 => pre_traces_trace_4_d1);

    pre_traces_last_spike_time_4_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_last_spike_time_4_address0,
        ce0 => pre_traces_last_spike_time_4_ce0,
        q0 => pre_traces_last_spike_time_4_q0,
        address1 => pre_traces_last_spike_time_4_address1,
        ce1 => pre_traces_last_spike_time_4_ce1,
        we1 => pre_traces_last_spike_time_4_we1,
        d1 => pre_traces_last_spike_time_4_d1);

    post_traces_trace_4_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_trace_4_address0,
        ce0 => post_traces_trace_4_ce0,
        q0 => post_traces_trace_4_q0,
        address1 => post_traces_trace_4_address1,
        ce1 => post_traces_trace_4_ce1,
        we1 => post_traces_trace_4_we1,
        d1 => post_traces_trace_4_d1);

    post_traces_last_spike_time_4_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_last_spike_time_4_address0,
        ce0 => post_traces_last_spike_time_4_ce0,
        q0 => post_traces_last_spike_time_4_q0,
        address1 => post_traces_last_spike_time_4_address1,
        ce1 => post_traces_last_spike_time_4_ce1,
        we1 => post_traces_last_spike_time_4_we1,
        d1 => post_traces_last_spike_time_4_d1);

    pre_traces_trace_5_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_trace_5_address0,
        ce0 => pre_traces_trace_5_ce0,
        q0 => pre_traces_trace_5_q0,
        address1 => pre_traces_trace_5_address1,
        ce1 => pre_traces_trace_5_ce1,
        we1 => pre_traces_trace_5_we1,
        d1 => pre_traces_trace_5_d1);

    pre_traces_last_spike_time_5_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_last_spike_time_5_address0,
        ce0 => pre_traces_last_spike_time_5_ce0,
        q0 => pre_traces_last_spike_time_5_q0,
        address1 => pre_traces_last_spike_time_5_address1,
        ce1 => pre_traces_last_spike_time_5_ce1,
        we1 => pre_traces_last_spike_time_5_we1,
        d1 => pre_traces_last_spike_time_5_d1);

    post_traces_trace_5_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_trace_5_address0,
        ce0 => post_traces_trace_5_ce0,
        q0 => post_traces_trace_5_q0,
        address1 => post_traces_trace_5_address1,
        ce1 => post_traces_trace_5_ce1,
        we1 => post_traces_trace_5_we1,
        d1 => post_traces_trace_5_d1);

    post_traces_last_spike_time_5_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_last_spike_time_5_address0,
        ce0 => post_traces_last_spike_time_5_ce0,
        q0 => post_traces_last_spike_time_5_q0,
        address1 => post_traces_last_spike_time_5_address1,
        ce1 => post_traces_last_spike_time_5_ce1,
        we1 => post_traces_last_spike_time_5_we1,
        d1 => post_traces_last_spike_time_5_d1);

    pre_traces_trace_6_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_trace_6_address0,
        ce0 => pre_traces_trace_6_ce0,
        q0 => pre_traces_trace_6_q0,
        address1 => pre_traces_trace_6_address1,
        ce1 => pre_traces_trace_6_ce1,
        we1 => pre_traces_trace_6_we1,
        d1 => pre_traces_trace_6_d1);

    pre_traces_last_spike_time_6_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_last_spike_time_6_address0,
        ce0 => pre_traces_last_spike_time_6_ce0,
        q0 => pre_traces_last_spike_time_6_q0,
        address1 => pre_traces_last_spike_time_6_address1,
        ce1 => pre_traces_last_spike_time_6_ce1,
        we1 => pre_traces_last_spike_time_6_we1,
        d1 => pre_traces_last_spike_time_6_d1);

    post_traces_trace_6_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_trace_6_address0,
        ce0 => post_traces_trace_6_ce0,
        q0 => post_traces_trace_6_q0,
        address1 => post_traces_trace_6_address1,
        ce1 => post_traces_trace_6_ce1,
        we1 => post_traces_trace_6_we1,
        d1 => post_traces_trace_6_d1);

    post_traces_last_spike_time_6_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_last_spike_time_6_address0,
        ce0 => post_traces_last_spike_time_6_ce0,
        q0 => post_traces_last_spike_time_6_q0,
        address1 => post_traces_last_spike_time_6_address1,
        ce1 => post_traces_last_spike_time_6_ce1,
        we1 => post_traces_last_spike_time_6_we1,
        d1 => post_traces_last_spike_time_6_d1);

    pre_traces_trace_7_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_trace_7_address0,
        ce0 => pre_traces_trace_7_ce0,
        q0 => pre_traces_trace_7_q0,
        address1 => pre_traces_trace_7_address1,
        ce1 => pre_traces_trace_7_ce1,
        we1 => pre_traces_trace_7_we1,
        d1 => pre_traces_trace_7_d1);

    pre_traces_last_spike_time_7_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pre_traces_last_spike_time_7_address0,
        ce0 => pre_traces_last_spike_time_7_ce0,
        q0 => pre_traces_last_spike_time_7_q0,
        address1 => pre_traces_last_spike_time_7_address1,
        ce1 => pre_traces_last_spike_time_7_ce1,
        we1 => pre_traces_last_spike_time_7_we1,
        d1 => pre_traces_last_spike_time_7_d1);

    post_traces_trace_7_U : component snn_top_hls_p_ZL15pre_eligibility_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_trace_7_address0,
        ce0 => post_traces_trace_7_ce0,
        q0 => post_traces_trace_7_q0,
        address1 => post_traces_trace_7_address1,
        ce1 => post_traces_trace_7_ce1,
        we1 => post_traces_trace_7_we1,
        d1 => post_traces_trace_7_d1);

    post_traces_last_spike_time_7_U : component snn_top_hls_pre_traces_last_spike_time_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => post_traces_last_spike_time_7_address0,
        ce0 => post_traces_last_spike_time_7_ce0,
        q0 => post_traces_last_spike_time_7_q0,
        address1 => post_traces_last_spike_time_7_address1,
        ce1 => post_traces_last_spike_time_7_ce1,
        we1 => post_traces_last_spike_time_7_we1,
        d1 => post_traces_last_spike_time_7_d1);

    p_ZL13weight_memory_0_0_U : component snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_0_0_address0,
        ce0 => p_ZL13weight_memory_0_0_ce0,
        q0 => p_ZL13weight_memory_0_0_q0,
        address1 => p_ZL13weight_memory_0_0_address1,
        ce1 => p_ZL13weight_memory_0_0_ce1,
        we1 => p_ZL13weight_memory_0_0_we1,
        d1 => p_ZL13weight_memory_0_0_d1,
        q1 => p_ZL13weight_memory_0_0_q1);

    p_ZL13weight_memory_0_1_U : component snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_0_1_address0,
        ce0 => p_ZL13weight_memory_0_1_ce0,
        q0 => p_ZL13weight_memory_0_1_q0,
        address1 => p_ZL13weight_memory_0_1_address1,
        ce1 => p_ZL13weight_memory_0_1_ce1,
        we1 => p_ZL13weight_memory_0_1_we1,
        d1 => p_ZL13weight_memory_0_1_d1,
        q1 => p_ZL13weight_memory_0_1_q1);

    p_ZL13weight_memory_1_0_U : component snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_1_0_address0,
        ce0 => p_ZL13weight_memory_1_0_ce0,
        q0 => p_ZL13weight_memory_1_0_q0,
        address1 => p_ZL13weight_memory_1_0_address1,
        ce1 => p_ZL13weight_memory_1_0_ce1,
        we1 => p_ZL13weight_memory_1_0_we1,
        d1 => p_ZL13weight_memory_1_0_d1,
        q1 => p_ZL13weight_memory_1_0_q1);

    p_ZL13weight_memory_1_1_U : component snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_1_1_address0,
        ce0 => p_ZL13weight_memory_1_1_ce0,
        q0 => p_ZL13weight_memory_1_1_q0,
        address1 => p_ZL13weight_memory_1_1_address1,
        ce1 => p_ZL13weight_memory_1_1_ce1,
        we1 => p_ZL13weight_memory_1_1_we1,
        d1 => p_ZL13weight_memory_1_1_d1,
        q1 => p_ZL13weight_memory_1_1_q1);

    p_ZL13weight_memory_2_0_U : component snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_2_0_address0,
        ce0 => p_ZL13weight_memory_2_0_ce0,
        q0 => p_ZL13weight_memory_2_0_q0,
        address1 => p_ZL13weight_memory_2_0_address1,
        ce1 => p_ZL13weight_memory_2_0_ce1,
        we1 => p_ZL13weight_memory_2_0_we1,
        d1 => p_ZL13weight_memory_2_0_d1,
        q1 => p_ZL13weight_memory_2_0_q1);

    p_ZL13weight_memory_2_1_U : component snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_2_1_address0,
        ce0 => p_ZL13weight_memory_2_1_ce0,
        q0 => p_ZL13weight_memory_2_1_q0,
        address1 => p_ZL13weight_memory_2_1_address1,
        ce1 => p_ZL13weight_memory_2_1_ce1,
        we1 => p_ZL13weight_memory_2_1_we1,
        d1 => p_ZL13weight_memory_2_1_d1,
        q1 => p_ZL13weight_memory_2_1_q1);

    p_ZL13weight_memory_3_0_U : component snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_3_0_address0,
        ce0 => p_ZL13weight_memory_3_0_ce0,
        q0 => p_ZL13weight_memory_3_0_q0,
        address1 => p_ZL13weight_memory_3_0_address1,
        ce1 => p_ZL13weight_memory_3_0_ce1,
        we1 => p_ZL13weight_memory_3_0_we1,
        d1 => p_ZL13weight_memory_3_0_d1,
        q1 => p_ZL13weight_memory_3_0_q1);

    p_ZL13weight_memory_3_1_U : component snn_top_hls_p_ZL13weight_memory_0_0_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZL13weight_memory_3_1_address0,
        ce0 => p_ZL13weight_memory_3_1_ce0,
        q0 => p_ZL13weight_memory_3_1_q0,
        address1 => p_ZL13weight_memory_3_1_address1,
        ce1 => p_ZL13weight_memory_3_1_ce1,
        we1 => p_ZL13weight_memory_3_1_we1,
        d1 => p_ZL13weight_memory_3_1_d1,
        q1 => p_ZL13weight_memory_3_1_q1);

    EXP_DECAY_LUT_U : component snn_top_hls_process_pre_spike_aer_Pipeline_LTD_LOOP_EXP_DECAY_LUT_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => EXP_DECAY_LUT_address0,
        ce0 => EXP_DECAY_LUT_ce0,
        q0 => EXP_DECAY_LUT_q0,
        address1 => EXP_DECAY_LUT_address1,
        ce1 => EXP_DECAY_LUT_ce1,
        q1 => EXP_DECAY_LUT_q1);

    grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209 : component snn_top_hls_snn_top_hls_Pipeline_RESET_ELIG
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_ready,
        p_ZL15pre_eligibility_0_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_address1,
        p_ZL15pre_eligibility_0_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_ce1,
        p_ZL15pre_eligibility_0_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_we1,
        p_ZL15pre_eligibility_0_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_d1,
        p_ZL16post_eligibility_0_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_address1,
        p_ZL16post_eligibility_0_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_ce1,
        p_ZL16post_eligibility_0_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_we1,
        p_ZL16post_eligibility_0_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_d1,
        p_ZL15pre_eligibility_1_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_address1,
        p_ZL15pre_eligibility_1_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_ce1,
        p_ZL15pre_eligibility_1_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_we1,
        p_ZL15pre_eligibility_1_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_d1,
        p_ZL16post_eligibility_1_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_address1,
        p_ZL16post_eligibility_1_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_ce1,
        p_ZL16post_eligibility_1_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_we1,
        p_ZL16post_eligibility_1_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_d1,
        p_ZL15pre_eligibility_2_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_address1,
        p_ZL15pre_eligibility_2_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_ce1,
        p_ZL15pre_eligibility_2_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_we1,
        p_ZL15pre_eligibility_2_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_d1,
        p_ZL16post_eligibility_2_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_address1,
        p_ZL16post_eligibility_2_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_ce1,
        p_ZL16post_eligibility_2_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_we1,
        p_ZL16post_eligibility_2_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_d1,
        p_ZL15pre_eligibility_3_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_address1,
        p_ZL15pre_eligibility_3_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_ce1,
        p_ZL15pre_eligibility_3_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_we1,
        p_ZL15pre_eligibility_3_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_d1,
        p_ZL16post_eligibility_3_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_address1,
        p_ZL16post_eligibility_3_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_ce1,
        p_ZL16post_eligibility_3_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_we1,
        p_ZL16post_eligibility_3_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_d1,
        p_ZL15pre_eligibility_4_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_address1,
        p_ZL15pre_eligibility_4_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_ce1,
        p_ZL15pre_eligibility_4_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_we1,
        p_ZL15pre_eligibility_4_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_d1,
        p_ZL16post_eligibility_4_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_address1,
        p_ZL16post_eligibility_4_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_ce1,
        p_ZL16post_eligibility_4_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_we1,
        p_ZL16post_eligibility_4_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_d1,
        p_ZL15pre_eligibility_5_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_address1,
        p_ZL15pre_eligibility_5_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_ce1,
        p_ZL15pre_eligibility_5_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_we1,
        p_ZL15pre_eligibility_5_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_d1,
        p_ZL16post_eligibility_5_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_address1,
        p_ZL16post_eligibility_5_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_ce1,
        p_ZL16post_eligibility_5_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_we1,
        p_ZL16post_eligibility_5_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_d1,
        p_ZL15pre_eligibility_6_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_address1,
        p_ZL15pre_eligibility_6_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_ce1,
        p_ZL15pre_eligibility_6_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_we1,
        p_ZL15pre_eligibility_6_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_d1,
        p_ZL16post_eligibility_6_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_address1,
        p_ZL16post_eligibility_6_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_ce1,
        p_ZL16post_eligibility_6_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_we1,
        p_ZL16post_eligibility_6_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_d1,
        p_ZL15pre_eligibility_7_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_address1,
        p_ZL15pre_eligibility_7_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_ce1,
        p_ZL15pre_eligibility_7_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_we1,
        p_ZL15pre_eligibility_7_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_d1,
        p_ZL16post_eligibility_7_address1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_address1,
        p_ZL16post_eligibility_7_ce1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_ce1,
        p_ZL16post_eligibility_7_we1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_we1,
        p_ZL16post_eligibility_7_d1 => grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_d1);

    grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245 : component snn_top_hls_snn_top_hls_Pipeline_RESET_TRACES
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_ready,
        pre_traces_trace_0_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_address1,
        pre_traces_trace_0_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_ce1,
        pre_traces_trace_0_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_we1,
        pre_traces_trace_0_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_d1,
        pre_traces_last_spike_time_0_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_address1,
        pre_traces_last_spike_time_0_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_ce1,
        pre_traces_last_spike_time_0_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_we1,
        pre_traces_last_spike_time_0_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_d1,
        post_traces_trace_0_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_address1,
        post_traces_trace_0_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_ce1,
        post_traces_trace_0_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_we1,
        post_traces_trace_0_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_d1,
        post_traces_last_spike_time_0_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_address1,
        post_traces_last_spike_time_0_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_ce1,
        post_traces_last_spike_time_0_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_we1,
        post_traces_last_spike_time_0_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_d1,
        pre_traces_trace_1_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_address1,
        pre_traces_trace_1_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_ce1,
        pre_traces_trace_1_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_we1,
        pre_traces_trace_1_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_d1,
        pre_traces_last_spike_time_1_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_address1,
        pre_traces_last_spike_time_1_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_ce1,
        pre_traces_last_spike_time_1_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_we1,
        pre_traces_last_spike_time_1_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_d1,
        post_traces_trace_1_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_address1,
        post_traces_trace_1_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_ce1,
        post_traces_trace_1_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_we1,
        post_traces_trace_1_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_d1,
        post_traces_last_spike_time_1_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_address1,
        post_traces_last_spike_time_1_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_ce1,
        post_traces_last_spike_time_1_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_we1,
        post_traces_last_spike_time_1_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_d1,
        pre_traces_trace_2_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_address1,
        pre_traces_trace_2_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_ce1,
        pre_traces_trace_2_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_we1,
        pre_traces_trace_2_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_d1,
        pre_traces_last_spike_time_2_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_address1,
        pre_traces_last_spike_time_2_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_ce1,
        pre_traces_last_spike_time_2_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_we1,
        pre_traces_last_spike_time_2_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_d1,
        post_traces_trace_2_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_address1,
        post_traces_trace_2_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_ce1,
        post_traces_trace_2_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_we1,
        post_traces_trace_2_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_d1,
        post_traces_last_spike_time_2_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_address1,
        post_traces_last_spike_time_2_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_ce1,
        post_traces_last_spike_time_2_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_we1,
        post_traces_last_spike_time_2_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_d1,
        pre_traces_trace_3_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_address1,
        pre_traces_trace_3_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_ce1,
        pre_traces_trace_3_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_we1,
        pre_traces_trace_3_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_d1,
        pre_traces_last_spike_time_3_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_address1,
        pre_traces_last_spike_time_3_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_ce1,
        pre_traces_last_spike_time_3_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_we1,
        pre_traces_last_spike_time_3_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_d1,
        post_traces_trace_3_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_address1,
        post_traces_trace_3_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_ce1,
        post_traces_trace_3_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_we1,
        post_traces_trace_3_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_d1,
        post_traces_last_spike_time_3_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_address1,
        post_traces_last_spike_time_3_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_ce1,
        post_traces_last_spike_time_3_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_we1,
        post_traces_last_spike_time_3_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_d1,
        pre_traces_trace_4_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_address1,
        pre_traces_trace_4_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_ce1,
        pre_traces_trace_4_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_we1,
        pre_traces_trace_4_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_d1,
        pre_traces_last_spike_time_4_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_address1,
        pre_traces_last_spike_time_4_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_ce1,
        pre_traces_last_spike_time_4_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_we1,
        pre_traces_last_spike_time_4_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_d1,
        post_traces_trace_4_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_address1,
        post_traces_trace_4_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_ce1,
        post_traces_trace_4_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_we1,
        post_traces_trace_4_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_d1,
        post_traces_last_spike_time_4_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_address1,
        post_traces_last_spike_time_4_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_ce1,
        post_traces_last_spike_time_4_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_we1,
        post_traces_last_spike_time_4_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_d1,
        pre_traces_trace_5_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_address1,
        pre_traces_trace_5_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_ce1,
        pre_traces_trace_5_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_we1,
        pre_traces_trace_5_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_d1,
        pre_traces_last_spike_time_5_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_address1,
        pre_traces_last_spike_time_5_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_ce1,
        pre_traces_last_spike_time_5_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_we1,
        pre_traces_last_spike_time_5_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_d1,
        post_traces_trace_5_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_address1,
        post_traces_trace_5_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_ce1,
        post_traces_trace_5_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_we1,
        post_traces_trace_5_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_d1,
        post_traces_last_spike_time_5_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_address1,
        post_traces_last_spike_time_5_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_ce1,
        post_traces_last_spike_time_5_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_we1,
        post_traces_last_spike_time_5_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_d1,
        pre_traces_trace_6_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_address1,
        pre_traces_trace_6_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_ce1,
        pre_traces_trace_6_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_we1,
        pre_traces_trace_6_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_d1,
        pre_traces_last_spike_time_6_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_address1,
        pre_traces_last_spike_time_6_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_ce1,
        pre_traces_last_spike_time_6_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_we1,
        pre_traces_last_spike_time_6_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_d1,
        post_traces_trace_6_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_address1,
        post_traces_trace_6_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_ce1,
        post_traces_trace_6_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_we1,
        post_traces_trace_6_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_d1,
        post_traces_last_spike_time_6_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_address1,
        post_traces_last_spike_time_6_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_ce1,
        post_traces_last_spike_time_6_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_we1,
        post_traces_last_spike_time_6_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_d1,
        pre_traces_trace_7_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_address1,
        pre_traces_trace_7_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_ce1,
        pre_traces_trace_7_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_we1,
        pre_traces_trace_7_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_d1,
        pre_traces_last_spike_time_7_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_address1,
        pre_traces_last_spike_time_7_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_ce1,
        pre_traces_last_spike_time_7_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_we1,
        pre_traces_last_spike_time_7_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_d1,
        post_traces_trace_7_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_address1,
        post_traces_trace_7_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_ce1,
        post_traces_trace_7_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_we1,
        post_traces_trace_7_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_d1,
        post_traces_last_spike_time_7_address1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_address1,
        post_traces_last_spike_time_7_ce1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_ce1,
        post_traces_last_spike_time_7_we1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_we1,
        post_traces_last_spike_time_7_d1 => grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_d1);

    grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313 : component snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_ready,
        p_ZL13weight_memory_0_0_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_address1,
        p_ZL13weight_memory_0_0_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_ce1,
        p_ZL13weight_memory_0_0_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_we1,
        p_ZL13weight_memory_0_0_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_d1,
        p_ZL13weight_memory_0_1_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_address1,
        p_ZL13weight_memory_0_1_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_ce1,
        p_ZL13weight_memory_0_1_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_we1,
        p_ZL13weight_memory_0_1_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_d1,
        p_ZL13weight_memory_1_0_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_address1,
        p_ZL13weight_memory_1_0_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_ce1,
        p_ZL13weight_memory_1_0_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_we1,
        p_ZL13weight_memory_1_0_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_d1,
        p_ZL13weight_memory_1_1_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_address1,
        p_ZL13weight_memory_1_1_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_ce1,
        p_ZL13weight_memory_1_1_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_we1,
        p_ZL13weight_memory_1_1_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_d1,
        p_ZL13weight_memory_2_0_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_address1,
        p_ZL13weight_memory_2_0_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_ce1,
        p_ZL13weight_memory_2_0_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_we1,
        p_ZL13weight_memory_2_0_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_d1,
        p_ZL13weight_memory_2_1_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_address1,
        p_ZL13weight_memory_2_1_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_ce1,
        p_ZL13weight_memory_2_1_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_we1,
        p_ZL13weight_memory_2_1_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_d1,
        p_ZL13weight_memory_3_0_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_address1,
        p_ZL13weight_memory_3_0_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_ce1,
        p_ZL13weight_memory_3_0_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_we1,
        p_ZL13weight_memory_3_0_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_d1,
        p_ZL13weight_memory_3_1_address1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_address1,
        p_ZL13weight_memory_3_1_ce1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_ce1,
        p_ZL13weight_memory_3_1_we1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_we1,
        p_ZL13weight_memory_3_1_d1 => grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_d1);

    grp_process_pre_spike_aer_fu_1333 : component snn_top_hls_process_pre_spike_aer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_process_pre_spike_aer_fu_1333_ap_start,
        ap_done => grp_process_pre_spike_aer_fu_1333_ap_done,
        ap_idle => grp_process_pre_spike_aer_fu_1333_ap_idle,
        ap_ready => grp_process_pre_spike_aer_fu_1333_ap_ready,
        pre_id => trunc_ln486_1_reg_2406,
        current_time => trunc_ln496_reg_2470,
        pre_traces_trace_0_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_address0,
        pre_traces_trace_0_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_ce0,
        pre_traces_trace_0_q0 => pre_traces_trace_0_q0,
        pre_traces_trace_0_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_address1,
        pre_traces_trace_0_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_ce1,
        pre_traces_trace_0_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_we1,
        pre_traces_trace_0_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_d1,
        pre_traces_trace_1_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_address0,
        pre_traces_trace_1_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_ce0,
        pre_traces_trace_1_q0 => pre_traces_trace_1_q0,
        pre_traces_trace_1_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_address1,
        pre_traces_trace_1_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_ce1,
        pre_traces_trace_1_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_we1,
        pre_traces_trace_1_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_d1,
        pre_traces_trace_2_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_address0,
        pre_traces_trace_2_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_ce0,
        pre_traces_trace_2_q0 => pre_traces_trace_2_q0,
        pre_traces_trace_2_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_address1,
        pre_traces_trace_2_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_ce1,
        pre_traces_trace_2_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_we1,
        pre_traces_trace_2_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_d1,
        pre_traces_trace_3_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_address0,
        pre_traces_trace_3_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_ce0,
        pre_traces_trace_3_q0 => pre_traces_trace_3_q0,
        pre_traces_trace_3_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_address1,
        pre_traces_trace_3_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_ce1,
        pre_traces_trace_3_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_we1,
        pre_traces_trace_3_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_d1,
        pre_traces_trace_4_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_address0,
        pre_traces_trace_4_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_ce0,
        pre_traces_trace_4_q0 => pre_traces_trace_4_q0,
        pre_traces_trace_4_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_address1,
        pre_traces_trace_4_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_ce1,
        pre_traces_trace_4_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_we1,
        pre_traces_trace_4_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_d1,
        pre_traces_trace_5_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_address0,
        pre_traces_trace_5_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_ce0,
        pre_traces_trace_5_q0 => pre_traces_trace_5_q0,
        pre_traces_trace_5_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_address1,
        pre_traces_trace_5_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_ce1,
        pre_traces_trace_5_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_we1,
        pre_traces_trace_5_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_d1,
        pre_traces_trace_6_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_address0,
        pre_traces_trace_6_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_ce0,
        pre_traces_trace_6_q0 => pre_traces_trace_6_q0,
        pre_traces_trace_6_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_address1,
        pre_traces_trace_6_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_ce1,
        pre_traces_trace_6_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_we1,
        pre_traces_trace_6_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_d1,
        pre_traces_trace_7_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_address0,
        pre_traces_trace_7_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_ce0,
        pre_traces_trace_7_q0 => pre_traces_trace_7_q0,
        pre_traces_trace_7_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_address1,
        pre_traces_trace_7_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_ce1,
        pre_traces_trace_7_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_we1,
        pre_traces_trace_7_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_d1,
        pre_traces_last_spike_time_0_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_address0,
        pre_traces_last_spike_time_0_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_ce0,
        pre_traces_last_spike_time_0_q0 => pre_traces_last_spike_time_0_q0,
        pre_traces_last_spike_time_0_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_address1,
        pre_traces_last_spike_time_0_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_ce1,
        pre_traces_last_spike_time_0_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_we1,
        pre_traces_last_spike_time_0_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_d1,
        pre_traces_last_spike_time_1_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_address0,
        pre_traces_last_spike_time_1_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_ce0,
        pre_traces_last_spike_time_1_q0 => pre_traces_last_spike_time_1_q0,
        pre_traces_last_spike_time_1_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_address1,
        pre_traces_last_spike_time_1_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_ce1,
        pre_traces_last_spike_time_1_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_we1,
        pre_traces_last_spike_time_1_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_d1,
        pre_traces_last_spike_time_2_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_address0,
        pre_traces_last_spike_time_2_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_ce0,
        pre_traces_last_spike_time_2_q0 => pre_traces_last_spike_time_2_q0,
        pre_traces_last_spike_time_2_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_address1,
        pre_traces_last_spike_time_2_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_ce1,
        pre_traces_last_spike_time_2_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_we1,
        pre_traces_last_spike_time_2_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_d1,
        pre_traces_last_spike_time_3_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_address0,
        pre_traces_last_spike_time_3_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_ce0,
        pre_traces_last_spike_time_3_q0 => pre_traces_last_spike_time_3_q0,
        pre_traces_last_spike_time_3_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_address1,
        pre_traces_last_spike_time_3_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_ce1,
        pre_traces_last_spike_time_3_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_we1,
        pre_traces_last_spike_time_3_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_d1,
        pre_traces_last_spike_time_4_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_address0,
        pre_traces_last_spike_time_4_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_ce0,
        pre_traces_last_spike_time_4_q0 => pre_traces_last_spike_time_4_q0,
        pre_traces_last_spike_time_4_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_address1,
        pre_traces_last_spike_time_4_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_ce1,
        pre_traces_last_spike_time_4_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_we1,
        pre_traces_last_spike_time_4_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_d1,
        pre_traces_last_spike_time_5_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_address0,
        pre_traces_last_spike_time_5_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_ce0,
        pre_traces_last_spike_time_5_q0 => pre_traces_last_spike_time_5_q0,
        pre_traces_last_spike_time_5_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_address1,
        pre_traces_last_spike_time_5_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_ce1,
        pre_traces_last_spike_time_5_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_we1,
        pre_traces_last_spike_time_5_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_d1,
        pre_traces_last_spike_time_6_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_address0,
        pre_traces_last_spike_time_6_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_ce0,
        pre_traces_last_spike_time_6_q0 => pre_traces_last_spike_time_6_q0,
        pre_traces_last_spike_time_6_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_address1,
        pre_traces_last_spike_time_6_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_ce1,
        pre_traces_last_spike_time_6_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_we1,
        pre_traces_last_spike_time_6_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_d1,
        pre_traces_last_spike_time_7_address0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_address0,
        pre_traces_last_spike_time_7_ce0 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_ce0,
        pre_traces_last_spike_time_7_q0 => pre_traces_last_spike_time_7_q0,
        pre_traces_last_spike_time_7_address1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_address1,
        pre_traces_last_spike_time_7_ce1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_ce1,
        pre_traces_last_spike_time_7_we1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_we1,
        pre_traces_last_spike_time_7_d1 => grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_d1,
        EXP_DECAY_LUT_address0 => grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_address0,
        EXP_DECAY_LUT_ce0 => grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_ce0,
        EXP_DECAY_LUT_q0 => EXP_DECAY_LUT_q0,
        EXP_DECAY_LUT_address1 => grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_address1,
        EXP_DECAY_LUT_ce1 => grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_ce1,
        EXP_DECAY_LUT_q1 => EXP_DECAY_LUT_q1,
        post_traces_trace_3_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_3_address0,
        post_traces_trace_3_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_3_ce0,
        post_traces_trace_3_q0 => post_traces_trace_3_q0,
        post_traces_trace_7_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_7_address0,
        post_traces_trace_7_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_7_ce0,
        post_traces_trace_7_q0 => post_traces_trace_7_q0,
        post_traces_last_spike_time_3_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_3_address0,
        post_traces_last_spike_time_3_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_3_ce0,
        post_traces_last_spike_time_3_q0 => post_traces_last_spike_time_3_q0,
        post_traces_last_spike_time_7_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_7_address0,
        post_traces_last_spike_time_7_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_7_ce0,
        post_traces_last_spike_time_7_q0 => post_traces_last_spike_time_7_q0,
        post_traces_trace_2_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_2_address0,
        post_traces_trace_2_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_2_ce0,
        post_traces_trace_2_q0 => post_traces_trace_2_q0,
        post_traces_trace_6_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_6_address0,
        post_traces_trace_6_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_6_ce0,
        post_traces_trace_6_q0 => post_traces_trace_6_q0,
        post_traces_last_spike_time_2_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_2_address0,
        post_traces_last_spike_time_2_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_2_ce0,
        post_traces_last_spike_time_2_q0 => post_traces_last_spike_time_2_q0,
        post_traces_last_spike_time_6_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_6_address0,
        post_traces_last_spike_time_6_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_6_ce0,
        post_traces_last_spike_time_6_q0 => post_traces_last_spike_time_6_q0,
        post_traces_trace_1_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_1_address0,
        post_traces_trace_1_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_1_ce0,
        post_traces_trace_1_q0 => post_traces_trace_1_q0,
        post_traces_trace_5_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_5_address0,
        post_traces_trace_5_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_5_ce0,
        post_traces_trace_5_q0 => post_traces_trace_5_q0,
        post_traces_last_spike_time_1_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_1_address0,
        post_traces_last_spike_time_1_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_1_ce0,
        post_traces_last_spike_time_1_q0 => post_traces_last_spike_time_1_q0,
        post_traces_last_spike_time_5_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_5_address0,
        post_traces_last_spike_time_5_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_5_ce0,
        post_traces_last_spike_time_5_q0 => post_traces_last_spike_time_5_q0,
        post_traces_trace_0_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_0_address0,
        post_traces_trace_0_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_0_ce0,
        post_traces_trace_0_q0 => post_traces_trace_0_q0,
        post_traces_trace_4_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_4_address0,
        post_traces_trace_4_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_trace_4_ce0,
        post_traces_trace_4_q0 => post_traces_trace_4_q0,
        post_traces_last_spike_time_0_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_0_address0,
        post_traces_last_spike_time_0_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_0_ce0,
        post_traces_last_spike_time_0_q0 => post_traces_last_spike_time_0_q0,
        post_traces_last_spike_time_4_address0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_4_address0,
        post_traces_last_spike_time_4_ce0 => grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_4_ce0,
        post_traces_last_spike_time_4_q0 => post_traces_last_spike_time_4_q0,
        p_ZL13weight_memory_0_0_address0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_address0,
        p_ZL13weight_memory_0_0_ce0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_ce0,
        p_ZL13weight_memory_0_0_q0 => p_ZL13weight_memory_0_0_q0,
        p_ZL13weight_memory_0_0_address1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_address1,
        p_ZL13weight_memory_0_0_ce1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_ce1,
        p_ZL13weight_memory_0_0_we1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_we1,
        p_ZL13weight_memory_0_0_d1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_d1,
        p_ZL13weight_memory_0_1_address0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_address0,
        p_ZL13weight_memory_0_1_ce0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_ce0,
        p_ZL13weight_memory_0_1_q0 => p_ZL13weight_memory_0_1_q0,
        p_ZL13weight_memory_0_1_address1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_address1,
        p_ZL13weight_memory_0_1_ce1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_ce1,
        p_ZL13weight_memory_0_1_we1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_we1,
        p_ZL13weight_memory_0_1_d1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_d1,
        p_ZL13weight_memory_1_0_address0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_address0,
        p_ZL13weight_memory_1_0_ce0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_ce0,
        p_ZL13weight_memory_1_0_q0 => p_ZL13weight_memory_1_0_q0,
        p_ZL13weight_memory_1_0_address1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_address1,
        p_ZL13weight_memory_1_0_ce1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_ce1,
        p_ZL13weight_memory_1_0_we1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_we1,
        p_ZL13weight_memory_1_0_d1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_d1,
        p_ZL13weight_memory_1_1_address0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_address0,
        p_ZL13weight_memory_1_1_ce0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_ce0,
        p_ZL13weight_memory_1_1_q0 => p_ZL13weight_memory_1_1_q0,
        p_ZL13weight_memory_1_1_address1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_address1,
        p_ZL13weight_memory_1_1_ce1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_ce1,
        p_ZL13weight_memory_1_1_we1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_we1,
        p_ZL13weight_memory_1_1_d1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_d1,
        p_ZL13weight_memory_2_0_address0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_address0,
        p_ZL13weight_memory_2_0_ce0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_ce0,
        p_ZL13weight_memory_2_0_q0 => p_ZL13weight_memory_2_0_q0,
        p_ZL13weight_memory_2_0_address1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_address1,
        p_ZL13weight_memory_2_0_ce1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_ce1,
        p_ZL13weight_memory_2_0_we1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_we1,
        p_ZL13weight_memory_2_0_d1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_d1,
        p_ZL13weight_memory_2_1_address0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_address0,
        p_ZL13weight_memory_2_1_ce0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_ce0,
        p_ZL13weight_memory_2_1_q0 => p_ZL13weight_memory_2_1_q0,
        p_ZL13weight_memory_2_1_address1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_address1,
        p_ZL13weight_memory_2_1_ce1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_ce1,
        p_ZL13weight_memory_2_1_we1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_we1,
        p_ZL13weight_memory_2_1_d1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_d1,
        p_ZL13weight_memory_3_0_address0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_address0,
        p_ZL13weight_memory_3_0_ce0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_ce0,
        p_ZL13weight_memory_3_0_q0 => p_ZL13weight_memory_3_0_q0,
        p_ZL13weight_memory_3_0_address1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_address1,
        p_ZL13weight_memory_3_0_ce1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_ce1,
        p_ZL13weight_memory_3_0_we1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_we1,
        p_ZL13weight_memory_3_0_d1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_d1,
        p_ZL13weight_memory_3_1_address0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_address0,
        p_ZL13weight_memory_3_1_ce0 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_ce0,
        p_ZL13weight_memory_3_1_q0 => p_ZL13weight_memory_3_1_q0,
        p_ZL13weight_memory_3_1_address1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_address1,
        p_ZL13weight_memory_3_1_ce1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_ce1,
        p_ZL13weight_memory_3_1_we1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_we1,
        p_ZL13weight_memory_3_1_d1 => grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_d1);

    grp_process_post_spike_aer_fu_1421 : component snn_top_hls_process_post_spike_aer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_process_post_spike_aer_fu_1421_ap_start,
        ap_done => grp_process_post_spike_aer_fu_1421_ap_done,
        ap_idle => grp_process_post_spike_aer_fu_1421_ap_idle,
        ap_ready => grp_process_post_spike_aer_fu_1421_ap_ready,
        post_id => spike_out_neuron_id_read_reg_2289,
        current_time => trunc_ln517_reg_2496,
        post_traces_trace_0_address0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_0_address0,
        post_traces_trace_0_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_0_ce0,
        post_traces_trace_0_q0 => post_traces_trace_0_q0,
        post_traces_trace_0_address1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_0_address1,
        post_traces_trace_0_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_0_ce1,
        post_traces_trace_0_we1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_0_we1,
        post_traces_trace_0_d1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_0_d1,
        post_traces_trace_1_address0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_1_address0,
        post_traces_trace_1_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_1_ce0,
        post_traces_trace_1_q0 => post_traces_trace_1_q0,
        post_traces_trace_1_address1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_1_address1,
        post_traces_trace_1_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_1_ce1,
        post_traces_trace_1_we1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_1_we1,
        post_traces_trace_1_d1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_1_d1,
        post_traces_trace_2_address0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_2_address0,
        post_traces_trace_2_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_2_ce0,
        post_traces_trace_2_q0 => post_traces_trace_2_q0,
        post_traces_trace_2_address1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_2_address1,
        post_traces_trace_2_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_2_ce1,
        post_traces_trace_2_we1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_2_we1,
        post_traces_trace_2_d1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_2_d1,
        post_traces_trace_3_address0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_3_address0,
        post_traces_trace_3_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_3_ce0,
        post_traces_trace_3_q0 => post_traces_trace_3_q0,
        post_traces_trace_3_address1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_3_address1,
        post_traces_trace_3_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_3_ce1,
        post_traces_trace_3_we1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_3_we1,
        post_traces_trace_3_d1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_3_d1,
        post_traces_trace_4_address0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_4_address0,
        post_traces_trace_4_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_4_ce0,
        post_traces_trace_4_q0 => post_traces_trace_4_q0,
        post_traces_trace_4_address1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_4_address1,
        post_traces_trace_4_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_4_ce1,
        post_traces_trace_4_we1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_4_we1,
        post_traces_trace_4_d1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_4_d1,
        post_traces_trace_5_address0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_5_address0,
        post_traces_trace_5_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_5_ce0,
        post_traces_trace_5_q0 => post_traces_trace_5_q0,
        post_traces_trace_5_address1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_5_address1,
        post_traces_trace_5_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_5_ce1,
        post_traces_trace_5_we1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_5_we1,
        post_traces_trace_5_d1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_5_d1,
        post_traces_trace_6_address0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_6_address0,
        post_traces_trace_6_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_6_ce0,
        post_traces_trace_6_q0 => post_traces_trace_6_q0,
        post_traces_trace_6_address1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_6_address1,
        post_traces_trace_6_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_6_ce1,
        post_traces_trace_6_we1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_6_we1,
        post_traces_trace_6_d1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_6_d1,
        post_traces_trace_7_address0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_7_address0,
        post_traces_trace_7_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_trace_7_ce0,
        post_traces_trace_7_q0 => post_traces_trace_7_q0,
        post_traces_trace_7_address1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_7_address1,
        post_traces_trace_7_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_7_ce1,
        post_traces_trace_7_we1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_7_we1,
        post_traces_trace_7_d1 => grp_process_post_spike_aer_fu_1421_post_traces_trace_7_d1,
        post_traces_last_spike_time_0_address0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_address0,
        post_traces_last_spike_time_0_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_ce0,
        post_traces_last_spike_time_0_q0 => post_traces_last_spike_time_0_q0,
        post_traces_last_spike_time_0_address1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_address1,
        post_traces_last_spike_time_0_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_ce1,
        post_traces_last_spike_time_0_we1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_we1,
        post_traces_last_spike_time_0_d1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_d1,
        post_traces_last_spike_time_1_address0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_address0,
        post_traces_last_spike_time_1_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_ce0,
        post_traces_last_spike_time_1_q0 => post_traces_last_spike_time_1_q0,
        post_traces_last_spike_time_1_address1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_address1,
        post_traces_last_spike_time_1_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_ce1,
        post_traces_last_spike_time_1_we1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_we1,
        post_traces_last_spike_time_1_d1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_d1,
        post_traces_last_spike_time_2_address0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_address0,
        post_traces_last_spike_time_2_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_ce0,
        post_traces_last_spike_time_2_q0 => post_traces_last_spike_time_2_q0,
        post_traces_last_spike_time_2_address1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_address1,
        post_traces_last_spike_time_2_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_ce1,
        post_traces_last_spike_time_2_we1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_we1,
        post_traces_last_spike_time_2_d1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_d1,
        post_traces_last_spike_time_3_address0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_address0,
        post_traces_last_spike_time_3_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_ce0,
        post_traces_last_spike_time_3_q0 => post_traces_last_spike_time_3_q0,
        post_traces_last_spike_time_3_address1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_address1,
        post_traces_last_spike_time_3_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_ce1,
        post_traces_last_spike_time_3_we1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_we1,
        post_traces_last_spike_time_3_d1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_d1,
        post_traces_last_spike_time_4_address0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_address0,
        post_traces_last_spike_time_4_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_ce0,
        post_traces_last_spike_time_4_q0 => post_traces_last_spike_time_4_q0,
        post_traces_last_spike_time_4_address1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_address1,
        post_traces_last_spike_time_4_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_ce1,
        post_traces_last_spike_time_4_we1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_we1,
        post_traces_last_spike_time_4_d1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_d1,
        post_traces_last_spike_time_5_address0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_address0,
        post_traces_last_spike_time_5_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_ce0,
        post_traces_last_spike_time_5_q0 => post_traces_last_spike_time_5_q0,
        post_traces_last_spike_time_5_address1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_address1,
        post_traces_last_spike_time_5_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_ce1,
        post_traces_last_spike_time_5_we1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_we1,
        post_traces_last_spike_time_5_d1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_d1,
        post_traces_last_spike_time_6_address0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_address0,
        post_traces_last_spike_time_6_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_ce0,
        post_traces_last_spike_time_6_q0 => post_traces_last_spike_time_6_q0,
        post_traces_last_spike_time_6_address1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_address1,
        post_traces_last_spike_time_6_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_ce1,
        post_traces_last_spike_time_6_we1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_we1,
        post_traces_last_spike_time_6_d1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_d1,
        post_traces_last_spike_time_7_address0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_address0,
        post_traces_last_spike_time_7_ce0 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_ce0,
        post_traces_last_spike_time_7_q0 => post_traces_last_spike_time_7_q0,
        post_traces_last_spike_time_7_address1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_address1,
        post_traces_last_spike_time_7_ce1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_ce1,
        post_traces_last_spike_time_7_we1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_we1,
        post_traces_last_spike_time_7_d1 => grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_d1,
        EXP_DECAY_LUT_address0 => grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_address0,
        EXP_DECAY_LUT_ce0 => grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_ce0,
        EXP_DECAY_LUT_q0 => EXP_DECAY_LUT_q0,
        EXP_DECAY_LUT_address1 => grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_address1,
        EXP_DECAY_LUT_ce1 => grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_ce1,
        EXP_DECAY_LUT_q1 => EXP_DECAY_LUT_q1,
        pre_traces_trace_3_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_3_address0,
        pre_traces_trace_3_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_3_ce0,
        pre_traces_trace_3_q0 => pre_traces_trace_3_q0,
        pre_traces_trace_7_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_7_address0,
        pre_traces_trace_7_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_7_ce0,
        pre_traces_trace_7_q0 => pre_traces_trace_7_q0,
        pre_traces_last_spike_time_3_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_3_address0,
        pre_traces_last_spike_time_3_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_3_ce0,
        pre_traces_last_spike_time_3_q0 => pre_traces_last_spike_time_3_q0,
        pre_traces_last_spike_time_7_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_7_address0,
        pre_traces_last_spike_time_7_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_7_ce0,
        pre_traces_last_spike_time_7_q0 => pre_traces_last_spike_time_7_q0,
        pre_traces_trace_2_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_2_address0,
        pre_traces_trace_2_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_2_ce0,
        pre_traces_trace_2_q0 => pre_traces_trace_2_q0,
        pre_traces_trace_6_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_6_address0,
        pre_traces_trace_6_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_6_ce0,
        pre_traces_trace_6_q0 => pre_traces_trace_6_q0,
        pre_traces_last_spike_time_2_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_2_address0,
        pre_traces_last_spike_time_2_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_2_ce0,
        pre_traces_last_spike_time_2_q0 => pre_traces_last_spike_time_2_q0,
        pre_traces_last_spike_time_6_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_6_address0,
        pre_traces_last_spike_time_6_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_6_ce0,
        pre_traces_last_spike_time_6_q0 => pre_traces_last_spike_time_6_q0,
        pre_traces_trace_1_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_1_address0,
        pre_traces_trace_1_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_1_ce0,
        pre_traces_trace_1_q0 => pre_traces_trace_1_q0,
        pre_traces_trace_5_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_5_address0,
        pre_traces_trace_5_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_5_ce0,
        pre_traces_trace_5_q0 => pre_traces_trace_5_q0,
        pre_traces_last_spike_time_1_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_1_address0,
        pre_traces_last_spike_time_1_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_1_ce0,
        pre_traces_last_spike_time_1_q0 => pre_traces_last_spike_time_1_q0,
        pre_traces_last_spike_time_5_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_5_address0,
        pre_traces_last_spike_time_5_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_5_ce0,
        pre_traces_last_spike_time_5_q0 => pre_traces_last_spike_time_5_q0,
        pre_traces_trace_0_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_0_address0,
        pre_traces_trace_0_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_0_ce0,
        pre_traces_trace_0_q0 => pre_traces_trace_0_q0,
        pre_traces_trace_4_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_4_address0,
        pre_traces_trace_4_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_trace_4_ce0,
        pre_traces_trace_4_q0 => pre_traces_trace_4_q0,
        pre_traces_last_spike_time_0_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_0_address0,
        pre_traces_last_spike_time_0_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_0_ce0,
        pre_traces_last_spike_time_0_q0 => pre_traces_last_spike_time_0_q0,
        pre_traces_last_spike_time_4_address0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_4_address0,
        pre_traces_last_spike_time_4_ce0 => grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_4_ce0,
        pre_traces_last_spike_time_4_q0 => pre_traces_last_spike_time_4_q0,
        p_ZL13weight_memory_0_0_address0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_address0,
        p_ZL13weight_memory_0_0_ce0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_ce0,
        p_ZL13weight_memory_0_0_q0 => p_ZL13weight_memory_0_0_q0,
        p_ZL13weight_memory_0_0_address1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_address1,
        p_ZL13weight_memory_0_0_ce1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_ce1,
        p_ZL13weight_memory_0_0_we1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_we1,
        p_ZL13weight_memory_0_0_d1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_d1,
        p_ZL13weight_memory_1_0_address0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_address0,
        p_ZL13weight_memory_1_0_ce0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_ce0,
        p_ZL13weight_memory_1_0_q0 => p_ZL13weight_memory_1_0_q0,
        p_ZL13weight_memory_1_0_address1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_address1,
        p_ZL13weight_memory_1_0_ce1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_ce1,
        p_ZL13weight_memory_1_0_we1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_we1,
        p_ZL13weight_memory_1_0_d1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_d1,
        p_ZL13weight_memory_2_0_address0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_address0,
        p_ZL13weight_memory_2_0_ce0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_ce0,
        p_ZL13weight_memory_2_0_q0 => p_ZL13weight_memory_2_0_q0,
        p_ZL13weight_memory_2_0_address1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_address1,
        p_ZL13weight_memory_2_0_ce1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_ce1,
        p_ZL13weight_memory_2_0_we1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_we1,
        p_ZL13weight_memory_2_0_d1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_d1,
        p_ZL13weight_memory_3_0_address0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_address0,
        p_ZL13weight_memory_3_0_ce0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_ce0,
        p_ZL13weight_memory_3_0_q0 => p_ZL13weight_memory_3_0_q0,
        p_ZL13weight_memory_3_0_address1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_address1,
        p_ZL13weight_memory_3_0_ce1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_ce1,
        p_ZL13weight_memory_3_0_we1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_we1,
        p_ZL13weight_memory_3_0_d1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_d1,
        p_ZL13weight_memory_0_1_address0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_address0,
        p_ZL13weight_memory_0_1_ce0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_ce0,
        p_ZL13weight_memory_0_1_q0 => p_ZL13weight_memory_0_1_q0,
        p_ZL13weight_memory_0_1_address1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_address1,
        p_ZL13weight_memory_0_1_ce1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_ce1,
        p_ZL13weight_memory_0_1_we1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_we1,
        p_ZL13weight_memory_0_1_d1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_d1,
        p_ZL13weight_memory_1_1_address0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_address0,
        p_ZL13weight_memory_1_1_ce0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_ce0,
        p_ZL13weight_memory_1_1_q0 => p_ZL13weight_memory_1_1_q0,
        p_ZL13weight_memory_1_1_address1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_address1,
        p_ZL13weight_memory_1_1_ce1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_ce1,
        p_ZL13weight_memory_1_1_we1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_we1,
        p_ZL13weight_memory_1_1_d1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_d1,
        p_ZL13weight_memory_2_1_address0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_address0,
        p_ZL13weight_memory_2_1_ce0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_ce0,
        p_ZL13weight_memory_2_1_q0 => p_ZL13weight_memory_2_1_q0,
        p_ZL13weight_memory_2_1_address1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_address1,
        p_ZL13weight_memory_2_1_ce1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_ce1,
        p_ZL13weight_memory_2_1_we1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_we1,
        p_ZL13weight_memory_2_1_d1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_d1,
        p_ZL13weight_memory_3_1_address0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_address0,
        p_ZL13weight_memory_3_1_ce0 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_ce0,
        p_ZL13weight_memory_3_1_q0 => p_ZL13weight_memory_3_1_q0,
        p_ZL13weight_memory_3_1_address1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_address1,
        p_ZL13weight_memory_3_1_ce1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_ce1,
        p_ZL13weight_memory_3_1_we1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_we1,
        p_ZL13weight_memory_3_1_d1 => grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_d1);

    grp_apply_rstdp_reward_fu_1509 : component snn_top_hls_apply_rstdp_reward
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_apply_rstdp_reward_fu_1509_ap_start,
        ap_done => grp_apply_rstdp_reward_fu_1509_ap_done,
        ap_idle => grp_apply_rstdp_reward_fu_1509_ap_idle,
        ap_ready => grp_apply_rstdp_reward_fu_1509_ap_ready,
        reward_signal => reward_signal_read_reg_2306,
        p_ZL15pre_eligibility_0_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_0_address0,
        p_ZL15pre_eligibility_0_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_0_ce0,
        p_ZL15pre_eligibility_0_q0 => p_ZL15pre_eligibility_0_q0,
        p_ZL15pre_eligibility_1_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_1_address0,
        p_ZL15pre_eligibility_1_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_1_ce0,
        p_ZL15pre_eligibility_1_q0 => p_ZL15pre_eligibility_1_q0,
        p_ZL15pre_eligibility_2_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_2_address0,
        p_ZL15pre_eligibility_2_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_2_ce0,
        p_ZL15pre_eligibility_2_q0 => p_ZL15pre_eligibility_2_q0,
        p_ZL15pre_eligibility_3_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_3_address0,
        p_ZL15pre_eligibility_3_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_3_ce0,
        p_ZL15pre_eligibility_3_q0 => p_ZL15pre_eligibility_3_q0,
        p_ZL15pre_eligibility_4_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_4_address0,
        p_ZL15pre_eligibility_4_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_4_ce0,
        p_ZL15pre_eligibility_4_q0 => p_ZL15pre_eligibility_4_q0,
        p_ZL15pre_eligibility_5_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_5_address0,
        p_ZL15pre_eligibility_5_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_5_ce0,
        p_ZL15pre_eligibility_5_q0 => p_ZL15pre_eligibility_5_q0,
        p_ZL15pre_eligibility_6_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_6_address0,
        p_ZL15pre_eligibility_6_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_6_ce0,
        p_ZL15pre_eligibility_6_q0 => p_ZL15pre_eligibility_6_q0,
        p_ZL15pre_eligibility_7_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_7_address0,
        p_ZL15pre_eligibility_7_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_7_ce0,
        p_ZL15pre_eligibility_7_q0 => p_ZL15pre_eligibility_7_q0,
        p_ZL16post_eligibility_3_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_3_address0,
        p_ZL16post_eligibility_3_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_3_ce0,
        p_ZL16post_eligibility_3_q0 => p_ZL16post_eligibility_3_q0,
        p_ZL16post_eligibility_7_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_7_address0,
        p_ZL16post_eligibility_7_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_7_ce0,
        p_ZL16post_eligibility_7_q0 => p_ZL16post_eligibility_7_q0,
        p_ZL16post_eligibility_2_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_2_address0,
        p_ZL16post_eligibility_2_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_2_ce0,
        p_ZL16post_eligibility_2_q0 => p_ZL16post_eligibility_2_q0,
        p_ZL16post_eligibility_6_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_6_address0,
        p_ZL16post_eligibility_6_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_6_ce0,
        p_ZL16post_eligibility_6_q0 => p_ZL16post_eligibility_6_q0,
        p_ZL16post_eligibility_1_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_1_address0,
        p_ZL16post_eligibility_1_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_1_ce0,
        p_ZL16post_eligibility_1_q0 => p_ZL16post_eligibility_1_q0,
        p_ZL16post_eligibility_5_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_5_address0,
        p_ZL16post_eligibility_5_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_5_ce0,
        p_ZL16post_eligibility_5_q0 => p_ZL16post_eligibility_5_q0,
        p_ZL16post_eligibility_0_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_0_address0,
        p_ZL16post_eligibility_0_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_0_ce0,
        p_ZL16post_eligibility_0_q0 => p_ZL16post_eligibility_0_q0,
        p_ZL16post_eligibility_4_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_4_address0,
        p_ZL16post_eligibility_4_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_4_ce0,
        p_ZL16post_eligibility_4_q0 => p_ZL16post_eligibility_4_q0,
        p_ZL13weight_memory_0_0_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_address0,
        p_ZL13weight_memory_0_0_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_ce0,
        p_ZL13weight_memory_0_0_q0 => p_ZL13weight_memory_0_0_q0,
        p_ZL13weight_memory_0_0_address1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_address1,
        p_ZL13weight_memory_0_0_ce1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_ce1,
        p_ZL13weight_memory_0_0_we1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_we1,
        p_ZL13weight_memory_0_0_d1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_d1,
        p_ZL13weight_memory_0_1_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_address0,
        p_ZL13weight_memory_0_1_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_ce0,
        p_ZL13weight_memory_0_1_q0 => p_ZL13weight_memory_0_1_q0,
        p_ZL13weight_memory_0_1_address1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_address1,
        p_ZL13weight_memory_0_1_ce1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_ce1,
        p_ZL13weight_memory_0_1_we1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_we1,
        p_ZL13weight_memory_0_1_d1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_d1,
        p_ZL13weight_memory_1_0_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_address0,
        p_ZL13weight_memory_1_0_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_ce0,
        p_ZL13weight_memory_1_0_q0 => p_ZL13weight_memory_1_0_q0,
        p_ZL13weight_memory_1_0_address1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_address1,
        p_ZL13weight_memory_1_0_ce1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_ce1,
        p_ZL13weight_memory_1_0_we1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_we1,
        p_ZL13weight_memory_1_0_d1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_d1,
        p_ZL13weight_memory_1_1_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_address0,
        p_ZL13weight_memory_1_1_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_ce0,
        p_ZL13weight_memory_1_1_q0 => p_ZL13weight_memory_1_1_q0,
        p_ZL13weight_memory_1_1_address1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_address1,
        p_ZL13weight_memory_1_1_ce1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_ce1,
        p_ZL13weight_memory_1_1_we1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_we1,
        p_ZL13weight_memory_1_1_d1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_d1,
        p_ZL13weight_memory_2_0_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_address0,
        p_ZL13weight_memory_2_0_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_ce0,
        p_ZL13weight_memory_2_0_q0 => p_ZL13weight_memory_2_0_q0,
        p_ZL13weight_memory_2_0_address1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_address1,
        p_ZL13weight_memory_2_0_ce1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_ce1,
        p_ZL13weight_memory_2_0_we1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_we1,
        p_ZL13weight_memory_2_0_d1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_d1,
        p_ZL13weight_memory_2_1_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_address0,
        p_ZL13weight_memory_2_1_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_ce0,
        p_ZL13weight_memory_2_1_q0 => p_ZL13weight_memory_2_1_q0,
        p_ZL13weight_memory_2_1_address1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_address1,
        p_ZL13weight_memory_2_1_ce1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_ce1,
        p_ZL13weight_memory_2_1_we1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_we1,
        p_ZL13weight_memory_2_1_d1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_d1,
        p_ZL13weight_memory_3_0_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_address0,
        p_ZL13weight_memory_3_0_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_ce0,
        p_ZL13weight_memory_3_0_q0 => p_ZL13weight_memory_3_0_q0,
        p_ZL13weight_memory_3_0_address1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_address1,
        p_ZL13weight_memory_3_0_ce1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_ce1,
        p_ZL13weight_memory_3_0_we1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_we1,
        p_ZL13weight_memory_3_0_d1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_d1,
        p_ZL13weight_memory_3_1_address0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_address0,
        p_ZL13weight_memory_3_1_ce0 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_ce0,
        p_ZL13weight_memory_3_1_q0 => p_ZL13weight_memory_3_1_q0,
        p_ZL13weight_memory_3_1_address1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_address1,
        p_ZL13weight_memory_3_1_ce1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_ce1,
        p_ZL13weight_memory_3_1_we1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_we1,
        p_ZL13weight_memory_3_1_d1 => grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_d1);

    grp_decay_eligibility_traces_fu_1562 : component snn_top_hls_decay_eligibility_traces
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_decay_eligibility_traces_fu_1562_ap_start,
        ap_done => grp_decay_eligibility_traces_fu_1562_ap_done,
        ap_idle => grp_decay_eligibility_traces_fu_1562_ap_idle,
        ap_ready => grp_decay_eligibility_traces_fu_1562_ap_ready,
        p_ZL15pre_eligibility_0_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_address0,
        p_ZL15pre_eligibility_0_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_ce0,
        p_ZL15pre_eligibility_0_q0 => p_ZL15pre_eligibility_0_q0,
        p_ZL15pre_eligibility_0_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_address1,
        p_ZL15pre_eligibility_0_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_ce1,
        p_ZL15pre_eligibility_0_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_we1,
        p_ZL15pre_eligibility_0_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_d1,
        p_ZL15pre_eligibility_1_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_address0,
        p_ZL15pre_eligibility_1_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_ce0,
        p_ZL15pre_eligibility_1_q0 => p_ZL15pre_eligibility_1_q0,
        p_ZL15pre_eligibility_1_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_address1,
        p_ZL15pre_eligibility_1_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_ce1,
        p_ZL15pre_eligibility_1_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_we1,
        p_ZL15pre_eligibility_1_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_d1,
        p_ZL15pre_eligibility_2_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_address0,
        p_ZL15pre_eligibility_2_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_ce0,
        p_ZL15pre_eligibility_2_q0 => p_ZL15pre_eligibility_2_q0,
        p_ZL15pre_eligibility_2_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_address1,
        p_ZL15pre_eligibility_2_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_ce1,
        p_ZL15pre_eligibility_2_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_we1,
        p_ZL15pre_eligibility_2_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_d1,
        p_ZL15pre_eligibility_3_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_address0,
        p_ZL15pre_eligibility_3_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_ce0,
        p_ZL15pre_eligibility_3_q0 => p_ZL15pre_eligibility_3_q0,
        p_ZL15pre_eligibility_3_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_address1,
        p_ZL15pre_eligibility_3_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_ce1,
        p_ZL15pre_eligibility_3_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_we1,
        p_ZL15pre_eligibility_3_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_d1,
        p_ZL15pre_eligibility_4_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_address0,
        p_ZL15pre_eligibility_4_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_ce0,
        p_ZL15pre_eligibility_4_q0 => p_ZL15pre_eligibility_4_q0,
        p_ZL15pre_eligibility_4_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_address1,
        p_ZL15pre_eligibility_4_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_ce1,
        p_ZL15pre_eligibility_4_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_we1,
        p_ZL15pre_eligibility_4_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_d1,
        p_ZL15pre_eligibility_5_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_address0,
        p_ZL15pre_eligibility_5_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_ce0,
        p_ZL15pre_eligibility_5_q0 => p_ZL15pre_eligibility_5_q0,
        p_ZL15pre_eligibility_5_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_address1,
        p_ZL15pre_eligibility_5_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_ce1,
        p_ZL15pre_eligibility_5_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_we1,
        p_ZL15pre_eligibility_5_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_d1,
        p_ZL15pre_eligibility_6_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_address0,
        p_ZL15pre_eligibility_6_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_ce0,
        p_ZL15pre_eligibility_6_q0 => p_ZL15pre_eligibility_6_q0,
        p_ZL15pre_eligibility_6_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_address1,
        p_ZL15pre_eligibility_6_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_ce1,
        p_ZL15pre_eligibility_6_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_we1,
        p_ZL15pre_eligibility_6_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_d1,
        p_ZL15pre_eligibility_7_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_address0,
        p_ZL15pre_eligibility_7_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_ce0,
        p_ZL15pre_eligibility_7_q0 => p_ZL15pre_eligibility_7_q0,
        p_ZL15pre_eligibility_7_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_address1,
        p_ZL15pre_eligibility_7_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_ce1,
        p_ZL15pre_eligibility_7_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_we1,
        p_ZL15pre_eligibility_7_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_d1,
        p_ZL16post_eligibility_0_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_address0,
        p_ZL16post_eligibility_0_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_ce0,
        p_ZL16post_eligibility_0_q0 => p_ZL16post_eligibility_0_q0,
        p_ZL16post_eligibility_0_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_address1,
        p_ZL16post_eligibility_0_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_ce1,
        p_ZL16post_eligibility_0_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_we1,
        p_ZL16post_eligibility_0_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_d1,
        p_ZL16post_eligibility_1_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_address0,
        p_ZL16post_eligibility_1_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_ce0,
        p_ZL16post_eligibility_1_q0 => p_ZL16post_eligibility_1_q0,
        p_ZL16post_eligibility_1_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_address1,
        p_ZL16post_eligibility_1_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_ce1,
        p_ZL16post_eligibility_1_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_we1,
        p_ZL16post_eligibility_1_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_d1,
        p_ZL16post_eligibility_2_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_address0,
        p_ZL16post_eligibility_2_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_ce0,
        p_ZL16post_eligibility_2_q0 => p_ZL16post_eligibility_2_q0,
        p_ZL16post_eligibility_2_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_address1,
        p_ZL16post_eligibility_2_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_ce1,
        p_ZL16post_eligibility_2_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_we1,
        p_ZL16post_eligibility_2_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_d1,
        p_ZL16post_eligibility_3_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_address0,
        p_ZL16post_eligibility_3_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_ce0,
        p_ZL16post_eligibility_3_q0 => p_ZL16post_eligibility_3_q0,
        p_ZL16post_eligibility_3_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_address1,
        p_ZL16post_eligibility_3_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_ce1,
        p_ZL16post_eligibility_3_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_we1,
        p_ZL16post_eligibility_3_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_d1,
        p_ZL16post_eligibility_4_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_address0,
        p_ZL16post_eligibility_4_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_ce0,
        p_ZL16post_eligibility_4_q0 => p_ZL16post_eligibility_4_q0,
        p_ZL16post_eligibility_4_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_address1,
        p_ZL16post_eligibility_4_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_ce1,
        p_ZL16post_eligibility_4_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_we1,
        p_ZL16post_eligibility_4_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_d1,
        p_ZL16post_eligibility_5_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_address0,
        p_ZL16post_eligibility_5_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_ce0,
        p_ZL16post_eligibility_5_q0 => p_ZL16post_eligibility_5_q0,
        p_ZL16post_eligibility_5_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_address1,
        p_ZL16post_eligibility_5_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_ce1,
        p_ZL16post_eligibility_5_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_we1,
        p_ZL16post_eligibility_5_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_d1,
        p_ZL16post_eligibility_6_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_address0,
        p_ZL16post_eligibility_6_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_ce0,
        p_ZL16post_eligibility_6_q0 => p_ZL16post_eligibility_6_q0,
        p_ZL16post_eligibility_6_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_address1,
        p_ZL16post_eligibility_6_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_ce1,
        p_ZL16post_eligibility_6_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_we1,
        p_ZL16post_eligibility_6_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_d1,
        p_ZL16post_eligibility_7_address0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_address0,
        p_ZL16post_eligibility_7_ce0 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_ce0,
        p_ZL16post_eligibility_7_q0 => p_ZL16post_eligibility_7_q0,
        p_ZL16post_eligibility_7_address1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_address1,
        p_ZL16post_eligibility_7_ce1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_ce1,
        p_ZL16post_eligibility_7_we1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_we1,
        p_ZL16post_eligibility_7_d1 => grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_d1);

    grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598 : component snn_top_hls_snn_top_hls_Pipeline_WEIGHT_SUM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_start,
        ap_done => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_done,
        ap_idle => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_idle,
        ap_ready => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_ready,
        weight_sum_out => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_weight_sum_out,
        weight_sum_out_ap_vld => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_weight_sum_out_ap_vld,
        p_ZL13weight_memory_0_0_address0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_address0,
        p_ZL13weight_memory_0_0_ce0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_ce0,
        p_ZL13weight_memory_0_0_q0 => p_ZL13weight_memory_0_0_q0,
        p_ZL13weight_memory_0_0_address1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_address1,
        p_ZL13weight_memory_0_0_ce1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_ce1,
        p_ZL13weight_memory_0_0_q1 => p_ZL13weight_memory_0_0_q1,
        p_ZL13weight_memory_0_1_address0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_address0,
        p_ZL13weight_memory_0_1_ce0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_ce0,
        p_ZL13weight_memory_0_1_q0 => p_ZL13weight_memory_0_1_q0,
        p_ZL13weight_memory_0_1_address1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_address1,
        p_ZL13weight_memory_0_1_ce1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_ce1,
        p_ZL13weight_memory_0_1_q1 => p_ZL13weight_memory_0_1_q1,
        p_ZL13weight_memory_1_0_address0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_address0,
        p_ZL13weight_memory_1_0_ce0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_ce0,
        p_ZL13weight_memory_1_0_q0 => p_ZL13weight_memory_1_0_q0,
        p_ZL13weight_memory_1_0_address1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_address1,
        p_ZL13weight_memory_1_0_ce1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_ce1,
        p_ZL13weight_memory_1_0_q1 => p_ZL13weight_memory_1_0_q1,
        p_ZL13weight_memory_1_1_address0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_address0,
        p_ZL13weight_memory_1_1_ce0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_ce0,
        p_ZL13weight_memory_1_1_q0 => p_ZL13weight_memory_1_1_q0,
        p_ZL13weight_memory_1_1_address1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_address1,
        p_ZL13weight_memory_1_1_ce1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_ce1,
        p_ZL13weight_memory_1_1_q1 => p_ZL13weight_memory_1_1_q1,
        p_ZL13weight_memory_2_0_address0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_address0,
        p_ZL13weight_memory_2_0_ce0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_ce0,
        p_ZL13weight_memory_2_0_q0 => p_ZL13weight_memory_2_0_q0,
        p_ZL13weight_memory_2_0_address1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_address1,
        p_ZL13weight_memory_2_0_ce1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_ce1,
        p_ZL13weight_memory_2_0_q1 => p_ZL13weight_memory_2_0_q1,
        p_ZL13weight_memory_2_1_address0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_address0,
        p_ZL13weight_memory_2_1_ce0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_ce0,
        p_ZL13weight_memory_2_1_q0 => p_ZL13weight_memory_2_1_q0,
        p_ZL13weight_memory_2_1_address1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_address1,
        p_ZL13weight_memory_2_1_ce1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_ce1,
        p_ZL13weight_memory_2_1_q1 => p_ZL13weight_memory_2_1_q1,
        p_ZL13weight_memory_3_0_address0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_address0,
        p_ZL13weight_memory_3_0_ce0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_ce0,
        p_ZL13weight_memory_3_0_q0 => p_ZL13weight_memory_3_0_q0,
        p_ZL13weight_memory_3_0_address1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_address1,
        p_ZL13weight_memory_3_0_ce1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_ce1,
        p_ZL13weight_memory_3_0_q1 => p_ZL13weight_memory_3_0_q1,
        p_ZL13weight_memory_3_1_address0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_address0,
        p_ZL13weight_memory_3_1_ce0 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_ce0,
        p_ZL13weight_memory_3_1_q0 => p_ZL13weight_memory_3_1_q0,
        p_ZL13weight_memory_3_1_address1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_address1,
        p_ZL13weight_memory_3_1_ce1 => grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_ce1,
        p_ZL13weight_memory_3_1_q1 => p_ZL13weight_memory_3_1_q1);

    ctrl_s_axi_U : component snn_top_hls_ctrl_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_ctrl_AWVALID,
        AWREADY => s_axi_ctrl_AWREADY,
        AWADDR => s_axi_ctrl_AWADDR,
        WVALID => s_axi_ctrl_WVALID,
        WREADY => s_axi_ctrl_WREADY,
        WDATA => s_axi_ctrl_WDATA,
        WSTRB => s_axi_ctrl_WSTRB,
        ARVALID => s_axi_ctrl_ARVALID,
        ARREADY => s_axi_ctrl_ARREADY,
        ARADDR => s_axi_ctrl_ARADDR,
        RVALID => s_axi_ctrl_RVALID,
        RREADY => s_axi_ctrl_RREADY,
        RDATA => s_axi_ctrl_RDATA,
        RRESP => s_axi_ctrl_RRESP,
        BVALID => s_axi_ctrl_BVALID,
        BREADY => s_axi_ctrl_BREADY,
        BRESP => s_axi_ctrl_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ctrl_reg => ctrl_reg,
        config_reg => config_reg,
        learning_params => learning_params,
        status_reg => status_reg,
        status_reg_ap_vld => status_reg_ap_vld,
        spike_count_reg => spike_counter_loc_2_reg_1186,
        spike_count_reg_ap_vld => spike_count_reg_ap_vld,
        weight_sum_reg => weight_sum_reg,
        weight_sum_reg_ap_vld => weight_sum_reg_ap_vld,
        version_reg => ap_const_lv32_20251205,
        version_reg_ap_vld => version_reg_ap_vld,
        reward_signal => reward_signal,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    sparsemux_17_3_8_1_1_U322 : component snn_top_hls_sparsemux_17_3_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 8,
        CASE1 => "001",
        din1_WIDTH => 8,
        CASE2 => "010",
        din2_WIDTH => 8,
        CASE3 => "011",
        din3_WIDTH => 8,
        CASE4 => "100",
        din4_WIDTH => 8,
        CASE5 => "101",
        din5_WIDTH => 8,
        CASE6 => "110",
        din6_WIDTH => 8,
        CASE7 => "111",
        din7_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL15pre_eligibility_0_q0,
        din1 => p_ZL15pre_eligibility_1_q0,
        din2 => p_ZL15pre_eligibility_2_q0,
        din3 => p_ZL15pre_eligibility_3_q0,
        din4 => p_ZL15pre_eligibility_4_q0,
        din5 => p_ZL15pre_eligibility_5_q0,
        din6 => p_ZL15pre_eligibility_6_q0,
        din7 => p_ZL15pre_eligibility_7_q0,
        def => tmp_3_fu_1780_p17,
        sel => trunc_ln294_reg_2416,
        dout => tmp_3_fu_1780_p19);

    sparsemux_17_3_8_1_1_U323 : component snn_top_hls_sparsemux_17_3_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 8,
        CASE1 => "001",
        din1_WIDTH => 8,
        CASE2 => "010",
        din2_WIDTH => 8,
        CASE3 => "011",
        din3_WIDTH => 8,
        CASE4 => "100",
        din4_WIDTH => 8,
        CASE5 => "101",
        din5_WIDTH => 8,
        CASE6 => "110",
        din6_WIDTH => 8,
        CASE7 => "111",
        din7_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZL16post_eligibility_0_q0,
        din1 => p_ZL16post_eligibility_1_q0,
        din2 => p_ZL16post_eligibility_2_q0,
        din3 => p_ZL16post_eligibility_3_q0,
        din4 => p_ZL16post_eligibility_4_q0,
        din5 => p_ZL16post_eligibility_5_q0,
        din6 => p_ZL16post_eligibility_6_q0,
        din7 => p_ZL16post_eligibility_7_q0,
        def => tmp_8_fu_1923_p17,
        sel => trunc_ln301_reg_2506,
        dout => tmp_8_fu_1923_p19);

    sparsemux_9_2_8_1_1_U324 : component snn_top_hls_sparsemux_9_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        CASE3 => "11",
        din3_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_s_fu_2104_p2,
        din1 => tmp_s_fu_2104_p4,
        din2 => tmp_s_fu_2104_p6,
        din3 => tmp_s_fu_2104_p8,
        def => tmp_s_fu_2104_p9,
        sel => trunc_ln552_1_reg_2599,
        dout => tmp_s_fu_2104_p11);

    regslice_both_s_axis_spikes_V_data_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TDATA,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_data_V_U_ack_in,
        data_out => s_axis_spikes_TDATA_int_regslice,
        vld_out => s_axis_spikes_TVALID_int_regslice,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_data_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_keep_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TKEEP,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_keep_V_U_ack_in,
        data_out => s_axis_spikes_TKEEP_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_keep_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_keep_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_strb_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TSTRB,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_strb_V_U_ack_in,
        data_out => s_axis_spikes_TSTRB_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_strb_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_strb_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_user_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TUSER,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_user_V_U_ack_in,
        data_out => s_axis_spikes_TUSER_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_user_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_user_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_last_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TLAST,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_last_V_U_ack_in,
        data_out => s_axis_spikes_TLAST_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_last_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_last_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_id_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TID,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_id_V_U_ack_in,
        data_out => s_axis_spikes_TID_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_id_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_id_V_U_apdone_blk);

    regslice_both_s_axis_spikes_V_dest_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_spikes_TDEST,
        vld_in => s_axis_spikes_TVALID,
        ack_in => regslice_both_s_axis_spikes_V_dest_V_U_ack_in,
        data_out => s_axis_spikes_TDEST_int_regslice,
        vld_out => regslice_both_s_axis_spikes_V_dest_V_U_vld_out,
        ack_out => s_axis_spikes_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_spikes_V_dest_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_data_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => m_axis_spikes_TDATA_int_regslice,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => m_axis_spikes_TREADY_int_regslice,
        data_out => m_axis_spikes_TDATA,
        vld_out => regslice_both_m_axis_spikes_V_data_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_data_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_keep_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TKEEP,
        vld_out => regslice_both_m_axis_spikes_V_keep_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_keep_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_strb_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_strb_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TSTRB,
        vld_out => regslice_both_m_axis_spikes_V_strb_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_strb_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_user_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_user_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TUSER,
        vld_out => regslice_both_m_axis_spikes_V_user_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_user_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_last_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_1,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_last_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TLAST,
        vld_out => regslice_both_m_axis_spikes_V_last_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_last_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_id_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_id_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TID,
        vld_out => regslice_both_m_axis_spikes_V_id_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_id_V_U_apdone_blk);

    regslice_both_m_axis_spikes_V_dest_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_spikes_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_spikes_V_dest_V_U_ack_in_dummy,
        data_out => m_axis_spikes_TDEST,
        vld_out => regslice_both_m_axis_spikes_V_dest_V_U_vld_out,
        ack_out => m_axis_spikes_TREADY,
        apdone_blk => regslice_both_m_axis_spikes_V_dest_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_data_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => m_axis_weights_TDATA_int_regslice,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => m_axis_weights_TREADY_int_regslice,
        data_out => m_axis_weights_TDATA,
        vld_out => regslice_both_m_axis_weights_V_data_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_data_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_keep_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_keep_V_U_ack_in_dummy,
        data_out => m_axis_weights_TKEEP,
        vld_out => regslice_both_m_axis_weights_V_keep_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_keep_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_strb_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_strb_V_U_ack_in_dummy,
        data_out => m_axis_weights_TSTRB,
        vld_out => regslice_both_m_axis_weights_V_strb_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_strb_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_user_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_user_V_U_ack_in_dummy,
        data_out => m_axis_weights_TUSER,
        vld_out => regslice_both_m_axis_weights_V_user_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_user_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_last_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => m_axis_weights_TLAST_int_regslice,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_last_V_U_ack_in_dummy,
        data_out => m_axis_weights_TLAST,
        vld_out => regslice_both_m_axis_weights_V_last_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_last_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_id_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_id_V_U_ack_in_dummy,
        data_out => m_axis_weights_TID,
        vld_out => regslice_both_m_axis_weights_V_id_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_id_V_U_apdone_blk);

    regslice_both_m_axis_weights_V_dest_V_U : component snn_top_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => m_axis_weights_TVALID_int_regslice,
        ack_in => regslice_both_m_axis_weights_V_dest_V_U_ack_in_dummy,
        data_out => m_axis_weights_TDEST,
        vld_out => regslice_both_m_axis_weights_V_dest_V_U_vld_out,
        ack_out => m_axis_weights_TREADY,
        apdone_blk => regslice_both_m_axis_weights_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_apply_rstdp_reward_fu_1509_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_apply_rstdp_reward_fu_1509_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_apply_rstdp_reward_fu_1509_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_apply_rstdp_reward_fu_1509_ap_ready = ap_const_logic_1)) then 
                    grp_apply_rstdp_reward_fu_1509_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_decay_eligibility_traces_fu_1562_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_decay_eligibility_traces_fu_1562_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_decay_eligibility_traces_fu_1562_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_decay_eligibility_traces_fu_1562_ap_ready = ap_const_logic_1)) then 
                    grp_decay_eligibility_traces_fu_1562_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_post_spike_aer_fu_1421_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_process_post_spike_aer_fu_1421_ap_start_reg <= ap_const_logic_0;
            else
                if (((learning_enable_reg_2342 = ap_const_lv1_1) and (m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_process_post_spike_aer_fu_1421_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_post_spike_aer_fu_1421_ap_ready = ap_const_logic_1)) then 
                    grp_process_post_spike_aer_fu_1421_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_pre_spike_aer_fu_1333_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_process_pre_spike_aer_fu_1333_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_process_pre_spike_aer_fu_1333_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_pre_spike_aer_fu_1333_ap_ready = ap_const_logic_1)) then 
                    grp_process_pre_spike_aer_fu_1333_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_start_reg <= ap_const_logic_0;
            else
                if (((initialized_load_reg_2366 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then 
                    grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_start_reg <= ap_const_logic_0;
            else
                if (((or_ln430_fu_1701_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_start_reg <= ap_const_logic_0;
            else
                if (((or_ln430_fu_1701_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17_ignore_call0))) then 
                    grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_ready = ap_const_logic_1)) then 
                    grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    leak_rate_out_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                leak_rate_out_preg <= ap_const_lv16_0;
            else
                if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    leak_rate_out_preg <= leak_rate_reg_2361;
                end if; 
            end if;
        end if;
    end process;


    snn_enable_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                snn_enable_preg <= ap_const_lv1_0;
            else
                if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    snn_enable_preg <= enable_reg_2323;
                end if; 
            end if;
        end if;
    end process;


    snn_reset_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                snn_reset_preg <= ap_const_lv1_0;
            else
                if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    snn_reset_preg <= reset_reg_2331;
                end if; 
            end if;
        end if;
    end process;


    spike_in_neuron_id_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                spike_in_neuron_id_preg <= ap_const_lv8_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then 
                    spike_in_neuron_id_preg <= spike_in_neuron_id_local_0_reg_1128;
                end if; 
            end if;
        end if;
    end process;


    spike_in_valid_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                spike_in_valid_preg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then 
                    spike_in_valid_preg <= spike_in_valid_local_0_reg_1111;
                end if; 
            end if;
        end if;
    end process;


    spike_in_weight_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                spike_in_weight_preg <= ap_const_lv8_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then 
                    spike_in_weight_preg <= spike_in_weight_local_0_reg_1144;
                end if; 
            end if;
        end if;
    end process;


    spike_out_ready_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                spike_out_ready_preg <= ap_const_lv1_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
                    spike_out_ready_preg <= (0=>m_axis_spikes_TREADY_int_regslice, others=>'-');
                end if; 
            end if;
        end if;
    end process;


    threshold_out_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                threshold_out_preg <= ap_const_lv16_0;
            else
                if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    threshold_out_preg <= threshold_reg_2356;
                end if; 
            end if;
        end if;
    end process;


    spike_counter_flag_2_reg_1160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_lv1_0 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (tmp_nbreadreq_fu_504_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                spike_counter_flag_2_reg_1160 <= or_ln463_fu_1713_p2;
            elsif (((tmp_reg_2397 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
                spike_counter_flag_2_reg_1160 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    spike_counter_loc_0_reg_1101_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln430_fu_1701_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                spike_counter_loc_0_reg_1101 <= spike_counter;
            elsif ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (or_ln430_reg_2376 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                spike_counter_loc_0_reg_1101 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    spike_counter_loc_2_reg_1186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_lv1_0 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (tmp_nbreadreq_fu_504_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                spike_counter_loc_2_reg_1186 <= select_ln463_fu_1718_p3;
            elsif (((tmp_reg_2397 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
                spike_counter_loc_2_reg_1186 <= add_ln500_fu_1873_p2;
            end if; 
        end if;
    end process;

    spike_counter_new_2_reg_1172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_lv1_0 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (tmp_nbreadreq_fu_504_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                spike_counter_new_2_reg_1172 <= ap_const_lv32_0;
            elsif (((tmp_reg_2397 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
                spike_counter_new_2_reg_1172 <= add_ln500_fu_1873_p2;
            end if; 
        end if;
    end process;

    spike_in_neuron_id_local_0_reg_1128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_lv1_0 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (tmp_nbreadreq_fu_504_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                spike_in_neuron_id_local_0_reg_1128 <= ap_const_lv8_0;
            elsif (((tmp_reg_2397 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
                spike_in_neuron_id_local_0_reg_1128 <= pre_id_reg_2401;
            end if; 
        end if;
    end process;

    spike_in_valid_local_0_reg_1111_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_lv1_0 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (tmp_nbreadreq_fu_504_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                spike_in_valid_local_0_reg_1111 <= ap_const_lv1_0;
            elsif (((tmp_reg_2397 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
                spike_in_valid_local_0_reg_1111 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    spike_in_weight_local_0_reg_1144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_lv1_0 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (tmp_nbreadreq_fu_504_p9 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                spike_in_weight_local_0_reg_1144 <= ap_const_lv8_0;
            elsif (((tmp_reg_2397 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
                spike_in_weight_local_0_reg_1144 <= weight_reg_2411;
            end if; 
        end if;
    end process;

    timestamp_flag_0_reg_1077_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln430_fu_1701_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                timestamp_flag_0_reg_1077 <= ap_const_lv1_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (or_ln430_reg_2376 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                timestamp_flag_0_reg_1077 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    timestamp_loc_0_reg_1090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln430_fu_1701_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                timestamp_loc_0_reg_1090 <= timestamp;
            elsif ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (or_ln430_reg_2376 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                timestamp_loc_0_reg_1090 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                and_ln483_reg_2393 <= and_ln483_fu_1725_p2;
                p_ZL15pre_eligibility_0_addr_reg_2422 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
                p_ZL15pre_eligibility_1_addr_reg_2428 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
                p_ZL15pre_eligibility_2_addr_reg_2434 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
                p_ZL15pre_eligibility_3_addr_reg_2440 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
                p_ZL15pre_eligibility_4_addr_reg_2446 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
                p_ZL15pre_eligibility_5_addr_reg_2452 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
                p_ZL15pre_eligibility_6_addr_reg_2458 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
                p_ZL15pre_eligibility_7_addr_reg_2464 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
                pre_id_reg_2401 <= pre_id_fu_1733_p1;
                select_ln463_reg_2386 <= select_ln463_fu_1718_p3;
                tmp_reg_2397 <= tmp_nbreadreq_fu_504_p9;
                trunc_ln294_reg_2416 <= trunc_ln294_fu_1749_p1;
                trunc_ln486_1_reg_2406 <= trunc_ln486_1_fu_1737_p1;
                weight_reg_2411 <= s_axis_spikes_TDATA_int_regslice(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                and_ln536_reg_2577 <= and_ln536_fu_2016_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                apply_reward_reg_2351 <= ctrl_reg(5 downto 5);
                clear_counters_reg_2336 <= ctrl_reg(2 downto 2);
                enable_reg_2323 <= enable_fu_1627_p1;
                initialized_load_reg_2366 <= initialized;
                leak_rate_reg_2361 <= config_reg(31 downto 16);
                learning_enable_reg_2342 <= ctrl_reg(3 downto 3);
                learning_params_rstdp_enable_reg_2317 <= learning_params(96 downto 96);
                or_ln430_reg_2376 <= or_ln430_fu_1701_p2;
                reset_reg_2331 <= ctrl_reg(1 downto 1);
                reward_signal_read_reg_2306 <= reward_signal;
                snn_busy_read_reg_2274 <= snn_busy;
                snn_ready_read_reg_2279 <= snn_ready;
                spike_in_ready_read_reg_2301 <= spike_in_ready;
                spike_out_neuron_id_read_reg_2289 <= spike_out_neuron_id;
                spike_out_valid_read_reg_2297 <= spike_out_valid;
                spike_out_weight_read_reg_2284 <= spike_out_weight;
                threshold_reg_2356 <= threshold_fu_1671_p1;
                weight_read_mode_reg_2347 <= ctrl_reg(4 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (or_ln430_reg_2376 = ap_const_lv1_1) and (initialized_load_reg_2366 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                initialized <= ap_const_lv1_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                p_ZL16post_eligibility_0_addr_reg_2512 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
                p_ZL16post_eligibility_1_addr_reg_2518 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
                p_ZL16post_eligibility_2_addr_reg_2524 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
                p_ZL16post_eligibility_3_addr_reg_2530 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
                p_ZL16post_eligibility_4_addr_reg_2536 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
                p_ZL16post_eligibility_5_addr_reg_2542 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
                p_ZL16post_eligibility_6_addr_reg_2548 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
                p_ZL16post_eligibility_7_addr_reg_2554 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
                trunc_ln301_reg_2506 <= trunc_ln301_fu_1899_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2581 = ap_const_lv1_1) and (weight_read_mode_reg_2347 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then
                read_col <= ap_phi_mux_read_col_new_0_phi_fu_1202_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_reg_2581 = ap_const_lv1_1) and (weight_read_mode_reg_2347 = ap_const_lv1_1) and (tmp_16_fu_2181_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then
                read_row <= select_ln565_fu_2207_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                select_ln295_reg_2480 <= select_ln295_fu_1848_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                select_ln302_reg_2565 <= select_ln302_fu_1991_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_spike_counter_flag_2_phi_fu_1163_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then
                spike_counter <= ap_phi_mux_spike_counter_new_2_phi_fu_1176_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln574_fu_2233_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then
                timestamp <= select_ln574_fu_2238_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_3_reg_2475 <= tmp_3_fu_1780_p19;
                trunc_ln496_reg_2470 <= trunc_ln496_fu_1775_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_5_reg_2492 <= (0=>m_axis_spikes_TREADY_int_regslice, others=>'-');
                trunc_ln517_reg_2496 <= trunc_ln517_fu_1886_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                tmp_8_reg_2560 <= tmp_8_fu_1923_p19;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                tmp_9_reg_2581 <= (0=>m_axis_weights_TREADY_int_regslice, others=>'-');
                trunc_ln552_1_reg_2599 <= trunc_ln552_1_fu_2032_p1;
                trunc_ln552_reg_2591 <= trunc_ln552_fu_2028_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                tmp_s_reg_2644 <= tmp_s_fu_2104_p11;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, and_ln483_fu_1725_p2, tmp_nbreadreq_fu_504_p9, ap_CS_fsm_state6, spike_out_valid_read_reg_2297, grp_nbwritereq_fu_542_p9, ap_CS_fsm_state7, ap_CS_fsm_state16, ap_CS_fsm_state17, weight_read_mode_reg_2347, learning_enable_reg_2342, or_ln430_fu_1701_p2, ap_CS_fsm_state5, ap_CS_fsm_state8, and_ln536_fu_2016_p2, ap_CS_fsm_state10, tmp_9_nbwritereq_fu_601_p9, ap_CS_fsm_state14, grp_process_pre_spike_aer_fu_1333_ap_done, grp_process_post_spike_aer_fu_1421_ap_done, grp_apply_rstdp_reward_fu_1509_ap_done, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_done, ap_block_state3, ap_block_state3_on_subcall_done, ap_block_state6, ap_block_state17, ap_CS_fsm_state2, ap_block_state2_on_subcall_done, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_block_state19, ap_block_state14_on_subcall_done, m_axis_spikes_TREADY_int_regslice, m_axis_weights_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((or_ln430_fu_1701_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((or_ln430_fu_1701_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (learning_enable_reg_2342 = ap_const_lv1_1) and (tmp_nbreadreq_fu_504_p9 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3) and ((ap_const_lv1_0 = and_ln483_fu_1725_p2) or ((learning_enable_reg_2342 = ap_const_lv1_0) or (tmp_nbreadreq_fu_504_p9 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_process_pre_spike_aer_fu_1333_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_nbwritereq_fu_542_p9 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6) and ((grp_nbwritereq_fu_542_p9 = ap_const_lv1_0) or (spike_out_valid_read_reg_2297 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((learning_enable_reg_2342 = ap_const_lv1_0) and (m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((learning_enable_reg_2342 = ap_const_lv1_1) and (m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_process_post_spike_aer_fu_1421_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_lv1_0 = and_ln536_fu_2016_p2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_apply_rstdp_reward_fu_1509_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((tmp_9_nbwritereq_fu_601_p9 = ap_const_lv1_1) and (weight_read_mode_reg_2347 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done) and ((tmp_9_nbwritereq_fu_601_p9 = ap_const_lv1_0) or (weight_read_mode_reg_2347 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((m_axis_weights_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_boolean_0 = ap_block_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    EXP_DECAY_LUT_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_address0, grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            EXP_DECAY_LUT_address0 <= grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            EXP_DECAY_LUT_address0 <= grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_address0;
        else 
            EXP_DECAY_LUT_address0 <= "XXXX";
        end if; 
    end process;


    EXP_DECAY_LUT_address1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_address1, grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            EXP_DECAY_LUT_address1 <= grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            EXP_DECAY_LUT_address1 <= grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_address1;
        else 
            EXP_DECAY_LUT_address1 <= "XXXX";
        end if; 
    end process;


    EXP_DECAY_LUT_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_ce0, grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            EXP_DECAY_LUT_ce0 <= grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            EXP_DECAY_LUT_ce0 <= grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_ce0;
        else 
            EXP_DECAY_LUT_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    EXP_DECAY_LUT_ce1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_ce1, grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            EXP_DECAY_LUT_ce1 <= grp_process_post_spike_aer_fu_1421_EXP_DECAY_LUT_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            EXP_DECAY_LUT_ce1 <= grp_process_pre_spike_aer_fu_1333_EXP_DECAY_LUT_ce1;
        else 
            EXP_DECAY_LUT_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln500_fu_1873_p2 <= std_logic_vector(unsigned(select_ln463_reg_2386) + unsigned(ap_const_lv32_1));
    add_ln561_fu_2170_p2 <= std_logic_vector(unsigned(zext_ln552_1_fu_2167_p1) + unsigned(ap_const_lv7_1));
    add_ln564_fu_2189_p2 <= std_logic_vector(unsigned(zext_ln551_1_fu_2164_p1) + unsigned(ap_const_lv7_1));
    add_ln575_fu_2227_p2 <= std_logic_vector(unsigned(timestamp_loc_0_reg_1090) + unsigned(ap_const_lv32_1));
    and_ln483_fu_1725_p2 <= (spike_in_ready_read_reg_2301 and enable_reg_2323);
    and_ln536_fu_2016_p2 <= (learning_params_rstdp_enable_reg_2317 and apply_reward_reg_2351);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_apply_rstdp_reward_fu_1509_ap_done)
    begin
        if ((grp_apply_rstdp_reward_fu_1509_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(ap_block_state14_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state14_on_subcall_done)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(m_axis_weights_TREADY_int_regslice)
    begin
        if ((m_axis_weights_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state17_blk_assign_proc : process(ap_block_state17)
    begin
        if ((ap_const_boolean_1 = ap_block_state17)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state18_blk_assign_proc : process(grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_done)
    begin
        if ((grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state19_blk_assign_proc : process(ap_block_state19)
    begin
        if ((ap_const_boolean_1 = ap_block_state19)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_process_pre_spike_aer_fu_1333_ap_done)
    begin
        if ((grp_process_pre_spike_aer_fu_1333_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6)
    begin
        if ((ap_const_boolean_1 = ap_block_state6)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(m_axis_spikes_TREADY_int_regslice)
    begin
        if ((m_axis_spikes_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_process_post_spike_aer_fu_1421_ap_done)
    begin
        if ((grp_process_post_spike_aer_fu_1421_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state14_on_subcall_done_assign_proc : process(and_ln536_reg_2577, grp_decay_eligibility_traces_fu_1562_ap_done)
    begin
                ap_block_state14_on_subcall_done <= ((ap_const_lv1_1 = and_ln536_reg_2577) and (grp_decay_eligibility_traces_fu_1562_ap_done = ap_const_logic_0));
    end process;


    ap_block_state17_assign_proc : process(ap_predicate_op400_write_state17, m_axis_weights_TREADY_int_regslice)
    begin
                ap_block_state17 <= ((m_axis_weights_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op400_write_state17 = ap_const_boolean_1));
    end process;


    ap_block_state17_ignore_call0_assign_proc : process(ap_predicate_op400_write_state17, m_axis_weights_TREADY_int_regslice)
    begin
                ap_block_state17_ignore_call0 <= ((m_axis_weights_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op400_write_state17 = ap_const_boolean_1));
    end process;


    ap_block_state19_assign_proc : process(regslice_both_m_axis_spikes_V_data_V_U_apdone_blk, regslice_both_m_axis_weights_V_data_V_U_apdone_blk)
    begin
                ap_block_state19 <= ((regslice_both_m_axis_weights_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_m_axis_spikes_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_done, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_done = ap_const_logic_0) or (grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_done = ap_const_logic_0));
    end process;


    ap_block_state3_assign_proc : process(ap_predicate_op206_read_state3, s_axis_spikes_TVALID_int_regslice)
    begin
                ap_block_state3 <= ((s_axis_spikes_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op206_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_done, ap_predicate_op189_call_state3)
    begin
                ap_block_state3_on_subcall_done <= ((ap_predicate_op189_call_state3 = ap_const_boolean_1) and (grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_done = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(ap_predicate_op285_write_state6, m_axis_spikes_TREADY_int_regslice)
    begin
                ap_block_state6 <= ((m_axis_spikes_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op285_write_state6 = ap_const_boolean_1));
    end process;


    ap_condition_786_assign_proc : process(ap_CS_fsm_state17, weight_read_mode_reg_2347, tmp_9_reg_2581)
    begin
                ap_condition_786 <= ((tmp_9_reg_2581 = ap_const_lv1_1) and (weight_read_mode_reg_2347 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state19, ap_block_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_boolean_0 = ap_block_state19))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_read_col_new_0_phi_fu_1202_p4_assign_proc : process(tmp_16_fu_2181_p3, trunc_ln562_fu_2176_p1, ap_condition_786)
    begin
        if ((ap_const_boolean_1 = ap_condition_786)) then
            if ((tmp_16_fu_2181_p3 = ap_const_lv1_0)) then 
                ap_phi_mux_read_col_new_0_phi_fu_1202_p4 <= trunc_ln562_fu_2176_p1;
            elsif ((tmp_16_fu_2181_p3 = ap_const_lv1_1)) then 
                ap_phi_mux_read_col_new_0_phi_fu_1202_p4 <= ap_const_lv6_0;
            else 
                ap_phi_mux_read_col_new_0_phi_fu_1202_p4 <= "XXXXXX";
            end if;
        else 
            ap_phi_mux_read_col_new_0_phi_fu_1202_p4 <= "XXXXXX";
        end if; 
    end process;


    ap_phi_mux_spike_counter_flag_2_phi_fu_1163_p6_assign_proc : process(ap_CS_fsm_state6, and_ln483_reg_2393, tmp_reg_2397, spike_counter_flag_2_reg_1160)
    begin
        if (((tmp_reg_2397 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_spike_counter_flag_2_phi_fu_1163_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_spike_counter_flag_2_phi_fu_1163_p6 <= spike_counter_flag_2_reg_1160;
        end if; 
    end process;


    ap_phi_mux_spike_counter_loc_0_phi_fu_1104_p4_assign_proc : process(ap_CS_fsm_state3, or_ln430_reg_2376, spike_counter_loc_0_reg_1101)
    begin
        if (((or_ln430_reg_2376 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_phi_mux_spike_counter_loc_0_phi_fu_1104_p4 <= ap_const_lv32_0;
        else 
            ap_phi_mux_spike_counter_loc_0_phi_fu_1104_p4 <= spike_counter_loc_0_reg_1101;
        end if; 
    end process;


    ap_phi_mux_spike_counter_new_2_phi_fu_1176_p6_assign_proc : process(ap_CS_fsm_state6, and_ln483_reg_2393, tmp_reg_2397, add_ln500_fu_1873_p2, spike_counter_new_2_reg_1172)
    begin
        if (((tmp_reg_2397 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_phi_mux_spike_counter_new_2_phi_fu_1176_p6 <= add_ln500_fu_1873_p2;
        else 
            ap_phi_mux_spike_counter_new_2_phi_fu_1176_p6 <= spike_counter_new_2_reg_1172;
        end if; 
    end process;


    ap_phi_mux_timestamp_flag_0_phi_fu_1081_p4_assign_proc : process(ap_CS_fsm_state3, or_ln430_reg_2376, timestamp_flag_0_reg_1077)
    begin
        if (((or_ln430_reg_2376 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_phi_mux_timestamp_flag_0_phi_fu_1081_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_timestamp_flag_0_phi_fu_1081_p4 <= timestamp_flag_0_reg_1077;
        end if; 
    end process;


    ap_predicate_op189_call_state3_assign_proc : process(initialized_load_reg_2366, or_ln430_reg_2376)
    begin
                ap_predicate_op189_call_state3 <= ((or_ln430_reg_2376 = ap_const_lv1_1) and (initialized_load_reg_2366 = ap_const_lv1_0));
    end process;


    ap_predicate_op206_read_state3_assign_proc : process(and_ln483_fu_1725_p2, tmp_nbreadreq_fu_504_p9)
    begin
                ap_predicate_op206_read_state3 <= ((tmp_nbreadreq_fu_504_p9 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_fu_1725_p2));
    end process;


    ap_predicate_op285_write_state6_assign_proc : process(spike_out_valid_read_reg_2297, grp_nbwritereq_fu_542_p9)
    begin
                ap_predicate_op285_write_state6 <= ((grp_nbwritereq_fu_542_p9 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1));
    end process;


    ap_predicate_op400_write_state17_assign_proc : process(weight_read_mode_reg_2347, tmp_9_reg_2581)
    begin
                ap_predicate_op400_write_state17 <= ((tmp_9_reg_2581 = ap_const_lv1_1) and (weight_read_mode_reg_2347 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state19, ap_block_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_boolean_0 = ap_block_state19))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    enable_fu_1627_p1 <= ctrl_reg(1 - 1 downto 0);
    grp_apply_rstdp_reward_fu_1509_ap_start <= grp_apply_rstdp_reward_fu_1509_ap_start_reg;
    grp_decay_eligibility_traces_fu_1562_ap_start <= grp_decay_eligibility_traces_fu_1562_ap_start_reg;
    grp_nbwritereq_fu_542_p9 <= (0=>m_axis_spikes_TREADY_int_regslice, others=>'-');
    grp_process_post_spike_aer_fu_1421_ap_start <= grp_process_post_spike_aer_fu_1421_ap_start_reg;
    grp_process_pre_spike_aer_fu_1333_ap_start <= grp_process_pre_spike_aer_fu_1333_ap_start_reg;
    grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_start <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_ap_start_reg;
    grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_start <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_ap_start_reg;
    grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_start <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_ap_start_reg;
    grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_start <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_ap_start_reg;
    icmp_ln295_fu_1838_p2 <= "1" when (tmp_14_fu_1828_p4 = ap_const_lv2_1) else "0";
    icmp_ln302_fu_1981_p2 <= "1" when (tmp_15_fu_1971_p4 = ap_const_lv2_1) else "0";
    icmp_ln555_1_fu_2152_p2 <= "1" when (read_col = ap_const_lv6_3F) else "0";
    icmp_ln555_fu_2147_p2 <= "1" when (read_row = ap_const_lv6_3F) else "0";

    leak_rate_out_assign_proc : process(ap_CS_fsm_state3, leak_rate_reg_2361, ap_block_state3, ap_block_state3_on_subcall_done, leak_rate_out_preg)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            leak_rate_out <= leak_rate_reg_2361;
        else 
            leak_rate_out <= leak_rate_out_preg;
        end if; 
    end process;

    lshr_ln3_fu_1753_p4 <= s_axis_spikes_TDATA_int_regslice(5 downto 3);
    lshr_ln4_fu_1902_p4 <= spike_out_neuron_id_read_reg_2289(5 downto 3);
    lshr_ln552_1_fu_2036_p4 <= read_col(5 downto 2);

    m_axis_spikes_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state6, spike_out_valid_read_reg_2297, grp_nbwritereq_fu_542_p9, ap_CS_fsm_state7, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((grp_nbwritereq_fu_542_p9 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            m_axis_spikes_TDATA_blk_n <= m_axis_spikes_TREADY_int_regslice;
        else 
            m_axis_spikes_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_spikes_TDATA_int_regslice <= ((trunc_ln517_fu_1886_p1 & spike_out_weight_read_reg_2284) & spike_out_neuron_id_read_reg_2289);
    m_axis_spikes_TVALID <= regslice_both_m_axis_spikes_V_data_V_U_vld_out;

    m_axis_spikes_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state6, ap_predicate_op285_write_state6, ap_block_state6)
    begin
        if (((ap_predicate_op285_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            m_axis_spikes_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_spikes_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    m_axis_weights_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state17, weight_read_mode_reg_2347, tmp_9_reg_2581, m_axis_weights_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or ((tmp_9_reg_2581 = ap_const_lv1_1) and (weight_read_mode_reg_2347 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            m_axis_weights_TDATA_blk_n <= m_axis_weights_TREADY_int_regslice;
        else 
            m_axis_weights_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_weights_TDATA_int_regslice <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_pkt_data_fu_2133_p4),32));
    m_axis_weights_TLAST_int_regslice <= (icmp_ln555_fu_2147_p2 and icmp_ln555_1_fu_2152_p2);
    m_axis_weights_TVALID <= regslice_both_m_axis_weights_V_data_V_U_vld_out;

    m_axis_weights_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state16, m_axis_weights_TREADY_int_regslice)
    begin
        if (((m_axis_weights_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            m_axis_weights_TVALID_int_regslice <= ap_const_logic_1;
        else 
            m_axis_weights_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    new_elig_1_fu_1965_p2 <= std_logic_vector(signed(sext_ln301_fu_1962_p1) + signed(ap_const_lv9_20));
    new_elig_fu_1822_p2 <= std_logic_vector(signed(sext_ln294_fu_1819_p1) + signed(ap_const_lv9_20));
    or_ln430_fu_1701_p2 <= (xor_ln430_fu_1695_p2 or reset_fu_1631_p3);
    or_ln463_fu_1713_p2 <= (clear_counters_reg_2336 or ap_phi_mux_timestamp_flag_0_phi_fu_1081_p4);
    or_ln574_fu_2233_p2 <= (timestamp_flag_0_reg_1077 or enable_reg_2323);

    p_ZL13weight_memory_0_0_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_address0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_address0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_address0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_address0, ap_CS_fsm_state12, ap_CS_fsm_state18, zext_ln552_2_fu_2064_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_0_0_address0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_0_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_0_address0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_0_address0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_address0;
        else 
            p_ZL13weight_memory_0_0_address0 <= zext_ln552_2_fu_2064_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_0_0_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_address1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_address1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_address1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_address1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_address1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_0_0_address1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_0_address1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_0_address1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_0_address1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_0_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_address1;
        else 
            p_ZL13weight_memory_0_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_0_0_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_ce0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_ce0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_ce0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18, p_ZL13weight_memory_0_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_0_0_ce0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_0_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_0_ce0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_0_ce0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_ce0;
        else 
            p_ZL13weight_memory_0_0_ce0 <= p_ZL13weight_memory_0_0_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_0_0_ce0_local_assign_proc : process(ap_CS_fsm_state14, ap_block_state14_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then 
            p_ZL13weight_memory_0_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_0_0_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_ce1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_ce1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_ce1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_ce1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_ce1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_0_0_ce1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_0_ce1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_0_ce1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_0_ce1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_0_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_ce1;
        else 
            p_ZL13weight_memory_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_0_0_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_d1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_d1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_d1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_d1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_0_d1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_0_d1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_0_d1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_0_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_d1;
        else 
            p_ZL13weight_memory_0_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_0_0_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_we1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_we1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_we1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_we1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_0_we1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_0_we1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_0_we1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_0_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_0_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_0_we1;
        else 
            p_ZL13weight_memory_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_0_1_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_address0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_address0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_address0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_address0, ap_CS_fsm_state12, ap_CS_fsm_state18, zext_ln552_2_fu_2064_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_0_1_address0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_1_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_1_address0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_1_address0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_address0;
        else 
            p_ZL13weight_memory_0_1_address0 <= zext_ln552_2_fu_2064_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_0_1_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_address1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_address1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_address1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_address1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_address1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_0_1_address1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_1_address1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_1_address1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_1_address1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_1_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_address1;
        else 
            p_ZL13weight_memory_0_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_0_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_ce0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_ce0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_ce0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18, p_ZL13weight_memory_0_1_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_0_1_ce0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_1_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_1_ce0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_1_ce0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_ce0;
        else 
            p_ZL13weight_memory_0_1_ce0 <= p_ZL13weight_memory_0_1_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_0_1_ce0_local_assign_proc : process(ap_CS_fsm_state14, ap_block_state14_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then 
            p_ZL13weight_memory_0_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_0_1_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_ce1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_ce1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_ce1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_ce1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_ce1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_0_1_ce1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_0_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_1_ce1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_1_ce1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_1_ce1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_1_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_ce1;
        else 
            p_ZL13weight_memory_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_0_1_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_d1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_d1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_d1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_d1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_1_d1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_1_d1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_1_d1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_1_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_d1;
        else 
            p_ZL13weight_memory_0_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_0_1_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_we1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_we1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_we1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_we1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_0_1_we1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_0_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_0_1_we1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_0_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_0_1_we1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_0_1_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_0_1_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_0_1_we1;
        else 
            p_ZL13weight_memory_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_1_0_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_address0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_address0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_address0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_address0, ap_CS_fsm_state12, ap_CS_fsm_state18, zext_ln552_2_fu_2064_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_1_0_address0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_0_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_0_address0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_0_address0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_address0;
        else 
            p_ZL13weight_memory_1_0_address0 <= zext_ln552_2_fu_2064_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_1_0_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_address1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_address1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_address1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_address1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_address1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_1_0_address1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_0_address1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_0_address1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_0_address1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_0_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_address1;
        else 
            p_ZL13weight_memory_1_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_1_0_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_ce0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_ce0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_ce0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18, p_ZL13weight_memory_1_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_1_0_ce0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_0_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_0_ce0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_0_ce0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_ce0;
        else 
            p_ZL13weight_memory_1_0_ce0 <= p_ZL13weight_memory_1_0_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_1_0_ce0_local_assign_proc : process(ap_CS_fsm_state14, ap_block_state14_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then 
            p_ZL13weight_memory_1_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_1_0_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_ce1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_ce1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_ce1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_ce1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_ce1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_1_0_ce1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_0_ce1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_0_ce1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_0_ce1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_0_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_ce1;
        else 
            p_ZL13weight_memory_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_1_0_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_d1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_d1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_d1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_d1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_0_d1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_0_d1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_0_d1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_0_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_d1;
        else 
            p_ZL13weight_memory_1_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_1_0_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_we1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_we1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_we1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_we1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_0_we1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_0_we1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_0_we1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_0_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_0_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_0_we1;
        else 
            p_ZL13weight_memory_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_1_1_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_address0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_address0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_address0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_address0, ap_CS_fsm_state12, ap_CS_fsm_state18, zext_ln552_2_fu_2064_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_1_1_address0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_1_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_1_address0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_1_address0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_address0;
        else 
            p_ZL13weight_memory_1_1_address0 <= zext_ln552_2_fu_2064_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_1_1_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_address1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_address1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_address1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_address1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_address1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_1_1_address1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_1_address1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_1_address1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_1_address1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_1_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_address1;
        else 
            p_ZL13weight_memory_1_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_1_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_ce0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_ce0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_ce0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18, p_ZL13weight_memory_1_1_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_1_1_ce0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_1_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_1_ce0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_1_ce0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_ce0;
        else 
            p_ZL13weight_memory_1_1_ce0 <= p_ZL13weight_memory_1_1_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_1_1_ce0_local_assign_proc : process(ap_CS_fsm_state14, ap_block_state14_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then 
            p_ZL13weight_memory_1_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_1_1_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_ce1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_ce1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_ce1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_ce1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_ce1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_1_1_ce1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_1_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_1_ce1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_1_ce1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_1_ce1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_1_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_ce1;
        else 
            p_ZL13weight_memory_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_1_1_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_d1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_d1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_d1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_d1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_1_d1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_1_d1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_1_d1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_1_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_d1;
        else 
            p_ZL13weight_memory_1_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_1_1_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_we1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_we1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_we1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_we1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_1_1_we1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_1_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_1_1_we1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_1_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_1_1_we1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_1_1_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_1_1_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_1_1_we1;
        else 
            p_ZL13weight_memory_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_2_0_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_address0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_address0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_address0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_address0, ap_CS_fsm_state12, ap_CS_fsm_state18, zext_ln552_2_fu_2064_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_2_0_address0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_0_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_0_address0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_0_address0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_address0;
        else 
            p_ZL13weight_memory_2_0_address0 <= zext_ln552_2_fu_2064_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_2_0_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_address1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_address1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_address1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_address1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_address1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_2_0_address1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_0_address1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_0_address1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_0_address1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_0_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_address1;
        else 
            p_ZL13weight_memory_2_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_2_0_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_ce0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_ce0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_ce0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18, p_ZL13weight_memory_2_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_2_0_ce0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_0_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_0_ce0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_0_ce0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_ce0;
        else 
            p_ZL13weight_memory_2_0_ce0 <= p_ZL13weight_memory_2_0_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_2_0_ce0_local_assign_proc : process(ap_CS_fsm_state14, ap_block_state14_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then 
            p_ZL13weight_memory_2_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_2_0_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_ce1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_ce1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_ce1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_ce1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_ce1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_2_0_ce1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_0_ce1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_0_ce1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_0_ce1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_0_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_ce1;
        else 
            p_ZL13weight_memory_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_2_0_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_d1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_d1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_d1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_d1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_0_d1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_0_d1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_0_d1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_0_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_d1;
        else 
            p_ZL13weight_memory_2_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_2_0_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_we1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_we1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_we1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_we1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_0_we1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_0_we1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_0_we1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_0_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_0_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_0_we1;
        else 
            p_ZL13weight_memory_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_2_1_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_address0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_address0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_address0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_address0, ap_CS_fsm_state12, ap_CS_fsm_state18, zext_ln552_2_fu_2064_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_2_1_address0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_1_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_1_address0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_1_address0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_address0;
        else 
            p_ZL13weight_memory_2_1_address0 <= zext_ln552_2_fu_2064_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_2_1_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_address1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_address1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_address1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_address1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_address1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_2_1_address1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_1_address1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_1_address1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_1_address1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_1_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_address1;
        else 
            p_ZL13weight_memory_2_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_2_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_ce0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_ce0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_ce0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18, p_ZL13weight_memory_2_1_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_2_1_ce0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_1_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_1_ce0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_1_ce0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_ce0;
        else 
            p_ZL13weight_memory_2_1_ce0 <= p_ZL13weight_memory_2_1_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_2_1_ce0_local_assign_proc : process(ap_CS_fsm_state14, ap_block_state14_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then 
            p_ZL13weight_memory_2_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_2_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_2_1_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_ce1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_ce1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_ce1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_ce1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_ce1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_2_1_ce1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_2_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_1_ce1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_1_ce1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_1_ce1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_1_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_ce1;
        else 
            p_ZL13weight_memory_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_2_1_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_d1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_d1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_d1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_d1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_1_d1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_1_d1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_1_d1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_1_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_d1;
        else 
            p_ZL13weight_memory_2_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_2_1_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_we1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_we1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_we1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_we1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_2_1_we1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_2_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_2_1_we1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_2_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_2_1_we1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_2_1_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_2_1_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_2_1_we1;
        else 
            p_ZL13weight_memory_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_3_0_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_address0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_address0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_address0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_address0, ap_CS_fsm_state12, ap_CS_fsm_state18, zext_ln552_2_fu_2064_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_3_0_address0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_0_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_0_address0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_0_address0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_address0;
        else 
            p_ZL13weight_memory_3_0_address0 <= zext_ln552_2_fu_2064_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_3_0_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_address1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_address1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_address1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_address1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_address1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_3_0_address1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_0_address1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_0_address1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_0_address1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_0_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_address1;
        else 
            p_ZL13weight_memory_3_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_3_0_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_ce0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_ce0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_ce0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18, p_ZL13weight_memory_3_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_3_0_ce0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_0_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_0_ce0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_0_ce0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_ce0;
        else 
            p_ZL13weight_memory_3_0_ce0 <= p_ZL13weight_memory_3_0_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_3_0_ce0_local_assign_proc : process(ap_CS_fsm_state14, ap_block_state14_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then 
            p_ZL13weight_memory_3_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_3_0_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_ce1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_ce1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_ce1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_ce1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_ce1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_3_0_ce1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_0_ce1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_0_ce1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_0_ce1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_0_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_ce1;
        else 
            p_ZL13weight_memory_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_3_0_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_d1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_d1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_d1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_d1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_0_d1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_0_d1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_0_d1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_0_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_d1;
        else 
            p_ZL13weight_memory_3_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_3_0_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_we1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_we1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_we1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_we1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_0_we1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_0_we1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_0_we1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_0_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_0_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_0_we1;
        else 
            p_ZL13weight_memory_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_3_1_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_address0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_address0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_address0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_address0, ap_CS_fsm_state12, ap_CS_fsm_state18, zext_ln552_2_fu_2064_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_3_1_address0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_1_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_1_address0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_1_address0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_address0;
        else 
            p_ZL13weight_memory_3_1_address0 <= zext_ln552_2_fu_2064_p1(9 - 1 downto 0);
        end if; 
    end process;


    p_ZL13weight_memory_3_1_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_address1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_address1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_address1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_address1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_address1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_3_1_address1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_1_address1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_1_address1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_1_address1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_1_address1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_address1;
        else 
            p_ZL13weight_memory_3_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_3_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_ce0, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_ce0, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_ce0, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_ce0, ap_CS_fsm_state12, ap_CS_fsm_state18, p_ZL13weight_memory_3_1_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_3_1_ce0 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_1_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_1_ce0 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_1_ce0 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_ce0;
        else 
            p_ZL13weight_memory_3_1_ce0 <= p_ZL13weight_memory_3_1_ce0_local;
        end if; 
    end process;


    p_ZL13weight_memory_3_1_ce0_local_assign_proc : process(ap_CS_fsm_state14, ap_block_state14_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then 
            p_ZL13weight_memory_3_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL13weight_memory_3_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_3_1_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_ce1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_ce1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_ce1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_ce1, grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_ce1, ap_predicate_op189_call_state3, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZL13weight_memory_3_1_ce1 <= grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_p_ZL13weight_memory_3_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_1_ce1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_1_ce1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_1_ce1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_1_ce1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_ce1;
        else 
            p_ZL13weight_memory_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL13weight_memory_3_1_d1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_d1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_d1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_d1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_d1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_1_d1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_1_d1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_1_d1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_d1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_1_d1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_d1;
        else 
            p_ZL13weight_memory_3_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    p_ZL13weight_memory_3_1_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_we1, grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_we1, grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_we1, grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_we1, ap_predicate_op189_call_state3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL13weight_memory_3_1_we1 <= grp_apply_rstdp_reward_fu_1509_p_ZL13weight_memory_3_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_ZL13weight_memory_3_1_we1 <= grp_process_post_spike_aer_fu_1421_p_ZL13weight_memory_3_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZL13weight_memory_3_1_we1 <= grp_process_pre_spike_aer_fu_1333_p_ZL13weight_memory_3_1_we1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op189_call_state3 = ap_const_boolean_1))) then 
            p_ZL13weight_memory_3_1_we1 <= grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1313_p_ZL13weight_memory_3_1_we1;
        else 
            p_ZL13weight_memory_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_0_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_0_address0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_address0, ap_CS_fsm_state12, zext_ln294_fu_1763_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_0_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_0_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_0_address0;
        else 
            p_ZL15pre_eligibility_0_address0 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL15pre_eligibility_0_address1_assign_proc : process(p_ZL15pre_eligibility_0_addr_reg_2422, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_address1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_0_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_0_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_address1;
        else 
            p_ZL15pre_eligibility_0_address1 <= p_ZL15pre_eligibility_0_addr_reg_2422;
        end if; 
    end process;


    p_ZL15pre_eligibility_0_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_0_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_ce0, ap_CS_fsm_state12, p_ZL15pre_eligibility_0_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_0_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_0_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_0_ce0;
        else 
            p_ZL15pre_eligibility_0_ce0 <= p_ZL15pre_eligibility_0_ce0_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_0_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_ZL15pre_eligibility_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_0_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_ce1, ap_CS_fsm_state2, p_ZL15pre_eligibility_0_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_0_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_0_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_ce1;
        else 
            p_ZL15pre_eligibility_0_ce1 <= p_ZL15pre_eligibility_0_ce1_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_0_ce1_local_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_0_ce1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_0_d1_assign_proc : process(select_ln295_reg_2480, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_d1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_0_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_0_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_d1;
        else 
            p_ZL15pre_eligibility_0_d1 <= select_ln295_reg_2480;
        end if; 
    end process;


    p_ZL15pre_eligibility_0_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_we1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_we1, ap_CS_fsm_state2, p_ZL15pre_eligibility_0_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_0_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_0_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_0_we1;
        else 
            p_ZL15pre_eligibility_0_we1 <= (p_ZL15pre_eligibility_0_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL15pre_eligibility_0_we1_local_assign_proc : process(ap_CS_fsm_state6, learning_enable_reg_2342, and_ln483_reg_2393, tmp_reg_2397, trunc_ln294_reg_2416, ap_block_state6)
    begin
        if (((trunc_ln294_reg_2416 = ap_const_lv3_0) and (tmp_reg_2397 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_0_we1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_eligibility_0_we1_out <= p_ZL15pre_eligibility_0_we1_local;

    p_ZL15pre_eligibility_1_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_1_address0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_address0, ap_CS_fsm_state12, zext_ln294_fu_1763_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_1_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_1_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_1_address0;
        else 
            p_ZL15pre_eligibility_1_address0 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL15pre_eligibility_1_address1_assign_proc : process(p_ZL15pre_eligibility_1_addr_reg_2428, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_address1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_1_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_1_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_address1;
        else 
            p_ZL15pre_eligibility_1_address1 <= p_ZL15pre_eligibility_1_addr_reg_2428;
        end if; 
    end process;


    p_ZL15pre_eligibility_1_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_1_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_ce0, ap_CS_fsm_state12, p_ZL15pre_eligibility_1_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_1_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_1_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_1_ce0;
        else 
            p_ZL15pre_eligibility_1_ce0 <= p_ZL15pre_eligibility_1_ce0_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_1_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_ZL15pre_eligibility_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_1_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_ce1, ap_CS_fsm_state2, p_ZL15pre_eligibility_1_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_1_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_1_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_ce1;
        else 
            p_ZL15pre_eligibility_1_ce1 <= p_ZL15pre_eligibility_1_ce1_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_1_ce1_local_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_1_d1_assign_proc : process(select_ln295_reg_2480, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_d1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_1_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_1_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_d1;
        else 
            p_ZL15pre_eligibility_1_d1 <= select_ln295_reg_2480;
        end if; 
    end process;


    p_ZL15pre_eligibility_1_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_we1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_we1, ap_CS_fsm_state2, p_ZL15pre_eligibility_1_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_1_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_1_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_1_we1;
        else 
            p_ZL15pre_eligibility_1_we1 <= (p_ZL15pre_eligibility_1_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL15pre_eligibility_1_we1_local_assign_proc : process(ap_CS_fsm_state6, learning_enable_reg_2342, and_ln483_reg_2393, tmp_reg_2397, trunc_ln294_reg_2416, ap_block_state6)
    begin
        if (((trunc_ln294_reg_2416 = ap_const_lv3_1) and (tmp_reg_2397 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_1_we1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_eligibility_1_we1_out <= p_ZL15pre_eligibility_1_we1_local;

    p_ZL15pre_eligibility_2_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_2_address0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_address0, ap_CS_fsm_state12, zext_ln294_fu_1763_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_2_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_2_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_2_address0;
        else 
            p_ZL15pre_eligibility_2_address0 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL15pre_eligibility_2_address1_assign_proc : process(p_ZL15pre_eligibility_2_addr_reg_2434, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_address1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_2_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_2_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_address1;
        else 
            p_ZL15pre_eligibility_2_address1 <= p_ZL15pre_eligibility_2_addr_reg_2434;
        end if; 
    end process;


    p_ZL15pre_eligibility_2_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_2_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_ce0, ap_CS_fsm_state12, p_ZL15pre_eligibility_2_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_2_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_2_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_2_ce0;
        else 
            p_ZL15pre_eligibility_2_ce0 <= p_ZL15pre_eligibility_2_ce0_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_2_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_ZL15pre_eligibility_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_2_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_ce1, ap_CS_fsm_state2, p_ZL15pre_eligibility_2_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_2_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_2_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_ce1;
        else 
            p_ZL15pre_eligibility_2_ce1 <= p_ZL15pre_eligibility_2_ce1_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_2_ce1_local_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_2_d1_assign_proc : process(select_ln295_reg_2480, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_d1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_2_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_2_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_d1;
        else 
            p_ZL15pre_eligibility_2_d1 <= select_ln295_reg_2480;
        end if; 
    end process;


    p_ZL15pre_eligibility_2_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_we1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_we1, ap_CS_fsm_state2, p_ZL15pre_eligibility_2_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_2_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_2_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_2_we1;
        else 
            p_ZL15pre_eligibility_2_we1 <= (p_ZL15pre_eligibility_2_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL15pre_eligibility_2_we1_local_assign_proc : process(ap_CS_fsm_state6, learning_enable_reg_2342, and_ln483_reg_2393, tmp_reg_2397, trunc_ln294_reg_2416, ap_block_state6)
    begin
        if (((trunc_ln294_reg_2416 = ap_const_lv3_2) and (tmp_reg_2397 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_2_we1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_eligibility_2_we1_out <= p_ZL15pre_eligibility_2_we1_local;

    p_ZL15pre_eligibility_3_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_3_address0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_address0, ap_CS_fsm_state12, zext_ln294_fu_1763_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_3_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_3_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_3_address0;
        else 
            p_ZL15pre_eligibility_3_address0 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL15pre_eligibility_3_address1_assign_proc : process(p_ZL15pre_eligibility_3_addr_reg_2440, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_address1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_3_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_3_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_address1;
        else 
            p_ZL15pre_eligibility_3_address1 <= p_ZL15pre_eligibility_3_addr_reg_2440;
        end if; 
    end process;


    p_ZL15pre_eligibility_3_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_3_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_ce0, ap_CS_fsm_state12, p_ZL15pre_eligibility_3_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_3_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_3_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_3_ce0;
        else 
            p_ZL15pre_eligibility_3_ce0 <= p_ZL15pre_eligibility_3_ce0_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_3_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_ZL15pre_eligibility_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_3_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_ce1, ap_CS_fsm_state2, p_ZL15pre_eligibility_3_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_3_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_3_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_ce1;
        else 
            p_ZL15pre_eligibility_3_ce1 <= p_ZL15pre_eligibility_3_ce1_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_3_ce1_local_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_3_d1_assign_proc : process(select_ln295_reg_2480, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_d1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_3_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_3_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_d1;
        else 
            p_ZL15pre_eligibility_3_d1 <= select_ln295_reg_2480;
        end if; 
    end process;


    p_ZL15pre_eligibility_3_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_we1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_we1, ap_CS_fsm_state2, p_ZL15pre_eligibility_3_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_3_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_3_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_3_we1;
        else 
            p_ZL15pre_eligibility_3_we1 <= (p_ZL15pre_eligibility_3_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL15pre_eligibility_3_we1_local_assign_proc : process(ap_CS_fsm_state6, learning_enable_reg_2342, and_ln483_reg_2393, tmp_reg_2397, trunc_ln294_reg_2416, ap_block_state6)
    begin
        if (((trunc_ln294_reg_2416 = ap_const_lv3_3) and (tmp_reg_2397 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_3_we1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_eligibility_3_we1_out <= p_ZL15pre_eligibility_3_we1_local;

    p_ZL15pre_eligibility_4_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_4_address0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_address0, ap_CS_fsm_state12, zext_ln294_fu_1763_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_4_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_4_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_4_address0;
        else 
            p_ZL15pre_eligibility_4_address0 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL15pre_eligibility_4_address1_assign_proc : process(p_ZL15pre_eligibility_4_addr_reg_2446, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_address1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_4_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_4_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_address1;
        else 
            p_ZL15pre_eligibility_4_address1 <= p_ZL15pre_eligibility_4_addr_reg_2446;
        end if; 
    end process;


    p_ZL15pre_eligibility_4_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_4_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_ce0, ap_CS_fsm_state12, p_ZL15pre_eligibility_4_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_4_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_4_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_4_ce0;
        else 
            p_ZL15pre_eligibility_4_ce0 <= p_ZL15pre_eligibility_4_ce0_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_4_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_ZL15pre_eligibility_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_4_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_ce1, ap_CS_fsm_state2, p_ZL15pre_eligibility_4_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_4_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_4_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_ce1;
        else 
            p_ZL15pre_eligibility_4_ce1 <= p_ZL15pre_eligibility_4_ce1_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_4_ce1_local_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_4_ce1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_4_d1_assign_proc : process(select_ln295_reg_2480, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_d1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_4_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_4_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_d1;
        else 
            p_ZL15pre_eligibility_4_d1 <= select_ln295_reg_2480;
        end if; 
    end process;


    p_ZL15pre_eligibility_4_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_we1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_we1, ap_CS_fsm_state2, p_ZL15pre_eligibility_4_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_4_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_4_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_4_we1;
        else 
            p_ZL15pre_eligibility_4_we1 <= (p_ZL15pre_eligibility_4_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL15pre_eligibility_4_we1_local_assign_proc : process(ap_CS_fsm_state6, learning_enable_reg_2342, and_ln483_reg_2393, tmp_reg_2397, trunc_ln294_reg_2416, ap_block_state6)
    begin
        if (((trunc_ln294_reg_2416 = ap_const_lv3_4) and (tmp_reg_2397 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_4_we1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_eligibility_4_we1_out <= p_ZL15pre_eligibility_4_we1_local;

    p_ZL15pre_eligibility_5_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_5_address0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_address0, ap_CS_fsm_state12, zext_ln294_fu_1763_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_5_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_5_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_5_address0;
        else 
            p_ZL15pre_eligibility_5_address0 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL15pre_eligibility_5_address1_assign_proc : process(p_ZL15pre_eligibility_5_addr_reg_2452, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_address1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_5_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_5_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_address1;
        else 
            p_ZL15pre_eligibility_5_address1 <= p_ZL15pre_eligibility_5_addr_reg_2452;
        end if; 
    end process;


    p_ZL15pre_eligibility_5_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_5_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_ce0, ap_CS_fsm_state12, p_ZL15pre_eligibility_5_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_5_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_5_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_5_ce0;
        else 
            p_ZL15pre_eligibility_5_ce0 <= p_ZL15pre_eligibility_5_ce0_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_5_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_ZL15pre_eligibility_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_5_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_ce1, ap_CS_fsm_state2, p_ZL15pre_eligibility_5_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_5_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_5_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_ce1;
        else 
            p_ZL15pre_eligibility_5_ce1 <= p_ZL15pre_eligibility_5_ce1_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_5_ce1_local_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_5_ce1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_5_d1_assign_proc : process(select_ln295_reg_2480, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_d1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_5_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_5_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_d1;
        else 
            p_ZL15pre_eligibility_5_d1 <= select_ln295_reg_2480;
        end if; 
    end process;


    p_ZL15pre_eligibility_5_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_we1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_we1, ap_CS_fsm_state2, p_ZL15pre_eligibility_5_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_5_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_5_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_5_we1;
        else 
            p_ZL15pre_eligibility_5_we1 <= (p_ZL15pre_eligibility_5_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL15pre_eligibility_5_we1_local_assign_proc : process(ap_CS_fsm_state6, learning_enable_reg_2342, and_ln483_reg_2393, tmp_reg_2397, trunc_ln294_reg_2416, ap_block_state6)
    begin
        if (((trunc_ln294_reg_2416 = ap_const_lv3_5) and (tmp_reg_2397 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_5_we1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_eligibility_5_we1_out <= p_ZL15pre_eligibility_5_we1_local;

    p_ZL15pre_eligibility_6_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_6_address0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_address0, ap_CS_fsm_state12, zext_ln294_fu_1763_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_6_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_6_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_6_address0;
        else 
            p_ZL15pre_eligibility_6_address0 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL15pre_eligibility_6_address1_assign_proc : process(p_ZL15pre_eligibility_6_addr_reg_2458, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_address1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_6_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_6_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_address1;
        else 
            p_ZL15pre_eligibility_6_address1 <= p_ZL15pre_eligibility_6_addr_reg_2458;
        end if; 
    end process;


    p_ZL15pre_eligibility_6_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_6_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_ce0, ap_CS_fsm_state12, p_ZL15pre_eligibility_6_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_6_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_6_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_6_ce0;
        else 
            p_ZL15pre_eligibility_6_ce0 <= p_ZL15pre_eligibility_6_ce0_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_6_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_ZL15pre_eligibility_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_6_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_ce1, ap_CS_fsm_state2, p_ZL15pre_eligibility_6_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_6_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_6_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_ce1;
        else 
            p_ZL15pre_eligibility_6_ce1 <= p_ZL15pre_eligibility_6_ce1_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_6_ce1_local_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_6_ce1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_6_d1_assign_proc : process(select_ln295_reg_2480, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_d1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_6_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_6_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_d1;
        else 
            p_ZL15pre_eligibility_6_d1 <= select_ln295_reg_2480;
        end if; 
    end process;


    p_ZL15pre_eligibility_6_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_we1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_we1, ap_CS_fsm_state2, p_ZL15pre_eligibility_6_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_6_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_6_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_6_we1;
        else 
            p_ZL15pre_eligibility_6_we1 <= (p_ZL15pre_eligibility_6_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL15pre_eligibility_6_we1_local_assign_proc : process(ap_CS_fsm_state6, learning_enable_reg_2342, and_ln483_reg_2393, tmp_reg_2397, trunc_ln294_reg_2416, ap_block_state6)
    begin
        if (((trunc_ln294_reg_2416 = ap_const_lv3_6) and (tmp_reg_2397 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_6_we1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_eligibility_6_we1_out <= p_ZL15pre_eligibility_6_we1_local;

    p_ZL15pre_eligibility_7_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_7_address0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_address0, ap_CS_fsm_state12, zext_ln294_fu_1763_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_7_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_7_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_7_address0;
        else 
            p_ZL15pre_eligibility_7_address0 <= zext_ln294_fu_1763_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL15pre_eligibility_7_address1_assign_proc : process(p_ZL15pre_eligibility_7_addr_reg_2464, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_address1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_7_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_7_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_address1;
        else 
            p_ZL15pre_eligibility_7_address1 <= p_ZL15pre_eligibility_7_addr_reg_2464;
        end if; 
    end process;


    p_ZL15pre_eligibility_7_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_7_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_ce0, ap_CS_fsm_state12, p_ZL15pre_eligibility_7_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_7_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL15pre_eligibility_7_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL15pre_eligibility_7_ce0;
        else 
            p_ZL15pre_eligibility_7_ce0 <= p_ZL15pre_eligibility_7_ce0_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_7_ce0_local_assign_proc : process(ap_CS_fsm_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_ZL15pre_eligibility_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_7_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_ce1, ap_CS_fsm_state2, p_ZL15pre_eligibility_7_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_7_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_7_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_ce1;
        else 
            p_ZL15pre_eligibility_7_ce1 <= p_ZL15pre_eligibility_7_ce1_local;
        end if; 
    end process;


    p_ZL15pre_eligibility_7_ce1_local_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_7_ce1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL15pre_eligibility_7_d1_assign_proc : process(select_ln295_reg_2480, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_d1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_7_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_7_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_d1;
        else 
            p_ZL15pre_eligibility_7_d1 <= select_ln295_reg_2480;
        end if; 
    end process;


    p_ZL15pre_eligibility_7_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_we1, grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_we1, ap_CS_fsm_state2, p_ZL15pre_eligibility_7_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL15pre_eligibility_7_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL15pre_eligibility_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL15pre_eligibility_7_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL15pre_eligibility_7_we1;
        else 
            p_ZL15pre_eligibility_7_we1 <= (p_ZL15pre_eligibility_7_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL15pre_eligibility_7_we1_local_assign_proc : process(ap_CS_fsm_state6, learning_enable_reg_2342, and_ln483_reg_2393, tmp_reg_2397, trunc_ln294_reg_2416, ap_block_state6)
    begin
        if (((trunc_ln294_reg_2416 = ap_const_lv3_7) and (tmp_reg_2397 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_reg_2393) and (ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            p_ZL15pre_eligibility_7_we1_local <= ap_const_logic_1;
        else 
            p_ZL15pre_eligibility_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL15pre_eligibility_7_we1_out <= p_ZL15pre_eligibility_7_we1_local;

    p_ZL16post_eligibility_0_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_0_address0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_address0, ap_CS_fsm_state12, zext_ln301_fu_1911_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_0_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_0_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_0_address0;
        else 
            p_ZL16post_eligibility_0_address0 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL16post_eligibility_0_address1_assign_proc : process(p_ZL16post_eligibility_0_addr_reg_2512, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_address1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_0_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_0_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_address1;
        else 
            p_ZL16post_eligibility_0_address1 <= p_ZL16post_eligibility_0_addr_reg_2512;
        end if; 
    end process;


    p_ZL16post_eligibility_0_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_0_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_ce0, ap_CS_fsm_state12, p_ZL16post_eligibility_0_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_0_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_0_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_0_ce0;
        else 
            p_ZL16post_eligibility_0_ce0 <= p_ZL16post_eligibility_0_ce0_local;
        end if; 
    end process;


    p_ZL16post_eligibility_0_ce0_local_assign_proc : process(ap_CS_fsm_state7, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_eligibility_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_0_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_ce1, ap_CS_fsm_state2, p_ZL16post_eligibility_0_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_0_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_0_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_ce1;
        else 
            p_ZL16post_eligibility_0_ce1 <= p_ZL16post_eligibility_0_ce1_local;
        end if; 
    end process;


    p_ZL16post_eligibility_0_ce1_local_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZL16post_eligibility_0_ce1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_0_d1_assign_proc : process(select_ln302_reg_2565, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_d1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_0_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_0_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_d1;
        else 
            p_ZL16post_eligibility_0_d1 <= select_ln302_reg_2565;
        end if; 
    end process;


    p_ZL16post_eligibility_0_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_we1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_we1, ap_CS_fsm_state2, p_ZL16post_eligibility_0_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_0_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_0_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_0_we1;
        else 
            p_ZL16post_eligibility_0_we1 <= (p_ZL16post_eligibility_0_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL16post_eligibility_0_we1_local_assign_proc : process(spike_out_valid_read_reg_2297, learning_enable_reg_2342, tmp_5_reg_2492, trunc_ln301_reg_2506, ap_CS_fsm_state10)
    begin
        if (((trunc_ln301_reg_2506 = ap_const_lv3_0) and (tmp_5_reg_2492 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            p_ZL16post_eligibility_0_we1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_eligibility_0_we1_out <= p_ZL16post_eligibility_0_we1_local;

    p_ZL16post_eligibility_1_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_1_address0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_address0, ap_CS_fsm_state12, zext_ln301_fu_1911_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_1_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_1_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_1_address0;
        else 
            p_ZL16post_eligibility_1_address0 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL16post_eligibility_1_address1_assign_proc : process(p_ZL16post_eligibility_1_addr_reg_2518, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_address1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_1_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_1_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_address1;
        else 
            p_ZL16post_eligibility_1_address1 <= p_ZL16post_eligibility_1_addr_reg_2518;
        end if; 
    end process;


    p_ZL16post_eligibility_1_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_1_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_ce0, ap_CS_fsm_state12, p_ZL16post_eligibility_1_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_1_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_1_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_1_ce0;
        else 
            p_ZL16post_eligibility_1_ce0 <= p_ZL16post_eligibility_1_ce0_local;
        end if; 
    end process;


    p_ZL16post_eligibility_1_ce0_local_assign_proc : process(ap_CS_fsm_state7, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_eligibility_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_1_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_ce1, ap_CS_fsm_state2, p_ZL16post_eligibility_1_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_1_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_1_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_ce1;
        else 
            p_ZL16post_eligibility_1_ce1 <= p_ZL16post_eligibility_1_ce1_local;
        end if; 
    end process;


    p_ZL16post_eligibility_1_ce1_local_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZL16post_eligibility_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_1_d1_assign_proc : process(select_ln302_reg_2565, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_d1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_1_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_1_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_d1;
        else 
            p_ZL16post_eligibility_1_d1 <= select_ln302_reg_2565;
        end if; 
    end process;


    p_ZL16post_eligibility_1_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_we1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_we1, ap_CS_fsm_state2, p_ZL16post_eligibility_1_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_1_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_1_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_1_we1;
        else 
            p_ZL16post_eligibility_1_we1 <= (p_ZL16post_eligibility_1_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL16post_eligibility_1_we1_local_assign_proc : process(spike_out_valid_read_reg_2297, learning_enable_reg_2342, tmp_5_reg_2492, trunc_ln301_reg_2506, ap_CS_fsm_state10)
    begin
        if (((trunc_ln301_reg_2506 = ap_const_lv3_1) and (tmp_5_reg_2492 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            p_ZL16post_eligibility_1_we1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_eligibility_1_we1_out <= p_ZL16post_eligibility_1_we1_local;

    p_ZL16post_eligibility_2_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_2_address0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_address0, ap_CS_fsm_state12, zext_ln301_fu_1911_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_2_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_2_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_2_address0;
        else 
            p_ZL16post_eligibility_2_address0 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL16post_eligibility_2_address1_assign_proc : process(p_ZL16post_eligibility_2_addr_reg_2524, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_address1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_2_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_2_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_address1;
        else 
            p_ZL16post_eligibility_2_address1 <= p_ZL16post_eligibility_2_addr_reg_2524;
        end if; 
    end process;


    p_ZL16post_eligibility_2_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_2_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_ce0, ap_CS_fsm_state12, p_ZL16post_eligibility_2_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_2_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_2_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_2_ce0;
        else 
            p_ZL16post_eligibility_2_ce0 <= p_ZL16post_eligibility_2_ce0_local;
        end if; 
    end process;


    p_ZL16post_eligibility_2_ce0_local_assign_proc : process(ap_CS_fsm_state7, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_eligibility_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_2_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_ce1, ap_CS_fsm_state2, p_ZL16post_eligibility_2_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_2_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_2_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_ce1;
        else 
            p_ZL16post_eligibility_2_ce1 <= p_ZL16post_eligibility_2_ce1_local;
        end if; 
    end process;


    p_ZL16post_eligibility_2_ce1_local_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZL16post_eligibility_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_2_d1_assign_proc : process(select_ln302_reg_2565, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_d1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_2_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_2_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_d1;
        else 
            p_ZL16post_eligibility_2_d1 <= select_ln302_reg_2565;
        end if; 
    end process;


    p_ZL16post_eligibility_2_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_we1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_we1, ap_CS_fsm_state2, p_ZL16post_eligibility_2_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_2_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_2_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_2_we1;
        else 
            p_ZL16post_eligibility_2_we1 <= (p_ZL16post_eligibility_2_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL16post_eligibility_2_we1_local_assign_proc : process(spike_out_valid_read_reg_2297, learning_enable_reg_2342, tmp_5_reg_2492, trunc_ln301_reg_2506, ap_CS_fsm_state10)
    begin
        if (((trunc_ln301_reg_2506 = ap_const_lv3_2) and (tmp_5_reg_2492 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            p_ZL16post_eligibility_2_we1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_eligibility_2_we1_out <= p_ZL16post_eligibility_2_we1_local;

    p_ZL16post_eligibility_3_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_3_address0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_address0, ap_CS_fsm_state12, zext_ln301_fu_1911_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_3_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_3_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_3_address0;
        else 
            p_ZL16post_eligibility_3_address0 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL16post_eligibility_3_address1_assign_proc : process(p_ZL16post_eligibility_3_addr_reg_2530, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_address1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_3_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_3_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_address1;
        else 
            p_ZL16post_eligibility_3_address1 <= p_ZL16post_eligibility_3_addr_reg_2530;
        end if; 
    end process;


    p_ZL16post_eligibility_3_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_3_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_ce0, ap_CS_fsm_state12, p_ZL16post_eligibility_3_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_3_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_3_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_3_ce0;
        else 
            p_ZL16post_eligibility_3_ce0 <= p_ZL16post_eligibility_3_ce0_local;
        end if; 
    end process;


    p_ZL16post_eligibility_3_ce0_local_assign_proc : process(ap_CS_fsm_state7, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_eligibility_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_3_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_ce1, ap_CS_fsm_state2, p_ZL16post_eligibility_3_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_3_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_3_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_ce1;
        else 
            p_ZL16post_eligibility_3_ce1 <= p_ZL16post_eligibility_3_ce1_local;
        end if; 
    end process;


    p_ZL16post_eligibility_3_ce1_local_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZL16post_eligibility_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_3_d1_assign_proc : process(select_ln302_reg_2565, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_d1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_3_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_3_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_d1;
        else 
            p_ZL16post_eligibility_3_d1 <= select_ln302_reg_2565;
        end if; 
    end process;


    p_ZL16post_eligibility_3_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_we1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_we1, ap_CS_fsm_state2, p_ZL16post_eligibility_3_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_3_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_3_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_3_we1;
        else 
            p_ZL16post_eligibility_3_we1 <= (p_ZL16post_eligibility_3_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL16post_eligibility_3_we1_local_assign_proc : process(spike_out_valid_read_reg_2297, learning_enable_reg_2342, tmp_5_reg_2492, trunc_ln301_reg_2506, ap_CS_fsm_state10)
    begin
        if (((trunc_ln301_reg_2506 = ap_const_lv3_3) and (tmp_5_reg_2492 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            p_ZL16post_eligibility_3_we1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_eligibility_3_we1_out <= p_ZL16post_eligibility_3_we1_local;

    p_ZL16post_eligibility_4_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_4_address0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_address0, ap_CS_fsm_state12, zext_ln301_fu_1911_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_4_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_4_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_4_address0;
        else 
            p_ZL16post_eligibility_4_address0 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL16post_eligibility_4_address1_assign_proc : process(p_ZL16post_eligibility_4_addr_reg_2536, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_address1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_4_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_4_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_address1;
        else 
            p_ZL16post_eligibility_4_address1 <= p_ZL16post_eligibility_4_addr_reg_2536;
        end if; 
    end process;


    p_ZL16post_eligibility_4_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_4_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_ce0, ap_CS_fsm_state12, p_ZL16post_eligibility_4_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_4_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_4_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_4_ce0;
        else 
            p_ZL16post_eligibility_4_ce0 <= p_ZL16post_eligibility_4_ce0_local;
        end if; 
    end process;


    p_ZL16post_eligibility_4_ce0_local_assign_proc : process(ap_CS_fsm_state7, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_eligibility_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_4_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_ce1, ap_CS_fsm_state2, p_ZL16post_eligibility_4_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_4_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_4_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_ce1;
        else 
            p_ZL16post_eligibility_4_ce1 <= p_ZL16post_eligibility_4_ce1_local;
        end if; 
    end process;


    p_ZL16post_eligibility_4_ce1_local_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZL16post_eligibility_4_ce1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_4_d1_assign_proc : process(select_ln302_reg_2565, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_d1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_4_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_4_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_d1;
        else 
            p_ZL16post_eligibility_4_d1 <= select_ln302_reg_2565;
        end if; 
    end process;


    p_ZL16post_eligibility_4_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_we1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_we1, ap_CS_fsm_state2, p_ZL16post_eligibility_4_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_4_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_4_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_4_we1;
        else 
            p_ZL16post_eligibility_4_we1 <= (p_ZL16post_eligibility_4_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL16post_eligibility_4_we1_local_assign_proc : process(spike_out_valid_read_reg_2297, learning_enable_reg_2342, tmp_5_reg_2492, trunc_ln301_reg_2506, ap_CS_fsm_state10)
    begin
        if (((trunc_ln301_reg_2506 = ap_const_lv3_4) and (tmp_5_reg_2492 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            p_ZL16post_eligibility_4_we1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_eligibility_4_we1_out <= p_ZL16post_eligibility_4_we1_local;

    p_ZL16post_eligibility_5_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_5_address0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_address0, ap_CS_fsm_state12, zext_ln301_fu_1911_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_5_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_5_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_5_address0;
        else 
            p_ZL16post_eligibility_5_address0 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL16post_eligibility_5_address1_assign_proc : process(p_ZL16post_eligibility_5_addr_reg_2542, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_address1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_5_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_5_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_address1;
        else 
            p_ZL16post_eligibility_5_address1 <= p_ZL16post_eligibility_5_addr_reg_2542;
        end if; 
    end process;


    p_ZL16post_eligibility_5_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_5_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_ce0, ap_CS_fsm_state12, p_ZL16post_eligibility_5_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_5_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_5_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_5_ce0;
        else 
            p_ZL16post_eligibility_5_ce0 <= p_ZL16post_eligibility_5_ce0_local;
        end if; 
    end process;


    p_ZL16post_eligibility_5_ce0_local_assign_proc : process(ap_CS_fsm_state7, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_eligibility_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_5_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_ce1, ap_CS_fsm_state2, p_ZL16post_eligibility_5_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_5_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_5_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_ce1;
        else 
            p_ZL16post_eligibility_5_ce1 <= p_ZL16post_eligibility_5_ce1_local;
        end if; 
    end process;


    p_ZL16post_eligibility_5_ce1_local_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZL16post_eligibility_5_ce1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_5_d1_assign_proc : process(select_ln302_reg_2565, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_d1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_5_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_5_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_d1;
        else 
            p_ZL16post_eligibility_5_d1 <= select_ln302_reg_2565;
        end if; 
    end process;


    p_ZL16post_eligibility_5_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_we1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_we1, ap_CS_fsm_state2, p_ZL16post_eligibility_5_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_5_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_5_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_5_we1;
        else 
            p_ZL16post_eligibility_5_we1 <= (p_ZL16post_eligibility_5_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL16post_eligibility_5_we1_local_assign_proc : process(spike_out_valid_read_reg_2297, learning_enable_reg_2342, tmp_5_reg_2492, trunc_ln301_reg_2506, ap_CS_fsm_state10)
    begin
        if (((trunc_ln301_reg_2506 = ap_const_lv3_5) and (tmp_5_reg_2492 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            p_ZL16post_eligibility_5_we1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_eligibility_5_we1_out <= p_ZL16post_eligibility_5_we1_local;

    p_ZL16post_eligibility_6_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_6_address0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_address0, ap_CS_fsm_state12, zext_ln301_fu_1911_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_6_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_6_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_6_address0;
        else 
            p_ZL16post_eligibility_6_address0 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL16post_eligibility_6_address1_assign_proc : process(p_ZL16post_eligibility_6_addr_reg_2548, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_address1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_6_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_6_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_address1;
        else 
            p_ZL16post_eligibility_6_address1 <= p_ZL16post_eligibility_6_addr_reg_2548;
        end if; 
    end process;


    p_ZL16post_eligibility_6_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_6_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_ce0, ap_CS_fsm_state12, p_ZL16post_eligibility_6_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_6_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_6_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_6_ce0;
        else 
            p_ZL16post_eligibility_6_ce0 <= p_ZL16post_eligibility_6_ce0_local;
        end if; 
    end process;


    p_ZL16post_eligibility_6_ce0_local_assign_proc : process(ap_CS_fsm_state7, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_eligibility_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_6_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_ce1, ap_CS_fsm_state2, p_ZL16post_eligibility_6_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_6_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_6_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_ce1;
        else 
            p_ZL16post_eligibility_6_ce1 <= p_ZL16post_eligibility_6_ce1_local;
        end if; 
    end process;


    p_ZL16post_eligibility_6_ce1_local_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZL16post_eligibility_6_ce1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_6_d1_assign_proc : process(select_ln302_reg_2565, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_d1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_6_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_6_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_d1;
        else 
            p_ZL16post_eligibility_6_d1 <= select_ln302_reg_2565;
        end if; 
    end process;


    p_ZL16post_eligibility_6_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_we1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_we1, ap_CS_fsm_state2, p_ZL16post_eligibility_6_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_6_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_6_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_6_we1;
        else 
            p_ZL16post_eligibility_6_we1 <= (p_ZL16post_eligibility_6_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL16post_eligibility_6_we1_local_assign_proc : process(spike_out_valid_read_reg_2297, learning_enable_reg_2342, tmp_5_reg_2492, trunc_ln301_reg_2506, ap_CS_fsm_state10)
    begin
        if (((trunc_ln301_reg_2506 = ap_const_lv3_6) and (tmp_5_reg_2492 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            p_ZL16post_eligibility_6_we1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_eligibility_6_we1_out <= p_ZL16post_eligibility_6_we1_local;

    p_ZL16post_eligibility_7_address0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_7_address0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_address0, ap_CS_fsm_state12, zext_ln301_fu_1911_p1)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_7_address0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_7_address0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_7_address0;
        else 
            p_ZL16post_eligibility_7_address0 <= zext_ln301_fu_1911_p1(3 - 1 downto 0);
        end if; 
    end process;


    p_ZL16post_eligibility_7_address1_assign_proc : process(p_ZL16post_eligibility_7_addr_reg_2554, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_address1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_address1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_7_address1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_7_address1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_address1;
        else 
            p_ZL16post_eligibility_7_address1 <= p_ZL16post_eligibility_7_addr_reg_2554;
        end if; 
    end process;


    p_ZL16post_eligibility_7_ce0_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_7_ce0, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_ce0, ap_CS_fsm_state12, p_ZL16post_eligibility_7_ce0_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_7_ce0 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_ZL16post_eligibility_7_ce0 <= grp_apply_rstdp_reward_fu_1509_p_ZL16post_eligibility_7_ce0;
        else 
            p_ZL16post_eligibility_7_ce0 <= p_ZL16post_eligibility_7_ce0_local;
        end if; 
    end process;


    p_ZL16post_eligibility_7_ce0_local_assign_proc : process(ap_CS_fsm_state7, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((m_axis_spikes_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            p_ZL16post_eligibility_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_7_ce1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_ce1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_ce1, ap_CS_fsm_state2, p_ZL16post_eligibility_7_ce1_local)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_7_ce1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_7_ce1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_ce1;
        else 
            p_ZL16post_eligibility_7_ce1 <= p_ZL16post_eligibility_7_ce1_local;
        end if; 
    end process;


    p_ZL16post_eligibility_7_ce1_local_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            p_ZL16post_eligibility_7_ce1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL16post_eligibility_7_d1_assign_proc : process(select_ln302_reg_2565, and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_d1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_d1, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_7_d1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_7_d1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_d1;
        else 
            p_ZL16post_eligibility_7_d1 <= select_ln302_reg_2565;
        end if; 
    end process;


    p_ZL16post_eligibility_7_we1_assign_proc : process(and_ln536_reg_2577, ap_CS_fsm_state14, grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_we1, grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_we1, ap_CS_fsm_state2, p_ZL16post_eligibility_7_we1_out)
    begin
        if (((ap_const_lv1_1 = and_ln536_reg_2577) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            p_ZL16post_eligibility_7_we1 <= grp_decay_eligibility_traces_fu_1562_p_ZL16post_eligibility_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ZL16post_eligibility_7_we1 <= grp_snn_top_hls_Pipeline_RESET_ELIG_fu_1209_p_ZL16post_eligibility_7_we1;
        else 
            p_ZL16post_eligibility_7_we1 <= (p_ZL16post_eligibility_7_we1_out or ap_const_logic_0);
        end if; 
    end process;


    p_ZL16post_eligibility_7_we1_local_assign_proc : process(spike_out_valid_read_reg_2297, learning_enable_reg_2342, tmp_5_reg_2492, trunc_ln301_reg_2506, ap_CS_fsm_state10)
    begin
        if (((trunc_ln301_reg_2506 = ap_const_lv3_7) and (tmp_5_reg_2492 = ap_const_lv1_1) and (learning_enable_reg_2342 = ap_const_lv1_1) and (spike_out_valid_read_reg_2297 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            p_ZL16post_eligibility_7_we1_local <= ap_const_logic_1;
        else 
            p_ZL16post_eligibility_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_eligibility_7_we1_out <= p_ZL16post_eligibility_7_we1_local;

    post_traces_last_spike_time_0_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_0_address0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_0_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_0_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_0_address0;
        else 
            post_traces_last_spike_time_0_address0 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_0_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_address1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_0_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_0_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_address1;
        else 
            post_traces_last_spike_time_0_address1 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_0_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_0_ce0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_0_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_0_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_0_ce0;
        else 
            post_traces_last_spike_time_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_0_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_ce1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_0_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_0_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_ce1;
        else 
            post_traces_last_spike_time_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_0_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_d1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_0_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_0_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_d1;
        else 
            post_traces_last_spike_time_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    post_traces_last_spike_time_0_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_we1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_0_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_0_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_0_we1;
        else 
            post_traces_last_spike_time_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_1_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_1_address0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_1_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_1_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_1_address0;
        else 
            post_traces_last_spike_time_1_address0 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_1_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_address1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_1_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_1_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_address1;
        else 
            post_traces_last_spike_time_1_address1 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_1_ce0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_1_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_1_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_1_ce0;
        else 
            post_traces_last_spike_time_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_1_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_ce1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_1_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_1_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_ce1;
        else 
            post_traces_last_spike_time_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_1_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_d1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_1_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_1_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_d1;
        else 
            post_traces_last_spike_time_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    post_traces_last_spike_time_1_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_we1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_1_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_1_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_1_we1;
        else 
            post_traces_last_spike_time_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_2_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_2_address0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_2_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_2_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_2_address0;
        else 
            post_traces_last_spike_time_2_address0 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_2_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_address1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_2_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_2_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_address1;
        else 
            post_traces_last_spike_time_2_address1 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_2_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_2_ce0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_2_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_2_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_2_ce0;
        else 
            post_traces_last_spike_time_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_2_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_ce1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_2_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_2_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_ce1;
        else 
            post_traces_last_spike_time_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_2_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_d1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_2_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_2_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_d1;
        else 
            post_traces_last_spike_time_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    post_traces_last_spike_time_2_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_we1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_2_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_2_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_2_we1;
        else 
            post_traces_last_spike_time_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_3_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_3_address0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_3_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_3_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_3_address0;
        else 
            post_traces_last_spike_time_3_address0 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_3_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_address1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_3_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_3_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_address1;
        else 
            post_traces_last_spike_time_3_address1 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_3_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_3_ce0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_3_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_3_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_3_ce0;
        else 
            post_traces_last_spike_time_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_3_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_ce1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_3_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_3_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_ce1;
        else 
            post_traces_last_spike_time_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_3_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_d1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_3_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_3_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_d1;
        else 
            post_traces_last_spike_time_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    post_traces_last_spike_time_3_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_we1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_3_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_3_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_3_we1;
        else 
            post_traces_last_spike_time_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_4_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_4_address0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_4_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_4_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_4_address0;
        else 
            post_traces_last_spike_time_4_address0 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_4_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_address1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_4_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_4_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_address1;
        else 
            post_traces_last_spike_time_4_address1 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_4_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_4_ce0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_4_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_4_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_4_ce0;
        else 
            post_traces_last_spike_time_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_4_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_ce1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_4_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_4_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_ce1;
        else 
            post_traces_last_spike_time_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_4_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_d1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_4_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_4_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_d1;
        else 
            post_traces_last_spike_time_4_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    post_traces_last_spike_time_4_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_we1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_4_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_4_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_4_we1;
        else 
            post_traces_last_spike_time_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_5_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_5_address0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_5_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_5_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_5_address0;
        else 
            post_traces_last_spike_time_5_address0 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_5_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_address1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_5_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_5_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_address1;
        else 
            post_traces_last_spike_time_5_address1 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_5_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_5_ce0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_5_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_5_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_5_ce0;
        else 
            post_traces_last_spike_time_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_5_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_ce1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_5_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_5_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_ce1;
        else 
            post_traces_last_spike_time_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_5_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_d1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_5_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_5_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_d1;
        else 
            post_traces_last_spike_time_5_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    post_traces_last_spike_time_5_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_we1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_5_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_5_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_5_we1;
        else 
            post_traces_last_spike_time_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_6_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_6_address0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_6_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_6_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_6_address0;
        else 
            post_traces_last_spike_time_6_address0 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_6_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_address1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_6_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_6_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_address1;
        else 
            post_traces_last_spike_time_6_address1 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_6_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_6_ce0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_6_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_6_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_6_ce0;
        else 
            post_traces_last_spike_time_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_6_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_ce1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_6_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_6_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_ce1;
        else 
            post_traces_last_spike_time_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_6_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_d1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_6_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_6_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_d1;
        else 
            post_traces_last_spike_time_6_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    post_traces_last_spike_time_6_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_we1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_6_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_6_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_6_we1;
        else 
            post_traces_last_spike_time_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_7_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_7_address0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_7_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_7_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_7_address0;
        else 
            post_traces_last_spike_time_7_address0 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_7_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_address1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_7_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_7_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_address1;
        else 
            post_traces_last_spike_time_7_address1 <= "XXX";
        end if; 
    end process;


    post_traces_last_spike_time_7_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_7_ce0, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_7_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_last_spike_time_7_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_last_spike_time_7_ce0;
        else 
            post_traces_last_spike_time_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_7_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_ce1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_7_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_7_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_ce1;
        else 
            post_traces_last_spike_time_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_last_spike_time_7_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_d1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_7_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_7_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_d1;
        else 
            post_traces_last_spike_time_7_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    post_traces_last_spike_time_7_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_we1, grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_last_spike_time_7_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_last_spike_time_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_last_spike_time_7_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_last_spike_time_7_we1;
        else 
            post_traces_last_spike_time_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_0_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_0_address0, grp_process_post_spike_aer_fu_1421_post_traces_trace_0_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_0_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_0_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_0_address0;
        else 
            post_traces_trace_0_address0 <= "XXX";
        end if; 
    end process;


    post_traces_trace_0_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_address1, grp_process_post_spike_aer_fu_1421_post_traces_trace_0_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_0_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_0_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_address1;
        else 
            post_traces_trace_0_address1 <= "XXX";
        end if; 
    end process;


    post_traces_trace_0_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_0_ce0, grp_process_post_spike_aer_fu_1421_post_traces_trace_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_0_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_0_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_0_ce0;
        else 
            post_traces_trace_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_0_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_ce1, grp_process_post_spike_aer_fu_1421_post_traces_trace_0_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_0_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_0_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_ce1;
        else 
            post_traces_trace_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_0_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_d1, grp_process_post_spike_aer_fu_1421_post_traces_trace_0_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_0_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_0_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_d1;
        else 
            post_traces_trace_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    post_traces_trace_0_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_we1, grp_process_post_spike_aer_fu_1421_post_traces_trace_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_0_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_0_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_0_we1;
        else 
            post_traces_trace_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_1_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_1_address0, grp_process_post_spike_aer_fu_1421_post_traces_trace_1_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_1_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_1_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_1_address0;
        else 
            post_traces_trace_1_address0 <= "XXX";
        end if; 
    end process;


    post_traces_trace_1_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_address1, grp_process_post_spike_aer_fu_1421_post_traces_trace_1_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_1_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_1_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_address1;
        else 
            post_traces_trace_1_address1 <= "XXX";
        end if; 
    end process;


    post_traces_trace_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_1_ce0, grp_process_post_spike_aer_fu_1421_post_traces_trace_1_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_1_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_1_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_1_ce0;
        else 
            post_traces_trace_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_1_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_ce1, grp_process_post_spike_aer_fu_1421_post_traces_trace_1_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_1_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_1_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_ce1;
        else 
            post_traces_trace_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_1_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_d1, grp_process_post_spike_aer_fu_1421_post_traces_trace_1_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_1_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_1_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_d1;
        else 
            post_traces_trace_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    post_traces_trace_1_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_we1, grp_process_post_spike_aer_fu_1421_post_traces_trace_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_1_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_1_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_1_we1;
        else 
            post_traces_trace_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_2_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_2_address0, grp_process_post_spike_aer_fu_1421_post_traces_trace_2_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_2_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_2_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_2_address0;
        else 
            post_traces_trace_2_address0 <= "XXX";
        end if; 
    end process;


    post_traces_trace_2_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_address1, grp_process_post_spike_aer_fu_1421_post_traces_trace_2_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_2_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_2_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_address1;
        else 
            post_traces_trace_2_address1 <= "XXX";
        end if; 
    end process;


    post_traces_trace_2_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_2_ce0, grp_process_post_spike_aer_fu_1421_post_traces_trace_2_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_2_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_2_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_2_ce0;
        else 
            post_traces_trace_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_2_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_ce1, grp_process_post_spike_aer_fu_1421_post_traces_trace_2_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_2_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_2_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_ce1;
        else 
            post_traces_trace_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_2_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_d1, grp_process_post_spike_aer_fu_1421_post_traces_trace_2_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_2_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_2_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_d1;
        else 
            post_traces_trace_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    post_traces_trace_2_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_we1, grp_process_post_spike_aer_fu_1421_post_traces_trace_2_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_2_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_2_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_2_we1;
        else 
            post_traces_trace_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_3_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_3_address0, grp_process_post_spike_aer_fu_1421_post_traces_trace_3_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_3_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_3_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_3_address0;
        else 
            post_traces_trace_3_address0 <= "XXX";
        end if; 
    end process;


    post_traces_trace_3_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_address1, grp_process_post_spike_aer_fu_1421_post_traces_trace_3_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_3_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_3_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_address1;
        else 
            post_traces_trace_3_address1 <= "XXX";
        end if; 
    end process;


    post_traces_trace_3_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_3_ce0, grp_process_post_spike_aer_fu_1421_post_traces_trace_3_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_3_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_3_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_3_ce0;
        else 
            post_traces_trace_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_3_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_ce1, grp_process_post_spike_aer_fu_1421_post_traces_trace_3_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_3_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_3_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_ce1;
        else 
            post_traces_trace_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_3_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_d1, grp_process_post_spike_aer_fu_1421_post_traces_trace_3_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_3_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_3_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_d1;
        else 
            post_traces_trace_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    post_traces_trace_3_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_we1, grp_process_post_spike_aer_fu_1421_post_traces_trace_3_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_3_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_3_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_3_we1;
        else 
            post_traces_trace_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_4_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_4_address0, grp_process_post_spike_aer_fu_1421_post_traces_trace_4_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_4_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_4_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_4_address0;
        else 
            post_traces_trace_4_address0 <= "XXX";
        end if; 
    end process;


    post_traces_trace_4_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_address1, grp_process_post_spike_aer_fu_1421_post_traces_trace_4_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_4_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_4_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_address1;
        else 
            post_traces_trace_4_address1 <= "XXX";
        end if; 
    end process;


    post_traces_trace_4_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_4_ce0, grp_process_post_spike_aer_fu_1421_post_traces_trace_4_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_4_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_4_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_4_ce0;
        else 
            post_traces_trace_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_4_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_ce1, grp_process_post_spike_aer_fu_1421_post_traces_trace_4_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_4_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_4_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_ce1;
        else 
            post_traces_trace_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_4_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_d1, grp_process_post_spike_aer_fu_1421_post_traces_trace_4_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_4_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_4_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_d1;
        else 
            post_traces_trace_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    post_traces_trace_4_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_we1, grp_process_post_spike_aer_fu_1421_post_traces_trace_4_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_4_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_4_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_4_we1;
        else 
            post_traces_trace_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_5_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_5_address0, grp_process_post_spike_aer_fu_1421_post_traces_trace_5_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_5_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_5_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_5_address0;
        else 
            post_traces_trace_5_address0 <= "XXX";
        end if; 
    end process;


    post_traces_trace_5_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_address1, grp_process_post_spike_aer_fu_1421_post_traces_trace_5_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_5_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_5_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_address1;
        else 
            post_traces_trace_5_address1 <= "XXX";
        end if; 
    end process;


    post_traces_trace_5_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_5_ce0, grp_process_post_spike_aer_fu_1421_post_traces_trace_5_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_5_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_5_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_5_ce0;
        else 
            post_traces_trace_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_5_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_ce1, grp_process_post_spike_aer_fu_1421_post_traces_trace_5_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_5_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_5_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_ce1;
        else 
            post_traces_trace_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_5_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_d1, grp_process_post_spike_aer_fu_1421_post_traces_trace_5_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_5_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_5_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_d1;
        else 
            post_traces_trace_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    post_traces_trace_5_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_we1, grp_process_post_spike_aer_fu_1421_post_traces_trace_5_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_5_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_5_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_5_we1;
        else 
            post_traces_trace_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_6_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_6_address0, grp_process_post_spike_aer_fu_1421_post_traces_trace_6_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_6_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_6_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_6_address0;
        else 
            post_traces_trace_6_address0 <= "XXX";
        end if; 
    end process;


    post_traces_trace_6_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_address1, grp_process_post_spike_aer_fu_1421_post_traces_trace_6_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_6_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_6_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_address1;
        else 
            post_traces_trace_6_address1 <= "XXX";
        end if; 
    end process;


    post_traces_trace_6_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_6_ce0, grp_process_post_spike_aer_fu_1421_post_traces_trace_6_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_6_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_6_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_6_ce0;
        else 
            post_traces_trace_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_6_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_ce1, grp_process_post_spike_aer_fu_1421_post_traces_trace_6_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_6_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_6_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_ce1;
        else 
            post_traces_trace_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_6_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_d1, grp_process_post_spike_aer_fu_1421_post_traces_trace_6_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_6_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_6_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_d1;
        else 
            post_traces_trace_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    post_traces_trace_6_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_we1, grp_process_post_spike_aer_fu_1421_post_traces_trace_6_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_6_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_6_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_6_we1;
        else 
            post_traces_trace_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_7_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_7_address0, grp_process_post_spike_aer_fu_1421_post_traces_trace_7_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_7_address0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_7_address0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_7_address0;
        else 
            post_traces_trace_7_address0 <= "XXX";
        end if; 
    end process;


    post_traces_trace_7_address1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_address1, grp_process_post_spike_aer_fu_1421_post_traces_trace_7_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_7_address1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_7_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_address1;
        else 
            post_traces_trace_7_address1 <= "XXX";
        end if; 
    end process;


    post_traces_trace_7_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_post_traces_trace_7_ce0, grp_process_post_spike_aer_fu_1421_post_traces_trace_7_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_7_ce0 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            post_traces_trace_7_ce0 <= grp_process_pre_spike_aer_fu_1333_post_traces_trace_7_ce0;
        else 
            post_traces_trace_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_7_ce1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_ce1, grp_process_post_spike_aer_fu_1421_post_traces_trace_7_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_7_ce1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_7_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_ce1;
        else 
            post_traces_trace_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    post_traces_trace_7_d1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_d1, grp_process_post_spike_aer_fu_1421_post_traces_trace_7_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_7_d1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_7_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_d1;
        else 
            post_traces_trace_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    post_traces_trace_7_we1_assign_proc : process(ap_CS_fsm_state8, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_we1, grp_process_post_spike_aer_fu_1421_post_traces_trace_7_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            post_traces_trace_7_we1 <= grp_process_post_spike_aer_fu_1421_post_traces_trace_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            post_traces_trace_7_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_post_traces_trace_7_we1;
        else 
            post_traces_trace_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    pre_id_fu_1733_p1 <= s_axis_spikes_TDATA_int_regslice(8 - 1 downto 0);

    pre_traces_last_spike_time_0_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_address0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_0_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_0_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_0_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_address0;
        else 
            pre_traces_last_spike_time_0_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_0_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_0_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_0_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_address1;
        else 
            pre_traces_last_spike_time_0_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_0_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_0_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_0_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_ce0;
        else 
            pre_traces_last_spike_time_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_0_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_0_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_0_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_ce1;
        else 
            pre_traces_last_spike_time_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_0_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_0_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_0_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_d1;
        else 
            pre_traces_last_spike_time_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pre_traces_last_spike_time_0_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_0_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_0_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_0_we1;
        else 
            pre_traces_last_spike_time_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_1_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_address0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_1_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_1_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_1_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_address0;
        else 
            pre_traces_last_spike_time_1_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_1_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_1_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_1_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_address1;
        else 
            pre_traces_last_spike_time_1_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_1_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_1_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_1_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_ce0;
        else 
            pre_traces_last_spike_time_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_1_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_1_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_1_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_ce1;
        else 
            pre_traces_last_spike_time_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_1_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_1_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_1_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_d1;
        else 
            pre_traces_last_spike_time_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pre_traces_last_spike_time_1_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_1_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_1_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_1_we1;
        else 
            pre_traces_last_spike_time_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_2_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_address0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_2_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_2_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_2_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_address0;
        else 
            pre_traces_last_spike_time_2_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_2_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_2_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_2_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_address1;
        else 
            pre_traces_last_spike_time_2_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_2_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_2_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_2_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_2_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_ce0;
        else 
            pre_traces_last_spike_time_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_2_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_2_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_2_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_ce1;
        else 
            pre_traces_last_spike_time_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_2_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_2_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_2_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_d1;
        else 
            pre_traces_last_spike_time_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pre_traces_last_spike_time_2_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_2_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_2_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_2_we1;
        else 
            pre_traces_last_spike_time_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_3_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_address0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_3_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_3_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_3_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_address0;
        else 
            pre_traces_last_spike_time_3_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_3_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_3_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_3_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_address1;
        else 
            pre_traces_last_spike_time_3_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_3_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_3_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_3_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_3_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_ce0;
        else 
            pre_traces_last_spike_time_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_3_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_3_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_3_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_ce1;
        else 
            pre_traces_last_spike_time_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_3_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_3_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_3_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_d1;
        else 
            pre_traces_last_spike_time_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pre_traces_last_spike_time_3_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_3_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_3_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_3_we1;
        else 
            pre_traces_last_spike_time_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_4_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_address0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_4_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_4_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_4_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_address0;
        else 
            pre_traces_last_spike_time_4_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_4_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_4_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_4_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_address1;
        else 
            pre_traces_last_spike_time_4_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_4_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_4_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_4_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_4_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_ce0;
        else 
            pre_traces_last_spike_time_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_4_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_4_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_4_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_ce1;
        else 
            pre_traces_last_spike_time_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_4_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_4_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_4_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_d1;
        else 
            pre_traces_last_spike_time_4_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pre_traces_last_spike_time_4_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_4_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_4_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_4_we1;
        else 
            pre_traces_last_spike_time_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_5_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_address0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_5_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_5_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_5_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_address0;
        else 
            pre_traces_last_spike_time_5_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_5_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_5_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_5_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_address1;
        else 
            pre_traces_last_spike_time_5_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_5_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_5_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_5_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_5_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_ce0;
        else 
            pre_traces_last_spike_time_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_5_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_5_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_5_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_ce1;
        else 
            pre_traces_last_spike_time_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_5_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_5_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_5_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_d1;
        else 
            pre_traces_last_spike_time_5_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pre_traces_last_spike_time_5_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_5_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_5_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_5_we1;
        else 
            pre_traces_last_spike_time_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_6_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_address0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_6_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_6_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_6_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_address0;
        else 
            pre_traces_last_spike_time_6_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_6_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_6_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_6_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_address1;
        else 
            pre_traces_last_spike_time_6_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_6_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_6_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_6_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_6_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_ce0;
        else 
            pre_traces_last_spike_time_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_6_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_6_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_6_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_ce1;
        else 
            pre_traces_last_spike_time_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_6_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_6_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_6_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_d1;
        else 
            pre_traces_last_spike_time_6_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pre_traces_last_spike_time_6_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_6_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_6_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_6_we1;
        else 
            pre_traces_last_spike_time_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_7_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_address0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_7_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_7_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_7_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_address0;
        else 
            pre_traces_last_spike_time_7_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_7_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_7_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_7_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_address1;
        else 
            pre_traces_last_spike_time_7_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_last_spike_time_7_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_7_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_last_spike_time_7_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_last_spike_time_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_7_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_ce0;
        else 
            pre_traces_last_spike_time_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_7_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_7_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_7_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_ce1;
        else 
            pre_traces_last_spike_time_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_last_spike_time_7_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_7_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_7_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_d1;
        else 
            pre_traces_last_spike_time_7_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pre_traces_last_spike_time_7_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_last_spike_time_7_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_last_spike_time_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_last_spike_time_7_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_last_spike_time_7_we1;
        else 
            pre_traces_last_spike_time_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_0_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_address0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_0_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_0_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_0_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_address0;
        else 
            pre_traces_trace_0_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_0_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_0_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_0_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_address1;
        else 
            pre_traces_trace_0_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_0_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_0_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_0_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_0_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_ce0;
        else 
            pre_traces_trace_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_0_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_0_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_0_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_ce1;
        else 
            pre_traces_trace_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_0_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_0_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_0_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_d1;
        else 
            pre_traces_trace_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    pre_traces_trace_0_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_0_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_0_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_0_we1;
        else 
            pre_traces_trace_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_1_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_address0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_1_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_1_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_1_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_address0;
        else 
            pre_traces_trace_1_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_1_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_1_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_1_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_address1;
        else 
            pre_traces_trace_1_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_1_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_1_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_1_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_1_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_ce0;
        else 
            pre_traces_trace_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_1_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_1_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_1_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_ce1;
        else 
            pre_traces_trace_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_1_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_1_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_1_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_d1;
        else 
            pre_traces_trace_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    pre_traces_trace_1_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_1_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_1_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_1_we1;
        else 
            pre_traces_trace_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_2_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_address0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_2_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_2_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_2_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_address0;
        else 
            pre_traces_trace_2_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_2_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_2_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_2_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_address1;
        else 
            pre_traces_trace_2_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_2_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_2_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_2_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_2_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_ce0;
        else 
            pre_traces_trace_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_2_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_2_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_2_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_ce1;
        else 
            pre_traces_trace_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_2_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_2_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_2_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_d1;
        else 
            pre_traces_trace_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    pre_traces_trace_2_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_2_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_2_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_2_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_2_we1;
        else 
            pre_traces_trace_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_3_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_address0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_3_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_3_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_3_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_address0;
        else 
            pre_traces_trace_3_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_3_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_3_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_3_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_address1;
        else 
            pre_traces_trace_3_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_3_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_3_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_3_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_3_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_ce0;
        else 
            pre_traces_trace_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_3_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_3_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_3_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_ce1;
        else 
            pre_traces_trace_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_3_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_3_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_3_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_d1;
        else 
            pre_traces_trace_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    pre_traces_trace_3_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_3_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_3_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_3_we1;
        else 
            pre_traces_trace_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_4_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_address0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_4_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_4_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_4_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_address0;
        else 
            pre_traces_trace_4_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_4_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_4_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_4_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_address1;
        else 
            pre_traces_trace_4_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_4_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_4_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_4_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_4_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_ce0;
        else 
            pre_traces_trace_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_4_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_4_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_4_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_ce1;
        else 
            pre_traces_trace_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_4_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_4_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_4_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_d1;
        else 
            pre_traces_trace_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    pre_traces_trace_4_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_4_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_4_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_4_we1;
        else 
            pre_traces_trace_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_5_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_address0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_5_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_5_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_5_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_address0;
        else 
            pre_traces_trace_5_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_5_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_5_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_5_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_address1;
        else 
            pre_traces_trace_5_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_5_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_5_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_5_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_5_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_ce0;
        else 
            pre_traces_trace_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_5_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_5_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_5_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_ce1;
        else 
            pre_traces_trace_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_5_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_5_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_5_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_d1;
        else 
            pre_traces_trace_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    pre_traces_trace_5_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_5_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_5_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_5_we1;
        else 
            pre_traces_trace_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_6_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_address0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_6_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_6_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_6_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_address0;
        else 
            pre_traces_trace_6_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_6_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_6_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_6_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_address1;
        else 
            pre_traces_trace_6_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_6_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_6_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_6_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_6_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_ce0;
        else 
            pre_traces_trace_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_6_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_6_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_6_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_ce1;
        else 
            pre_traces_trace_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_6_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_6_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_6_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_d1;
        else 
            pre_traces_trace_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    pre_traces_trace_6_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_6_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_6_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_6_we1;
        else 
            pre_traces_trace_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_7_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_address0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_7_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_7_address0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_7_address0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_address0;
        else 
            pre_traces_trace_7_address0 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_7_address1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_address1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_address1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_7_address1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_7_address1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_address1;
        else 
            pre_traces_trace_7_address1 <= "XXX";
        end if; 
    end process;


    pre_traces_trace_7_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state8, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_ce0, grp_process_post_spike_aer_fu_1421_pre_traces_trace_7_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            pre_traces_trace_7_ce0 <= grp_process_post_spike_aer_fu_1421_pre_traces_trace_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_7_ce0 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_ce0;
        else 
            pre_traces_trace_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_7_ce1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_ce1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_7_ce1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_7_ce1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_ce1;
        else 
            pre_traces_trace_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pre_traces_trace_7_d1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_d1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_d1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_7_d1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_7_d1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_d1;
        else 
            pre_traces_trace_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    pre_traces_trace_7_we1_assign_proc : process(ap_CS_fsm_state5, grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_we1, grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pre_traces_trace_7_we1 <= grp_process_pre_spike_aer_fu_1333_pre_traces_trace_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pre_traces_trace_7_we1 <= grp_snn_top_hls_Pipeline_RESET_TRACES_fu_1245_pre_traces_trace_7_we1;
        else 
            pre_traces_trace_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    reset_fu_1631_p3 <= ctrl_reg(1 downto 1);

    s_axis_spikes_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state3, and_ln483_fu_1725_p2, tmp_nbreadreq_fu_504_p9, s_axis_spikes_TVALID_int_regslice)
    begin
        if (((tmp_nbreadreq_fu_504_p9 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln483_fu_1725_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            s_axis_spikes_TDATA_blk_n <= s_axis_spikes_TVALID_int_regslice;
        else 
            s_axis_spikes_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_axis_spikes_TREADY <= regslice_both_s_axis_spikes_V_data_V_U_ack_in;

    s_axis_spikes_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state3, ap_predicate_op206_read_state3, ap_block_state3, ap_block_state3_on_subcall_done)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op206_read_state3 = ap_const_boolean_1))) then 
            s_axis_spikes_TREADY_int_regslice <= ap_const_logic_1;
        else 
            s_axis_spikes_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    select_ln295_fu_1848_p3 <= 
        ap_const_lv8_7F when (icmp_ln295_fu_1838_p2(0) = '1') else 
        trunc_ln295_fu_1844_p1;
    select_ln302_fu_1991_p3 <= 
        ap_const_lv8_7F when (icmp_ln302_fu_1981_p2(0) = '1') else 
        trunc_ln302_fu_1987_p1;
    select_ln463_fu_1718_p3 <= 
        ap_const_lv32_0 when (clear_counters_reg_2336(0) = '1') else 
        ap_phi_mux_spike_counter_loc_0_phi_fu_1104_p4;
    select_ln565_fu_2207_p3 <= 
        ap_const_lv6_0 when (tmp_17_fu_2199_p3(0) = '1') else 
        trunc_ln565_fu_2195_p1;
    select_ln574_fu_2238_p3 <= 
        add_ln575_fu_2227_p2 when (enable_reg_2323(0) = '1') else 
        ap_const_lv32_0;
        sext_ln294_fu_1819_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_reg_2475),9));

        sext_ln301_fu_1962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_8_reg_2560),9));


    snn_enable_assign_proc : process(ap_CS_fsm_state3, enable_reg_2323, ap_block_state3, ap_block_state3_on_subcall_done, snn_enable_preg)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            snn_enable <= enable_reg_2323;
        else 
            snn_enable <= snn_enable_preg;
        end if; 
    end process;


    snn_reset_assign_proc : process(ap_CS_fsm_state3, reset_reg_2331, ap_block_state3, ap_block_state3_on_subcall_done, snn_reset_preg)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            snn_reset <= reset_reg_2331;
        else 
            snn_reset <= snn_reset_preg;
        end if; 
    end process;


    spike_count_reg_ap_vld_assign_proc : process(ap_CS_fsm_state17, ap_block_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then 
            spike_count_reg_ap_vld <= ap_const_logic_1;
        else 
            spike_count_reg_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    spike_in_neuron_id_assign_proc : process(ap_CS_fsm_state17, spike_in_neuron_id_local_0_reg_1128, ap_block_state17, spike_in_neuron_id_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then 
            spike_in_neuron_id <= spike_in_neuron_id_local_0_reg_1128;
        else 
            spike_in_neuron_id <= spike_in_neuron_id_preg;
        end if; 
    end process;


    spike_in_valid_assign_proc : process(ap_CS_fsm_state17, spike_in_valid_local_0_reg_1111, ap_block_state17, spike_in_valid_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then 
            spike_in_valid <= spike_in_valid_local_0_reg_1111;
        else 
            spike_in_valid <= spike_in_valid_preg;
        end if; 
    end process;


    spike_in_weight_assign_proc : process(ap_CS_fsm_state17, spike_in_weight_local_0_reg_1144, ap_block_state17, spike_in_weight_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then 
            spike_in_weight <= spike_in_weight_local_0_reg_1144;
        else 
            spike_in_weight <= spike_in_weight_preg;
        end if; 
    end process;


    spike_out_ready_assign_proc : process(ap_CS_fsm_state6, ap_block_state6, spike_out_ready_preg, m_axis_spikes_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6))) then 
            spike_out_ready <= (0=>m_axis_spikes_TREADY_int_regslice, others=>'-');
        else 
            spike_out_ready <= spike_out_ready_preg;
        end if; 
    end process;

    status_fu_2245_p6 <= ((((learning_params_rstdp_enable_reg_2317 & ap_const_lv1_0) & learning_enable_reg_2342) & snn_busy_read_reg_2274) & snn_ready_read_reg_2279);
    status_reg <= std_logic_vector(IEEE.numeric_std.resize(unsigned(status_fu_2245_p6),32));

    status_reg_ap_vld_assign_proc : process(ap_CS_fsm_state17, ap_block_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then 
            status_reg_ap_vld <= ap_const_logic_1;
        else 
            status_reg_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    threshold_fu_1671_p1 <= config_reg(16 - 1 downto 0);

    threshold_out_assign_proc : process(ap_CS_fsm_state3, threshold_reg_2356, ap_block_state3, ap_block_state3_on_subcall_done, threshold_out_preg)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_on_subcall_done) or (ap_const_boolean_1 = ap_block_state3))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            threshold_out <= threshold_reg_2356;
        else 
            threshold_out <= threshold_out_preg;
        end if; 
    end process;

    tmp_14_fu_1828_p4 <= new_elig_fu_1822_p2(8 downto 7);
    tmp_15_fu_1971_p4 <= new_elig_1_fu_1965_p2(8 downto 7);
    tmp_16_fu_2181_p3 <= add_ln561_fu_2170_p2(6 downto 6);
    tmp_17_fu_2199_p3 <= add_ln564_fu_2189_p2(6 downto 6);
    tmp_2_fu_2056_p3 <= (tmp_7_fu_2046_p4 & lshr_ln552_1_fu_2036_p4);
    tmp_3_fu_1780_p17 <= "XXXXXXXX";
    tmp_7_fu_2046_p4 <= read_row(5 downto 1);
    tmp_8_fu_1923_p17 <= "XXXXXXXX";
    tmp_9_nbwritereq_fu_601_p9 <= (0=>m_axis_weights_TREADY_int_regslice, others=>'-');
    tmp_nbreadreq_fu_504_p9 <= (0=>(s_axis_spikes_TVALID_int_regslice), others=>'-');
    tmp_s_fu_2104_p2 <= 
        p_ZL13weight_memory_0_1_q0 when (trunc_ln552_reg_2591(0) = '1') else 
        p_ZL13weight_memory_0_0_q0;
    tmp_s_fu_2104_p4 <= 
        p_ZL13weight_memory_1_1_q0 when (trunc_ln552_reg_2591(0) = '1') else 
        p_ZL13weight_memory_1_0_q0;
    tmp_s_fu_2104_p6 <= 
        p_ZL13weight_memory_2_1_q0 when (trunc_ln552_reg_2591(0) = '1') else 
        p_ZL13weight_memory_2_0_q0;
    tmp_s_fu_2104_p8 <= 
        p_ZL13weight_memory_3_1_q0 when (trunc_ln552_reg_2591(0) = '1') else 
        p_ZL13weight_memory_3_0_q0;
    tmp_s_fu_2104_p9 <= "XXXXXXXX";
    trunc_ln294_fu_1749_p1 <= s_axis_spikes_TDATA_int_regslice(3 - 1 downto 0);
    trunc_ln295_fu_1844_p1 <= new_elig_fu_1822_p2(8 - 1 downto 0);
    trunc_ln301_fu_1899_p1 <= spike_out_neuron_id_read_reg_2289(3 - 1 downto 0);
    trunc_ln302_fu_1987_p1 <= new_elig_1_fu_1965_p2(8 - 1 downto 0);
    trunc_ln486_1_fu_1737_p1 <= s_axis_spikes_TDATA_int_regslice(6 - 1 downto 0);
    trunc_ln496_fu_1775_p1 <= timestamp_loc_0_reg_1090(16 - 1 downto 0);
    trunc_ln517_fu_1886_p1 <= timestamp_loc_0_reg_1090(16 - 1 downto 0);
    trunc_ln552_1_fu_2032_p1 <= read_col(2 - 1 downto 0);
    trunc_ln552_fu_2028_p1 <= read_row(1 - 1 downto 0);
    trunc_ln562_fu_2176_p1 <= add_ln561_fu_2170_p2(6 - 1 downto 0);
    trunc_ln565_fu_2195_p1 <= add_ln564_fu_2189_p2(6 - 1 downto 0);

    version_reg_ap_vld_assign_proc : process(ap_CS_fsm_state17, ap_block_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_boolean_0 = ap_block_state17))) then 
            version_reg_ap_vld <= ap_const_logic_1;
        else 
            version_reg_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    w_pkt_data_fu_2133_p4 <= ((tmp_s_reg_2644 & zext_ln552_fu_2130_p1) & zext_ln551_fu_2127_p1);
        weight_sum_reg <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_snn_top_hls_Pipeline_WEIGHT_SUM_fu_1598_weight_sum_out),32));


    weight_sum_reg_ap_vld_assign_proc : process(ap_CS_fsm_state19, ap_block_state19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_boolean_0 = ap_block_state19))) then 
            weight_sum_reg_ap_vld <= ap_const_logic_1;
        else 
            weight_sum_reg_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln430_fu_1695_p2 <= (initialized xor ap_const_lv1_1);
    zext_ln294_fu_1763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_fu_1753_p4),64));
    zext_ln301_fu_1911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_fu_1902_p4),64));
    zext_ln551_1_fu_2164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_row),7));
    zext_ln551_fu_2127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_row),8));
    zext_ln552_1_fu_2167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_col),7));
    zext_ln552_2_fu_2064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_2056_p3),64));
    zext_ln552_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_col),8));
end behav;
