
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1364 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 435.102 ; gain = 96.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'UartRx' [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/uart_rx.v:1]
	Parameter OVERSAMPLE_TIMER_MAX bound to: 53 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/uart_rx.v:41]
INFO: [Synth 8-6155] done synthesizing module 'UartRx' (1#1) [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'ImageRam' [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/bram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ImageRam' (2#1) [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/bram.v:1]
INFO: [Synth 8-6157] synthesizing module 'HiddenRam' [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/hidden_ram.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HiddenRam' (3#1) [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/hidden_ram.v:6]
INFO: [Synth 8-6157] synthesizing module 'ComputeEngine' [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:3]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_L1_LOAD_PARAM bound to: 1 - type: integer 
	Parameter S_L1_COMPUTE bound to: 2 - type: integer 
	Parameter S_L1_DRAIN bound to: 3 - type: integer 
	Parameter S_L2_LOAD_PARAM bound to: 4 - type: integer 
	Parameter S_L2_WAIT bound to: 8 - type: integer 
	Parameter S_L2_COMPUTE bound to: 5 - type: integer 
	Parameter S_L2_RESOLVE bound to: 6 - type: integer 
	Parameter S_DONE bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ComputeUnit' [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_unit.v:118]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3430]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (4#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3430]
INFO: [Synth 8-6155] done synthesizing module 'ComputeUnit' (5#1) [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_unit.v:118]
INFO: [Synth 8-6157] synthesizing module 'WeightRamWideL1' [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:8]
INFO: [Synth 8-3876] $readmem data file 'weights_l1.mem' is read successfully [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:18]
INFO: [Synth 8-6155] done synthesizing module 'WeightRamWideL1' (6#1) [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:8]
INFO: [Synth 8-6157] synthesizing module 'WeightRamWideL2' [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:31]
INFO: [Synth 8-3876] $readmem data file 'weights_l2.mem' is read successfully [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:41]
INFO: [Synth 8-6155] done synthesizing module 'WeightRamWideL2' (7#1) [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:31]
INFO: [Synth 8-6157] synthesizing module 'ShiftRam' [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:55]
INFO: [Synth 8-3876] $readmem data file 'shifts.mem' is read successfully [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ShiftRam' (8#1) [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:116]
WARNING: [Synth 8-6014] Unused sequential element tmp_raw_acc_reg was removed.  [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:172]
WARNING: [Synth 8-6014] Unused sequential element tmp_shifted_reg was removed.  [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:174]
WARNING: [Synth 8-6014] Unused sequential element tmp_clipped_reg was removed.  [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:176]
WARNING: [Synth 8-6014] Unused sequential element tmp_final_val_reg was removed.  [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:252]
INFO: [Synth 8-6155] done synthesizing module 'ComputeEngine' (9#1) [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:3]
INFO: [Synth 8-6157] synthesizing module 'SegmentDisplayDriver' [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/seven_segment_driver.v:1]
	Parameter LIGHT_ZERO bound to: 7'b1000000 
	Parameter LIGHT_ONE bound to: 7'b1111001 
	Parameter LIGHT_TWO bound to: 7'b0100100 
	Parameter LIGHT_THREE bound to: 7'b0110000 
	Parameter LIGHT_FOUR bound to: 7'b0011001 
	Parameter LIGHT_FIVE bound to: 7'b0010010 
	Parameter LIGHT_SIX bound to: 7'b0000010 
	Parameter LIGHT_SEVEN bound to: 7'b1111000 
	Parameter LIGHT_EIGHT bound to: 7'b0000000 
	Parameter LIGHT_NINE bound to: 7'b0010000 
INFO: [Synth 8-6155] done synthesizing module 'SegmentDisplayDriver' (10#1) [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/seven_segment_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'main' (11#1) [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/main.v:3]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[31]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[30]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[29]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[28]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[27]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[26]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[25]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[24]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[23]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[22]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[21]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[20]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[19]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[18]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[17]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[16]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[15]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[14]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[13]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[12]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[11]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[10]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[9]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 492.359 ; gain = 153.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 492.359 ; gain = 153.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 492.359 ; gain = 153.285
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 834.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 834.348 ; gain = 495.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 834.348 ; gain = 495.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 834.348 ; gain = 495.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartRx'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_tick_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:22]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v:45]
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ComputeEngine'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_logit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "current_shift" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                   START |                               01 |                              001
                    DATA |                               10 |                              010
                    STOP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UartRx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                             0000
         S_L1_LOAD_PARAM |                             0001 |                             0001
            S_L1_COMPUTE |                             0010 |                             0010
              S_L1_DRAIN |                             0011 |                             0011
         S_L2_LOAD_PARAM |                             0100 |                             0100
               S_L2_WAIT |                             0101 |                             1000
            S_L2_COMPUTE |                             0110 |                             0101
            S_L2_RESOLVE |                             0111 |                             0110
                  S_DONE |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ComputeEngine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 834.348 ; gain = 495.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 58    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 11    
	   9 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module UartRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 5     
Module ImageRam 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module HiddenRam 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module WeightRamWideL1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module WeightRamWideL2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ShiftRam 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module ComputeEngine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     11 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 55    
	   9 Input      7 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max_logit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element w1_addr_reg was removed.  [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:49]
WARNING: [Synth 8-6014] Unused sequential element w2_addr_reg was removed.  [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:50]
WARNING: [Synth 8-3917] design main has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design main has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[31]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[30]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[29]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[28]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[27]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[26]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[25]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[24]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[23]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[22]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[21]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[20]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[19]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[18]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[17]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[16]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[15]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[14]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[13]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[12]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[11]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[10]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[9]
WARNING: [Synth 8-3331] design ComputeEngine has unconnected port hid_rdata[8]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM img_ram_inst/ram_reg to conserve power
INFO: [Synth 8-5784] Optimized 24 bits of RAM "hid_ram_inst/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 8 bits.
INFO: [Synth 8-3886] merging instance 'ml_core/rom_s/data_reg[7]' (FD) to 'ml_core/rom_s/data_reg[6]'
INFO: [Synth 8-3886] merging instance 'ml_core/rom_s/data_reg[6]' (FD) to 'ml_core/rom_s/data_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_core/rom_s/data_reg[5]' (FD) to 'ml_core/rom_s/data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ml_core/\rom_s/data_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ml_core/\rom_s/data_reg[2] )
INFO: [Synth 8-3886] merging instance 'ml_core/rom_s/data_reg[1]' (FD) to 'ml_core/rom_s/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'ml_core/current_shift_reg[7]' (FDE) to 'ml_core/current_shift_reg[6]'
INFO: [Synth 8-3886] merging instance 'ml_core/current_shift_reg[6]' (FDE) to 'ml_core/current_shift_reg[5]'
INFO: [Synth 8-3886] merging instance 'ml_core/current_shift_reg[5]' (FDE) to 'ml_core/current_shift_reg[4]'
INFO: [Synth 8-3886] merging instance 'ml_core/current_shift_reg[1]' (FDE) to 'ml_core/current_shift_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ml_core/\current_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ml_core/\current_shift_reg[2] )
INFO: [Synth 8-3886] merging instance 'ml_core/max_logit_reg[27]' (FDE) to 'ml_core/max_logit_reg[30]'
INFO: [Synth 8-3886] merging instance 'ml_core/max_logit_reg[28]' (FDE) to 'ml_core/max_logit_reg[30]'
INFO: [Synth 8-3886] merging instance 'ml_core/max_logit_reg[29]' (FDE) to 'ml_core/max_logit_reg[30]'
WARNING: [Synth 8-3332] Sequential element (rom_s/data_reg[4]) is unused and will be removed from module ComputeEngine.
WARNING: [Synth 8-3332] Sequential element (rom_s/data_reg[2]) is unused and will be removed from module ComputeEngine.
WARNING: [Synth 8-3332] Sequential element (current_shift_reg[4]) is unused and will be removed from module ComputeEngine.
WARNING: [Synth 8-3332] Sequential element (current_shift_reg[2]) is unused and will be removed from module ComputeEngine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 834.348 ; gain = 495.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+-------------+---------------+----------------+
|Module Name     | RTL Object  | Depth x Width | Implemented As | 
+----------------+-------------+---------------+----------------+
|WeightRamWideL1 | data_reg    | 2048x512      | Block RAM      | 
|WeightRamWideL2 | data_reg    | 128x80        | Block RAM      | 
|ComputeEngine   | w2_addr_reg | 128x80        | Block RAM      | 
|ComputeEngine   | w1_addr_reg | 2048x512      | Block RAM      | 
+----------------+-------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ImageRam:   | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HiddenRam:  | ram_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/img_ram_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/hid_ram_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_5/w2_addr_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_5/w2_addr_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_5/w2_addr_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_5/w2_addr_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_5/w2_addr_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ml_core/i_6/w1_addr_reg_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 905.645 ; gain = 566.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1073.883 ; gain = 734.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ImageRam:   | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HiddenRam:  | ram_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance img_ram_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hid_ram_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1074.914 ; gain = 735.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1074.914 ; gain = 735.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1074.914 ; gain = 735.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.914 ; gain = 735.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.914 ; gain = 735.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.914 ; gain = 735.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.914 ; gain = 735.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |     9|
|3     |DSP48E1     |    64|
|4     |LUT1        |     5|
|5     |LUT2        |    41|
|6     |LUT3        |    34|
|7     |LUT4        |   121|
|8     |LUT5        |   508|
|9     |LUT6        |   768|
|10    |MUXF7       |   280|
|11    |MUXF8       |   134|
|12    |RAMB18E1    |     1|
|13    |RAMB18E1_1  |     1|
|14    |RAMB18E1_6  |     1|
|15    |RAMB18E1_7  |     1|
|16    |RAMB18E1_8  |     1|
|17    |RAMB18E1_9  |     1|
|18    |RAMB36E1_28 |     1|
|19    |RAMB36E1_29 |     1|
|20    |RAMB36E1_30 |     1|
|21    |RAMB36E1_31 |     1|
|22    |RAMB36E1_32 |     1|
|23    |RAMB36E1_33 |     1|
|24    |RAMB36E1_34 |     1|
|25    |RAMB36E1_35 |     1|
|26    |RAMB36E1_36 |     1|
|27    |RAMB36E1_37 |     1|
|28    |RAMB36E1_38 |     1|
|29    |RAMB36E1_39 |     1|
|30    |RAMB36E1_40 |     1|
|31    |RAMB36E1_41 |     1|
|32    |RAMB36E1_42 |     1|
|33    |RAMB36E1_43 |     1|
|34    |RAMB36E1_44 |     1|
|35    |RAMB36E1_45 |     1|
|36    |RAMB36E1_46 |     1|
|37    |RAMB36E1_47 |     1|
|38    |RAMB36E1_48 |     1|
|39    |RAMB36E1_49 |     1|
|40    |RAMB36E1_50 |     1|
|41    |RAMB36E1_51 |     1|
|42    |RAMB36E1_52 |     1|
|43    |RAMB36E1_53 |     1|
|44    |RAMB36E1_54 |     1|
|45    |RAMB36E1_55 |     1|
|46    |FDRE        |   180|
|47    |FDSE        |     8|
|48    |IBUF        |     3|
|49    |OBUF        |    27|
+------+------------+------+

Report Instance Areas: 
+------+------------------------+---------------------+------+
|      |Instance                |Module               |Cells |
+------+------------------------+---------------------+------+
|1     |top                     |                     |  2217|
|2     |  disp_driver           |SegmentDisplayDriver |     7|
|3     |  hid_ram_inst          |HiddenRam            |     1|
|4     |  img_ram_inst          |ImageRam             |     1|
|5     |  ml_core               |ComputeEngine        |  2078|
|6     |    \gen_dsp[0].u_dsp   |ComputeUnit          |     9|
|7     |    \gen_dsp[10].u_dsp  |ComputeUnit_0        |     9|
|8     |    \gen_dsp[11].u_dsp  |ComputeUnit_1        |   121|
|9     |    \gen_dsp[12].u_dsp  |ComputeUnit_2        |     9|
|10    |    \gen_dsp[13].u_dsp  |ComputeUnit_3        |     9|
|11    |    \gen_dsp[14].u_dsp  |ComputeUnit_4        |     9|
|12    |    \gen_dsp[15].u_dsp  |ComputeUnit_5        |    65|
|13    |    \gen_dsp[16].u_dsp  |ComputeUnit_6        |     9|
|14    |    \gen_dsp[17].u_dsp  |ComputeUnit_7        |     9|
|15    |    \gen_dsp[18].u_dsp  |ComputeUnit_8        |     9|
|16    |    \gen_dsp[19].u_dsp  |ComputeUnit_9        |    93|
|17    |    \gen_dsp[1].u_dsp   |ComputeUnit_10       |     9|
|18    |    \gen_dsp[20].u_dsp  |ComputeUnit_11       |     9|
|19    |    \gen_dsp[21].u_dsp  |ComputeUnit_12       |     9|
|20    |    \gen_dsp[22].u_dsp  |ComputeUnit_13       |     9|
|21    |    \gen_dsp[23].u_dsp  |ComputeUnit_14       |    37|
|22    |    \gen_dsp[24].u_dsp  |ComputeUnit_15       |     9|
|23    |    \gen_dsp[25].u_dsp  |ComputeUnit_16       |     9|
|24    |    \gen_dsp[26].u_dsp  |ComputeUnit_17       |     9|
|25    |    \gen_dsp[27].u_dsp  |ComputeUnit_18       |    65|
|26    |    \gen_dsp[28].u_dsp  |ComputeUnit_19       |     9|
|27    |    \gen_dsp[29].u_dsp  |ComputeUnit_20       |     9|
|28    |    \gen_dsp[2].u_dsp   |ComputeUnit_21       |     9|
|29    |    \gen_dsp[30].u_dsp  |ComputeUnit_22       |     9|
|30    |    \gen_dsp[31].u_dsp  |ComputeUnit_23       |    37|
|31    |    \gen_dsp[32].u_dsp  |ComputeUnit_24       |     9|
|32    |    \gen_dsp[33].u_dsp  |ComputeUnit_25       |     9|
|33    |    \gen_dsp[34].u_dsp  |ComputeUnit_26       |     9|
|34    |    \gen_dsp[35].u_dsp  |ComputeUnit_27       |    93|
|35    |    \gen_dsp[36].u_dsp  |ComputeUnit_28       |     9|
|36    |    \gen_dsp[37].u_dsp  |ComputeUnit_29       |     9|
|37    |    \gen_dsp[38].u_dsp  |ComputeUnit_30       |     9|
|38    |    \gen_dsp[39].u_dsp  |ComputeUnit_31       |    37|
|39    |    \gen_dsp[3].u_dsp   |ComputeUnit_32       |   272|
|40    |    \gen_dsp[40].u_dsp  |ComputeUnit_33       |     9|
|41    |    \gen_dsp[41].u_dsp  |ComputeUnit_34       |     9|
|42    |    \gen_dsp[42].u_dsp  |ComputeUnit_35       |     9|
|43    |    \gen_dsp[43].u_dsp  |ComputeUnit_36       |    65|
|44    |    \gen_dsp[44].u_dsp  |ComputeUnit_37       |     9|
|45    |    \gen_dsp[45].u_dsp  |ComputeUnit_38       |     9|
|46    |    \gen_dsp[46].u_dsp  |ComputeUnit_39       |     9|
|47    |    \gen_dsp[47].u_dsp  |ComputeUnit_40       |    37|
|48    |    \gen_dsp[48].u_dsp  |ComputeUnit_41       |     9|
|49    |    \gen_dsp[49].u_dsp  |ComputeUnit_42       |     9|
|50    |    \gen_dsp[4].u_dsp   |ComputeUnit_43       |     9|
|51    |    \gen_dsp[50].u_dsp  |ComputeUnit_44       |     9|
|52    |    \gen_dsp[51].u_dsp  |ComputeUnit_45       |   172|
|53    |    \gen_dsp[52].u_dsp  |ComputeUnit_46       |     9|
|54    |    \gen_dsp[53].u_dsp  |ComputeUnit_47       |     9|
|55    |    \gen_dsp[54].u_dsp  |ComputeUnit_48       |     9|
|56    |    \gen_dsp[55].u_dsp  |ComputeUnit_49       |    37|
|57    |    \gen_dsp[56].u_dsp  |ComputeUnit_50       |     9|
|58    |    \gen_dsp[57].u_dsp  |ComputeUnit_51       |     9|
|59    |    \gen_dsp[58].u_dsp  |ComputeUnit_52       |     9|
|60    |    \gen_dsp[59].u_dsp  |ComputeUnit_53       |    65|
|61    |    \gen_dsp[5].u_dsp   |ComputeUnit_54       |     9|
|62    |    \gen_dsp[60].u_dsp  |ComputeUnit_55       |     9|
|63    |    \gen_dsp[61].u_dsp  |ComputeUnit_56       |     9|
|64    |    \gen_dsp[62].u_dsp  |ComputeUnit_57       |     9|
|65    |    \gen_dsp[63].u_dsp  |ComputeUnit_58       |    37|
|66    |    \gen_dsp[6].u_dsp   |ComputeUnit_59       |     9|
|67    |    \gen_dsp[7].u_dsp   |ComputeUnit_60       |    65|
|68    |    \gen_dsp[8].u_dsp   |ComputeUnit_61       |     9|
|69    |    \gen_dsp[9].u_dsp   |ComputeUnit_62       |     9|
|70    |    rom_s               |ShiftRam             |     5|
|71    |  uart_inst             |UartRx               |    73|
+------+------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.914 ; gain = 735.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.914 ; gain = 393.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.914 ; gain = 735.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1074.914 ; gain = 748.242
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1074.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 11:27:07 2025...
