{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759353105885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759353105886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  1 15:11:45 2025 " "Processing started: Wed Oct  1 15:11:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759353105886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759353105886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759353105886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759353106391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759353106391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ReactionTimer/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759353120663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759353120663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter_1ms.v(10) " "Verilog HDL information at counter_1ms.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "counter_1ms.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ReactionTimer/counter_1ms.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1759353120665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1ms " "Found entity 1: counter_1ms" {  } { { "counter_1ms.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ReactionTimer/counter_1ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759353120665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759353120665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction counter_to_7seg.v(4) " "Verilog HDL syntax error at counter_to_7seg.v(4) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Lab2/Lab_2_Template/counter_to_7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab2/Lab_2_Template/counter_to_7seg.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1759353120667 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BCD_decoder counter_to_7seg.v(1) " "Ignored design unit \"BCD_decoder\" at counter_to_7seg.v(1) due to previous errors" {  } { { "../Lab2/Lab_2_Template/counter_to_7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab2/Lab_2_Template/counter_to_7seg.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1759353120668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jackson.hall/desktop/quartuslite/de10_board/projects/lab2/lab_2_template/counter_to_7seg.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/jackson.hall/desktop/quartuslite/de10_board/projects/lab2/lab_2_template/counter_to_7seg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759353120668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jackson.hall/desktop/quartuslite/de10_board/projects/lab2/lab_2_template/bcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jackson.hall/desktop/quartuslite/de10_board/projects/lab2/lab_2_template/bcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_decoder " "Found entity 1: BCD_decoder" {  } { { "../Lab2/Lab_2_Template/BCD_decoder.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab2/Lab_2_Template/BCD_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759353120670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759353120670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ReactionTimer/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ReactionTimer/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759353120722 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759353120850 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct  1 15:12:00 2025 " "Processing ended: Wed Oct  1 15:12:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759353120850 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759353120850 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759353120850 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759353120850 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759353121548 ""}
