module ring(
    input wire clk,      // æ—¶é’Ÿä¿¡å·
    input wire ring1,
    input wire ring2,     // ringä¿¡å·
    output reg speaker   // æ‰¬å£°å™¨æ§åˆ¶ä¿¡å?
);
    
    // é—¹é’Ÿ1kï¼Œæœ€å°é¢‘ç?260 æ¨¡æœ€å¤§çº¦20  å› æ­¤å¯ä»¥å?8ä½?
    reg [3:0] counter; 
    
    // éŸ³è°ƒ   æ—¶é’Ÿå‡è®¾10kHzï¼Œæ­¤æ—¶éŸ³è°?3 å¯¹åº”330
    parameter tone_divide = 1000/(2*250);  

    // è®¡æ•°å™¨é€»è¾‘
    always @(posedge clk) begin
        if (!ring1 && !ring2) begin
            counter <= 0;
        end else begin
            if (counter == tone_divide) begin
                counter <= 0;
            end else begin
                counter <= counter + 1;
            end
        end
    end

    // æ‰¬å£°å™¨é€»è¾‘
    always @(posedge clk) begin
        if (!ring1 && !ring2) begin
            speaker <= 1'b0;
        end else begin
            speaker <= (counter <= tone_divide/2)? 1'b1 : 1'b0;
        end
    end

endmodule