Source Block: hdl/library/common/ad_tdd_control.v@186:196@HdlIdDef

  // internal signals

  wire   [21:0]   tdd_tx_dp_on_1_s;
  wire   [21:0]   tdd_tx_dp_on_2_s;
  wire   [21:0]   tdd_tx_dp_off_1_s;
  wire   [21:0]   tdd_tx_dp_off_2_s;


  assign  tdd_counter_status = tdd_counter;


Diff Content:
- 191   wire   [21:0]   tdd_tx_dp_off_1_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_tdd_control.v@190:200
  wire   [21:0]   tdd_tx_dp_on_2_s;
  wire   [21:0]   tdd_tx_dp_off_1_s;
  wire   [21:0]   tdd_tx_dp_off_2_s;


  assign  tdd_counter_status = tdd_counter;

  // ***************************************************************************
  // tdd counter (state machine)
  // ***************************************************************************


Clone Blocks 2:
hdl/library/common/ad_tdd_control.v@184:194
  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;
  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;

  // internal signals

  wire   [21:0]   tdd_tx_dp_on_1_s;
  wire   [21:0]   tdd_tx_dp_on_2_s;
  wire   [21:0]   tdd_tx_dp_off_1_s;
  wire   [21:0]   tdd_tx_dp_off_2_s;



Clone Blocks 3:
hdl/library/common/ad_tdd_control.v@185:195
  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;

  // internal signals

  wire   [21:0]   tdd_tx_dp_on_1_s;
  wire   [21:0]   tdd_tx_dp_on_2_s;
  wire   [21:0]   tdd_tx_dp_off_1_s;
  wire   [21:0]   tdd_tx_dp_off_2_s;


  assign  tdd_counter_status = tdd_counter;

Clone Blocks 4:
hdl/library/common/ad_tdd_control.v@187:197
  // internal signals

  wire   [21:0]   tdd_tx_dp_on_1_s;
  wire   [21:0]   tdd_tx_dp_on_2_s;
  wire   [21:0]   tdd_tx_dp_off_1_s;
  wire   [21:0]   tdd_tx_dp_off_2_s;


  assign  tdd_counter_status = tdd_counter;

  // ***************************************************************************

