Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'din' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v:66]
WARNING: [VRFC 10-5021] port 'rst_n' is not connected on this instance [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sim_1/new/tb_top.sv:33]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'din' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v:67]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'din' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v:68]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'din' [D:/fpga/digital_twin/platform/digital_twin/digital_twin.srcs/sources_1/new/display_seg.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.uart(BAUD_RATE=9600)
Compiling module xil_defaultlib.twin_controller
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display_seg
Compiling module xil_defaultlib.student_top
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
