#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct  5 17:03:59 2024
# Process ID: 5164
# Current directory: F:/Education/FPGA/ZedBoardLabs/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15544 F:\Education\FPGA\ZedBoardLabs\Lab2\Lab2.xpr
# Log file: F:/Education/FPGA/ZedBoardLabs/Lab2/vivado.log
# Journal file: F:/Education/FPGA/ZedBoardLabs/Lab2\vivado.jou
# Running On: DESKTOP-2ENERJB, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 34191 MB
#-----------------------------------------------------------
start_gui
open_project F:/Education/FPGA/ZedBoardLabs/Lab2/Lab2.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd}
delete_bd_objs [get_bd_nets led_ip_LED] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells led_ip]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
delete_bd_objs [get_bd_ports LED]
regenerate_bd_layout
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells ps7_0_axi_periph]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd] -top
generate_target all [get_files  F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_0] }
catch { [ delete_ip_run [get_ips -all system_axi_gpio_0_0] ] }
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_100M_0] }
catch { [ delete_ip_run [get_ips -all system_rst_ps7_0_100M_0] ] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_2] }
catch { [ delete_ip_run [get_ips -all system_axi_gpio_0_2] ] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd]
launch_runs system_processing_system7_0_0_synth_1 system_xbar_0_synth_1 -jobs 12
wait_on_run system_processing_system7_0_0_synth_1
wait_on_run system_xbar_0_synth_1
export_simulation -of_objects [get_files F:/Education/FPGA/ZedBoardLabs/Lab1/system/system.bd] -directory F:/Education/FPGA/ZedBoardLabs/Lab2/Lab2.ip_user_files/sim_scripts -ip_user_files_dir F:/Education/FPGA/ZedBoardLabs/Lab2/Lab2.ip_user_files -ipstatic_source_dir F:/Education/FPGA/ZedBoardLabs/Lab2/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Education/FPGA/ZedBoardLabs/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=F:/Education/FPGA/ZedBoardLabs/Lab2/Lab2.cache/compile_simlib/questa} {riviera=F:/Education/FPGA/ZedBoardLabs/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=F:/Education/FPGA/ZedBoardLabs/Lab2/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_project_as Lab6 F:/Education/FPGA/ZedBoardLabs/Lab6 -force
set_property  ip_repo_paths  F:/Education/FPGA/xup_embedded_system_design_flow/sources/lab6 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
regenerate_bd_layout
set_property name leds [get_bd_cells axi_gpio_0]
startgroup
set_property CONFIG.NUM_MI {3} [get_bd_cells ps7_0_axi_periph]
endgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {leds_8bits} [get_bd_cells leds]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_8bits ( LED ) } Manual_Source {Auto}}  [get_bd_intf_pins leds/GPIO]
connect_bd_intf_net [get_bd_intf_pins leds/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins leds/s_axi_aclk]
endgroup
undo
undo
set_property location {2.5 901 406} [get_bd_cells leds]
undo
undo
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_8bits ( LED ) } Manual_Source {Auto}}  [get_bd_intf_pins leds/GPIO]
connect_bd_net [get_bd_pins leds/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins leds/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins leds/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
save_bd_design
