/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  reg [8:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [26:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  reg [6:0] celloutsig_0_52z;
  reg [4:0] celloutsig_0_53z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  reg [12:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(celloutsig_1_0z[0] ? in_data[164] : celloutsig_1_0z[0]);
  assign celloutsig_1_3z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_2z[2]);
  assign celloutsig_1_13z = !(celloutsig_1_11z ? celloutsig_1_9z[10] : celloutsig_1_8z[3]);
  assign celloutsig_1_14z = !(celloutsig_1_11z ? celloutsig_1_0z[1] : celloutsig_1_1z);
  assign celloutsig_0_12z = !(celloutsig_0_11z ? in_data[89] : celloutsig_0_11z);
  assign celloutsig_0_16z = !(celloutsig_0_5z[6] ? celloutsig_0_5z[6] : celloutsig_0_8z[2]);
  assign celloutsig_0_24z = !(celloutsig_0_23z ? celloutsig_0_22z[11] : celloutsig_0_12z);
  assign celloutsig_0_2z = !(celloutsig_0_0z[5] ? celloutsig_0_0z[8] : celloutsig_0_0z[16]);
  assign celloutsig_0_35z = { celloutsig_0_22z[7], celloutsig_0_24z, celloutsig_0_34z, celloutsig_0_23z } * { celloutsig_0_14z[5:3], celloutsig_0_33z };
  assign celloutsig_0_3z = { in_data[22:5], celloutsig_0_1z } * { in_data[58:41], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[168:166] * in_data[111:109];
  assign celloutsig_0_4z = celloutsig_0_0z[10:3] * celloutsig_0_1z[8:1];
  assign celloutsig_1_2z = { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_1z } * in_data[179:176];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } * { celloutsig_1_0z[2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_0z[6:0] * celloutsig_0_4z[7:1];
  assign celloutsig_0_8z = { celloutsig_0_5z[5:1], celloutsig_0_4z } * celloutsig_0_3z[26:14];
  assign celloutsig_0_9z = in_data[41:30] * { celloutsig_0_0z[16:14], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_1z[5:3] * in_data[87:85];
  assign celloutsig_0_14z = { celloutsig_0_0z[13:0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_12z } * { celloutsig_0_8z[0], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_1z, celloutsig_0_16z } * celloutsig_0_8z[10:1];
  assign celloutsig_0_22z = celloutsig_0_3z[20:7] * { in_data[59:56], celloutsig_0_20z };
  assign celloutsig_0_50z = | { celloutsig_0_8z[6:0], celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_35z };
  assign celloutsig_1_6z = | { in_data[121:119], celloutsig_1_0z };
  assign celloutsig_1_10z = | { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = | { in_data[160:142], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_19z = | { celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_13z };
  assign celloutsig_0_6z = | { in_data[44:42], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_33z = | celloutsig_0_8z[9:6];
  assign celloutsig_1_5z = | { celloutsig_1_1z, in_data[189:186] };
  assign celloutsig_1_15z = | { celloutsig_1_9z[8:5], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_29z = | celloutsig_0_9z[7:1];
  assign celloutsig_0_34z = ^ { celloutsig_0_8z[11:3], celloutsig_0_12z };
  assign celloutsig_1_4z = ^ { celloutsig_1_2z[3:1], celloutsig_1_1z };
  assign celloutsig_1_7z = ^ { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_11z = ^ { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_16z = ^ { in_data[131:124], celloutsig_1_7z };
  assign celloutsig_0_7z = ^ celloutsig_0_3z[14:8];
  assign celloutsig_0_11z = ^ celloutsig_0_0z[11:2];
  assign celloutsig_0_23z = ^ celloutsig_0_1z;
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 17'h00000;
    else if (celloutsig_1_19z) celloutsig_0_0z = in_data[19:3];
  always_latch
    if (!clkin_data[64]) celloutsig_0_52z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_52z = celloutsig_0_3z[9:3];
  always_latch
    if (!clkin_data[64]) celloutsig_0_53z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_53z = { celloutsig_0_13z, celloutsig_0_50z, celloutsig_0_16z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_9z = { in_data[120:112], celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_1z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_1z = celloutsig_0_0z[15:7];
  always_latch
    if (clkin_data[32]) celloutsig_0_32z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_32z = celloutsig_0_4z[7:1];
  assign { out_data[128], out_data[96], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
