// Seed: 2576682852
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    input uwire id_4,
    input wor id_5,
    output supply0 id_6,
    output wire id_7,
    output wor id_8,
    output supply0 id_9,
    output uwire id_10
);
  wire  id_12;
  logic id_13;
  parameter id_14 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6
);
  wire [1 : 1] id_8;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_0,
      id_6,
      id_4,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
