INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jorda/HDL/Digital_Design_Labs/TBird_Turnsignal/TBird_Turnsignal.srcs/sources_1/new/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jorda/HDL/Digital_Design_Labs/TBird_Turnsignal/TBird_Turnsignal.srcs/sim_1/new/ClkDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv_tb
