Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Mar  9 13:13:24 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_driver_wrapper_control_sets_placed.rpt
| Design       : display_driver_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                                  Enable Signal                                 |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+
|  display_driver_i/clk_wiz_0/inst/clk_out1 |                                                                                | display_driver_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                  |                2 |              4 |         2.00 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                            | display_driver_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear            |                1 |              6 |         6.00 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/lcd_to_vga_0/inst/upsample/ver/$1                             | display_driver_i/lcd_to_vga_0/inst/upsample/ver/$10                   |                3 |              8 |         2.67 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/vga_verify_0/inst/read_port__en                               | display_driver_i/vga_verify_0/inst/$9                                 |                3 |              9 |         3.00 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/vga_verify_0/inst/$6                                          | display_driver_i/vga_verify_0/inst/$11                                |                3 |              9 |         3.00 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/vga_driver_svga_0/inst/hcounter/E[0]                          | display_driver_i/vga_driver_svga_0/inst/vcounter/$5                   |                5 |             10 |         2.00 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/lcd_to_vga_0/inst/upsample/ver/E[0]                           | display_driver_i/lcd_to_vga_0/inst/upsample/ver/SR[0]                 |                3 |             10 |         3.33 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/vga_driver_svga_0/inst/hcounter/pix_counter_reg[1][0]         | display_driver_i/vga_driver_svga_0/inst/hcounter/$5                   |                4 |             11 |         2.75 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/lcd_to_vga_0/inst/upsample/ver/$1                             | display_driver_i/proc_sys_reset_0/U0/peripheral_reset[0]              |                5 |             13 |         2.60 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/lcd_to_vga_0/inst/border/hor/produce__ready_0                 | display_driver_i/lcd_to_vga_0/inst/border/ver/pix_counter[14]_i_1_n_0 |                4 |             14 |         3.50 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_64_127_0_2_i_1_n_0  |                                                                       |                4 |             16 |         4.00 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_0_63_0_2_i_4_n_0    |                                                                       |                4 |             16 |         4.00 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 | display_driver_i/lcd_to_vga_0/inst/upsample/ver/buffer_reg_128_191_0_2_i_1_n_0 |                                                                       |                4 |             16 |         4.00 |
|  display_driver_i/clk_wiz_0/inst/clk_out1 |                                                                                |                                                                       |               17 |             38 |         2.24 |
+-------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+--------------+


