<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>MULT18X18MACB</title><link rel="Prev" href="mult18x18mac.htm" title="Previous" /><link rel="Next" href="mult2.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/m.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pgDQlF7DZpGg0cOXPTQPqCg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/mult18x18macb.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1369889">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1369889">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="m.htm#1369889">M</a> &gt; MULT18X18MACB</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1369889" class="Heading3"><span></span>MULT18X18MACB</h4><h5 id="ww1369890" class="Heading4"><span></span>DSP Multiplier Accumulate</h5><p id="ww1369891" class="Body"><span></span>Architectures Supported:</p><div id="ww1407101" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP2/M</div><div id="ww1413789" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP3 (<span style="font-style: italic">for LatticeECP2/M backward compatibility only</span>)</div><div id="ww1372970" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeXP2</div><div class="ww_skin_page_overflow"><p id="ww1369897" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/mult18x18macb.gif" width="100%" style="display: block; left: 0.0pt; max-height: 308px; max-width: 212px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1371980" class="Body"><span></span>INPUTS: A17, A16, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0, B17, B16, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1, B0, ADDNSUB, SIGNEDA, SIGNEDB, ACCUMSLOAD, SOURCEA, SOURCEB, CE0, CE1, CE2, CE3, CLK0, CLK1, CLK2, CLK3, RST0, RST1, RST2, RST3, LD51, LD50, LD49, LD48, LD47, LD46, LD45, LD44, LD43, LD42, LD41, LD40, LD39, LD38, LD37, LD36, LD35, LD34, LD33, LD32, LD31, LD30, LD29, LD28, LD27, LD26, LD25, LD24, LD23, LD22, LD21, LD20, LD19, LD18, LD17, LD16, LD15, LD14, LD13, LD12, LD11, LD10, LD9, LD8, LD7, LD6, LD5, LD4, LD3, LD2, LD1, LD0, SRIA17, SRIA16, SRIA15, SRIA14, SRIA13, SRIA12, SRIA11, SRIA10, SRIA9, SRIA8, SRIA7, SRIA6, SRIA5, SRIA4, SRIA3, SRIA2, SRIA1, SRIA0, SRIB17, SRIB16, SRIB15, SRIB14, SRIB13, SRIB12, SRIB11, SRIB10, SRIB9, SRIB8, SRIB7, SRIB6, SRIB5, SRIB4, SRIB3, SRIB2, SRIB1, SRIB0</p><p id="ww1369899" class="Body"><span></span>OUTPUTS: SROA17, SROA16, SROA15, SROA14, SROA13, SROA12, SROA11, SROA10, SROA9, SROA8, SROA7, SROA6, SROA5, SROA4, SROA3, SROA2, SROA1, SROA0, SROB17, SROB16, SROB15, SROB14, SROB13, SROB12, SROB11, SROB10, SROB9, SROB8, SROB7, SROB6, SROB5, SROB4, SROB3, SROB2, SROB1, SROB0, ACCUM51, ACCUM50, ACCUM49, ACCUM48, ACCUM47, ACCUM46, ACCUM45, ACCUM44, ACCUM43, ACCUM42, ACCUM41, ACCUM40, ACCUM39, ACCUM38, ACCUM37, ACCUM36, ACCUM35, ACCUM34, ACCUM33, ACCUM32, ACCUM31, ACCUM30, ACCUM29, ACCUM28, ACCUM27, ACCUM26, ACCUM25, ACCUM24, ACCUM23, ACCUM22, ACCUM21, ACCUM20, ACCUM19, ACCUM18, ACCUM17, ACCUM16, ACCUM15, ACCUM14, ACCUM13, ACCUM12, ACCUM11, ACCUM10, ACCUM9, ACCUM8, ACCUM7, ACCUM6, ACCUM5, ACCUM4, ACCUM3, ACCUM2, ACCUM1, ACCUM0, OVERFLOW</p><p id="ww1369901" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1369902" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027707" title="List of Primitive-Specific HDL Attributes">REG_INPUTA_CLK</a></span>: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369903" class="Body"><span></span>REG_INPUTA_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369904" class="Body"><span></span>REG_INPUTA_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369905" class="Body"><span></span>REG_INPUTB_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369906" class="Body"><span></span>REG_INPUTB_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369907" class="Body"><span></span>REG_INPUTB_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369908" class="Body"><span></span>REG_PIPELINE_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369909" class="Body"><span></span>REG_PIPELINE_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369910" class="Body"><span></span>REG_PIPELINE_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369911" class="Body"><span></span>REG_OUTPUT_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369912" class="Body"><span></span>REG_OUTPUT_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369913" class="Body"><span></span>REG_OUTPUT_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369914" class="Body"><span></span>REG_SIGNEDA_0_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369915" class="Body"><span></span>REG_SIGNEDA_0_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369916" class="Body"><span></span>REG_SIGNEDA_0_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369917" class="Body"><span></span>REG_SIGNEDA_1_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369918" class="Body"><span></span>REG_SIGNEDA_1_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369919" class="Body"><span></span>REG_SIGNEDA_1_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369920" class="Body"><span></span>REG_SIGNEDB_0_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369921" class="Body"><span></span>REG_SIGNEDB_0_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369922" class="Body"><span></span>REG_SIGNEDB_0_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369923" class="Body"><span></span>REG_SIGNEDB_1_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369924" class="Body"><span></span>REG_SIGNEDB_1_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369925" class="Body"><span></span>REG_SIGNEDB_1_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369926" class="Body"><span></span>REG_ACCUMSLOAD_0_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369927" class="Body"><span></span>REG_ACCUMSLOAD_0_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369928" class="Body"><span></span>REG_ACCUMSLOAD_0_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369929" class="Body"><span></span>REG_ACCUMSLOAD_1_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369930" class="Body"><span></span>REG_ACCUMSLOAD_1_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369931" class="Body"><span></span>REG_ACCUMSLOAD_1_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369932" class="Body"><span></span>REG_ADDNSUB_0_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369933" class="Body"><span></span>REG_ADDNSUB_0_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369934" class="Body"><span></span>REG_ADDNSUB_0_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369935" class="Body"><span></span>REG_ADDNSUB_1_CLK: "NONE" (default), "CLK0", "CLK1", "CLK2", "CLK3"</p><p id="ww1369936" class="Body"><span></span>REG_ADDNSUB_1_CE: "CE0" (default), "CE1", "CE2", "CE3"</p><p id="ww1369937" class="Body"><span></span>REG_ADDNSUB_1_RST: "RST0" (default), "RST1", "RST2", "RST3"</p><p id="ww1369938" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "ENABLED" (default), "DISABLED"</p><h5 id="ww1369939" class="Heading4"><span></span>Description</h5><p id="ww1372679" class="BodyAfterHead"><span></span>Refer to the following technical notes on the Lattice web site.</p><div id="ww1413138" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=32322" target="_blank">TN1182 - LatticeECP3 sysDSP Usage Guide</a></div><div id="ww1413140" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=21654" target="_blank">TN1107 - LatticeECP2/M sysDSP Usage Guide</a></div><div id="ww1413142" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=23978" target="_blank">TN1140 - LatticeXP2 sysDSP Usage Guide</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>