<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3293" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3293{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3293{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3293{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3293{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3293{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#t6_3293{left:70px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t7_3293{left:70px;bottom:1028px;}
#t8_3293{left:96px;bottom:1031px;letter-spacing:-0.2px;}
#t9_3293{left:160px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#ta_3293{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_3293{left:70px;bottom:988px;}
#tc_3293{left:96px;bottom:991px;letter-spacing:-0.18px;}
#td_3293{left:159px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_3293{left:96px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3293{left:481px;bottom:981px;}
#tg_3293{left:70px;bottom:948px;}
#th_3293{left:96px;bottom:952px;letter-spacing:-0.21px;}
#ti_3293{left:163px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_3293{left:96px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3293{left:70px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3293{left:70px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tm_3293{left:70px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tn_3293{left:70px;bottom:852px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#to_3293{left:70px;bottom:836px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tp_3293{left:70px;bottom:809px;}
#tq_3293{left:96px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_3293{left:96px;bottom:796px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3293{left:96px;bottom:779px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tt_3293{left:96px;bottom:762px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_3293{left:70px;bottom:736px;}
#tv_3293{left:96px;bottom:739px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_3293{left:96px;bottom:723px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#tx_3293{left:96px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_3293{left:96px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_3293{left:96px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_3293{left:96px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3293{left:70px;bottom:631px;letter-spacing:-0.19px;word-spacing:-0.78px;}
#t12_3293{left:339px;bottom:631px;letter-spacing:-0.04px;}
#t13_3293{left:354px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t14_3293{left:70px;bottom:614px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#t15_3293{left:70px;bottom:597px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t16_3293{left:70px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_3293{left:70px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_3293{left:70px;bottom:539px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t19_3293{left:70px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t1a_3293{left:70px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1b_3293{left:70px;bottom:489px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3293{left:70px;bottom:472px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1d_3293{left:70px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_3293{left:70px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_3293{left:70px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_3293{left:70px;bottom:405px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1h_3293{left:70px;bottom:337px;letter-spacing:0.14px;}
#t1i_3293{left:151px;bottom:337px;letter-spacing:0.2px;word-spacing:-0.04px;}
#t1j_3293{left:70px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1k_3293{left:425px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_3293{left:601px;bottom:312px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1m_3293{left:70px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_3293{left:70px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_3293{left:70px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_3293{left:70px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1q_3293{left:70px;bottom:183px;letter-spacing:-0.16px;}
#t1r_3293{left:92px;bottom:183px;letter-spacing:-0.11px;}
#t1s_3293{left:92px;bottom:166px;letter-spacing:-0.12px;}
#t1t_3293{left:92px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t1u_3293{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t1v_3293{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_3293{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3293{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3293{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3293{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3293{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3293{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3293{font-size:14px;font-family:Arial_b5v;color:#000;}
.s8_3293{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3293{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3293" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3293Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3293" style="-webkit-user-select: none;"><object width="935" height="1210" data="3293/3293.svg" type="image/svg+xml" id="pdf3293" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3293" class="t s1_3293">Vol. 3A </span><span id="t2_3293" class="t s1_3293">9-17 </span>
<span id="t3_3293" class="t s2_3293">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3293" class="t s3_3293">The SFENCE, LFENCE, and MFENCE instructions provide a performance-efficient way of ensuring load and store </span>
<span id="t5_3293" class="t s3_3293">memory ordering between routines that produce weakly-ordered results and routines that consume that data. The </span>
<span id="t6_3293" class="t s3_3293">functions of these instructions are as follows: </span>
<span id="t7_3293" class="t s4_3293">• </span><span id="t8_3293" class="t s5_3293">SFENCE </span><span id="t9_3293" class="t s3_3293">— Serializes all store (write) operations that occurred prior to the SFENCE instruction in the program </span>
<span id="ta_3293" class="t s3_3293">instruction stream, but does not affect load operations. </span>
<span id="tb_3293" class="t s4_3293">• </span><span id="tc_3293" class="t s5_3293">LFENCE </span><span id="td_3293" class="t s3_3293">— Serializes all load (read) operations that occurred prior to the LFENCE instruction in the program </span>
<span id="te_3293" class="t s3_3293">instruction stream, but does not affect store operations. </span>
<span id="tf_3293" class="t s6_3293">4 </span>
<span id="tg_3293" class="t s4_3293">• </span><span id="th_3293" class="t s5_3293">MFENCE </span><span id="ti_3293" class="t s3_3293">— Serializes all store and load operations that occurred prior to the MFENCE instruction in the </span>
<span id="tj_3293" class="t s3_3293">program instruction stream. </span>
<span id="tk_3293" class="t s3_3293">Note that the SFENCE, LFENCE, and MFENCE instructions provide a more efficient method of controlling memory </span>
<span id="tl_3293" class="t s3_3293">ordering than the CPUID instruction. </span>
<span id="tm_3293" class="t s3_3293">The MTRRs were introduced in the P6 family processors to define the cache characteristics for specified areas of </span>
<span id="tn_3293" class="t s3_3293">physical memory. The following are two examples of how memory types set up with MTRRs can be used strengthen </span>
<span id="to_3293" class="t s3_3293">or weaken memory ordering for the Pentium 4, Intel Xeon, and P6 family processors: </span>
<span id="tp_3293" class="t s4_3293">• </span><span id="tq_3293" class="t s3_3293">The strong uncached (UC) memory type forces a strong-ordering model on memory accesses. Here, all reads </span>
<span id="tr_3293" class="t s3_3293">and writes to the UC memory region appear on the bus and out-of-order or speculative accesses are not </span>
<span id="ts_3293" class="t s3_3293">performed. This memory type can be applied to an address range dedicated to memory mapped I/O devices to </span>
<span id="tt_3293" class="t s3_3293">force strong memory ordering. </span>
<span id="tu_3293" class="t s4_3293">• </span><span id="tv_3293" class="t s3_3293">For areas of memory where weak ordering is acceptable, the write back (WB) memory type can be chosen. </span>
<span id="tw_3293" class="t s3_3293">Here, reads can be performed speculatively and writes can be buffered and combined. For this type of memory, </span>
<span id="tx_3293" class="t s3_3293">cache locking is performed on atomic (locked) operations that do not split across cache lines, which helps to </span>
<span id="ty_3293" class="t s3_3293">reduce the performance penalty associated with the use of the typical synchronization instructions, such as </span>
<span id="tz_3293" class="t s3_3293">XCHG, that lock the bus during the entire read-modify-write operation. With the WB memory type, the XCHG </span>
<span id="t10_3293" class="t s3_3293">instruction locks the cache instead of the bus if the memory access is contained within a cache line. </span>
<span id="t11_3293" class="t s3_3293">The PAT was introduced in the Pentium </span><span id="t12_3293" class="t s7_3293">III </span><span id="t13_3293" class="t s3_3293">processor to enhance the caching characteristics that can be assigned to </span>
<span id="t14_3293" class="t s3_3293">pages or groups of pages. The PAT mechanism typically used to strengthen caching characteristics at the page level </span>
<span id="t15_3293" class="t s3_3293">with respect to the caching characteristics established by the MTRRs. Table 12-7 shows the interaction of the PAT </span>
<span id="t16_3293" class="t s3_3293">with the MTRRs. </span>
<span id="t17_3293" class="t s3_3293">Intel recommends that software written to run on Intel Core 2 Duo, Intel Atom, Intel Core Duo, Pentium 4, Intel </span>
<span id="t18_3293" class="t s3_3293">Xeon, and P6 family processors assume the processor-ordering model or a weaker memory-ordering model. The </span>
<span id="t19_3293" class="t s3_3293">Intel Core 2 Duo, Intel Atom, Intel Core Duo, Pentium 4, Intel Xeon, and P6 family processors do not implement a </span>
<span id="t1a_3293" class="t s3_3293">strong memory-ordering model, except when using the UC memory type. Despite the fact that Pentium 4, Intel </span>
<span id="t1b_3293" class="t s3_3293">Xeon, and P6 family processors support processor ordering, Intel does not guarantee that future processors will </span>
<span id="t1c_3293" class="t s3_3293">support this model. To make software portable to future processors, it is recommended that operating systems </span>
<span id="t1d_3293" class="t s3_3293">provide critical region and resource control constructs and API’s (application program interfaces) based on I/O, </span>
<span id="t1e_3293" class="t s3_3293">locking, and/or serializing instructions be used to synchronize access to shared areas of memory in multiple- </span>
<span id="t1f_3293" class="t s3_3293">processor systems. Also, software should not depend on processor ordering in situations where the system hard- </span>
<span id="t1g_3293" class="t s3_3293">ware does not support this memory-ordering model. </span>
<span id="t1h_3293" class="t s8_3293">9.3 </span><span id="t1i_3293" class="t s8_3293">SERIALIZING INSTRUCTIONS </span>
<span id="t1j_3293" class="t s3_3293">The Intel 64 and IA-32 architectures define several </span><span id="t1k_3293" class="t s5_3293">serializing instructions</span><span id="t1l_3293" class="t s3_3293">. These instructions force the </span>
<span id="t1m_3293" class="t s3_3293">processor to complete all modifications to flags, registers, and memory by previous instructions and to drain all </span>
<span id="t1n_3293" class="t s3_3293">buffered writes to memory before the next instruction is fetched and executed. For example, when a MOV to </span>
<span id="t1o_3293" class="t s3_3293">control register instruction is used to load a new value into control register CR0 to enable protected mode, the </span>
<span id="t1p_3293" class="t s3_3293">processor must perform a serializing operation before it enters protected mode. This serializing operation ensures </span>
<span id="t1q_3293" class="t s9_3293">4. </span><span id="t1r_3293" class="t s9_3293">Specifically, LFENCE does not execute until all prior instructions have completed locally, and no later instruction begins execution </span>
<span id="t1s_3293" class="t s9_3293">until LFENCE completes. As a result, an instruction that loads from memory and that precedes an LFENCE receives data from mem- </span>
<span id="t1t_3293" class="t s9_3293">ory prior to completion of the LFENCE. An LFENCE that follows an instruction that stores to memory might complete before the data </span>
<span id="t1u_3293" class="t s9_3293">being stored have become globally visible. Instructions following an LFENCE may be fetched from memory before the LFENCE, but </span>
<span id="t1v_3293" class="t s9_3293">they will not execute until the LFENCE completes. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
