#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Aug 26 16:44:28 2025
# Process ID         : 31036
# Current directory  : D:/Vivado_project/16-bit_RISC_CPU
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent18332 D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.xpr
# Log file           : D:/Vivado_project/16-bit_RISC_CPU/vivado.log
# Journal file       : D:/Vivado_project/16-bit_RISC_CPU\vivado.jou
# Running On         : KIENHUYNH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 6800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16387 MB
# Swap memory        : 11274 MB
# Total Virtual      : 27662 MB
# Available Virtual  : 12168 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_clk.v'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at F:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1635.582 ; gain = 264.844
update_compile_order -fileset sources_1
close [ open D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_clk.v w ]
add_files D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_clk.v
WARNING: [filemgmt 56-12] File 'D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_clk.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\MUX_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\MUX_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\MUX_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\MUX_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\MUX_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\MUX_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\MUX_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\MUX_clk.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Vivado_project\16-bit_RISC_CPU\16-bit_RISC_CPU.srcs\sources_1\new\Clock_div.v:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TOP
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31024
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2313.402 ; gain = 488.234
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'clk_out', assumed default net type 'wire' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:46]
INFO: [Synth 8-11241] undeclared symbol 'CONST', assumed default net type 'wire' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:63]
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:22]
INFO: [Synth 8-6157] synthesizing module 'Ins_Mem' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:24]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'test.prog'; please make sure the file is added to project and has read permission, ignoring [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:36]
INFO: [Synth 8-251] ==== Test readmemb ins_mem ==== [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:37]
INFO: [Synth 8-251] imem[0] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[1] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[2] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[3] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[4] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[5] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[6] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[7] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[8] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[9] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[10] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[11] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[12] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[13] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[14] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[15] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[16] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[17] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[18] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[19] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[20] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[21] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[22] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[23] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[24] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[25] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[26] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[27] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[28] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[29] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[30] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[31] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[32] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[33] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[34] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[35] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[36] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[37] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[38] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[39] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[40] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[41] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[42] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[43] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[44] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[45] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[46] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[47] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[48] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-251] imem[49] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Mem' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/reg_file.v:25]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/reg_file.v:25]
WARNING: [Synth 8-7071] port 'r0' of module 'reg_file' is unconnected for instance 'ic2' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:46]
WARNING: [Synth 8-7071] port 'r1' of module 'reg_file' is unconnected for instance 'ic2' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:46]
WARNING: [Synth 8-7071] port 'r7' of module 'reg_file' is unconnected for instance 'ic2' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:46]
WARNING: [Synth 8-7023] instance 'ic2' of module 'reg_file' has 16 connections declared, but only 13 given [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:46]
INFO: [Synth 8-6157] synthesizing module 'MUX_alu_2_1' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_alu_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_alu_2_1' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_alu_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_control' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/ALU_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_control' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/ALU_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_gen' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Imm_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Imm_gen' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Imm_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'test.data'; please make sure the file is added to project and has read permission, ignoring [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:45]
INFO: [Synth 8-251] ==== Test readmemb data_mem ==== [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:46]
INFO: [Synth 8-251] memory[0] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:47]
INFO: [Synth 8-251] memory[1] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:48]
INFO: [Synth 8-251] memory[2] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:49]
INFO: [Synth 8-251] memory[3] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:50]
INFO: [Synth 8-251] memory[4] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:51]
INFO: [Synth 8-251] memory[5] = 8'bxxxxxxxx [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:52]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/data_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_1' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_1' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'add_pc' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/add_pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_pc' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/add_pc.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'imm' does not match port width (16) of module 'add_pc' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:63]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_1_PC' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_2_1_PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_1_PC' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_2_1_PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/branch.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_3_1_RET' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_3_1_RET.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_3_1_RET' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_3_1_RET.v:23]
INFO: [Synth 8-6157] synthesizing module 'C_U' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/C_U.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/C_U.v:235]
INFO: [Synth 8-6155] done synthesizing module 'C_U' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/C_U.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clock_div' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Clock_div.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Clock_div' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Clock_div.v:43]
INFO: [Synth 8-6157] synthesizing module 'MUX_clk' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_clk.v:23]
WARNING: [Synth 8-6104] Input port 'mux_clk' has an internal driver [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_clk.v:25]
INFO: [Synth 8-6155] done synthesizing module 'MUX_clk' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_clk.v:23]
INFO: [Synth 8-6157] synthesizing module 'interrupt_pending' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/interrupt_pending.v:23]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_pending' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/interrupt_pending.v:23]
WARNING: [Synth 8-6104] Input port 'icr_sel' has an internal driver [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:80]
WARNING: [Synth 8-6104] Input port 'int_enable' has an internal driver [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:80]
INFO: [Synth 8-6157] synthesizing module 'MUX_ICR' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_ICR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_ICR' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/MUX_ICR.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce_interrupt' [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/debounce_interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce_interrupt' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/debounce_interrupt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/TOP.v:22]
WARNING: [Synth 8-3848] Net imem in module/entity Ins_Mem does not have driver. [D:/Vivado_project/16-bit_RISC_CPU/16-bit_RISC_CPU.srcs/sources_1/new/Ins_Mem.v:32]
WARNING: [Synth 8-7137] Register memory_reg in module data_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'memory_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (524280) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 524280}' to allow the memory to be dissolved into individual bits
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2429.246 ; gain = 604.078
---------------------------------------------------------------------------------
RTL Elaboration failed
105 Infos, 11 Warnings, 2 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TOP
