ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 69 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 3


  47              		.loc 1 69 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 69 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 70 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 70 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 70 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 70 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 70 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 77 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_SPI_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_SPI_MspInit:
  92              	.LVL0:
  93              	.LFB131:
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c **** /**
  80:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
  81:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
  83:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f4xx_hal_msp.c **** */
  85:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  86:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 86 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 86 1 is_stmt 0 view .LVU15
  99 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 20
 102              		.cfi_offset 4, -20
 103              		.cfi_offset 5, -16
 104              		.cfi_offset 6, -12
 105              		.cfi_offset 7, -8
 106              		.cfi_offset 14, -4
 107 0002 89B0     		sub	sp, sp, #36
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 56
  87:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 87 3 is_stmt 1 view .LVU16
 111              		.loc 1 87 20 is_stmt 0 view .LVU17
 112 0004 0023     		movs	r3, #0
 113 0006 0393     		str	r3, [sp, #12]
 114 0008 0493     		str	r3, [sp, #16]
 115 000a 0593     		str	r3, [sp, #20]
 116 000c 0693     		str	r3, [sp, #24]
 117 000e 0793     		str	r3, [sp, #28]
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 118              		.loc 1 88 3 is_stmt 1 view .LVU18
 119              		.loc 1 88 10 is_stmt 0 view .LVU19
 120 0010 0268     		ldr	r2, [r0]
 121              		.loc 1 88 5 view .LVU20
 122 0012 1F4B     		ldr	r3, .L9
 123 0014 9A42     		cmp	r2, r3
 124 0016 01D0     		beq	.L8
 125              	.LVL1:
 126              	.L5:
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 100:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> SPI1_NSS
 102:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_7;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 116:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 121:Core/Src/stm32f4xx_hal_msp.c ****   }
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 123 1 view .LVU21
 128 0018 09B0     		add	sp, sp, #36
 129              	.LCFI4:
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 20
 132              		@ sp needed
 133 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 134              	.LVL2:
 135              	.L8:
 136              	.LCFI5:
 137              		.cfi_restore_state
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 94 5 is_stmt 1 view .LVU22
 139              	.LBB4:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 94 5 view .LVU23
 141 001c 0024     		movs	r4, #0
 142 001e 0094     		str	r4, [sp]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 94 5 view .LVU24
 144 0020 03F58433 		add	r3, r3, #67584
 145 0024 5A6C     		ldr	r2, [r3, #68]
 146 0026 42F48052 		orr	r2, r2, #4096
 147 002a 5A64     		str	r2, [r3, #68]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 94 5 view .LVU25
 149 002c 5A6C     		ldr	r2, [r3, #68]
 150 002e 02F48052 		and	r2, r2, #4096
 151 0032 0092     		str	r2, [sp]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 94 5 view .LVU26
 153 0034 009A     		ldr	r2, [sp]
 154              	.LBE4:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 155              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 156              		.loc 1 96 5 view .LVU28
 157              	.LBB5:
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 6


 158              		.loc 1 96 5 view .LVU29
 159 0036 0194     		str	r4, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 160              		.loc 1 96 5 view .LVU30
 161 0038 1A6B     		ldr	r2, [r3, #48]
 162 003a 42F00202 		orr	r2, r2, #2
 163 003e 1A63     		str	r2, [r3, #48]
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 96 5 view .LVU31
 165 0040 1A6B     		ldr	r2, [r3, #48]
 166 0042 02F00202 		and	r2, r2, #2
 167 0046 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168              		.loc 1 96 5 view .LVU32
 169 0048 019A     		ldr	r2, [sp, #4]
 170              	.LBE5:
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 171              		.loc 1 96 5 view .LVU33
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 172              		.loc 1 97 5 view .LVU34
 173              	.LBB6:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 174              		.loc 1 97 5 view .LVU35
 175 004a 0294     		str	r4, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 176              		.loc 1 97 5 view .LVU36
 177 004c 1A6B     		ldr	r2, [r3, #48]
 178 004e 42F00102 		orr	r2, r2, #1
 179 0052 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 180              		.loc 1 97 5 view .LVU37
 181 0054 1B6B     		ldr	r3, [r3, #48]
 182 0056 03F00103 		and	r3, r3, #1
 183 005a 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 184              		.loc 1 97 5 view .LVU38
 185 005c 029B     		ldr	r3, [sp, #8]
 186              	.LBE6:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 187              		.loc 1 97 5 view .LVU39
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 104 5 view .LVU40
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 104 25 is_stmt 0 view .LVU41
 190 005e 1823     		movs	r3, #24
 191 0060 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 105 5 is_stmt 1 view .LVU42
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 105 26 is_stmt 0 view .LVU43
 194 0062 0227     		movs	r7, #2
 195 0064 0497     		str	r7, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 196              		.loc 1 106 5 is_stmt 1 view .LVU44
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 197              		.loc 1 107 5 view .LVU45
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 7


 198              		.loc 1 107 27 is_stmt 0 view .LVU46
 199 0066 0326     		movs	r6, #3
 200 0068 0696     		str	r6, [sp, #24]
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 201              		.loc 1 108 5 is_stmt 1 view .LVU47
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 202              		.loc 1 108 31 is_stmt 0 view .LVU48
 203 006a 0525     		movs	r5, #5
 204 006c 0795     		str	r5, [sp, #28]
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 205              		.loc 1 109 5 is_stmt 1 view .LVU49
 206 006e 03A9     		add	r1, sp, #12
 207 0070 0848     		ldr	r0, .L9+4
 208              	.LVL3:
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 209              		.loc 1 109 5 is_stmt 0 view .LVU50
 210 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL4:
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212              		.loc 1 111 5 is_stmt 1 view .LVU51
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 213              		.loc 1 111 25 is_stmt 0 view .LVU52
 214 0076 48F28003 		movw	r3, #32896
 215 007a 0393     		str	r3, [sp, #12]
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 112 5 is_stmt 1 view .LVU53
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 112 26 is_stmt 0 view .LVU54
 218 007c 0497     		str	r7, [sp, #16]
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 219              		.loc 1 113 5 is_stmt 1 view .LVU55
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 220              		.loc 1 113 26 is_stmt 0 view .LVU56
 221 007e 0594     		str	r4, [sp, #20]
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 222              		.loc 1 114 5 is_stmt 1 view .LVU57
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 223              		.loc 1 114 27 is_stmt 0 view .LVU58
 224 0080 0696     		str	r6, [sp, #24]
 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 225              		.loc 1 115 5 is_stmt 1 view .LVU59
 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 226              		.loc 1 115 31 is_stmt 0 view .LVU60
 227 0082 0795     		str	r5, [sp, #28]
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 228              		.loc 1 116 5 is_stmt 1 view .LVU61
 229 0084 03A9     		add	r1, sp, #12
 230 0086 0448     		ldr	r0, .L9+8
 231 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 233              		.loc 1 123 1 is_stmt 0 view .LVU62
 234 008c C4E7     		b	.L5
 235              	.L10:
 236 008e 00BF     		.align	2
 237              	.L9:
 238 0090 00300140 		.word	1073819648
 239 0094 00040240 		.word	1073873920
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 8


 240 0098 00000240 		.word	1073872896
 241              		.cfi_endproc
 242              	.LFE131:
 244              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 245              		.align	1
 246              		.global	HAL_SPI_MspDeInit
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 251              	HAL_SPI_MspDeInit:
 252              	.LVL6:
 253              	.LFB132:
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c **** /**
 126:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 127:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 128:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 129:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 130:Core/Src/stm32f4xx_hal_msp.c **** */
 131:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 132:Core/Src/stm32f4xx_hal_msp.c **** {
 254              		.loc 1 132 1 is_stmt 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258              		.loc 1 132 1 is_stmt 0 view .LVU64
 259 0000 08B5     		push	{r3, lr}
 260              	.LCFI6:
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 3, -8
 263              		.cfi_offset 14, -4
 133:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 264              		.loc 1 133 3 is_stmt 1 view .LVU65
 265              		.loc 1 133 10 is_stmt 0 view .LVU66
 266 0002 0268     		ldr	r2, [r0]
 267              		.loc 1 133 5 view .LVU67
 268 0004 094B     		ldr	r3, .L15
 269 0006 9A42     		cmp	r2, r3
 270 0008 00D0     		beq	.L14
 271              	.LVL7:
 272              	.L11:
 134:Core/Src/stm32f4xx_hal_msp.c ****   {
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 139:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 142:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 143:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 144:Core/Src/stm32f4xx_hal_msp.c ****     PA15     ------> SPI1_NSS
 145:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 146:Core/Src/stm32f4xx_hal_msp.c ****     */
 147:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4|GPIO_PIN_3);
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15|GPIO_PIN_7);
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 9


 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 152:Core/Src/stm32f4xx_hal_msp.c **** 
 153:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 154:Core/Src/stm32f4xx_hal_msp.c ****   }
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c **** }
 273              		.loc 1 156 1 view .LVU68
 274 000a 08BD     		pop	{r3, pc}
 275              	.LVL8:
 276              	.L14:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 277              		.loc 1 139 5 is_stmt 1 view .LVU69
 278 000c 084A     		ldr	r2, .L15+4
 279 000e 536C     		ldr	r3, [r2, #68]
 280 0010 23F48053 		bic	r3, r3, #4096
 281 0014 5364     		str	r3, [r2, #68]
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 282              		.loc 1 147 5 view .LVU70
 283 0016 1821     		movs	r1, #24
 284 0018 0648     		ldr	r0, .L15+8
 285              	.LVL9:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 286              		.loc 1 147 5 is_stmt 0 view .LVU71
 287 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 288              	.LVL10:
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 289              		.loc 1 149 5 is_stmt 1 view .LVU72
 290 001e 48F28001 		movw	r1, #32896
 291 0022 0548     		ldr	r0, .L15+12
 292 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 293              	.LVL11:
 294              		.loc 1 156 1 is_stmt 0 view .LVU73
 295 0028 EFE7     		b	.L11
 296              	.L16:
 297 002a 00BF     		.align	2
 298              	.L15:
 299 002c 00300140 		.word	1073819648
 300 0030 00380240 		.word	1073887232
 301 0034 00040240 		.word	1073873920
 302 0038 00000240 		.word	1073872896
 303              		.cfi_endproc
 304              	.LFE132:
 306              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 307              		.align	1
 308              		.global	HAL_TIM_Base_MspInit
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 313              	HAL_TIM_Base_MspInit:
 314              	.LVL12:
 315              	.LFB133:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c **** /**
 159:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 160:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 161:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 10


 162:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 163:Core/Src/stm32f4xx_hal_msp.c **** */
 164:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 165:Core/Src/stm32f4xx_hal_msp.c **** {
 316              		.loc 1 165 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 8
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 166:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 320              		.loc 1 166 3 view .LVU75
 321              		.loc 1 166 15 is_stmt 0 view .LVU76
 322 0000 0268     		ldr	r2, [r0]
 323              		.loc 1 166 5 view .LVU77
 324 0002 0E4B     		ldr	r3, .L24
 325 0004 9A42     		cmp	r2, r3
 326 0006 00D0     		beq	.L23
 327 0008 7047     		bx	lr
 328              	.L23:
 165:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 329              		.loc 1 165 1 view .LVU78
 330 000a 00B5     		push	{lr}
 331              	.LCFI7:
 332              		.cfi_def_cfa_offset 4
 333              		.cfi_offset 14, -4
 334 000c 83B0     		sub	sp, sp, #12
 335              	.LCFI8:
 336              		.cfi_def_cfa_offset 16
 167:Core/Src/stm32f4xx_hal_msp.c ****   {
 168:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 171:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 172:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 337              		.loc 1 172 5 is_stmt 1 view .LVU79
 338              	.LBB7:
 339              		.loc 1 172 5 view .LVU80
 340 000e 0021     		movs	r1, #0
 341 0010 0191     		str	r1, [sp, #4]
 342              		.loc 1 172 5 view .LVU81
 343 0012 03F50D33 		add	r3, r3, #144384
 344 0016 1A6C     		ldr	r2, [r3, #64]
 345 0018 42F00202 		orr	r2, r2, #2
 346 001c 1A64     		str	r2, [r3, #64]
 347              		.loc 1 172 5 view .LVU82
 348 001e 1B6C     		ldr	r3, [r3, #64]
 349 0020 03F00203 		and	r3, r3, #2
 350 0024 0193     		str	r3, [sp, #4]
 351              		.loc 1 172 5 view .LVU83
 352 0026 019B     		ldr	r3, [sp, #4]
 353              	.LBE7:
 354              		.loc 1 172 5 view .LVU84
 173:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt Init */
 174:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 355              		.loc 1 174 5 view .LVU85
 356 0028 0A46     		mov	r2, r1
 357 002a 1D20     		movs	r0, #29
 358              	.LVL13:
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 11


 359              		.loc 1 174 5 is_stmt 0 view .LVU86
 360 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 361              	.LVL14:
 175:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 362              		.loc 1 175 5 is_stmt 1 view .LVU87
 363 0030 1D20     		movs	r0, #29
 364 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 365              	.LVL15:
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 179:Core/Src/stm32f4xx_hal_msp.c ****   }
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c **** }
 366              		.loc 1 181 1 is_stmt 0 view .LVU88
 367 0036 03B0     		add	sp, sp, #12
 368              	.LCFI9:
 369              		.cfi_def_cfa_offset 4
 370              		@ sp needed
 371 0038 5DF804FB 		ldr	pc, [sp], #4
 372              	.L25:
 373              		.align	2
 374              	.L24:
 375 003c 00040040 		.word	1073742848
 376              		.cfi_endproc
 377              	.LFE133:
 379              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 380              		.align	1
 381              		.global	HAL_TIM_Base_MspDeInit
 382              		.syntax unified
 383              		.thumb
 384              		.thumb_func
 386              	HAL_TIM_Base_MspDeInit:
 387              	.LVL16:
 388              	.LFB134:
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c **** /**
 184:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 185:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 186:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 187:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 188:Core/Src/stm32f4xx_hal_msp.c **** */
 189:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 190:Core/Src/stm32f4xx_hal_msp.c **** {
 389              		.loc 1 190 1 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393              		.loc 1 190 1 is_stmt 0 view .LVU90
 394 0000 08B5     		push	{r3, lr}
 395              	.LCFI10:
 396              		.cfi_def_cfa_offset 8
 397              		.cfi_offset 3, -8
 398              		.cfi_offset 14, -4
 191:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 399              		.loc 1 191 3 is_stmt 1 view .LVU91
 400              		.loc 1 191 15 is_stmt 0 view .LVU92
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 12


 401 0002 0268     		ldr	r2, [r0]
 402              		.loc 1 191 5 view .LVU93
 403 0004 064B     		ldr	r3, .L30
 404 0006 9A42     		cmp	r2, r3
 405 0008 00D0     		beq	.L29
 406              	.LVL17:
 407              	.L26:
 192:Core/Src/stm32f4xx_hal_msp.c ****   {
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 196:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 197:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 200:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 204:Core/Src/stm32f4xx_hal_msp.c ****   }
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c **** }
 408              		.loc 1 206 1 view .LVU94
 409 000a 08BD     		pop	{r3, pc}
 410              	.LVL18:
 411              	.L29:
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 412              		.loc 1 197 5 is_stmt 1 view .LVU95
 413 000c 054A     		ldr	r2, .L30+4
 414 000e 136C     		ldr	r3, [r2, #64]
 415 0010 23F00203 		bic	r3, r3, #2
 416 0014 1364     		str	r3, [r2, #64]
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 417              		.loc 1 200 5 view .LVU96
 418 0016 1D20     		movs	r0, #29
 419              	.LVL19:
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 420              		.loc 1 200 5 is_stmt 0 view .LVU97
 421 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 422              	.LVL20:
 423              		.loc 1 206 1 view .LVU98
 424 001c F5E7     		b	.L26
 425              	.L31:
 426 001e 00BF     		.align	2
 427              	.L30:
 428 0020 00040040 		.word	1073742848
 429 0024 00380240 		.word	1073887232
 430              		.cfi_endproc
 431              	.LFE134:
 433              		.text
 434              	.Letext0:
 435              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f469xx.h"
 436              		.file 3 "/Applications/ArmGNUToolchain/11.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 437              		.file 4 "/Applications/ArmGNUToolchain/11.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 438              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 439              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 440              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 13


 441              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 442              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 443              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:20     .text.HAL_MspInit:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:80     .text.HAL_MspInit:0000000000000034 $d
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:85     .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:91     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:238    .text.HAL_SPI_MspInit:0000000000000090 $d
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:245    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:251    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:299    .text.HAL_SPI_MspDeInit:000000000000002c $d
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:307    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:313    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:375    .text.HAL_TIM_Base_MspInit:000000000000003c $d
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:380    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:386    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/36/njjyg_g52yz1vkg8fdk9s_fw0000gn/T//ccbkUtaF.s:428    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
