// Seed: 3253093721
module module_0 (
    inout supply1 id_0,
    output uwire id_1,
    output wand id_2,
    input wor id_3,
    output tri0 id_4,
    output wand id_5
);
  id_7(
      .id_0(~id_2), .id_1(1), .id_2(1 == id_1)
  );
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wire id_2,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    input uwire id_9,
    output wor id_10,
    input tri1 id_11,
    input wire id_12,
    input supply0 id_13,
    output wire id_14,
    input wire id_15,
    input tri id_16
    , id_18
);
  assign id_10 = 1 & 1 - 1;
  module_0(
      id_18, id_2, id_18, id_4, id_2, id_10
  );
  initial begin
    id_18 = id_16;
    id_2  = 1;
  end
endmodule
