{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616918778383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616918778383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 13:36:18 2021 " "Processing started: Sun Mar 28 13:36:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616918778383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616918778383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RLEncoder -c RLEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off RLEncoder -c RLEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616918778384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616918778651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616918778651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updownstatetransit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file updownstatetransit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpDownStateTransit-ARCHState " "Found design unit 1: UpDownStateTransit-ARCHState" {  } { { "UpDownStateTransit.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787075 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpDownStateTransit " "Found entity 1: UpDownStateTransit" {  } { { "UpDownStateTransit.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616918787075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file updowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpDownCounter-ARCHCount " "Found design unit 1: UpDownCounter-ARCHCount" {  } { { "UpDownCounter.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787076 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpDownCounter " "Found entity 1: UpDownCounter" {  } { { "UpDownCounter.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616918787076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statetransit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statetransit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateTransit-ARCHState " "Found design unit 1: StateTransit-ARCHState" {  } { { "StateTransit.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787077 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateTransit " "Found entity 1: StateTransit" {  } { { "StateTransit.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616918787077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitupcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitupcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourbitUpCount-ARCHCount " "Found design unit 1: FourbitUpCount-ARCHCount" {  } { { "FourbitUpCount.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787079 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbitUpCount " "Found entity 1: FourbitUpCount" {  } { { "FourbitUpCount.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616918787079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlop-behave " "Found design unit 1: DFlipFlop-behave" {  } { { "DFlipFlop.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787080 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616918787080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_read_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ascii_read_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-reader " "Found design unit 1: TestBench-reader" {  } { { "ASCII_Read_test.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787081 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "ASCII_Read_test.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616918787081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rlencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rlencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RLEncoder-Encode " "Found design unit 1: RLEncoder-Encode" {  } { { "RLEncoder.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787082 ""} { "Info" "ISGN_ENTITY_NAME" "1 RLEncoder " "Found entity 1: RLEncoder" {  } { { "RLEncoder.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616918787082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616918787082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RLEncoder " "Elaborating entity \"RLEncoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616918787119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:\\chars:0:char " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:\\chars:0:char\"" {  } { { "RLEncoder.vhd" "\\chars:0:char" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616918787328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourbitUpCount FourbitUpCount:count " "Elaborating entity \"FourbitUpCount\" for hierarchy \"FourbitUpCount:count\"" {  } { { "RLEncoder.vhd" "count" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616918787330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateTransit FourbitUpCount:count\|StateTransit:StateChip " "Elaborating entity \"StateTransit\" for hierarchy \"FourbitUpCount:count\|StateTransit:StateChip\"" {  } { { "FourbitUpCount.vhd" "StateChip" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616918787343 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RLEncoder.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 35 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1616918790597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1694 " "Implemented 1694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616918791205 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616918791205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1675 " "Implemented 1675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616918791205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616918791205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616918793065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 13:36:33 2021 " "Processing ended: Sun Mar 28 13:36:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616918793065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616918793065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616918793065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616918793065 ""}
