#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x04u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x04u

/* CapSense_CompCH0_ctComp */
#define CapSense_CompCH0_ctComp__CLK CYREG_CMP2_CLK
#define CapSense_CompCH0_ctComp__CMP_MASK 0x04u
#define CapSense_CompCH0_ctComp__CMP_NUMBER 2
#define CapSense_CompCH0_ctComp__CR CYREG_CMP2_CR
#define CapSense_CompCH0_ctComp__LUT__CR CYREG_LUT2_CR
#define CapSense_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CompCH0_ctComp__LUT__MSK_MASK 0x04u
#define CapSense_CompCH0_ctComp__LUT__MSK_SHIFT 2
#define CapSense_CompCH0_ctComp__LUT__MX CYREG_LUT2_MX
#define CapSense_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CompCH0_ctComp__LUT__SR_MASK 0x04u
#define CapSense_CompCH0_ctComp__LUT__SR_SHIFT 2
#define CapSense_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CompCH0_ctComp__PM_ACT_MSK 0x02u
#define CapSense_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CompCH0_ctComp__PM_STBY_MSK 0x02u
#define CapSense_CompCH0_ctComp__SW0 CYREG_CMP2_SW0
#define CapSense_CompCH0_ctComp__SW2 CYREG_CMP2_SW2
#define CapSense_CompCH0_ctComp__SW3 CYREG_CMP2_SW3
#define CapSense_CompCH0_ctComp__SW4 CYREG_CMP2_SW4
#define CapSense_CompCH0_ctComp__SW6 CYREG_CMP2_SW6
#define CapSense_CompCH0_ctComp__TR CYREG_CMP2_TR
#define CapSense_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define CapSense_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define CapSense_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CompCH0_ctComp__WRK_MASK 0x04u
#define CapSense_CompCH0_ctComp__WRK_SHIFT 2

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* CapSense_MeasureCH0 */
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B1_UDB07_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B1_UDB07_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B1_UDB07_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B1_UDB07_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B1_UDB07_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B1_UDB07_F1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B0_UDB07_A0
#define CapSense_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B0_UDB07_A1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B0_UDB07_D0
#define CapSense_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B0_UDB07_D1
#define CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define CapSense_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B0_UDB07_F0
#define CapSense_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B0_UDB07_F1

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_1_LCDPort__0__PORT 2
#define LCD_Char_1_LCDPort__0__SHIFT 0
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_1_LCDPort__1__PORT 2
#define LCD_Char_1_LCDPort__1__SHIFT 1
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2
#define LCD_Char_1_LCDPort__2__SHIFT 2
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_1_LCDPort__3__PORT 2
#define LCD_Char_1_LCDPort__3__SHIFT 3
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_1_LCDPort__4__PORT 2
#define LCD_Char_1_LCDPort__4__SHIFT 4
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_1_LCDPort__5__PORT 2
#define LCD_Char_1_LCDPort__5__SHIFT 5
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_1_LCDPort__6__PORT 2
#define LCD_Char_1_LCDPort__6__SHIFT 6
#define LCD_Char_1_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 2
#define LCD_Char_1_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0
#define LCD_Char_1_LCDPort__SLW CYREG_PRT2_SLW

/* ADC_DelSig_1_DSM2 */
#define ADC_DelSig_1_DSM2__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM2__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM2__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM2__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM2__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM2__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM2__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM2__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM2__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM2__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM2__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM2__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM2__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM2__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM2__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM2__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM2__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM2__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM2__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM2__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM2__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM2__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM2__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM2__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM2__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM2__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM2__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM2__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM2__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM2__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM2__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM2__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM2__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM2__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM2__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM2__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM2__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM2__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM2__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM2__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM2__TST1 CYREG_DSM0_TST1

/* CapSense_ClockGen */
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__0__POS 0
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__1__POS 1
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__2__POS 2
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__4__MASK 0x10u
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__4__POS 4
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_REG CYREG_B0_UDB04_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_REG CYREG_B0_UDB04_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK 0x17u
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__PERIOD_REG CYREG_B0_UDB04_MSK
#define CapSense_ClockGen_AsyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_REG CYREG_B0_UDB05_CTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_REG CYREG_B0_UDB05_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__PERIOD_REG CYREG_B0_UDB05_MSK
#define CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG CYREG_B0_UDB05_A0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG CYREG_B0_UDB05_A1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG CYREG_B0_UDB05_D0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG CYREG_B0_UDB05_D1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG CYREG_B0_UDB05_F0
#define CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG CYREG_B0_UDB05_F1
#define CapSense_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CapSense_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__A0_REG CYREG_B0_UDB03_A0
#define CapSense_ClockGen_sC16_PRSdp_u0__A1_REG CYREG_B0_UDB03_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__D0_REG CYREG_B0_UDB03_D0
#define CapSense_ClockGen_sC16_PRSdp_u0__D1_REG CYREG_B0_UDB03_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__F0_REG CYREG_B0_UDB03_F0
#define CapSense_ClockGen_sC16_PRSdp_u0__F1_REG CYREG_B0_UDB03_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__A0_REG CYREG_B0_UDB04_A0
#define CapSense_ClockGen_sC16_PRSdp_u1__A1_REG CYREG_B0_UDB04_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__D0_REG CYREG_B0_UDB04_D0
#define CapSense_ClockGen_sC16_PRSdp_u1__D1_REG CYREG_B0_UDB04_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__F0_REG CYREG_B0_UDB04_F0
#define CapSense_ClockGen_sC16_PRSdp_u1__F1_REG CYREG_B0_UDB04_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL

/* CapSense_IntClock */
#define CapSense_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CapSense_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CapSense_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CapSense_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_IntClock__PM_ACT_MSK 0x01u
#define CapSense_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_IntClock__PM_STBY_MSK 0x01u

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__16H CYREG_FLSHID_CUST_TABLES_DEC_16H
#define ADC_DelSig_1_DEC__TRIM__16L CYREG_FLSHID_CUST_TABLES_DEC_16L
#define ADC_DelSig_1_DEC__TRIM__1H CYREG_FLSHID_CUST_TABLES_DEC_1H
#define ADC_DelSig_1_DEC__TRIM__1L CYREG_FLSHID_CUST_TABLES_DEC_1L
#define ADC_DelSig_1_DEC__TRIM__4H CYREG_FLSHID_CUST_TABLES_DEC_4H
#define ADC_DelSig_1_DEC__TRIM__4L CYREG_FLSHID_CUST_TABLES_DEC_4L
#define ADC_DelSig_1_DEC__TRIM__P25H CYREG_FLSHID_CUST_TABLES_DEC_P25H
#define ADC_DelSig_1_DEC__TRIM__P25L CYREG_FLSHID_CUST_TABLES_DEC_P25L

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__ES2_PATCH 0
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_DelSig_1_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* CapSense_CmodCH0 */
#define CapSense_CmodCH0__0__MASK 0x80u
#define CapSense_CmodCH0__0__PC CYREG_PRT2_PC7
#define CapSense_CmodCH0__0__PORT 2
#define CapSense_CmodCH0__0__SHIFT 7
#define CapSense_CmodCH0__AG CYREG_PRT2_AG
#define CapSense_CmodCH0__AMUX CYREG_PRT2_AMUX
#define CapSense_CmodCH0__BIE CYREG_PRT2_BIE
#define CapSense_CmodCH0__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_CmodCH0__BYP CYREG_PRT2_BYP
#define CapSense_CmodCH0__CTL CYREG_PRT2_CTL
#define CapSense_CmodCH0__Cmod_CH0__MASK 0x80u
#define CapSense_CmodCH0__Cmod_CH0__PC CYREG_PRT2_PC7
#define CapSense_CmodCH0__Cmod_CH0__PORT 2
#define CapSense_CmodCH0__Cmod_CH0__SHIFT 7
#define CapSense_CmodCH0__DM0 CYREG_PRT2_DM0
#define CapSense_CmodCH0__DM1 CYREG_PRT2_DM1
#define CapSense_CmodCH0__DM2 CYREG_PRT2_DM2
#define CapSense_CmodCH0__DR CYREG_PRT2_DR
#define CapSense_CmodCH0__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_CmodCH0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_CmodCH0__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_CmodCH0__PORT 2
#define CapSense_CmodCH0__PRT CYREG_PRT2_PRT
#define CapSense_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_CmodCH0__PS CYREG_PRT2_PS
#define CapSense_CmodCH0__SLW CYREG_PRT2_SLW

/* CapSense_IdacCH0 */
#define CapSense_IdacCH0__CR0 CYREG_DAC0_CR0
#define CapSense_IdacCH0__CR1 CYREG_DAC0_CR1
#define CapSense_IdacCH0__D CYREG_DAC0_D
#define CapSense_IdacCH0__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_IdacCH0__PM_ACT_MSK 0x01u
#define CapSense_IdacCH0__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_IdacCH0__PM_STBY_MSK 0x01u
#define CapSense_IdacCH0__STROBE CYREG_DAC0_STROBE
#define CapSense_IdacCH0__SW0 CYREG_DAC0_SW0
#define CapSense_IdacCH0__SW2 CYREG_DAC0_SW2
#define CapSense_IdacCH0__SW3 CYREG_DAC0_SW3
#define CapSense_IdacCH0__SW4 CYREG_DAC0_SW4
#define CapSense_IdacCH0__TR CYREG_DAC0_TR
#define CapSense_IdacCH0__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define CapSense_IdacCH0__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define CapSense_IdacCH0__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define CapSense_IdacCH0__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define CapSense_IdacCH0__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define CapSense_IdacCH0__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define CapSense_IdacCH0__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define CapSense_IdacCH0__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define CapSense_IdacCH0__TRIM__TR CYREG_FLSHID_MFG_CFG_DAC0_TR
#define CapSense_IdacCH0__TST CYREG_DAC0_TST

/* CapSense_PortCH0 */
#define CapSense_PortCH0__0__MASK 0x40u
#define CapSense_PortCH0__0__PC CYREG_PRT0_PC6
#define CapSense_PortCH0__0__PORT 0
#define CapSense_PortCH0__0__SHIFT 6
#define CapSense_PortCH0__1__MASK 0x20u
#define CapSense_PortCH0__1__PC CYREG_PRT0_PC5
#define CapSense_PortCH0__1__PORT 0
#define CapSense_PortCH0__1__SHIFT 5
#define CapSense_PortCH0__AG CYREG_PRT0_AG
#define CapSense_PortCH0__AMUX CYREG_PRT0_AMUX
#define CapSense_PortCH0__BIE CYREG_PRT0_BIE
#define CapSense_PortCH0__BIT_MASK CYREG_PRT0_BIT_MASK
#define CapSense_PortCH0__BYP CYREG_PRT0_BYP
#define CapSense_PortCH0__Button0__BTN__MASK 0x40u
#define CapSense_PortCH0__Button0__BTN__PC CYREG_PRT0_PC6
#define CapSense_PortCH0__Button0__BTN__PORT 0
#define CapSense_PortCH0__Button0__BTN__SHIFT 6
#define CapSense_PortCH0__Button1__BTN__MASK 0x20u
#define CapSense_PortCH0__Button1__BTN__PC CYREG_PRT0_PC5
#define CapSense_PortCH0__Button1__BTN__PORT 0
#define CapSense_PortCH0__Button1__BTN__SHIFT 5
#define CapSense_PortCH0__CTL CYREG_PRT0_CTL
#define CapSense_PortCH0__DM0 CYREG_PRT0_DM0
#define CapSense_PortCH0__DM1 CYREG_PRT0_DM1
#define CapSense_PortCH0__DM2 CYREG_PRT0_DM2
#define CapSense_PortCH0__DR CYREG_PRT0_DR
#define CapSense_PortCH0__INP_DIS CYREG_PRT0_INP_DIS
#define CapSense_PortCH0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CapSense_PortCH0__LCD_EN CYREG_PRT0_LCD_EN
#define CapSense_PortCH0__PORT 0
#define CapSense_PortCH0__PRT CYREG_PRT0_PRT
#define CapSense_PortCH0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CapSense_PortCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CapSense_PortCH0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CapSense_PortCH0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CapSense_PortCH0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CapSense_PortCH0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CapSense_PortCH0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CapSense_PortCH0__PS CYREG_PRT0_PS
#define CapSense_PortCH0__SLW CYREG_PRT0_SLW

/* CapSense_BufCH0 */
#define CapSense_BufCH0__CFG0 CYREG_CAPSL_CFG0
#define CapSense_BufCH0__CFG1 CYREG_CAPSL_CFG1
#define CapSense_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_BufCH0__PM_ACT_MSK 0x10u
#define CapSense_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_BufCH0__PM_STBY_MSK 0x10u

/* CapSense_IsrCH0 */
#define CapSense_IsrCH0__ES2_PATCH 0
#define CapSense_IsrCH0__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define CapSense_IsrCH0__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define CapSense_IsrCH0__INTC_MASK 0x40u
#define CapSense_IsrCH0__INTC_NUMBER 14
#define CapSense_IsrCH0__INTC_PRIOR_NUM 7
#define CapSense_IsrCH0__INTC_PRIOR_REG CYREG_INTC_PRIOR14
#define CapSense_IsrCH0__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define CapSense_IsrCH0__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define CapSense_IsrCH0__INTC_VECT (CYREG_INTC_VECT_MBASE+0x1Cu)

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__0__MASK 0x01u
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__0__POS 0
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__1__MASK 0x02u
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__1__POS 1
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__2__MASK 0x04u
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__2__POS 2
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x87u
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB05_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB05_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB05_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB05_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB05_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB05_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB06_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB06_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB06_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB06_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB06_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB06_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Du
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B1_UDB06_ST

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* COLD */
#define COLD__0__MASK 0x40u
#define COLD__0__PC CYREG_PRT1_PC6
#define COLD__0__PORT 1
#define COLD__0__SHIFT 6
#define COLD__AG CYREG_PRT1_AG
#define COLD__AMUX CYREG_PRT1_AMUX
#define COLD__BIE CYREG_PRT1_BIE
#define COLD__BIT_MASK CYREG_PRT1_BIT_MASK
#define COLD__BYP CYREG_PRT1_BYP
#define COLD__CTL CYREG_PRT1_CTL
#define COLD__DM0 CYREG_PRT1_DM0
#define COLD__DM1 CYREG_PRT1_DM1
#define COLD__DM2 CYREG_PRT1_DM2
#define COLD__DR CYREG_PRT1_DR
#define COLD__INP_DIS CYREG_PRT1_INP_DIS
#define COLD__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define COLD__LCD_EN CYREG_PRT1_LCD_EN
#define COLD__MASK 0x40u
#define COLD__PORT 1
#define COLD__PRT CYREG_PRT1_PRT
#define COLD__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define COLD__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define COLD__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define COLD__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define COLD__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define COLD__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define COLD__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define COLD__PS CYREG_PRT1_PS
#define COLD__SHIFT 6
#define COLD__SLW CYREG_PRT1_SLW

/* POT */
#define POT__0__MASK 0x04u
#define POT__0__PC CYREG_PRT1_PC2
#define POT__0__PORT 1
#define POT__0__SHIFT 2
#define POT__AG CYREG_PRT1_AG
#define POT__AMUX CYREG_PRT1_AMUX
#define POT__BIE CYREG_PRT1_BIE
#define POT__BIT_MASK CYREG_PRT1_BIT_MASK
#define POT__BYP CYREG_PRT1_BYP
#define POT__CTL CYREG_PRT1_CTL
#define POT__DM0 CYREG_PRT1_DM0
#define POT__DM1 CYREG_PRT1_DM1
#define POT__DM2 CYREG_PRT1_DM2
#define POT__DR CYREG_PRT1_DR
#define POT__INP_DIS CYREG_PRT1_INP_DIS
#define POT__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define POT__LCD_EN CYREG_PRT1_LCD_EN
#define POT__PORT 1
#define POT__PRT CYREG_PRT1_PRT
#define POT__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define POT__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define POT__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define POT__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define POT__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define POT__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define POT__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define POT__PS CYREG_PRT1_PS
#define POT__SLW CYREG_PRT1_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x0E028069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_ES2
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_ES2
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_EN_DBG_EN
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
