--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 976 paths analyzed, 156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.370ns.
--------------------------------------------------------------------------------

Paths for end point countB_24 (SLICE_X17Y31.B1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.246 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X14Y28.B1      net (fanout=3)        0.635   countB<1>
    SLICE_X14Y28.COUT    Topcyb                0.380   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X14Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X14Y31.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcount_countB_cy<15>
    SLICE_X14Y32.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X14Y33.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X14Y34.AMUX    Tcina                 0.202   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X17Y31.B1      net (fanout=1)        0.886   Result<24>
    SLICE_X17Y31.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.675ns logic, 1.644ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.246 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X14Y28.A2      net (fanout=3)        0.606   countB<0>
    SLICE_X14Y28.COUT    Topcya                0.379   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X14Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X14Y31.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcount_countB_cy<15>
    SLICE_X14Y32.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X14Y33.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X14Y34.AMUX    Tcina                 0.202   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X17Y31.B1      net (fanout=1)        0.886   Result<24>
    SLICE_X17Y31.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.674ns logic, 1.615ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_4 (FF)
  Destination:          countB_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.248ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_4 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.408   countB<7>
                                                       countB_4
    SLICE_X14Y29.A2      net (fanout=3)        0.627   countB<4>
    SLICE_X14Y29.COUT    Topcya                0.379   Mcount_countB_cy<7>
                                                       countB<4>_rt
                                                       Mcount_countB_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X14Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X14Y31.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcount_countB_cy<15>
    SLICE_X14Y32.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X14Y33.COUT    Tbyp                  0.076   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_countB_cy<23>
    SLICE_X14Y34.AMUX    Tcina                 0.202   Result<24>
                                                       Mcount_countB_xor<24>
    SLICE_X17Y31.B1      net (fanout=1)        0.886   Result<24>
    SLICE_X17Y31.CLK     Tas                   0.322   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (1.615ns logic, 1.633ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point countB_14 (SLICE_X15Y31.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.297ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X14Y28.B1      net (fanout=3)        0.635   countB<1>
    SLICE_X14Y28.COUT    Topcyb                0.380   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X14Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X14Y31.CMUX    Tcinc                 0.261   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X15Y31.D2      net (fanout=1)        1.147   Result<14>
    SLICE_X15Y31.CLK     Tas                   0.322   countB<14>
                                                       countB_14_rstpot
                                                       countB_14
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.506ns logic, 1.791ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X14Y28.A2      net (fanout=3)        0.606   countB<0>
    SLICE_X14Y28.COUT    Topcya                0.379   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X14Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X14Y31.CMUX    Tcinc                 0.261   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X15Y31.D2      net (fanout=1)        1.147   Result<14>
    SLICE_X15Y31.CLK     Tas                   0.322   countB<14>
                                                       countB_14_rstpot
                                                       countB_14
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (1.505ns logic, 1.762ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_4 (FF)
  Destination:          countB_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.251 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_4 to countB_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.408   countB<7>
                                                       countB_4
    SLICE_X14Y29.A2      net (fanout=3)        0.627   countB<4>
    SLICE_X14Y29.COUT    Topcya                0.379   Mcount_countB_cy<7>
                                                       countB<4>_rt
                                                       Mcount_countB_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X14Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X14Y31.CMUX    Tcinc                 0.261   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X15Y31.D2      net (fanout=1)        1.147   Result<14>
    SLICE_X15Y31.CLK     Tas                   0.322   countB<14>
                                                       countB_14_rstpot
                                                       countB_14
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (1.446ns logic, 1.780ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point countB_23 (SLICE_X17Y31.A4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_1 (FF)
  Destination:          countB_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.246 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_1 to countB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BQ      Tcko                  0.391   countB<3>
                                                       countB_1
    SLICE_X14Y28.B1      net (fanout=3)        0.635   countB<1>
    SLICE_X14Y28.COUT    Topcyb                0.380   Mcount_countB_cy<3>
                                                       countB<1>_rt
                                                       Mcount_countB_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X14Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X14Y31.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcount_countB_cy<15>
    SLICE_X14Y32.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X14Y33.DMUX    Tcind                 0.302   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X17Y31.A4      net (fanout=1)        0.695   Result<23>
    SLICE_X17Y31.CLK     Tas                   0.322   countB<24>
                                                       countB_23_rstpot
                                                       countB_23
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (1.699ns logic, 1.450ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_0 (FF)
  Destination:          countB_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.119ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.246 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_0 to countB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   countB<3>
                                                       countB_0
    SLICE_X14Y28.A2      net (fanout=3)        0.606   countB<0>
    SLICE_X14Y28.COUT    Topcya                0.379   Mcount_countB_cy<3>
                                                       Mcount_countB_lut<0>_INV_0
                                                       Mcount_countB_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   Mcount_countB_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   Mcount_countB_cy<7>
                                                       Mcount_countB_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X14Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X14Y31.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcount_countB_cy<15>
    SLICE_X14Y32.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X14Y33.DMUX    Tcind                 0.302   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X17Y31.A4      net (fanout=1)        0.695   Result<23>
    SLICE_X17Y31.CLK     Tas                   0.322   countB<24>
                                                       countB_23_rstpot
                                                       countB_23
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (1.698ns logic, 1.421ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countB_4 (FF)
  Destination:          countB_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.078ns (Levels of Logic = 6)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countB_4 to countB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.408   countB<7>
                                                       countB_4
    SLICE_X14Y29.A2      net (fanout=3)        0.627   countB<4>
    SLICE_X14Y29.COUT    Topcya                0.379   Mcount_countB_cy<7>
                                                       countB<4>_rt
                                                       Mcount_countB_cy<7>
    SLICE_X14Y30.CIN     net (fanout=1)        0.003   Mcount_countB_cy<7>
    SLICE_X14Y30.COUT    Tbyp                  0.076   Mcount_countB_cy<11>
                                                       Mcount_countB_cy<11>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   Mcount_countB_cy<11>
    SLICE_X14Y31.COUT    Tbyp                  0.076   Mcount_countB_cy<15>
                                                       Mcount_countB_cy<15>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcount_countB_cy<15>
    SLICE_X14Y32.COUT    Tbyp                  0.076   Mcount_countB_cy<19>
                                                       Mcount_countB_cy<19>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   Mcount_countB_cy<19>
    SLICE_X14Y33.DMUX    Tcind                 0.302   Mcount_countB_cy<23>
                                                       Mcount_countB_cy<23>
    SLICE_X17Y31.A4      net (fanout=1)        0.695   Result<23>
    SLICE_X17Y31.CLK     Tas                   0.322   countB<24>
                                                       countB_23_rstpot
                                                       countB_23
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (1.639ns logic, 1.439ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk1kHz (SLICE_X15Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk1kHz (FF)
  Destination:          clk1kHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk1kHz to clk1kHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.198   clk1kHz
                                                       clk1kHz
    SLICE_X15Y30.A6      net (fanout=7)        0.026   clk1kHz
    SLICE_X15Y30.CLK     Tah         (-Th)    -0.215   clk1kHz
                                                       clk1kHz_dpot
                                                       clk1kHz
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point countB_24 (SLICE_X17Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_24 (FF)
  Destination:          countB_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_24 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.198   countB<24>
                                                       countB_24
    SLICE_X17Y31.B5      net (fanout=27)       0.124   countB<24>
    SLICE_X17Y31.CLK     Tah         (-Th)    -0.215   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.413ns logic, 0.124ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point countB_11 (SLICE_X16Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_24 (FF)
  Destination:          countB_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_24 to countB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.198   countB<24>
                                                       countB_24
    SLICE_X16Y30.D6      net (fanout=27)       0.189   countB<24>
    SLICE_X16Y30.CLK     Tah         (-Th)    -0.190   countB<11>
                                                       countB_11_rstpot
                                                       countB_11
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.388ns logic, 0.189ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countB<7>/CLK
  Logical resource: countB_4/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countB<7>/CLK
  Logical resource: countB_5/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.370|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 976 paths, 0 nets, and 244 connections

Design statistics:
   Minimum period:   3.370ns{1}   (Maximum frequency: 296.736MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 19:01:44 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



