
Module3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004960  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08004af8  08004af8  00014af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b34  08004b34  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08004b34  08004b34  00014b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b3c  08004b3c  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b3c  08004b3c  00014b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b40  08004b40  00014b40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08004b44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000090  08004bd4  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  08004bd4  0002028c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bfbf  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000197e  00000000  00000000  0002c07f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd0  00000000  00000000  0002da00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b48  00000000  00000000  0002e5d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015e83  00000000  00000000  0002f118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb32  00000000  00000000  00044f9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d619  00000000  00000000  00050acd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000de0e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003464  00000000  00000000  000de13c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000090 	.word	0x20000090
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004ae0 	.word	0x08004ae0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000094 	.word	0x20000094
 80001d4:	08004ae0 	.word	0x08004ae0

080001d8 <__aeabi_frsub>:
 80001d8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__addsf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_fsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080001e4 <__addsf3>:
 80001e4:	0042      	lsls	r2, r0, #1
 80001e6:	bf1f      	itttt	ne
 80001e8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001ec:	ea92 0f03 	teqne	r2, r3
 80001f0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001f4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001f8:	d06a      	beq.n	80002d0 <__addsf3+0xec>
 80001fa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001fe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000202:	bfc1      	itttt	gt
 8000204:	18d2      	addgt	r2, r2, r3
 8000206:	4041      	eorgt	r1, r0
 8000208:	4048      	eorgt	r0, r1
 800020a:	4041      	eorgt	r1, r0
 800020c:	bfb8      	it	lt
 800020e:	425b      	neglt	r3, r3
 8000210:	2b19      	cmp	r3, #25
 8000212:	bf88      	it	hi
 8000214:	4770      	bxhi	lr
 8000216:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800021a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800021e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000222:	bf18      	it	ne
 8000224:	4240      	negne	r0, r0
 8000226:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800022a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800022e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000232:	bf18      	it	ne
 8000234:	4249      	negne	r1, r1
 8000236:	ea92 0f03 	teq	r2, r3
 800023a:	d03f      	beq.n	80002bc <__addsf3+0xd8>
 800023c:	f1a2 0201 	sub.w	r2, r2, #1
 8000240:	fa41 fc03 	asr.w	ip, r1, r3
 8000244:	eb10 000c 	adds.w	r0, r0, ip
 8000248:	f1c3 0320 	rsb	r3, r3, #32
 800024c:	fa01 f103 	lsl.w	r1, r1, r3
 8000250:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000254:	d502      	bpl.n	800025c <__addsf3+0x78>
 8000256:	4249      	negs	r1, r1
 8000258:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800025c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000260:	d313      	bcc.n	800028a <__addsf3+0xa6>
 8000262:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000266:	d306      	bcc.n	8000276 <__addsf3+0x92>
 8000268:	0840      	lsrs	r0, r0, #1
 800026a:	ea4f 0131 	mov.w	r1, r1, rrx
 800026e:	f102 0201 	add.w	r2, r2, #1
 8000272:	2afe      	cmp	r2, #254	; 0xfe
 8000274:	d251      	bcs.n	800031a <__addsf3+0x136>
 8000276:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800027a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800027e:	bf08      	it	eq
 8000280:	f020 0001 	biceq.w	r0, r0, #1
 8000284:	ea40 0003 	orr.w	r0, r0, r3
 8000288:	4770      	bx	lr
 800028a:	0049      	lsls	r1, r1, #1
 800028c:	eb40 0000 	adc.w	r0, r0, r0
 8000290:	3a01      	subs	r2, #1
 8000292:	bf28      	it	cs
 8000294:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000298:	d2ed      	bcs.n	8000276 <__addsf3+0x92>
 800029a:	fab0 fc80 	clz	ip, r0
 800029e:	f1ac 0c08 	sub.w	ip, ip, #8
 80002a2:	ebb2 020c 	subs.w	r2, r2, ip
 80002a6:	fa00 f00c 	lsl.w	r0, r0, ip
 80002aa:	bfaa      	itet	ge
 80002ac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002b0:	4252      	neglt	r2, r2
 80002b2:	4318      	orrge	r0, r3
 80002b4:	bfbc      	itt	lt
 80002b6:	40d0      	lsrlt	r0, r2
 80002b8:	4318      	orrlt	r0, r3
 80002ba:	4770      	bx	lr
 80002bc:	f092 0f00 	teq	r2, #0
 80002c0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80002c4:	bf06      	itte	eq
 80002c6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80002ca:	3201      	addeq	r2, #1
 80002cc:	3b01      	subne	r3, #1
 80002ce:	e7b5      	b.n	800023c <__addsf3+0x58>
 80002d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002d8:	bf18      	it	ne
 80002da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002de:	d021      	beq.n	8000324 <__addsf3+0x140>
 80002e0:	ea92 0f03 	teq	r2, r3
 80002e4:	d004      	beq.n	80002f0 <__addsf3+0x10c>
 80002e6:	f092 0f00 	teq	r2, #0
 80002ea:	bf08      	it	eq
 80002ec:	4608      	moveq	r0, r1
 80002ee:	4770      	bx	lr
 80002f0:	ea90 0f01 	teq	r0, r1
 80002f4:	bf1c      	itt	ne
 80002f6:	2000      	movne	r0, #0
 80002f8:	4770      	bxne	lr
 80002fa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80002fe:	d104      	bne.n	800030a <__addsf3+0x126>
 8000300:	0040      	lsls	r0, r0, #1
 8000302:	bf28      	it	cs
 8000304:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000308:	4770      	bx	lr
 800030a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800030e:	bf3c      	itt	cc
 8000310:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000314:	4770      	bxcc	lr
 8000316:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800031a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800031e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000322:	4770      	bx	lr
 8000324:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000328:	bf16      	itet	ne
 800032a:	4608      	movne	r0, r1
 800032c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000330:	4601      	movne	r1, r0
 8000332:	0242      	lsls	r2, r0, #9
 8000334:	bf06      	itte	eq
 8000336:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800033a:	ea90 0f01 	teqeq	r0, r1
 800033e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000342:	4770      	bx	lr

08000344 <__aeabi_ui2f>:
 8000344:	f04f 0300 	mov.w	r3, #0
 8000348:	e004      	b.n	8000354 <__aeabi_i2f+0x8>
 800034a:	bf00      	nop

0800034c <__aeabi_i2f>:
 800034c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000350:	bf48      	it	mi
 8000352:	4240      	negmi	r0, r0
 8000354:	ea5f 0c00 	movs.w	ip, r0
 8000358:	bf08      	it	eq
 800035a:	4770      	bxeq	lr
 800035c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000360:	4601      	mov	r1, r0
 8000362:	f04f 0000 	mov.w	r0, #0
 8000366:	e01c      	b.n	80003a2 <__aeabi_l2f+0x2a>

08000368 <__aeabi_ul2f>:
 8000368:	ea50 0201 	orrs.w	r2, r0, r1
 800036c:	bf08      	it	eq
 800036e:	4770      	bxeq	lr
 8000370:	f04f 0300 	mov.w	r3, #0
 8000374:	e00a      	b.n	800038c <__aeabi_l2f+0x14>
 8000376:	bf00      	nop

08000378 <__aeabi_l2f>:
 8000378:	ea50 0201 	orrs.w	r2, r0, r1
 800037c:	bf08      	it	eq
 800037e:	4770      	bxeq	lr
 8000380:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000384:	d502      	bpl.n	800038c <__aeabi_l2f+0x14>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	ea5f 0c01 	movs.w	ip, r1
 8000390:	bf02      	ittt	eq
 8000392:	4684      	moveq	ip, r0
 8000394:	4601      	moveq	r1, r0
 8000396:	2000      	moveq	r0, #0
 8000398:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800039c:	bf08      	it	eq
 800039e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003a2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003a6:	fabc f28c 	clz	r2, ip
 80003aa:	3a08      	subs	r2, #8
 80003ac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003b0:	db10      	blt.n	80003d4 <__aeabi_l2f+0x5c>
 80003b2:	fa01 fc02 	lsl.w	ip, r1, r2
 80003b6:	4463      	add	r3, ip
 80003b8:	fa00 fc02 	lsl.w	ip, r0, r2
 80003bc:	f1c2 0220 	rsb	r2, r2, #32
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003c4:	fa20 f202 	lsr.w	r2, r0, r2
 80003c8:	eb43 0002 	adc.w	r0, r3, r2
 80003cc:	bf08      	it	eq
 80003ce:	f020 0001 	biceq.w	r0, r0, #1
 80003d2:	4770      	bx	lr
 80003d4:	f102 0220 	add.w	r2, r2, #32
 80003d8:	fa01 fc02 	lsl.w	ip, r1, r2
 80003dc:	f1c2 0220 	rsb	r2, r2, #32
 80003e0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003e4:	fa21 f202 	lsr.w	r2, r1, r2
 80003e8:	eb43 0002 	adc.w	r0, r3, r2
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003f2:	4770      	bx	lr

080003f4 <__aeabi_uldivmod>:
 80003f4:	b953      	cbnz	r3, 800040c <__aeabi_uldivmod+0x18>
 80003f6:	b94a      	cbnz	r2, 800040c <__aeabi_uldivmod+0x18>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	bf08      	it	eq
 80003fc:	2800      	cmpeq	r0, #0
 80003fe:	bf1c      	itt	ne
 8000400:	f04f 31ff 	movne.w	r1, #4294967295
 8000404:	f04f 30ff 	movne.w	r0, #4294967295
 8000408:	f000 b96e 	b.w	80006e8 <__aeabi_idiv0>
 800040c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000410:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000414:	f000 f806 	bl	8000424 <__udivmoddi4>
 8000418:	f8dd e004 	ldr.w	lr, [sp, #4]
 800041c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000420:	b004      	add	sp, #16
 8000422:	4770      	bx	lr

08000424 <__udivmoddi4>:
 8000424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000428:	9d08      	ldr	r5, [sp, #32]
 800042a:	4604      	mov	r4, r0
 800042c:	468c      	mov	ip, r1
 800042e:	2b00      	cmp	r3, #0
 8000430:	f040 8083 	bne.w	800053a <__udivmoddi4+0x116>
 8000434:	428a      	cmp	r2, r1
 8000436:	4617      	mov	r7, r2
 8000438:	d947      	bls.n	80004ca <__udivmoddi4+0xa6>
 800043a:	fab2 f282 	clz	r2, r2
 800043e:	b142      	cbz	r2, 8000452 <__udivmoddi4+0x2e>
 8000440:	f1c2 0020 	rsb	r0, r2, #32
 8000444:	fa24 f000 	lsr.w	r0, r4, r0
 8000448:	4091      	lsls	r1, r2
 800044a:	4097      	lsls	r7, r2
 800044c:	ea40 0c01 	orr.w	ip, r0, r1
 8000450:	4094      	lsls	r4, r2
 8000452:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000456:	0c23      	lsrs	r3, r4, #16
 8000458:	fbbc f6f8 	udiv	r6, ip, r8
 800045c:	fa1f fe87 	uxth.w	lr, r7
 8000460:	fb08 c116 	mls	r1, r8, r6, ip
 8000464:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000468:	fb06 f10e 	mul.w	r1, r6, lr
 800046c:	4299      	cmp	r1, r3
 800046e:	d909      	bls.n	8000484 <__udivmoddi4+0x60>
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	f106 30ff 	add.w	r0, r6, #4294967295
 8000476:	f080 8119 	bcs.w	80006ac <__udivmoddi4+0x288>
 800047a:	4299      	cmp	r1, r3
 800047c:	f240 8116 	bls.w	80006ac <__udivmoddi4+0x288>
 8000480:	3e02      	subs	r6, #2
 8000482:	443b      	add	r3, r7
 8000484:	1a5b      	subs	r3, r3, r1
 8000486:	b2a4      	uxth	r4, r4
 8000488:	fbb3 f0f8 	udiv	r0, r3, r8
 800048c:	fb08 3310 	mls	r3, r8, r0, r3
 8000490:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000494:	fb00 fe0e 	mul.w	lr, r0, lr
 8000498:	45a6      	cmp	lr, r4
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x8c>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 33ff 	add.w	r3, r0, #4294967295
 80004a2:	f080 8105 	bcs.w	80006b0 <__udivmoddi4+0x28c>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8102 	bls.w	80006b0 <__udivmoddi4+0x28c>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004b4:	eba4 040e 	sub.w	r4, r4, lr
 80004b8:	2600      	movs	r6, #0
 80004ba:	b11d      	cbz	r5, 80004c4 <__udivmoddi4+0xa0>
 80004bc:	40d4      	lsrs	r4, r2
 80004be:	2300      	movs	r3, #0
 80004c0:	e9c5 4300 	strd	r4, r3, [r5]
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	b902      	cbnz	r2, 80004ce <__udivmoddi4+0xaa>
 80004cc:	deff      	udf	#255	; 0xff
 80004ce:	fab2 f282 	clz	r2, r2
 80004d2:	2a00      	cmp	r2, #0
 80004d4:	d150      	bne.n	8000578 <__udivmoddi4+0x154>
 80004d6:	1bcb      	subs	r3, r1, r7
 80004d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004dc:	fa1f f887 	uxth.w	r8, r7
 80004e0:	2601      	movs	r6, #1
 80004e2:	fbb3 fcfe 	udiv	ip, r3, lr
 80004e6:	0c21      	lsrs	r1, r4, #16
 80004e8:	fb0e 331c 	mls	r3, lr, ip, r3
 80004ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004f0:	fb08 f30c 	mul.w	r3, r8, ip
 80004f4:	428b      	cmp	r3, r1
 80004f6:	d907      	bls.n	8000508 <__udivmoddi4+0xe4>
 80004f8:	1879      	adds	r1, r7, r1
 80004fa:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0xe2>
 8000500:	428b      	cmp	r3, r1
 8000502:	f200 80e9 	bhi.w	80006d8 <__udivmoddi4+0x2b4>
 8000506:	4684      	mov	ip, r0
 8000508:	1ac9      	subs	r1, r1, r3
 800050a:	b2a3      	uxth	r3, r4
 800050c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000510:	fb0e 1110 	mls	r1, lr, r0, r1
 8000514:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000518:	fb08 f800 	mul.w	r8, r8, r0
 800051c:	45a0      	cmp	r8, r4
 800051e:	d907      	bls.n	8000530 <__udivmoddi4+0x10c>
 8000520:	193c      	adds	r4, r7, r4
 8000522:	f100 33ff 	add.w	r3, r0, #4294967295
 8000526:	d202      	bcs.n	800052e <__udivmoddi4+0x10a>
 8000528:	45a0      	cmp	r8, r4
 800052a:	f200 80d9 	bhi.w	80006e0 <__udivmoddi4+0x2bc>
 800052e:	4618      	mov	r0, r3
 8000530:	eba4 0408 	sub.w	r4, r4, r8
 8000534:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000538:	e7bf      	b.n	80004ba <__udivmoddi4+0x96>
 800053a:	428b      	cmp	r3, r1
 800053c:	d909      	bls.n	8000552 <__udivmoddi4+0x12e>
 800053e:	2d00      	cmp	r5, #0
 8000540:	f000 80b1 	beq.w	80006a6 <__udivmoddi4+0x282>
 8000544:	2600      	movs	r6, #0
 8000546:	e9c5 0100 	strd	r0, r1, [r5]
 800054a:	4630      	mov	r0, r6
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	fab3 f683 	clz	r6, r3
 8000556:	2e00      	cmp	r6, #0
 8000558:	d14a      	bne.n	80005f0 <__udivmoddi4+0x1cc>
 800055a:	428b      	cmp	r3, r1
 800055c:	d302      	bcc.n	8000564 <__udivmoddi4+0x140>
 800055e:	4282      	cmp	r2, r0
 8000560:	f200 80b8 	bhi.w	80006d4 <__udivmoddi4+0x2b0>
 8000564:	1a84      	subs	r4, r0, r2
 8000566:	eb61 0103 	sbc.w	r1, r1, r3
 800056a:	2001      	movs	r0, #1
 800056c:	468c      	mov	ip, r1
 800056e:	2d00      	cmp	r5, #0
 8000570:	d0a8      	beq.n	80004c4 <__udivmoddi4+0xa0>
 8000572:	e9c5 4c00 	strd	r4, ip, [r5]
 8000576:	e7a5      	b.n	80004c4 <__udivmoddi4+0xa0>
 8000578:	f1c2 0320 	rsb	r3, r2, #32
 800057c:	fa20 f603 	lsr.w	r6, r0, r3
 8000580:	4097      	lsls	r7, r2
 8000582:	fa01 f002 	lsl.w	r0, r1, r2
 8000586:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800058a:	40d9      	lsrs	r1, r3
 800058c:	4330      	orrs	r0, r6
 800058e:	0c03      	lsrs	r3, r0, #16
 8000590:	fbb1 f6fe 	udiv	r6, r1, lr
 8000594:	fa1f f887 	uxth.w	r8, r7
 8000598:	fb0e 1116 	mls	r1, lr, r6, r1
 800059c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005a0:	fb06 f108 	mul.w	r1, r6, r8
 80005a4:	4299      	cmp	r1, r3
 80005a6:	fa04 f402 	lsl.w	r4, r4, r2
 80005aa:	d909      	bls.n	80005c0 <__udivmoddi4+0x19c>
 80005ac:	18fb      	adds	r3, r7, r3
 80005ae:	f106 3cff 	add.w	ip, r6, #4294967295
 80005b2:	f080 808d 	bcs.w	80006d0 <__udivmoddi4+0x2ac>
 80005b6:	4299      	cmp	r1, r3
 80005b8:	f240 808a 	bls.w	80006d0 <__udivmoddi4+0x2ac>
 80005bc:	3e02      	subs	r6, #2
 80005be:	443b      	add	r3, r7
 80005c0:	1a5b      	subs	r3, r3, r1
 80005c2:	b281      	uxth	r1, r0
 80005c4:	fbb3 f0fe 	udiv	r0, r3, lr
 80005c8:	fb0e 3310 	mls	r3, lr, r0, r3
 80005cc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005d0:	fb00 f308 	mul.w	r3, r0, r8
 80005d4:	428b      	cmp	r3, r1
 80005d6:	d907      	bls.n	80005e8 <__udivmoddi4+0x1c4>
 80005d8:	1879      	adds	r1, r7, r1
 80005da:	f100 3cff 	add.w	ip, r0, #4294967295
 80005de:	d273      	bcs.n	80006c8 <__udivmoddi4+0x2a4>
 80005e0:	428b      	cmp	r3, r1
 80005e2:	d971      	bls.n	80006c8 <__udivmoddi4+0x2a4>
 80005e4:	3802      	subs	r0, #2
 80005e6:	4439      	add	r1, r7
 80005e8:	1acb      	subs	r3, r1, r3
 80005ea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80005ee:	e778      	b.n	80004e2 <__udivmoddi4+0xbe>
 80005f0:	f1c6 0c20 	rsb	ip, r6, #32
 80005f4:	fa03 f406 	lsl.w	r4, r3, r6
 80005f8:	fa22 f30c 	lsr.w	r3, r2, ip
 80005fc:	431c      	orrs	r4, r3
 80005fe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000602:	fa01 f306 	lsl.w	r3, r1, r6
 8000606:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800060a:	fa21 f10c 	lsr.w	r1, r1, ip
 800060e:	431f      	orrs	r7, r3
 8000610:	0c3b      	lsrs	r3, r7, #16
 8000612:	fbb1 f9fe 	udiv	r9, r1, lr
 8000616:	fa1f f884 	uxth.w	r8, r4
 800061a:	fb0e 1119 	mls	r1, lr, r9, r1
 800061e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000622:	fb09 fa08 	mul.w	sl, r9, r8
 8000626:	458a      	cmp	sl, r1
 8000628:	fa02 f206 	lsl.w	r2, r2, r6
 800062c:	fa00 f306 	lsl.w	r3, r0, r6
 8000630:	d908      	bls.n	8000644 <__udivmoddi4+0x220>
 8000632:	1861      	adds	r1, r4, r1
 8000634:	f109 30ff 	add.w	r0, r9, #4294967295
 8000638:	d248      	bcs.n	80006cc <__udivmoddi4+0x2a8>
 800063a:	458a      	cmp	sl, r1
 800063c:	d946      	bls.n	80006cc <__udivmoddi4+0x2a8>
 800063e:	f1a9 0902 	sub.w	r9, r9, #2
 8000642:	4421      	add	r1, r4
 8000644:	eba1 010a 	sub.w	r1, r1, sl
 8000648:	b2bf      	uxth	r7, r7
 800064a:	fbb1 f0fe 	udiv	r0, r1, lr
 800064e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000652:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000656:	fb00 f808 	mul.w	r8, r0, r8
 800065a:	45b8      	cmp	r8, r7
 800065c:	d907      	bls.n	800066e <__udivmoddi4+0x24a>
 800065e:	19e7      	adds	r7, r4, r7
 8000660:	f100 31ff 	add.w	r1, r0, #4294967295
 8000664:	d22e      	bcs.n	80006c4 <__udivmoddi4+0x2a0>
 8000666:	45b8      	cmp	r8, r7
 8000668:	d92c      	bls.n	80006c4 <__udivmoddi4+0x2a0>
 800066a:	3802      	subs	r0, #2
 800066c:	4427      	add	r7, r4
 800066e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000672:	eba7 0708 	sub.w	r7, r7, r8
 8000676:	fba0 8902 	umull	r8, r9, r0, r2
 800067a:	454f      	cmp	r7, r9
 800067c:	46c6      	mov	lr, r8
 800067e:	4649      	mov	r1, r9
 8000680:	d31a      	bcc.n	80006b8 <__udivmoddi4+0x294>
 8000682:	d017      	beq.n	80006b4 <__udivmoddi4+0x290>
 8000684:	b15d      	cbz	r5, 800069e <__udivmoddi4+0x27a>
 8000686:	ebb3 020e 	subs.w	r2, r3, lr
 800068a:	eb67 0701 	sbc.w	r7, r7, r1
 800068e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000692:	40f2      	lsrs	r2, r6
 8000694:	ea4c 0202 	orr.w	r2, ip, r2
 8000698:	40f7      	lsrs	r7, r6
 800069a:	e9c5 2700 	strd	r2, r7, [r5]
 800069e:	2600      	movs	r6, #0
 80006a0:	4631      	mov	r1, r6
 80006a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006a6:	462e      	mov	r6, r5
 80006a8:	4628      	mov	r0, r5
 80006aa:	e70b      	b.n	80004c4 <__udivmoddi4+0xa0>
 80006ac:	4606      	mov	r6, r0
 80006ae:	e6e9      	b.n	8000484 <__udivmoddi4+0x60>
 80006b0:	4618      	mov	r0, r3
 80006b2:	e6fd      	b.n	80004b0 <__udivmoddi4+0x8c>
 80006b4:	4543      	cmp	r3, r8
 80006b6:	d2e5      	bcs.n	8000684 <__udivmoddi4+0x260>
 80006b8:	ebb8 0e02 	subs.w	lr, r8, r2
 80006bc:	eb69 0104 	sbc.w	r1, r9, r4
 80006c0:	3801      	subs	r0, #1
 80006c2:	e7df      	b.n	8000684 <__udivmoddi4+0x260>
 80006c4:	4608      	mov	r0, r1
 80006c6:	e7d2      	b.n	800066e <__udivmoddi4+0x24a>
 80006c8:	4660      	mov	r0, ip
 80006ca:	e78d      	b.n	80005e8 <__udivmoddi4+0x1c4>
 80006cc:	4681      	mov	r9, r0
 80006ce:	e7b9      	b.n	8000644 <__udivmoddi4+0x220>
 80006d0:	4666      	mov	r6, ip
 80006d2:	e775      	b.n	80005c0 <__udivmoddi4+0x19c>
 80006d4:	4630      	mov	r0, r6
 80006d6:	e74a      	b.n	800056e <__udivmoddi4+0x14a>
 80006d8:	f1ac 0c02 	sub.w	ip, ip, #2
 80006dc:	4439      	add	r1, r7
 80006de:	e713      	b.n	8000508 <__udivmoddi4+0xe4>
 80006e0:	3802      	subs	r0, #2
 80006e2:	443c      	add	r4, r7
 80006e4:	e724      	b.n	8000530 <__udivmoddi4+0x10c>
 80006e6:	bf00      	nop

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80006f0:	ed2d 8b02 	vpush	{d8}
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f6:	f001 fa3d 	bl	8001b74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fa:	f000 f8e9 	bl	80008d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fe:	f000 fa99 	bl	8000c34 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000702:	f000 fa6d 	bl	8000be0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000706:	f000 f94b 	bl	80009a0 <MX_TIM1_Init>
  MX_TIM3_Init();
 800070a:	f000 f9f3 	bl	8000af4 <MX_TIM3_Init>
  MX_TIM2_Init();
 800070e:	f000 f99f 	bl	8000a50 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);					//micros()
 8000712:	485d      	ldr	r0, [pc, #372]	; (8000888 <main+0x19c>)
 8000714:	f002 fa92 	bl	8002c3c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);   //Start reading encoder
 8000718:	213c      	movs	r1, #60	; 0x3c
 800071a:	485c      	ldr	r0, [pc, #368]	; (800088c <main+0x1a0>)
 800071c:	f002 fca0 	bl	8003060 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start(&htim3);						//Start TIM3
 8000720:	485b      	ldr	r0, [pc, #364]	; (8000890 <main+0x1a4>)
 8000722:	f002 fa31 	bl	8002b88 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);			//Start PWM TIM3
 8000726:	210c      	movs	r1, #12
 8000728:	4859      	ldr	r0, [pc, #356]	; (8000890 <main+0x1a4>)
 800072a:	f002 fb43 	bl	8002db4 <HAL_TIM_PWM_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (micros() - Time_Velocity_Stamp >= 100)
 800072e:	f001 f85b 	bl	80017e8 <micros>
 8000732:	4b58      	ldr	r3, [pc, #352]	; (8000894 <main+0x1a8>)
 8000734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000738:	1a84      	subs	r4, r0, r2
 800073a:	eb61 0503 	sbc.w	r5, r1, r3
 800073e:	2d00      	cmp	r5, #0
 8000740:	bf08      	it	eq
 8000742:	2c64      	cmpeq	r4, #100	; 0x64
 8000744:	d31a      	bcc.n	800077c <main+0x90>
	  {
		  Time_Velocity_Stamp = micros();
 8000746:	f001 f84f 	bl	80017e8 <micros>
 800074a:	4602      	mov	r2, r0
 800074c:	460b      	mov	r3, r1
 800074e:	4951      	ldr	r1, [pc, #324]	; (8000894 <main+0x1a8>)
 8000750:	e9c1 2300 	strd	r2, r3, [r1]
		  Velocity_Encoder = (Velocity_Encoder*9999 + Encoder_Velocity_Update())/(float)10000;
 8000754:	4b50      	ldr	r3, [pc, #320]	; (8000898 <main+0x1ac>)
 8000756:	edd3 7a00 	vldr	s15, [r3]
 800075a:	ed9f 7a50 	vldr	s14, [pc, #320]	; 800089c <main+0x1b0>
 800075e:	ee27 8a87 	vmul.f32	s16, s15, s14
 8000762:	f000 fb1f 	bl	8000da4 <Encoder_Velocity_Update>
 8000766:	eef0 7a40 	vmov.f32	s15, s0
 800076a:	ee38 7a27 	vadd.f32	s14, s16, s15
 800076e:	eddf 6a4c 	vldr	s13, [pc, #304]	; 80008a0 <main+0x1b4>
 8000772:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000776:	4b48      	ldr	r3, [pc, #288]	; (8000898 <main+0x1ac>)
 8000778:	edc3 7a00 	vstr	s15, [r3]
	  }
	  if (micros() - Time_Sampling_Stamp >= 1000)	  //Control loop
 800077c:	f001 f834 	bl	80017e8 <micros>
 8000780:	4b48      	ldr	r3, [pc, #288]	; (80008a4 <main+0x1b8>)
 8000782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000786:	ebb0 0802 	subs.w	r8, r0, r2
 800078a:	eb61 0903 	sbc.w	r9, r1, r3
 800078e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000792:	f04f 0300 	mov.w	r3, #0
 8000796:	454b      	cmp	r3, r9
 8000798:	bf08      	it	eq
 800079a:	4542      	cmpeq	r2, r8
 800079c:	d2c7      	bcs.n	800072e <main+0x42>
	  {
			Time_Sampling_Stamp = micros();
 800079e:	f001 f823 	bl	80017e8 <micros>
 80007a2:	4602      	mov	r2, r0
 80007a4:	460b      	mov	r3, r1
 80007a6:	493f      	ldr	r1, [pc, #252]	; (80008a4 <main+0x1b8>)
 80007a8:	e9c1 2300 	strd	r2, r3, [r1]
			Position_Encoder = htim1.Instance->CNT; //Read Encoder
 80007ac:	4b37      	ldr	r3, [pc, #220]	; (800088c <main+0x1a0>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007b2:	ee07 3a90 	vmov	s15, r3
 80007b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007ba:	4b3b      	ldr	r3, [pc, #236]	; (80008a8 <main+0x1bc>)
 80007bc:	edc3 7a00 	vstr	s15, [r3]
			Position_Now_Degree = (Position_Encoder*360)/Encoder_Resolution; //Convert Encoder CNT to degree
 80007c0:	4b39      	ldr	r3, [pc, #228]	; (80008a8 <main+0x1bc>)
 80007c2:	edd3 7a00 	vldr	s15, [r3]
 80007c6:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80008ac <main+0x1c0>
 80007ca:	ee67 6a87 	vmul.f32	s13, s15, s14
 80007ce:	4b38      	ldr	r3, [pc, #224]	; (80008b0 <main+0x1c4>)
 80007d0:	881b      	ldrh	r3, [r3, #0]
 80007d2:	ee07 3a90 	vmov	s15, r3
 80007d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80007da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80007de:	4b35      	ldr	r3, [pc, #212]	; (80008b4 <main+0x1c8>)
 80007e0:	edc3 7a00 	vstr	s15, [r3]
			if (Distance_Calculated == 0) //Distance not calculated and not arrive at next station
 80007e4:	4b34      	ldr	r3, [pc, #208]	; (80008b8 <main+0x1cc>)
 80007e6:	881b      	ldrh	r3, [r3, #0]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d102      	bne.n	80007f2 <main+0x106>
			{
				Distance_Calculation();		//Calculate distance
 80007ec:	f000 fc38 	bl	8001060 <Distance_Calculation>
 80007f0:	e01f      	b.n	8000832 <main+0x146>
			}
			else if ((Distance_Calculated == 1) && (Position_Now_Degree != Position_Want_Degree) && (Trajectory_Flag < 5)) //Distance calculated and not arrive at next station
 80007f2:	4b31      	ldr	r3, [pc, #196]	; (80008b8 <main+0x1cc>)
 80007f4:	881b      	ldrh	r3, [r3, #0]
 80007f6:	2b01      	cmp	r3, #1
 80007f8:	d11b      	bne.n	8000832 <main+0x146>
 80007fa:	4b2e      	ldr	r3, [pc, #184]	; (80008b4 <main+0x1c8>)
 80007fc:	ed93 7a00 	vldr	s14, [r3]
 8000800:	4b2e      	ldr	r3, [pc, #184]	; (80008bc <main+0x1d0>)
 8000802:	edd3 7a00 	vldr	s15, [r3]
 8000806:	eeb4 7a67 	vcmp.f32	s14, s15
 800080a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800080e:	d010      	beq.n	8000832 <main+0x146>
 8000810:	4b2b      	ldr	r3, [pc, #172]	; (80008c0 <main+0x1d4>)
 8000812:	881b      	ldrh	r3, [r3, #0]
 8000814:	2b04      	cmp	r3, #4
 8000816:	d80c      	bhi.n	8000832 <main+0x146>
			{
				Trajectory_Generation();	//Get Velocity_Want_RPM
 8000818:	f000 fd5c 	bl	80012d4 <Trajectory_Generation>
				Velocity_Control();			//Get PWM_Out
 800081c:	f000 fb68 	bl	8000ef0 <Velocity_Control>
				Motor_Drive_PWM();			//Drive
 8000820:	f000 fb20 	bl	8000e64 <Motor_Drive_PWM>

				if(Trajectory_Flag == 4)
 8000824:	4b26      	ldr	r3, [pc, #152]	; (80008c0 <main+0x1d4>)
 8000826:	881b      	ldrh	r3, [r3, #0]
 8000828:	2b04      	cmp	r3, #4
 800082a:	d102      	bne.n	8000832 <main+0x146>
				{
					Trajectory_Flag = 5;
 800082c:	4b24      	ldr	r3, [pc, #144]	; (80008c0 <main+0x1d4>)
 800082e:	2205      	movs	r2, #5
 8000830:	801a      	strh	r2, [r3, #0]


			}


			if (Trajectory_Flag == 5)		//Reach next station
 8000832:	4b23      	ldr	r3, [pc, #140]	; (80008c0 <main+0x1d4>)
 8000834:	881b      	ldrh	r3, [r3, #0]
 8000836:	2b05      	cmp	r3, #5
 8000838:	d120      	bne.n	800087c <main+0x190>
			{
				if (Position_Prev_Degree != Position_Want_Degree)	//Change goal
 800083a:	4b22      	ldr	r3, [pc, #136]	; (80008c4 <main+0x1d8>)
 800083c:	ed93 7a00 	vldr	s14, [r3]
 8000840:	4b1e      	ldr	r3, [pc, #120]	; (80008bc <main+0x1d0>)
 8000842:	edd3 7a00 	vldr	s15, [r3]
 8000846:	eeb4 7a67 	vcmp.f32	s14, s15
 800084a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800084e:	d00d      	beq.n	800086c <main+0x180>
				{
					Trajectory_Flag = 0;	//Reset flag
 8000850:	4b1b      	ldr	r3, [pc, #108]	; (80008c0 <main+0x1d4>)
 8000852:	2200      	movs	r2, #0
 8000854:	801a      	strh	r2, [r3, #0]
					Distance_Calculated = 0;//Reset distance
 8000856:	4b18      	ldr	r3, [pc, #96]	; (80008b8 <main+0x1cc>)
 8000858:	2200      	movs	r2, #0
 800085a:	801a      	strh	r2, [r3, #0]
					Velocity_Want_RPM = 0;  //Reset Velocity_Want_RPM
 800085c:	4b1a      	ldr	r3, [pc, #104]	; (80008c8 <main+0x1dc>)
 800085e:	f04f 0200 	mov.w	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
					Flag4 = 0;
 8000864:	4b19      	ldr	r3, [pc, #100]	; (80008cc <main+0x1e0>)
 8000866:	f04f 0200 	mov.w	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
				}
				Velocity_Want_RPM = 0;
 800086c:	4b16      	ldr	r3, [pc, #88]	; (80008c8 <main+0x1dc>)
 800086e:	f04f 0200 	mov.w	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
				Velocity_Control();			//Get PWM_Out
 8000874:	f000 fb3c 	bl	8000ef0 <Velocity_Control>
				Motor_Drive_PWM();			//Drive
 8000878:	f000 faf4 	bl	8000e64 <Motor_Drive_PWM>

			}
			Position_Prev_Degree = Position_Want_Degree; //Check that Position_Want_Degree change or not
 800087c:	4b0f      	ldr	r3, [pc, #60]	; (80008bc <main+0x1d0>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a10      	ldr	r2, [pc, #64]	; (80008c4 <main+0x1d8>)
 8000882:	6013      	str	r3, [r2, #0]
	  if (micros() - Time_Velocity_Stamp >= 100)
 8000884:	e753      	b.n	800072e <main+0x42>
 8000886:	bf00      	nop
 8000888:	200001fc 	.word	0x200001fc
 800088c:	200001b4 	.word	0x200001b4
 8000890:	2000016c 	.word	0x2000016c
 8000894:	200000c0 	.word	0x200000c0
 8000898:	200000d4 	.word	0x200000d4
 800089c:	461c3c00 	.word	0x461c3c00
 80008a0:	461c4000 	.word	0x461c4000
 80008a4:	200000b8 	.word	0x200000b8
 80008a8:	200000f4 	.word	0x200000f4
 80008ac:	43b40000 	.word	0x43b40000
 80008b0:	20000000 	.word	0x20000000
 80008b4:	200000f8 	.word	0x200000f8
 80008b8:	200000d2 	.word	0x200000d2
 80008bc:	20000014 	.word	0x20000014
 80008c0:	2000014c 	.word	0x2000014c
 80008c4:	200000fc 	.word	0x200000fc
 80008c8:	20000008 	.word	0x20000008
 80008cc:	20000150 	.word	0x20000150

080008d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b094      	sub	sp, #80	; 0x50
 80008d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008d6:	f107 0320 	add.w	r3, r7, #32
 80008da:	2230      	movs	r2, #48	; 0x30
 80008dc:	2100      	movs	r1, #0
 80008de:	4618      	mov	r0, r3
 80008e0:	f003 fc8c 	bl	80041fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e4:	f107 030c 	add.w	r3, r7, #12
 80008e8:	2200      	movs	r2, #0
 80008ea:	601a      	str	r2, [r3, #0]
 80008ec:	605a      	str	r2, [r3, #4]
 80008ee:	609a      	str	r2, [r3, #8]
 80008f0:	60da      	str	r2, [r3, #12]
 80008f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f4:	2300      	movs	r3, #0
 80008f6:	60bb      	str	r3, [r7, #8]
 80008f8:	4b27      	ldr	r3, [pc, #156]	; (8000998 <SystemClock_Config+0xc8>)
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	4a26      	ldr	r2, [pc, #152]	; (8000998 <SystemClock_Config+0xc8>)
 80008fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000902:	6413      	str	r3, [r2, #64]	; 0x40
 8000904:	4b24      	ldr	r3, [pc, #144]	; (8000998 <SystemClock_Config+0xc8>)
 8000906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000908:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800090c:	60bb      	str	r3, [r7, #8]
 800090e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000910:	2300      	movs	r3, #0
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	4b21      	ldr	r3, [pc, #132]	; (800099c <SystemClock_Config+0xcc>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a20      	ldr	r2, [pc, #128]	; (800099c <SystemClock_Config+0xcc>)
 800091a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800091e:	6013      	str	r3, [r2, #0]
 8000920:	4b1e      	ldr	r3, [pc, #120]	; (800099c <SystemClock_Config+0xcc>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800092c:	2302      	movs	r3, #2
 800092e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000930:	2301      	movs	r3, #1
 8000932:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000934:	2310      	movs	r3, #16
 8000936:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000938:	2302      	movs	r3, #2
 800093a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800093c:	2300      	movs	r3, #0
 800093e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000940:	2308      	movs	r3, #8
 8000942:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000944:	2364      	movs	r3, #100	; 0x64
 8000946:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000948:	2302      	movs	r3, #2
 800094a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800094c:	2304      	movs	r3, #4
 800094e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000950:	f107 0320 	add.w	r3, r7, #32
 8000954:	4618      	mov	r0, r3
 8000956:	f001 fc53 	bl	8002200 <HAL_RCC_OscConfig>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000960:	f000 ff5c 	bl	800181c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000964:	230f      	movs	r3, #15
 8000966:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000968:	2302      	movs	r3, #2
 800096a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800096c:	2300      	movs	r3, #0
 800096e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000970:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000974:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000976:	2300      	movs	r3, #0
 8000978:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800097a:	f107 030c 	add.w	r3, r7, #12
 800097e:	2103      	movs	r1, #3
 8000980:	4618      	mov	r0, r3
 8000982:	f001 feb5 	bl	80026f0 <HAL_RCC_ClockConfig>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800098c:	f000 ff46 	bl	800181c <Error_Handler>
  }
}
 8000990:	bf00      	nop
 8000992:	3750      	adds	r7, #80	; 0x50
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40023800 	.word	0x40023800
 800099c:	40007000 	.word	0x40007000

080009a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08c      	sub	sp, #48	; 0x30
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80009a6:	f107 030c 	add.w	r3, r7, #12
 80009aa:	2224      	movs	r2, #36	; 0x24
 80009ac:	2100      	movs	r1, #0
 80009ae:	4618      	mov	r0, r3
 80009b0:	f003 fc24 	bl	80041fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009bc:	4b22      	ldr	r3, [pc, #136]	; (8000a48 <MX_TIM1_Init+0xa8>)
 80009be:	4a23      	ldr	r2, [pc, #140]	; (8000a4c <MX_TIM1_Init+0xac>)
 80009c0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80009c2:	4b21      	ldr	r3, [pc, #132]	; (8000a48 <MX_TIM1_Init+0xa8>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c8:	4b1f      	ldr	r3, [pc, #124]	; (8000a48 <MX_TIM1_Init+0xa8>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8191;
 80009ce:	4b1e      	ldr	r3, [pc, #120]	; (8000a48 <MX_TIM1_Init+0xa8>)
 80009d0:	f641 72ff 	movw	r2, #8191	; 0x1fff
 80009d4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d6:	4b1c      	ldr	r3, [pc, #112]	; (8000a48 <MX_TIM1_Init+0xa8>)
 80009d8:	2200      	movs	r2, #0
 80009da:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009dc:	4b1a      	ldr	r3, [pc, #104]	; (8000a48 <MX_TIM1_Init+0xa8>)
 80009de:	2200      	movs	r2, #0
 80009e0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009e2:	4b19      	ldr	r3, [pc, #100]	; (8000a48 <MX_TIM1_Init+0xa8>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80009e8:	2303      	movs	r3, #3
 80009ea:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80009ec:	2300      	movs	r3, #0
 80009ee:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80009f0:	2301      	movs	r3, #1
 80009f2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009f4:	2300      	movs	r3, #0
 80009f6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80009fc:	2300      	movs	r3, #0
 80009fe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a00:	2301      	movs	r3, #1
 8000a02:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000a0c:	f107 030c 	add.w	r3, r7, #12
 8000a10:	4619      	mov	r1, r3
 8000a12:	480d      	ldr	r0, [pc, #52]	; (8000a48 <MX_TIM1_Init+0xa8>)
 8000a14:	f002 fa7e 	bl	8002f14 <HAL_TIM_Encoder_Init>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000a1e:	f000 fefd 	bl	800181c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a26:	2300      	movs	r3, #0
 8000a28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4806      	ldr	r0, [pc, #24]	; (8000a48 <MX_TIM1_Init+0xa8>)
 8000a30:	f003 f922 	bl	8003c78 <HAL_TIMEx_MasterConfigSynchronization>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000a3a:	f000 feef 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a3e:	bf00      	nop
 8000a40:	3730      	adds	r7, #48	; 0x30
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	200001b4 	.word	0x200001b4
 8000a4c:	40010000 	.word	0x40010000

08000a50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a56:	f107 0308 	add.w	r3, r7, #8
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	601a      	str	r2, [r3, #0]
 8000a5e:	605a      	str	r2, [r3, #4]
 8000a60:	609a      	str	r2, [r3, #8]
 8000a62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a64:	463b      	mov	r3, r7
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a6c:	4b20      	ldr	r3, [pc, #128]	; (8000af0 <MX_TIM2_Init+0xa0>)
 8000a6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8000a74:	4b1e      	ldr	r3, [pc, #120]	; (8000af0 <MX_TIM2_Init+0xa0>)
 8000a76:	2263      	movs	r2, #99	; 0x63
 8000a78:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a7a:	4b1d      	ldr	r3, [pc, #116]	; (8000af0 <MX_TIM2_Init+0xa0>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000a80:	4b1b      	ldr	r3, [pc, #108]	; (8000af0 <MX_TIM2_Init+0xa0>)
 8000a82:	f04f 32ff 	mov.w	r2, #4294967295
 8000a86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a88:	4b19      	ldr	r3, [pc, #100]	; (8000af0 <MX_TIM2_Init+0xa0>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a8e:	4b18      	ldr	r3, [pc, #96]	; (8000af0 <MX_TIM2_Init+0xa0>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a94:	4816      	ldr	r0, [pc, #88]	; (8000af0 <MX_TIM2_Init+0xa0>)
 8000a96:	f002 f827 	bl	8002ae8 <HAL_TIM_Base_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000aa0:	f000 febc 	bl	800181c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000aa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000aa8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000aaa:	f107 0308 	add.w	r3, r7, #8
 8000aae:	4619      	mov	r1, r3
 8000ab0:	480f      	ldr	r0, [pc, #60]	; (8000af0 <MX_TIM2_Init+0xa0>)
 8000ab2:	f002 fd29 	bl	8003508 <HAL_TIM_ConfigClockSource>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000abc:	f000 feae 	bl	800181c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ac8:	463b      	mov	r3, r7
 8000aca:	4619      	mov	r1, r3
 8000acc:	4808      	ldr	r0, [pc, #32]	; (8000af0 <MX_TIM2_Init+0xa0>)
 8000ace:	f003 f8d3 	bl	8003c78 <HAL_TIMEx_MasterConfigSynchronization>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ad8:	f000 fea0 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_SR_UIF);
 8000adc:	4b04      	ldr	r3, [pc, #16]	; (8000af0 <MX_TIM2_Init+0xa0>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f06f 0201 	mvn.w	r2, #1
 8000ae4:	611a      	str	r2, [r3, #16]

  /* USER CODE END TIM2_Init 2 */

}
 8000ae6:	bf00      	nop
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	200001fc 	.word	0x200001fc

08000af4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08e      	sub	sp, #56	; 0x38
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000afa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
 8000b06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b08:	f107 0320 	add.w	r3, r7, #32
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b12:	1d3b      	adds	r3, r7, #4
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
 8000b1e:	611a      	str	r2, [r3, #16]
 8000b20:	615a      	str	r2, [r3, #20]
 8000b22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b24:	4b2c      	ldr	r3, [pc, #176]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000b26:	4a2d      	ldr	r2, [pc, #180]	; (8000bdc <MX_TIM3_Init+0xe8>)
 8000b28:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b2a:	4b2b      	ldr	r3, [pc, #172]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b30:	4b29      	ldr	r3, [pc, #164]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8000b36:	4b28      	ldr	r3, [pc, #160]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000b38:	f242 7210 	movw	r2, #10000	; 0x2710
 8000b3c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b3e:	4b26      	ldr	r3, [pc, #152]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b44:	4b24      	ldr	r3, [pc, #144]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b4a:	4823      	ldr	r0, [pc, #140]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000b4c:	f001 ffcc 	bl	8002ae8 <HAL_TIM_Base_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000b56:	f000 fe61 	bl	800181c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b5e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b64:	4619      	mov	r1, r3
 8000b66:	481c      	ldr	r0, [pc, #112]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000b68:	f002 fcce 	bl	8003508 <HAL_TIM_ConfigClockSource>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000b72:	f000 fe53 	bl	800181c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b76:	4818      	ldr	r0, [pc, #96]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000b78:	f002 f8c2 	bl	8002d00 <HAL_TIM_PWM_Init>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000b82:	f000 fe4b 	bl	800181c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b86:	2300      	movs	r3, #0
 8000b88:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b8e:	f107 0320 	add.w	r3, r7, #32
 8000b92:	4619      	mov	r1, r3
 8000b94:	4810      	ldr	r0, [pc, #64]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000b96:	f003 f86f 	bl	8003c78 <HAL_TIMEx_MasterConfigSynchronization>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000ba0:	f000 fe3c 	bl	800181c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ba4:	2360      	movs	r3, #96	; 0x60
 8000ba6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bac:	2300      	movs	r3, #0
 8000bae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000bb4:	1d3b      	adds	r3, r7, #4
 8000bb6:	220c      	movs	r2, #12
 8000bb8:	4619      	mov	r1, r3
 8000bba:	4807      	ldr	r0, [pc, #28]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000bbc:	f002 fbe6 	bl	800338c <HAL_TIM_PWM_ConfigChannel>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000bc6:	f000 fe29 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000bca:	4803      	ldr	r0, [pc, #12]	; (8000bd8 <MX_TIM3_Init+0xe4>)
 8000bcc:	f000 fed8 	bl	8001980 <HAL_TIM_MspPostInit>

}
 8000bd0:	bf00      	nop
 8000bd2:	3738      	adds	r7, #56	; 0x38
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	2000016c 	.word	0x2000016c
 8000bdc:	40000400 	.word	0x40000400

08000be0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000be4:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000be6:	4a12      	ldr	r2, [pc, #72]	; (8000c30 <MX_USART2_UART_Init+0x50>)
 8000be8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bea:	4b10      	ldr	r3, [pc, #64]	; (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000bec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bf0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	; (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c04:	4b09      	ldr	r3, [pc, #36]	; (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000c06:	220c      	movs	r2, #12
 8000c08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0a:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c10:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c16:	4805      	ldr	r0, [pc, #20]	; (8000c2c <MX_USART2_UART_Init+0x4c>)
 8000c18:	f003 f8b0 	bl	8003d7c <HAL_UART_Init>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c22:	f000 fdfb 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000244 	.word	0x20000244
 8000c30:	40004400 	.word	0x40004400

08000c34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b08a      	sub	sp, #40	; 0x28
 8000c38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3a:	f107 0314 	add.w	r3, r7, #20
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]
 8000c48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
 8000c4e:	4b50      	ldr	r3, [pc, #320]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	4a4f      	ldr	r2, [pc, #316]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000c54:	f043 0304 	orr.w	r3, r3, #4
 8000c58:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5a:	4b4d      	ldr	r3, [pc, #308]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	f003 0304 	and.w	r3, r3, #4
 8000c62:	613b      	str	r3, [r7, #16]
 8000c64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	60fb      	str	r3, [r7, #12]
 8000c6a:	4b49      	ldr	r3, [pc, #292]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a48      	ldr	r2, [pc, #288]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000c70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b46      	ldr	r3, [pc, #280]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	60bb      	str	r3, [r7, #8]
 8000c86:	4b42      	ldr	r3, [pc, #264]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a41      	ldr	r2, [pc, #260]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000c8c:	f043 0301 	orr.w	r3, r3, #1
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b3f      	ldr	r3, [pc, #252]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	607b      	str	r3, [r7, #4]
 8000ca2:	4b3b      	ldr	r3, [pc, #236]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a3a      	ldr	r2, [pc, #232]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000ca8:	f043 0302 	orr.w	r3, r3, #2
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b38      	ldr	r3, [pc, #224]	; (8000d90 <MX_GPIO_Init+0x15c>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f003 0302 	and.w	r3, r3, #2
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2120      	movs	r1, #32
 8000cbe:	4835      	ldr	r0, [pc, #212]	; (8000d94 <MX_GPIO_Init+0x160>)
 8000cc0:	f001 fa60 	bl	8002184 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cca:	4833      	ldr	r0, [pc, #204]	; (8000d98 <MX_GPIO_Init+0x164>)
 8000ccc:	f001 fa5a 	bl	8002184 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cd6:	4b31      	ldr	r3, [pc, #196]	; (8000d9c <MX_GPIO_Init+0x168>)
 8000cd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	482e      	ldr	r0, [pc, #184]	; (8000da0 <MX_GPIO_Init+0x16c>)
 8000ce6:	f001 f8c9 	bl	8001e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_Input_Proxreal_Pin Encoder_X_Pin */
  GPIO_InitStruct.Pin = GPIO_Input_Proxreal_Pin|Encoder_X_Pin;
 8000cea:	2381      	movs	r3, #129	; 0x81
 8000cec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf6:	f107 0314 	add.w	r3, r7, #20
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4828      	ldr	r0, [pc, #160]	; (8000da0 <MX_GPIO_Init+0x16c>)
 8000cfe:	f001 f8bd 	bl	8001e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_Input_Proxtest_Pin */
  GPIO_InitStruct.Pin = GPIO_Input_Proxtest_Pin;
 8000d02:	2301      	movs	r3, #1
 8000d04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d06:	2300      	movs	r3, #0
 8000d08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_Input_Proxtest_GPIO_Port, &GPIO_InitStruct);
 8000d0e:	f107 0314 	add.w	r3, r7, #20
 8000d12:	4619      	mov	r1, r3
 8000d14:	481f      	ldr	r0, [pc, #124]	; (8000d94 <MX_GPIO_Init+0x160>)
 8000d16:	f001 f8b1 	bl	8001e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d1a:	2320      	movs	r3, #32
 8000d1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d26:	2300      	movs	r3, #0
 8000d28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d2a:	f107 0314 	add.w	r3, r7, #20
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4818      	ldr	r0, [pc, #96]	; (8000d94 <MX_GPIO_Init+0x160>)
 8000d32:	f001 f8a3 	bl	8001e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d44:	2300      	movs	r3, #0
 8000d46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4812      	ldr	r0, [pc, #72]	; (8000d98 <MX_GPIO_Init+0x164>)
 8000d50:	f001 f894 	bl	8001e7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d54:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d5a:	2312      	movs	r3, #18
 8000d5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d62:	2303      	movs	r3, #3
 8000d64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d66:	2304      	movs	r3, #4
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d6a:	f107 0314 	add.w	r3, r7, #20
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4809      	ldr	r0, [pc, #36]	; (8000d98 <MX_GPIO_Init+0x164>)
 8000d72:	f001 f883 	bl	8001e7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d76:	2200      	movs	r2, #0
 8000d78:	2100      	movs	r1, #0
 8000d7a:	2028      	movs	r0, #40	; 0x28
 8000d7c:	f001 f847 	bl	8001e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d80:	2028      	movs	r0, #40	; 0x28
 8000d82:	f001 f860 	bl	8001e46 <HAL_NVIC_EnableIRQ>

}
 8000d86:	bf00      	nop
 8000d88:	3728      	adds	r7, #40	; 0x28
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40023800 	.word	0x40023800
 8000d94:	40020000 	.word	0x40020000
 8000d98:	40020400 	.word	0x40020400
 8000d9c:	10210000 	.word	0x10210000
 8000da0:	40020800 	.word	0x40020800

08000da4 <Encoder_Velocity_Update>:

/* USER CODE BEGIN 4 */
float Encoder_Velocity_Update()  //Lecture code DON'T TOUCH!
{
 8000da4:	b5b0      	push	{r4, r5, r7, lr}
 8000da6:	ed2d 8b02 	vpush	{d8}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
	//Save Last state
	static uint32_t EncoderLastPosition = 0;
	static uint64_t EncoderLastTimestamp = 0;

	//read data
	uint32_t EncoderNowPosition = htim1.Instance->CNT;
 8000dae:	4b27      	ldr	r3, [pc, #156]	; (8000e4c <Encoder_Velocity_Update+0xa8>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db4:	613b      	str	r3, [r7, #16]
	uint64_t EncoderNowTimestamp = micros();
 8000db6:	f000 fd17 	bl	80017e8 <micros>
 8000dba:	e9c7 0102 	strd	r0, r1, [r7, #8]

	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 8000dbe:	4b24      	ldr	r3, [pc, #144]	; (8000e50 <Encoder_Velocity_Update+0xac>)
 8000dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dc4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0503 	sbc.w	r5, r1, r3
 8000dce:	e9c7 4500 	strd	r4, r5, [r7]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 8000dd2:	4b20      	ldr	r3, [pc, #128]	; (8000e54 <Encoder_Velocity_Update+0xb0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	617b      	str	r3, [r7, #20]

	//compensate overflow and underflow
	if (EncoderPositionDiff >= Encoder_Overflow)
 8000ddc:	4b1e      	ldr	r3, [pc, #120]	; (8000e58 <Encoder_Velocity_Update+0xb4>)
 8000dde:	881b      	ldrh	r3, [r3, #0]
 8000de0:	461a      	mov	r2, r3
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	4293      	cmp	r3, r2
 8000de6:	db06      	blt.n	8000df6 <Encoder_Velocity_Update+0x52>
	{
		EncoderPositionDiff -= Encoder_Resolution;
 8000de8:	4b1c      	ldr	r3, [pc, #112]	; (8000e5c <Encoder_Velocity_Update+0xb8>)
 8000dea:	881b      	ldrh	r3, [r3, #0]
 8000dec:	461a      	mov	r2, r3
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	1a9b      	subs	r3, r3, r2
 8000df2:	617b      	str	r3, [r7, #20]
 8000df4:	e00b      	b.n	8000e0e <Encoder_Velocity_Update+0x6a>
	}
	else if (-EncoderPositionDiff >= Encoder_Overflow)
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	425b      	negs	r3, r3
 8000dfa:	4a17      	ldr	r2, [pc, #92]	; (8000e58 <Encoder_Velocity_Update+0xb4>)
 8000dfc:	8812      	ldrh	r2, [r2, #0]
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	db05      	blt.n	8000e0e <Encoder_Velocity_Update+0x6a>
	{
		EncoderPositionDiff += Encoder_Resolution;
 8000e02:	4b16      	ldr	r3, [pc, #88]	; (8000e5c <Encoder_Velocity_Update+0xb8>)
 8000e04:	881b      	ldrh	r3, [r3, #0]
 8000e06:	461a      	mov	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	4413      	add	r3, r2
 8000e0c:	617b      	str	r3, [r7, #20]
	}

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 8000e0e:	4a11      	ldr	r2, [pc, #68]	; (8000e54 <Encoder_Velocity_Update+0xb0>)
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8000e14:	490e      	ldr	r1, [pc, #56]	; (8000e50 <Encoder_Velocity_Update+0xac>)
 8000e16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000e1a:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity
	//EncoderTimeDiff is in uS
	return (EncoderPositionDiff * 1000000) / (float) EncoderTimeDiff;
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	4a0f      	ldr	r2, [pc, #60]	; (8000e60 <Encoder_Velocity_Update+0xbc>)
 8000e22:	fb02 f303 	mul.w	r3, r2, r3
 8000e26:	ee07 3a90 	vmov	s15, r3
 8000e2a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8000e2e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000e32:	f7ff fa99 	bl	8000368 <__aeabi_ul2f>
 8000e36:	ee07 0a10 	vmov	s14, r0
 8000e3a:	eec8 7a07 	vdiv.f32	s15, s16, s14
}
 8000e3e:	eeb0 0a67 	vmov.f32	s0, s15
 8000e42:	3718      	adds	r7, #24
 8000e44:	46bd      	mov	sp, r7
 8000e46:	ecbd 8b02 	vpop	{d8}
 8000e4a:	bdb0      	pop	{r4, r5, r7, pc}
 8000e4c:	200001b4 	.word	0x200001b4
 8000e50:	20000160 	.word	0x20000160
 8000e54:	20000168 	.word	0x20000168
 8000e58:	20000002 	.word	0x20000002
 8000e5c:	20000000 	.word	0x20000000
 8000e60:	000f4240 	.word	0x000f4240

08000e64 <Motor_Drive_PWM>:

#define PWM_CHANNEL TIM_CHANNEL_4			//Set channel for PWM
#define GPIO_PIN_DIRECTION GPIO_PIN_10		//Set pin for direction
void Motor_Drive_PWM()	//Motor drive
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
	if (PWM_Out > 10000)		//If Velocity_Want_RPM exceed Velocity_Max_RPM
 8000e68:	4b1d      	ldr	r3, [pc, #116]	; (8000ee0 <Motor_Drive_PWM+0x7c>)
 8000e6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e6e:	f242 7210 	movw	r2, #10000	; 0x2710
 8000e72:	4293      	cmp	r3, r2
 8000e74:	dd04      	ble.n	8000e80 <Motor_Drive_PWM+0x1c>
	{
		PWM_Out = 10000;		//Run with Velocity_Max_RPM
 8000e76:	4b1a      	ldr	r3, [pc, #104]	; (8000ee0 <Motor_Drive_PWM+0x7c>)
 8000e78:	f242 7210 	movw	r2, #10000	; 0x2710
 8000e7c:	801a      	strh	r2, [r3, #0]
 8000e7e:	e009      	b.n	8000e94 <Motor_Drive_PWM+0x30>
	}
	else if (PWM_Out < -10000)		//If Velocity_Want_RPM exceed Velocity_Max_RPM
 8000e80:	4b17      	ldr	r3, [pc, #92]	; (8000ee0 <Motor_Drive_PWM+0x7c>)
 8000e82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e86:	4a17      	ldr	r2, [pc, #92]	; (8000ee4 <Motor_Drive_PWM+0x80>)
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	da03      	bge.n	8000e94 <Motor_Drive_PWM+0x30>
	{
		PWM_Out = -10000;		//Run with Velocity_Max_RPM
 8000e8c:	4b14      	ldr	r3, [pc, #80]	; (8000ee0 <Motor_Drive_PWM+0x7c>)
 8000e8e:	f64d 02f0 	movw	r2, #55536	; 0xd8f0
 8000e92:	801a      	strh	r2, [r3, #0]
	}

	if (PWM_Out < 0)
 8000e94:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <Motor_Drive_PWM+0x7c>)
 8000e96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	da0d      	bge.n	8000eba <Motor_Drive_PWM+0x56>
	{
		__HAL_TIM_SET_COMPARE(&htim3, PWM_CHANNEL, -PWM_Out);
 8000e9e:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <Motor_Drive_PWM+0x7c>)
 8000ea0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ea4:	425a      	negs	r2, r3
 8000ea6:	4b10      	ldr	r3, [pc, #64]	; (8000ee8 <Motor_Drive_PWM+0x84>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_DIRECTION, GPIO_PIN_RESET);
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eb2:	480e      	ldr	r0, [pc, #56]	; (8000eec <Motor_Drive_PWM+0x88>)
 8000eb4:	f001 f966 	bl	8002184 <HAL_GPIO_WritePin>
	else if (PWM_Out >= 0)
	{
		__HAL_TIM_SET_COMPARE(&htim3, PWM_CHANNEL, PWM_Out);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_DIRECTION, GPIO_PIN_SET);
	}
}
 8000eb8:	e010      	b.n	8000edc <Motor_Drive_PWM+0x78>
	else if (PWM_Out >= 0)
 8000eba:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <Motor_Drive_PWM+0x7c>)
 8000ebc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	db0b      	blt.n	8000edc <Motor_Drive_PWM+0x78>
		__HAL_TIM_SET_COMPARE(&htim3, PWM_CHANNEL, PWM_Out);
 8000ec4:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <Motor_Drive_PWM+0x7c>)
 8000ec6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000eca:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <Motor_Drive_PWM+0x84>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_DIRECTION, GPIO_PIN_SET);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ed6:	4805      	ldr	r0, [pc, #20]	; (8000eec <Motor_Drive_PWM+0x88>)
 8000ed8:	f001 f954 	bl	8002184 <HAL_GPIO_WritePin>
}
 8000edc:	bf00      	nop
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	200000f0 	.word	0x200000f0
 8000ee4:	ffffd8f0 	.word	0xffffd8f0
 8000ee8:	2000016c 	.word	0x2000016c
 8000eec:	40020400 	.word	0x40020400

08000ef0 <Velocity_Control>:
void Velocity_Control()  //Velocity Control PID
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0

	Velocity_Now_RPM = (Velocity_Encoder*60)/Encoder_Resolution;	//Convert Velocity_Encoder (Encoder's velocity at the moment) to RPM
 8000ef4:	4b4a      	ldr	r3, [pc, #296]	; (8001020 <Velocity_Control+0x130>)
 8000ef6:	edd3 7a00 	vldr	s15, [r3]
 8000efa:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001024 <Velocity_Control+0x134>
 8000efe:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000f02:	4b49      	ldr	r3, [pc, #292]	; (8001028 <Velocity_Control+0x138>)
 8000f04:	881b      	ldrh	r3, [r3, #0]
 8000f06:	ee07 3a90 	vmov	s15, r3
 8000f0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f12:	4b46      	ldr	r3, [pc, #280]	; (800102c <Velocity_Control+0x13c>)
 8000f14:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Now_Rad = (Velocity_Now_RPM*2*pi)/60;
 8000f18:	4b44      	ldr	r3, [pc, #272]	; (800102c <Velocity_Control+0x13c>)
 8000f1a:	edd3 7a00 	vldr	s15, [r3]
 8000f1e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000f22:	4b43      	ldr	r3, [pc, #268]	; (8001030 <Velocity_Control+0x140>)
 8000f24:	edd3 7a00 	vldr	s15, [r3]
 8000f28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f2c:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8001024 <Velocity_Control+0x134>
 8000f30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f34:	4b3f      	ldr	r3, [pc, #252]	; (8001034 <Velocity_Control+0x144>)
 8000f36:	edc3 7a00 	vstr	s15, [r3]

	if (Velocity_Want_RPM > Velocity_Max_RPM)		//If Velocity_Want_RPM exceed Velocity_Max_RPM
 8000f3a:	4b3f      	ldr	r3, [pc, #252]	; (8001038 <Velocity_Control+0x148>)
 8000f3c:	ed93 7a00 	vldr	s14, [r3]
 8000f40:	4b3e      	ldr	r3, [pc, #248]	; (800103c <Velocity_Control+0x14c>)
 8000f42:	edd3 7a00 	vldr	s15, [r3]
 8000f46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4e:	dd04      	ble.n	8000f5a <Velocity_Control+0x6a>
	{
		Velocity_Want_RPM = Velocity_Max_RPM;		//Run with Velocity_Max_RPM
 8000f50:	4b3a      	ldr	r3, [pc, #232]	; (800103c <Velocity_Control+0x14c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a38      	ldr	r2, [pc, #224]	; (8001038 <Velocity_Control+0x148>)
 8000f56:	6013      	str	r3, [r2, #0]
 8000f58:	e014      	b.n	8000f84 <Velocity_Control+0x94>
	}
	else if (Velocity_Want_RPM < -Velocity_Max_RPM)		//If Velocity_Want_RPM exceed Velocity_Max_RPM
 8000f5a:	4b38      	ldr	r3, [pc, #224]	; (800103c <Velocity_Control+0x14c>)
 8000f5c:	edd3 7a00 	vldr	s15, [r3]
 8000f60:	eeb1 7a67 	vneg.f32	s14, s15
 8000f64:	4b34      	ldr	r3, [pc, #208]	; (8001038 <Velocity_Control+0x148>)
 8000f66:	edd3 7a00 	vldr	s15, [r3]
 8000f6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f72:	dd07      	ble.n	8000f84 <Velocity_Control+0x94>
	{
		Velocity_Want_RPM = -Velocity_Max_RPM;		//Run with Velocity_Max_RPM
 8000f74:	4b31      	ldr	r3, [pc, #196]	; (800103c <Velocity_Control+0x14c>)
 8000f76:	edd3 7a00 	vldr	s15, [r3]
 8000f7a:	eef1 7a67 	vneg.f32	s15, s15
 8000f7e:	4b2e      	ldr	r3, [pc, #184]	; (8001038 <Velocity_Control+0x148>)
 8000f80:	edc3 7a00 	vstr	s15, [r3]
	}

	Velocity_Error = Velocity_Want_RPM - Velocity_Now_RPM;
 8000f84:	4b2c      	ldr	r3, [pc, #176]	; (8001038 <Velocity_Control+0x148>)
 8000f86:	ed93 7a00 	vldr	s14, [r3]
 8000f8a:	4b28      	ldr	r3, [pc, #160]	; (800102c <Velocity_Control+0x13c>)
 8000f8c:	edd3 7a00 	vldr	s15, [r3]
 8000f90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f94:	4b2a      	ldr	r3, [pc, #168]	; (8001040 <Velocity_Control+0x150>)
 8000f96:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Error_Sum = Velocity_Error_Sum + Velocity_Error;
 8000f9a:	4b2a      	ldr	r3, [pc, #168]	; (8001044 <Velocity_Control+0x154>)
 8000f9c:	ed93 7a00 	vldr	s14, [r3]
 8000fa0:	4b27      	ldr	r3, [pc, #156]	; (8001040 <Velocity_Control+0x150>)
 8000fa2:	edd3 7a00 	vldr	s15, [r3]
 8000fa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000faa:	4b26      	ldr	r3, [pc, #152]	; (8001044 <Velocity_Control+0x154>)
 8000fac:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Error_Diff = Velocity_Error - Velocity_Error_Prev;
 8000fb0:	4b23      	ldr	r3, [pc, #140]	; (8001040 <Velocity_Control+0x150>)
 8000fb2:	ed93 7a00 	vldr	s14, [r3]
 8000fb6:	4b24      	ldr	r3, [pc, #144]	; (8001048 <Velocity_Control+0x158>)
 8000fb8:	edd3 7a00 	vldr	s15, [r3]
 8000fbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fc0:	4b22      	ldr	r3, [pc, #136]	; (800104c <Velocity_Control+0x15c>)
 8000fc2:	edc3 7a00 	vstr	s15, [r3]
	Velocity_Error_Prev = Velocity_Error;
 8000fc6:	4b1e      	ldr	r3, [pc, #120]	; (8001040 <Velocity_Control+0x150>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a1f      	ldr	r2, [pc, #124]	; (8001048 <Velocity_Control+0x158>)
 8000fcc:	6013      	str	r3, [r2, #0]

	PWM_Out = (Velocity_K_P*Velocity_Error) + (Velocity_K_I*Velocity_Error_Sum) + (Velocity_K_D*(Velocity_Error_Diff));
 8000fce:	4b20      	ldr	r3, [pc, #128]	; (8001050 <Velocity_Control+0x160>)
 8000fd0:	ed93 7a00 	vldr	s14, [r3]
 8000fd4:	4b1a      	ldr	r3, [pc, #104]	; (8001040 <Velocity_Control+0x150>)
 8000fd6:	edd3 7a00 	vldr	s15, [r3]
 8000fda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fde:	4b1d      	ldr	r3, [pc, #116]	; (8001054 <Velocity_Control+0x164>)
 8000fe0:	edd3 6a00 	vldr	s13, [r3]
 8000fe4:	4b17      	ldr	r3, [pc, #92]	; (8001044 <Velocity_Control+0x154>)
 8000fe6:	edd3 7a00 	vldr	s15, [r3]
 8000fea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ff2:	4b19      	ldr	r3, [pc, #100]	; (8001058 <Velocity_Control+0x168>)
 8000ff4:	edd3 6a00 	vldr	s13, [r3]
 8000ff8:	4b14      	ldr	r3, [pc, #80]	; (800104c <Velocity_Control+0x15c>)
 8000ffa:	edd3 7a00 	vldr	s15, [r3]
 8000ffe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001002:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001006:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800100a:	ee17 3a90 	vmov	r3, s15
 800100e:	b21a      	sxth	r2, r3
 8001010:	4b12      	ldr	r3, [pc, #72]	; (800105c <Velocity_Control+0x16c>)
 8001012:	801a      	strh	r2, [r3, #0]

}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	200000d4 	.word	0x200000d4
 8001024:	42700000 	.word	0x42700000
 8001028:	20000000 	.word	0x20000000
 800102c:	200000d8 	.word	0x200000d8
 8001030:	20000004 	.word	0x20000004
 8001034:	20000100 	.word	0x20000100
 8001038:	20000008 	.word	0x20000008
 800103c:	20000018 	.word	0x20000018
 8001040:	200000e0 	.word	0x200000e0
 8001044:	200000e4 	.word	0x200000e4
 8001048:	200000ec 	.word	0x200000ec
 800104c:	200000e8 	.word	0x200000e8
 8001050:	2000000c 	.word	0x2000000c
 8001054:	20000010 	.word	0x20000010
 8001058:	200000dc 	.word	0x200000dc
 800105c:	200000f0 	.word	0x200000f0

08001060 <Distance_Calculation>:
void Distance_Calculation()	//Calculate that distance is short or long
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	//acceleration is fixed at 0.5 radian per second^2
	Distance_Degree_Set = Position_Want_Degree - Position_Now_Degree;  //Get distance from  EndPoint - StartPoint in degree
 8001064:	4b84      	ldr	r3, [pc, #528]	; (8001278 <Distance_Calculation+0x218>)
 8001066:	ed93 7a00 	vldr	s14, [r3]
 800106a:	4b84      	ldr	r3, [pc, #528]	; (800127c <Distance_Calculation+0x21c>)
 800106c:	edd3 7a00 	vldr	s15, [r3]
 8001070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001074:	4b82      	ldr	r3, [pc, #520]	; (8001280 <Distance_Calculation+0x220>)
 8001076:	edc3 7a00 	vstr	s15, [r3]
	if (Distance_Degree_Set < 0)
 800107a:	4b81      	ldr	r3, [pc, #516]	; (8001280 <Distance_Calculation+0x220>)
 800107c:	edd3 7a00 	vldr	s15, [r3]
 8001080:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001088:	d509      	bpl.n	800109e <Distance_Calculation+0x3e>
	{
		Distance_Degree_Set += 360;
 800108a:	4b7d      	ldr	r3, [pc, #500]	; (8001280 <Distance_Calculation+0x220>)
 800108c:	edd3 7a00 	vldr	s15, [r3]
 8001090:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8001284 <Distance_Calculation+0x224>
 8001094:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001098:	4b79      	ldr	r3, [pc, #484]	; (8001280 <Distance_Calculation+0x220>)
 800109a:	edc3 7a00 	vstr	s15, [r3]
	}
	Distance_Radian_Set = (Distance_Degree_Set*pi)/180;				   //Change Distance_Degree_Set to radian
 800109e:	4b78      	ldr	r3, [pc, #480]	; (8001280 <Distance_Calculation+0x220>)
 80010a0:	ed93 7a00 	vldr	s14, [r3]
 80010a4:	4b78      	ldr	r3, [pc, #480]	; (8001288 <Distance_Calculation+0x228>)
 80010a6:	edd3 7a00 	vldr	s15, [r3]
 80010aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ae:	eddf 6a77 	vldr	s13, [pc, #476]	; 800128c <Distance_Calculation+0x22c>
 80010b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b6:	4b76      	ldr	r3, [pc, #472]	; (8001290 <Distance_Calculation+0x230>)
 80010b8:	edc3 7a00 	vstr	s15, [r3]

	Velocity_Max_Rad = (Velocity_Max_RPM*2*pi)/60;					   //Change max velocity to radian per second
 80010bc:	4b75      	ldr	r3, [pc, #468]	; (8001294 <Distance_Calculation+0x234>)
 80010be:	edd3 7a00 	vldr	s15, [r3]
 80010c2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80010c6:	4b70      	ldr	r3, [pc, #448]	; (8001288 <Distance_Calculation+0x228>)
 80010c8:	edd3 7a00 	vldr	s15, [r3]
 80010cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010d0:	eddf 6a71 	vldr	s13, [pc, #452]	; 8001298 <Distance_Calculation+0x238>
 80010d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d8:	4b70      	ldr	r3, [pc, #448]	; (800129c <Distance_Calculation+0x23c>)
 80010da:	edc3 7a00 	vstr	s15, [r3]

	Time_Blend = Velocity_Max_Rad*2;								   //Time used for motor to reach Velocity_Max_Rad with a=0.5 radian per second^2
 80010de:	4b6f      	ldr	r3, [pc, #444]	; (800129c <Distance_Calculation+0x23c>)
 80010e0:	edd3 7a00 	vldr	s15, [r3]
 80010e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80010e8:	4b6d      	ldr	r3, [pc, #436]	; (80012a0 <Distance_Calculation+0x240>)
 80010ea:	edc3 7a00 	vstr	s15, [r3]
	Time_Blend_Micro = Time_Blend*1000000;							   //Change from second to microsecond
 80010ee:	4b6c      	ldr	r3, [pc, #432]	; (80012a0 <Distance_Calculation+0x240>)
 80010f0:	edd3 7a00 	vldr	s15, [r3]
 80010f4:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 80012a4 <Distance_Calculation+0x244>
 80010f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010fc:	4b6a      	ldr	r3, [pc, #424]	; (80012a8 <Distance_Calculation+0x248>)
 80010fe:	edc3 7a00 	vstr	s15, [r3]

	Distance_Blend = 2*(powf(Velocity_Max_Rad, 2));					   //Distance used for motor to reach Velocity_Max_Rad with a=0.5 radian per second^2
 8001102:	4b66      	ldr	r3, [pc, #408]	; (800129c <Distance_Calculation+0x23c>)
 8001104:	edd3 7a00 	vldr	s15, [r3]
 8001108:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800110c:	eeb0 0a67 	vmov.f32	s0, s15
 8001110:	f003 f87c 	bl	800420c <powf>
 8001114:	eef0 7a40 	vmov.f32	s15, s0
 8001118:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800111c:	4b63      	ldr	r3, [pc, #396]	; (80012ac <Distance_Calculation+0x24c>)
 800111e:	edc3 7a00 	vstr	s15, [r3]


	if ((2*Distance_Blend) < Distance_Radian_Set)					   //Distance_Radian_Set is long enough to achieve Velocity_Max_Rad
 8001122:	4b62      	ldr	r3, [pc, #392]	; (80012ac <Distance_Calculation+0x24c>)
 8001124:	edd3 7a00 	vldr	s15, [r3]
 8001128:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800112c:	4b58      	ldr	r3, [pc, #352]	; (8001290 <Distance_Calculation+0x230>)
 800112e:	edd3 7a00 	vldr	s15, [r3]
 8001132:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800113a:	d53c      	bpl.n	80011b6 <Distance_Calculation+0x156>
	{
		Distance_Length = LONG;
 800113c:	4b5c      	ldr	r3, [pc, #368]	; (80012b0 <Distance_Calculation+0x250>)
 800113e:	2201      	movs	r2, #1
 8001140:	801a      	strh	r2, [r3, #0]
		Distance_Center = Distance_Radian_Set - (2*Distance_Blend);	   //Distance when a=0 radian per second^2
 8001142:	4b53      	ldr	r3, [pc, #332]	; (8001290 <Distance_Calculation+0x230>)
 8001144:	ed93 7a00 	vldr	s14, [r3]
 8001148:	4b58      	ldr	r3, [pc, #352]	; (80012ac <Distance_Calculation+0x24c>)
 800114a:	edd3 7a00 	vldr	s15, [r3]
 800114e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001152:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001156:	4b57      	ldr	r3, [pc, #348]	; (80012b4 <Distance_Calculation+0x254>)
 8001158:	edc3 7a00 	vstr	s15, [r3]
		Time_Center = Distance_Center/Velocity_Max_Rad;
 800115c:	4b55      	ldr	r3, [pc, #340]	; (80012b4 <Distance_Calculation+0x254>)
 800115e:	edd3 6a00 	vldr	s13, [r3]
 8001162:	4b4e      	ldr	r3, [pc, #312]	; (800129c <Distance_Calculation+0x23c>)
 8001164:	ed93 7a00 	vldr	s14, [r3]
 8001168:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800116c:	4b52      	ldr	r3, [pc, #328]	; (80012b8 <Distance_Calculation+0x258>)
 800116e:	edc3 7a00 	vstr	s15, [r3]
		Time_Center_Micro = Time_Center*1000000;
 8001172:	4b51      	ldr	r3, [pc, #324]	; (80012b8 <Distance_Calculation+0x258>)
 8001174:	edd3 7a00 	vldr	s15, [r3]
 8001178:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80012a4 <Distance_Calculation+0x244>
 800117c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001180:	4b4e      	ldr	r3, [pc, #312]	; (80012bc <Distance_Calculation+0x25c>)
 8001182:	edc3 7a00 	vstr	s15, [r3]
		Time_All = (2*Time_Blend) + (Time_Center);//Time use to reach next station
 8001186:	4b46      	ldr	r3, [pc, #280]	; (80012a0 <Distance_Calculation+0x240>)
 8001188:	edd3 7a00 	vldr	s15, [r3]
 800118c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001190:	4b49      	ldr	r3, [pc, #292]	; (80012b8 <Distance_Calculation+0x258>)
 8001192:	edd3 7a00 	vldr	s15, [r3]
 8001196:	ee77 7a27 	vadd.f32	s15, s14, s15
 800119a:	4b49      	ldr	r3, [pc, #292]	; (80012c0 <Distance_Calculation+0x260>)
 800119c:	edc3 7a00 	vstr	s15, [r3]
		Time_All_Micro = Time_All*1000000;							   //Change from second to microsecond
 80011a0:	4b47      	ldr	r3, [pc, #284]	; (80012c0 <Distance_Calculation+0x260>)
 80011a2:	edd3 7a00 	vldr	s15, [r3]
 80011a6:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80012a4 <Distance_Calculation+0x244>
 80011aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ae:	4b45      	ldr	r3, [pc, #276]	; (80012c4 <Distance_Calculation+0x264>)
 80011b0:	edc3 7a00 	vstr	s15, [r3]
 80011b4:	e05a      	b.n	800126c <Distance_Calculation+0x20c>
	}

	else if ((2*Distance_Blend) >= Distance_Radian_Set)				   //Distance_Radian_Set is not long enough to achieve Velocity_Max_Rad
 80011b6:	4b3d      	ldr	r3, [pc, #244]	; (80012ac <Distance_Calculation+0x24c>)
 80011b8:	edd3 7a00 	vldr	s15, [r3]
 80011bc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80011c0:	4b33      	ldr	r3, [pc, #204]	; (8001290 <Distance_Calculation+0x230>)
 80011c2:	edd3 7a00 	vldr	s15, [r3]
 80011c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ce:	db4d      	blt.n	800126c <Distance_Calculation+0x20c>
	{
		Distance_Length = SHORT;
 80011d0:	4b37      	ldr	r3, [pc, #220]	; (80012b0 <Distance_Calculation+0x250>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	801a      	strh	r2, [r3, #0]
		Time_Blend = sqrtf(Distance_Radian_Set*2);					   //Time used for motor to reach Velocity_Achieve_Rad with a=0.5 radian per second^2
 80011d6:	4b2e      	ldr	r3, [pc, #184]	; (8001290 <Distance_Calculation+0x230>)
 80011d8:	edd3 7a00 	vldr	s15, [r3]
 80011dc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011e0:	eeb0 0a67 	vmov.f32	s0, s15
 80011e4:	f003 f8aa 	bl	800433c <sqrtf>
 80011e8:	eef0 7a40 	vmov.f32	s15, s0
 80011ec:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <Distance_Calculation+0x240>)
 80011ee:	edc3 7a00 	vstr	s15, [r3]
		Time_Blend_Micro = Time_Blend*1000000;						   //Change from second to microsecond
 80011f2:	4b2b      	ldr	r3, [pc, #172]	; (80012a0 <Distance_Calculation+0x240>)
 80011f4:	edd3 7a00 	vldr	s15, [r3]
 80011f8:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80012a4 <Distance_Calculation+0x244>
 80011fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001200:	4b29      	ldr	r3, [pc, #164]	; (80012a8 <Distance_Calculation+0x248>)
 8001202:	edc3 7a00 	vstr	s15, [r3]
		Time_All = (2*Time_Blend);
 8001206:	4b26      	ldr	r3, [pc, #152]	; (80012a0 <Distance_Calculation+0x240>)
 8001208:	edd3 7a00 	vldr	s15, [r3]
 800120c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001210:	4b2b      	ldr	r3, [pc, #172]	; (80012c0 <Distance_Calculation+0x260>)
 8001212:	edc3 7a00 	vstr	s15, [r3]
		Time_All_Micro = Time_All * 1000000;
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <Distance_Calculation+0x260>)
 8001218:	edd3 7a00 	vldr	s15, [r3]
 800121c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80012a4 <Distance_Calculation+0x244>
 8001220:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001224:	4b27      	ldr	r3, [pc, #156]	; (80012c4 <Distance_Calculation+0x264>)
 8001226:	edc3 7a00 	vstr	s15, [r3]
		Velocity_Achieve_Rad = sqrtf(Distance_Radian_Set/2);		   //Top limit velocity that motor can achieve in short distance
 800122a:	4b19      	ldr	r3, [pc, #100]	; (8001290 <Distance_Calculation+0x230>)
 800122c:	edd3 7a00 	vldr	s15, [r3]
 8001230:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001234:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001238:	eeb0 0a47 	vmov.f32	s0, s14
 800123c:	f003 f87e 	bl	800433c <sqrtf>
 8001240:	eef0 7a40 	vmov.f32	s15, s0
 8001244:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <Distance_Calculation+0x268>)
 8001246:	edc3 7a00 	vstr	s15, [r3]
		Velocity_Achieve_RPM = (Velocity_Achieve_Rad*60)/(2*pi);	   //Change from radian per second to RPM
 800124a:	4b1f      	ldr	r3, [pc, #124]	; (80012c8 <Distance_Calculation+0x268>)
 800124c:	edd3 7a00 	vldr	s15, [r3]
 8001250:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001298 <Distance_Calculation+0x238>
 8001254:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001258:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <Distance_Calculation+0x228>)
 800125a:	edd3 7a00 	vldr	s15, [r3]
 800125e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001262:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001266:	4b19      	ldr	r3, [pc, #100]	; (80012cc <Distance_Calculation+0x26c>)
 8001268:	edc3 7a00 	vstr	s15, [r3]
	}

	Distance_Calculated = 1;
 800126c:	4b18      	ldr	r3, [pc, #96]	; (80012d0 <Distance_Calculation+0x270>)
 800126e:	2201      	movs	r2, #1
 8001270:	801a      	strh	r2, [r3, #0]
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000014 	.word	0x20000014
 800127c:	200000f8 	.word	0x200000f8
 8001280:	20000110 	.word	0x20000110
 8001284:	43b40000 	.word	0x43b40000
 8001288:	20000004 	.word	0x20000004
 800128c:	43340000 	.word	0x43340000
 8001290:	20000114 	.word	0x20000114
 8001294:	20000018 	.word	0x20000018
 8001298:	42700000 	.word	0x42700000
 800129c:	20000104 	.word	0x20000104
 80012a0:	20000128 	.word	0x20000128
 80012a4:	49742400 	.word	0x49742400
 80012a8:	20000140 	.word	0x20000140
 80012ac:	20000118 	.word	0x20000118
 80012b0:	200000d0 	.word	0x200000d0
 80012b4:	2000011c 	.word	0x2000011c
 80012b8:	20000130 	.word	0x20000130
 80012bc:	20000148 	.word	0x20000148
 80012c0:	2000012c 	.word	0x2000012c
 80012c4:	20000144 	.word	0x20000144
 80012c8:	2000010c 	.word	0x2000010c
 80012cc:	20000108 	.word	0x20000108
 80012d0:	200000d2 	.word	0x200000d2

080012d4 <Trajectory_Generation>:

	Velocity_Want_RPM = (Position_K_P*Position_Error) + (Position_K_I*Position_Error_Sum) + (Position_K_D*(Position_Error_Diff));

}
void Trajectory_Generation()  //Position Control with Trajectory Generation
{
 80012d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012d8:	ed2d 8b02 	vpush	{d8}
 80012dc:	b096      	sub	sp, #88	; 0x58
 80012de:	af00      	add	r7, sp, #0

	Position_Encoder = htim1.Instance->CNT;
 80012e0:	4bb7      	ldr	r3, [pc, #732]	; (80015c0 <Trajectory_Generation+0x2ec>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e6:	ee07 3a90 	vmov	s15, r3
 80012ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012ee:	4bb5      	ldr	r3, [pc, #724]	; (80015c4 <Trajectory_Generation+0x2f0>)
 80012f0:	edc3 7a00 	vstr	s15, [r3]
	Position_Rad  = (Position_Encoder*2*pi)/Encoder_Resolution;  //radian
 80012f4:	4bb3      	ldr	r3, [pc, #716]	; (80015c4 <Trajectory_Generation+0x2f0>)
 80012f6:	edd3 7a00 	vldr	s15, [r3]
 80012fa:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012fe:	4bb2      	ldr	r3, [pc, #712]	; (80015c8 <Trajectory_Generation+0x2f4>)
 8001300:	edd3 7a00 	vldr	s15, [r3]
 8001304:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001308:	4bb0      	ldr	r3, [pc, #704]	; (80015cc <Trajectory_Generation+0x2f8>)
 800130a:	881b      	ldrh	r3, [r3, #0]
 800130c:	ee07 3a90 	vmov	s15, r3
 8001310:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001318:	4bad      	ldr	r3, [pc, #692]	; (80015d0 <Trajectory_Generation+0x2fc>)
 800131a:	edc3 7a00 	vstr	s15, [r3]
	if (Trajectory_Flag == 0)
 800131e:	4bad      	ldr	r3, [pc, #692]	; (80015d4 <Trajectory_Generation+0x300>)
 8001320:	881b      	ldrh	r3, [r3, #0]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d10d      	bne.n	8001342 <Trajectory_Generation+0x6e>
	{
		Time_Start = micros();
 8001326:	f000 fa5f 	bl	80017e8 <micros>
 800132a:	4602      	mov	r2, r0
 800132c:	460b      	mov	r3, r1
 800132e:	49aa      	ldr	r1, [pc, #680]	; (80015d8 <Trajectory_Generation+0x304>)
 8001330:	e9c1 2300 	strd	r2, r3, [r1]
		Position_Start = Position_Rad;
 8001334:	4ba6      	ldr	r3, [pc, #664]	; (80015d0 <Trajectory_Generation+0x2fc>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4ba8      	ldr	r3, [pc, #672]	; (80015dc <Trajectory_Generation+0x308>)
 800133a:	601a      	str	r2, [r3, #0]
		Trajectory_Flag = 1;
 800133c:	4aa5      	ldr	r2, [pc, #660]	; (80015d4 <Trajectory_Generation+0x300>)
 800133e:	2301      	movs	r3, #1
 8001340:	8013      	strh	r3, [r2, #0]
	}
	Time_Trajectory_Stamp = micros();
 8001342:	f000 fa51 	bl	80017e8 <micros>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	49a5      	ldr	r1, [pc, #660]	; (80015e0 <Trajectory_Generation+0x30c>)
 800134c:	e9c1 2300 	strd	r2, r3, [r1]

	if (Distance_Length == LONG)
 8001350:	4ba4      	ldr	r3, [pc, #656]	; (80015e4 <Trajectory_Generation+0x310>)
 8001352:	881b      	ldrh	r3, [r3, #0]
 8001354:	2b01      	cmp	r3, #1
 8001356:	f040 8155 	bne.w	8001604 <Trajectory_Generation+0x330>
	{
		if ((Time_Trajectory_Stamp-Time_Start) <= Time_Blend_Micro)
 800135a:	4ba1      	ldr	r3, [pc, #644]	; (80015e0 <Trajectory_Generation+0x30c>)
 800135c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001360:	4b9d      	ldr	r3, [pc, #628]	; (80015d8 <Trajectory_Generation+0x304>)
 8001362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001366:	1a84      	subs	r4, r0, r2
 8001368:	653c      	str	r4, [r7, #80]	; 0x50
 800136a:	eb61 0303 	sbc.w	r3, r1, r3
 800136e:	657b      	str	r3, [r7, #84]	; 0x54
 8001370:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001374:	f7fe fff8 	bl	8000368 <__aeabi_ul2f>
 8001378:	ee07 0a10 	vmov	s14, r0
 800137c:	4b9a      	ldr	r3, [pc, #616]	; (80015e8 <Trajectory_Generation+0x314>)
 800137e:	edd3 7a00 	vldr	s15, [r3]
 8001382:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138a:	d82c      	bhi.n	80013e6 <Trajectory_Generation+0x112>
		{
			Velocity_Want_RPM = Velocity_Max_RPM*((Time_Trajectory_Stamp-Time_Start)/Time_Blend_Micro);
 800138c:	4b94      	ldr	r3, [pc, #592]	; (80015e0 <Trajectory_Generation+0x30c>)
 800138e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001392:	4b91      	ldr	r3, [pc, #580]	; (80015d8 <Trajectory_Generation+0x304>)
 8001394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001398:	1a84      	subs	r4, r0, r2
 800139a:	64bc      	str	r4, [r7, #72]	; 0x48
 800139c:	eb61 0303 	sbc.w	r3, r1, r3
 80013a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80013a2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80013a6:	f7fe ffdf 	bl	8000368 <__aeabi_ul2f>
 80013aa:	ee06 0a90 	vmov	s13, r0
 80013ae:	4b8e      	ldr	r3, [pc, #568]	; (80015e8 <Trajectory_Generation+0x314>)
 80013b0:	edd3 7a00 	vldr	s15, [r3]
 80013b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013b8:	4b8c      	ldr	r3, [pc, #560]	; (80015ec <Trajectory_Generation+0x318>)
 80013ba:	edd3 7a00 	vldr	s15, [r3]
 80013be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013c2:	4b8b      	ldr	r3, [pc, #556]	; (80015f0 <Trajectory_Generation+0x31c>)
 80013c4:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 2;
 80013c8:	4b82      	ldr	r3, [pc, #520]	; (80015d4 <Trajectory_Generation+0x300>)
 80013ca:	2202      	movs	r2, #2
 80013cc:	801a      	strh	r2, [r3, #0]
			P1 = Position_Rad-Position_Start;
 80013ce:	4b80      	ldr	r3, [pc, #512]	; (80015d0 <Trajectory_Generation+0x2fc>)
 80013d0:	ed93 7a00 	vldr	s14, [r3]
 80013d4:	4b81      	ldr	r3, [pc, #516]	; (80015dc <Trajectory_Generation+0x308>)
 80013d6:	edd3 7a00 	vldr	s15, [r3]
 80013da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013de:	4b85      	ldr	r3, [pc, #532]	; (80015f4 <Trajectory_Generation+0x320>)
 80013e0:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 4;
		}
	}


}
 80013e4:	e1cf      	b.n	8001786 <Trajectory_Generation+0x4b2>
		else if (((Time_Trajectory_Stamp-Time_Start) > (Time_Blend_Micro) )
 80013e6:	4b7e      	ldr	r3, [pc, #504]	; (80015e0 <Trajectory_Generation+0x30c>)
 80013e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013ec:	4b7a      	ldr	r3, [pc, #488]	; (80015d8 <Trajectory_Generation+0x304>)
 80013ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f2:	1a84      	subs	r4, r0, r2
 80013f4:	643c      	str	r4, [r7, #64]	; 0x40
 80013f6:	eb61 0303 	sbc.w	r3, r1, r3
 80013fa:	647b      	str	r3, [r7, #68]	; 0x44
 80013fc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001400:	f7fe ffb2 	bl	8000368 <__aeabi_ul2f>
 8001404:	ee07 0a10 	vmov	s14, r0
 8001408:	4b77      	ldr	r3, [pc, #476]	; (80015e8 <Trajectory_Generation+0x314>)
 800140a:	edd3 7a00 	vldr	s15, [r3]
 800140e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001416:	dd32      	ble.n	800147e <Trajectory_Generation+0x1aa>
				&& (Time_Trajectory_Stamp-Time_Start < Time_All_Micro-Time_Blend_Micro))
 8001418:	4b71      	ldr	r3, [pc, #452]	; (80015e0 <Trajectory_Generation+0x30c>)
 800141a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800141e:	4b6e      	ldr	r3, [pc, #440]	; (80015d8 <Trajectory_Generation+0x304>)
 8001420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001424:	1a84      	subs	r4, r0, r2
 8001426:	63bc      	str	r4, [r7, #56]	; 0x38
 8001428:	eb61 0303 	sbc.w	r3, r1, r3
 800142c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800142e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001432:	f7fe ff99 	bl	8000368 <__aeabi_ul2f>
 8001436:	ee06 0a90 	vmov	s13, r0
 800143a:	4b6f      	ldr	r3, [pc, #444]	; (80015f8 <Trajectory_Generation+0x324>)
 800143c:	ed93 7a00 	vldr	s14, [r3]
 8001440:	4b69      	ldr	r3, [pc, #420]	; (80015e8 <Trajectory_Generation+0x314>)
 8001442:	edd3 7a00 	vldr	s15, [r3]
 8001446:	ee77 7a67 	vsub.f32	s15, s14, s15
 800144a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800144e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001452:	d514      	bpl.n	800147e <Trajectory_Generation+0x1aa>
			Velocity_Want_RPM = Velocity_Max_RPM;
 8001454:	4b65      	ldr	r3, [pc, #404]	; (80015ec <Trajectory_Generation+0x318>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a65      	ldr	r2, [pc, #404]	; (80015f0 <Trajectory_Generation+0x31c>)
 800145a:	6013      	str	r3, [r2, #0]
			P2 = Position_Rad-P1-Position_Start;
 800145c:	4b5c      	ldr	r3, [pc, #368]	; (80015d0 <Trajectory_Generation+0x2fc>)
 800145e:	ed93 7a00 	vldr	s14, [r3]
 8001462:	4b64      	ldr	r3, [pc, #400]	; (80015f4 <Trajectory_Generation+0x320>)
 8001464:	edd3 7a00 	vldr	s15, [r3]
 8001468:	ee37 7a67 	vsub.f32	s14, s14, s15
 800146c:	4b5b      	ldr	r3, [pc, #364]	; (80015dc <Trajectory_Generation+0x308>)
 800146e:	edd3 7a00 	vldr	s15, [r3]
 8001472:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001476:	4b61      	ldr	r3, [pc, #388]	; (80015fc <Trajectory_Generation+0x328>)
 8001478:	edc3 7a00 	vstr	s15, [r3]
 800147c:	e183      	b.n	8001786 <Trajectory_Generation+0x4b2>
		else if (((Time_Trajectory_Stamp-Time_Start) >= (Time_All_Micro-Time_Blend_Micro))
 800147e:	4b58      	ldr	r3, [pc, #352]	; (80015e0 <Trajectory_Generation+0x30c>)
 8001480:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001484:	4b54      	ldr	r3, [pc, #336]	; (80015d8 <Trajectory_Generation+0x304>)
 8001486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148a:	1a84      	subs	r4, r0, r2
 800148c:	633c      	str	r4, [r7, #48]	; 0x30
 800148e:	eb61 0303 	sbc.w	r3, r1, r3
 8001492:	637b      	str	r3, [r7, #52]	; 0x34
 8001494:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001498:	f7fe ff66 	bl	8000368 <__aeabi_ul2f>
 800149c:	ee06 0a90 	vmov	s13, r0
 80014a0:	4b55      	ldr	r3, [pc, #340]	; (80015f8 <Trajectory_Generation+0x324>)
 80014a2:	ed93 7a00 	vldr	s14, [r3]
 80014a6:	4b50      	ldr	r3, [pc, #320]	; (80015e8 <Trajectory_Generation+0x314>)
 80014a8:	edd3 7a00 	vldr	s15, [r3]
 80014ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014b0:	eef4 6ae7 	vcmpe.f32	s13, s15
 80014b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b8:	db5f      	blt.n	800157a <Trajectory_Generation+0x2a6>
				&& (Time_Trajectory_Stamp-Time_Start <= Time_All_Micro) )
 80014ba:	4b49      	ldr	r3, [pc, #292]	; (80015e0 <Trajectory_Generation+0x30c>)
 80014bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014c0:	4b45      	ldr	r3, [pc, #276]	; (80015d8 <Trajectory_Generation+0x304>)
 80014c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c6:	1a84      	subs	r4, r0, r2
 80014c8:	62bc      	str	r4, [r7, #40]	; 0x28
 80014ca:	eb61 0303 	sbc.w	r3, r1, r3
 80014ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80014d0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80014d4:	f7fe ff48 	bl	8000368 <__aeabi_ul2f>
 80014d8:	ee07 0a10 	vmov	s14, r0
 80014dc:	4b46      	ldr	r3, [pc, #280]	; (80015f8 <Trajectory_Generation+0x324>)
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ea:	d846      	bhi.n	800157a <Trajectory_Generation+0x2a6>
			Velocity_Want_RPM = (-Velocity_Max_RPM)*((((Time_Trajectory_Stamp-Time_Start)-(Time_All_Micro-Time_Blend_Micro))/Time_Blend_Micro)-1);
 80014ec:	4b3f      	ldr	r3, [pc, #252]	; (80015ec <Trajectory_Generation+0x318>)
 80014ee:	edd3 7a00 	vldr	s15, [r3]
 80014f2:	eeb1 8a67 	vneg.f32	s16, s15
 80014f6:	4b3a      	ldr	r3, [pc, #232]	; (80015e0 <Trajectory_Generation+0x30c>)
 80014f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014fc:	4b36      	ldr	r3, [pc, #216]	; (80015d8 <Trajectory_Generation+0x304>)
 80014fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001502:	1a84      	subs	r4, r0, r2
 8001504:	623c      	str	r4, [r7, #32]
 8001506:	eb61 0303 	sbc.w	r3, r1, r3
 800150a:	627b      	str	r3, [r7, #36]	; 0x24
 800150c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001510:	f7fe ff2a 	bl	8000368 <__aeabi_ul2f>
 8001514:	ee06 0a90 	vmov	s13, r0
 8001518:	4b37      	ldr	r3, [pc, #220]	; (80015f8 <Trajectory_Generation+0x324>)
 800151a:	ed93 7a00 	vldr	s14, [r3]
 800151e:	4b32      	ldr	r3, [pc, #200]	; (80015e8 <Trajectory_Generation+0x314>)
 8001520:	edd3 7a00 	vldr	s15, [r3]
 8001524:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001528:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800152c:	4b2e      	ldr	r3, [pc, #184]	; (80015e8 <Trajectory_Generation+0x314>)
 800152e:	ed93 7a00 	vldr	s14, [r3]
 8001532:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001536:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800153a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800153e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001542:	4b2b      	ldr	r3, [pc, #172]	; (80015f0 <Trajectory_Generation+0x31c>)
 8001544:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 3;
 8001548:	4b22      	ldr	r3, [pc, #136]	; (80015d4 <Trajectory_Generation+0x300>)
 800154a:	2203      	movs	r2, #3
 800154c:	801a      	strh	r2, [r3, #0]
			P3 = Position_Rad-P2-P1-Position_Start;
 800154e:	4b20      	ldr	r3, [pc, #128]	; (80015d0 <Trajectory_Generation+0x2fc>)
 8001550:	ed93 7a00 	vldr	s14, [r3]
 8001554:	4b29      	ldr	r3, [pc, #164]	; (80015fc <Trajectory_Generation+0x328>)
 8001556:	edd3 7a00 	vldr	s15, [r3]
 800155a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800155e:	4b25      	ldr	r3, [pc, #148]	; (80015f4 <Trajectory_Generation+0x320>)
 8001560:	edd3 7a00 	vldr	s15, [r3]
 8001564:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001568:	4b1c      	ldr	r3, [pc, #112]	; (80015dc <Trajectory_Generation+0x308>)
 800156a:	edd3 7a00 	vldr	s15, [r3]
 800156e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001572:	4b23      	ldr	r3, [pc, #140]	; (8001600 <Trajectory_Generation+0x32c>)
 8001574:	edc3 7a00 	vstr	s15, [r3]
 8001578:	e105      	b.n	8001786 <Trajectory_Generation+0x4b2>
		else if ((Time_Trajectory_Stamp-Time_Start) >= Time_All_Micro)
 800157a:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <Trajectory_Generation+0x30c>)
 800157c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001580:	4b15      	ldr	r3, [pc, #84]	; (80015d8 <Trajectory_Generation+0x304>)
 8001582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001586:	1a84      	subs	r4, r0, r2
 8001588:	61bc      	str	r4, [r7, #24]
 800158a:	eb61 0303 	sbc.w	r3, r1, r3
 800158e:	61fb      	str	r3, [r7, #28]
 8001590:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001594:	f7fe fee8 	bl	8000368 <__aeabi_ul2f>
 8001598:	ee07 0a10 	vmov	s14, r0
 800159c:	4b16      	ldr	r3, [pc, #88]	; (80015f8 <Trajectory_Generation+0x324>)
 800159e:	edd3 7a00 	vldr	s15, [r3]
 80015a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015aa:	da00      	bge.n	80015ae <Trajectory_Generation+0x2da>
}
 80015ac:	e0eb      	b.n	8001786 <Trajectory_Generation+0x4b2>
			Velocity_Want_RPM = 0;
 80015ae:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <Trajectory_Generation+0x31c>)
 80015b0:	f04f 0200 	mov.w	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
			Trajectory_Flag = 4;
 80015b6:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <Trajectory_Generation+0x300>)
 80015b8:	2204      	movs	r2, #4
 80015ba:	801a      	strh	r2, [r3, #0]
}
 80015bc:	e0e3      	b.n	8001786 <Trajectory_Generation+0x4b2>
 80015be:	bf00      	nop
 80015c0:	200001b4 	.word	0x200001b4
 80015c4:	200000f4 	.word	0x200000f4
 80015c8:	20000004 	.word	0x20000004
 80015cc:	20000000 	.word	0x20000000
 80015d0:	20000124 	.word	0x20000124
 80015d4:	2000014c 	.word	0x2000014c
 80015d8:	20000138 	.word	0x20000138
 80015dc:	20000120 	.word	0x20000120
 80015e0:	200000c8 	.word	0x200000c8
 80015e4:	200000d0 	.word	0x200000d0
 80015e8:	20000140 	.word	0x20000140
 80015ec:	20000018 	.word	0x20000018
 80015f0:	20000008 	.word	0x20000008
 80015f4:	20000154 	.word	0x20000154
 80015f8:	20000144 	.word	0x20000144
 80015fc:	20000158 	.word	0x20000158
 8001600:	2000015c 	.word	0x2000015c
	else if (Distance_Length == SHORT)
 8001604:	4b63      	ldr	r3, [pc, #396]	; (8001794 <Trajectory_Generation+0x4c0>)
 8001606:	881b      	ldrh	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	f040 80bc 	bne.w	8001786 <Trajectory_Generation+0x4b2>
		if ((Time_Trajectory_Stamp-Time_Start) <= Time_Blend_Micro)
 800160e:	4b62      	ldr	r3, [pc, #392]	; (8001798 <Trajectory_Generation+0x4c4>)
 8001610:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001614:	4b61      	ldr	r3, [pc, #388]	; (800179c <Trajectory_Generation+0x4c8>)
 8001616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161a:	1a84      	subs	r4, r0, r2
 800161c:	eb61 0503 	sbc.w	r5, r1, r3
 8001620:	4620      	mov	r0, r4
 8001622:	4629      	mov	r1, r5
 8001624:	f7fe fea0 	bl	8000368 <__aeabi_ul2f>
 8001628:	ee07 0a10 	vmov	s14, r0
 800162c:	4b5c      	ldr	r3, [pc, #368]	; (80017a0 <Trajectory_Generation+0x4cc>)
 800162e:	edd3 7a00 	vldr	s15, [r3]
 8001632:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800163a:	d821      	bhi.n	8001680 <Trajectory_Generation+0x3ac>
			Velocity_Want_RPM = Velocity_Achieve_RPM*((Time_Trajectory_Stamp-Time_Start)/Time_Blend_Micro);
 800163c:	4b56      	ldr	r3, [pc, #344]	; (8001798 <Trajectory_Generation+0x4c4>)
 800163e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001642:	4b56      	ldr	r3, [pc, #344]	; (800179c <Trajectory_Generation+0x4c8>)
 8001644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001648:	1a84      	subs	r4, r0, r2
 800164a:	613c      	str	r4, [r7, #16]
 800164c:	eb61 0303 	sbc.w	r3, r1, r3
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001656:	f7fe fe87 	bl	8000368 <__aeabi_ul2f>
 800165a:	ee06 0a90 	vmov	s13, r0
 800165e:	4b50      	ldr	r3, [pc, #320]	; (80017a0 <Trajectory_Generation+0x4cc>)
 8001660:	edd3 7a00 	vldr	s15, [r3]
 8001664:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001668:	4b4e      	ldr	r3, [pc, #312]	; (80017a4 <Trajectory_Generation+0x4d0>)
 800166a:	edd3 7a00 	vldr	s15, [r3]
 800166e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001672:	4b4d      	ldr	r3, [pc, #308]	; (80017a8 <Trajectory_Generation+0x4d4>)
 8001674:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 2;
 8001678:	4b4c      	ldr	r3, [pc, #304]	; (80017ac <Trajectory_Generation+0x4d8>)
 800167a:	2202      	movs	r2, #2
 800167c:	801a      	strh	r2, [r3, #0]
}
 800167e:	e082      	b.n	8001786 <Trajectory_Generation+0x4b2>
		else if (((Time_Trajectory_Stamp-Time_Start) >= Time_Blend_Micro)
 8001680:	4b45      	ldr	r3, [pc, #276]	; (8001798 <Trajectory_Generation+0x4c4>)
 8001682:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001686:	4b45      	ldr	r3, [pc, #276]	; (800179c <Trajectory_Generation+0x4c8>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	1a84      	subs	r4, r0, r2
 800168e:	60bc      	str	r4, [r7, #8]
 8001690:	eb61 0303 	sbc.w	r3, r1, r3
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800169a:	f7fe fe65 	bl	8000368 <__aeabi_ul2f>
 800169e:	ee07 0a10 	vmov	s14, r0
 80016a2:	4b3f      	ldr	r3, [pc, #252]	; (80017a0 <Trajectory_Generation+0x4cc>)
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b0:	db46      	blt.n	8001740 <Trajectory_Generation+0x46c>
				&& ((Time_Trajectory_Stamp-Time_Start) < (2*Time_Blend_Micro)))
 80016b2:	4b39      	ldr	r3, [pc, #228]	; (8001798 <Trajectory_Generation+0x4c4>)
 80016b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016b8:	4b38      	ldr	r3, [pc, #224]	; (800179c <Trajectory_Generation+0x4c8>)
 80016ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016be:	1a84      	subs	r4, r0, r2
 80016c0:	603c      	str	r4, [r7, #0]
 80016c2:	eb61 0303 	sbc.w	r3, r1, r3
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016cc:	f7fe fe4c 	bl	8000368 <__aeabi_ul2f>
 80016d0:	ee07 0a10 	vmov	s14, r0
 80016d4:	4b32      	ldr	r3, [pc, #200]	; (80017a0 <Trajectory_Generation+0x4cc>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e6:	d52b      	bpl.n	8001740 <Trajectory_Generation+0x46c>
			Velocity_Want_RPM = (-Velocity_Achieve_RPM)*((((Time_Trajectory_Stamp-Time_Start)-Time_Blend_Micro)/Time_Blend_Micro)-1);
 80016e8:	4b2e      	ldr	r3, [pc, #184]	; (80017a4 <Trajectory_Generation+0x4d0>)
 80016ea:	edd3 7a00 	vldr	s15, [r3]
 80016ee:	eeb1 8a67 	vneg.f32	s16, s15
 80016f2:	4b29      	ldr	r3, [pc, #164]	; (8001798 <Trajectory_Generation+0x4c4>)
 80016f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016f8:	4b28      	ldr	r3, [pc, #160]	; (800179c <Trajectory_Generation+0x4c8>)
 80016fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fe:	ebb0 0a02 	subs.w	sl, r0, r2
 8001702:	eb61 0b03 	sbc.w	fp, r1, r3
 8001706:	4650      	mov	r0, sl
 8001708:	4659      	mov	r1, fp
 800170a:	f7fe fe2d 	bl	8000368 <__aeabi_ul2f>
 800170e:	ee07 0a10 	vmov	s14, r0
 8001712:	4b23      	ldr	r3, [pc, #140]	; (80017a0 <Trajectory_Generation+0x4cc>)
 8001714:	edd3 7a00 	vldr	s15, [r3]
 8001718:	ee77 6a67 	vsub.f32	s13, s14, s15
 800171c:	4b20      	ldr	r3, [pc, #128]	; (80017a0 <Trajectory_Generation+0x4cc>)
 800171e:	ed93 7a00 	vldr	s14, [r3]
 8001722:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001726:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800172a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800172e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001732:	4b1d      	ldr	r3, [pc, #116]	; (80017a8 <Trajectory_Generation+0x4d4>)
 8001734:	edc3 7a00 	vstr	s15, [r3]
			Trajectory_Flag = 3;
 8001738:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <Trajectory_Generation+0x4d8>)
 800173a:	2203      	movs	r2, #3
 800173c:	801a      	strh	r2, [r3, #0]
 800173e:	e022      	b.n	8001786 <Trajectory_Generation+0x4b2>
		else if ((Time_Trajectory_Stamp-Time_Start) >= (2*Time_Blend_Micro))
 8001740:	4b15      	ldr	r3, [pc, #84]	; (8001798 <Trajectory_Generation+0x4c4>)
 8001742:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001746:	4b15      	ldr	r3, [pc, #84]	; (800179c <Trajectory_Generation+0x4c8>)
 8001748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174c:	ebb0 0802 	subs.w	r8, r0, r2
 8001750:	eb61 0903 	sbc.w	r9, r1, r3
 8001754:	4640      	mov	r0, r8
 8001756:	4649      	mov	r1, r9
 8001758:	f7fe fe06 	bl	8000368 <__aeabi_ul2f>
 800175c:	ee07 0a10 	vmov	s14, r0
 8001760:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <Trajectory_Generation+0x4cc>)
 8001762:	edd3 7a00 	vldr	s15, [r3]
 8001766:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800176a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800176e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001772:	da00      	bge.n	8001776 <Trajectory_Generation+0x4a2>
}
 8001774:	e007      	b.n	8001786 <Trajectory_Generation+0x4b2>
			Velocity_Want_RPM = 0;
 8001776:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <Trajectory_Generation+0x4d4>)
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
			Trajectory_Flag = 4;
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <Trajectory_Generation+0x4d8>)
 8001780:	2204      	movs	r2, #4
 8001782:	801a      	strh	r2, [r3, #0]
}
 8001784:	e7ff      	b.n	8001786 <Trajectory_Generation+0x4b2>
 8001786:	bf00      	nop
 8001788:	3758      	adds	r7, #88	; 0x58
 800178a:	46bd      	mov	sp, r7
 800178c:	ecbd 8b02 	vpop	{d8}
 8001790:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001794:	200000d0 	.word	0x200000d0
 8001798:	200000c8 	.word	0x200000c8
 800179c:	20000138 	.word	0x20000138
 80017a0:	20000140 	.word	0x20000140
 80017a4:	20000108 	.word	0x20000108
 80017a8:	20000008 	.word	0x20000008
 80017ac:	2000014c 	.word	0x2000014c

080017b0 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017b0:	b4b0      	push	{r4, r5, r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a09      	ldr	r2, [pc, #36]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d109      	bne.n	80017d4 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		_micros += 4294967295;
 80017c0:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80017c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c6:	f112 34ff 	adds.w	r4, r2, #4294967295
 80017ca:	f143 0500 	adc.w	r5, r3, #0
 80017ce:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80017d0:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 80017d4:	bf00      	nop
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	bcb0      	pop	{r4, r5, r7}
 80017dc:	4770      	bx	lr
 80017de:	bf00      	nop
 80017e0:	200001fc 	.word	0x200001fc
 80017e4:	200000b0 	.word	0x200000b0

080017e8 <micros>:
uint64_t micros()
{
 80017e8:	b4b0      	push	{r4, r5, r7}
 80017ea:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 80017ec:	4b09      	ldr	r3, [pc, #36]	; (8001814 <micros+0x2c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f2:	4618      	mov	r0, r3
 80017f4:	f04f 0100 	mov.w	r1, #0
 80017f8:	4b07      	ldr	r3, [pc, #28]	; (8001818 <micros+0x30>)
 80017fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017fe:	1884      	adds	r4, r0, r2
 8001800:	eb41 0503 	adc.w	r5, r1, r3
 8001804:	4622      	mov	r2, r4
 8001806:	462b      	mov	r3, r5
}
 8001808:	4610      	mov	r0, r2
 800180a:	4619      	mov	r1, r3
 800180c:	46bd      	mov	sp, r7
 800180e:	bcb0      	pop	{r4, r5, r7}
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	200001fc 	.word	0x200001fc
 8001818:	200000b0 	.word	0x200000b0

0800181c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001820:	b672      	cpsid	i
}
 8001822:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001824:	e7fe      	b.n	8001824 <Error_Handler+0x8>
	...

08001828 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	4b10      	ldr	r3, [pc, #64]	; (8001874 <HAL_MspInit+0x4c>)
 8001834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001836:	4a0f      	ldr	r2, [pc, #60]	; (8001874 <HAL_MspInit+0x4c>)
 8001838:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800183c:	6453      	str	r3, [r2, #68]	; 0x44
 800183e:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <HAL_MspInit+0x4c>)
 8001840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001842:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	603b      	str	r3, [r7, #0]
 800184e:	4b09      	ldr	r3, [pc, #36]	; (8001874 <HAL_MspInit+0x4c>)
 8001850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001852:	4a08      	ldr	r2, [pc, #32]	; (8001874 <HAL_MspInit+0x4c>)
 8001854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001858:	6413      	str	r3, [r2, #64]	; 0x40
 800185a:	4b06      	ldr	r3, [pc, #24]	; (8001874 <HAL_MspInit+0x4c>)
 800185c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001862:	603b      	str	r3, [r7, #0]
 8001864:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001866:	2007      	movs	r0, #7
 8001868:	f000 fac6 	bl	8001df8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40023800 	.word	0x40023800

08001878 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08a      	sub	sp, #40	; 0x28
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	60da      	str	r2, [r3, #12]
 800188e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a19      	ldr	r2, [pc, #100]	; (80018fc <HAL_TIM_Encoder_MspInit+0x84>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d12c      	bne.n	80018f4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	4b18      	ldr	r3, [pc, #96]	; (8001900 <HAL_TIM_Encoder_MspInit+0x88>)
 80018a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a2:	4a17      	ldr	r2, [pc, #92]	; (8001900 <HAL_TIM_Encoder_MspInit+0x88>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	6453      	str	r3, [r2, #68]	; 0x44
 80018aa:	4b15      	ldr	r3, [pc, #84]	; (8001900 <HAL_TIM_Encoder_MspInit+0x88>)
 80018ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	613b      	str	r3, [r7, #16]
 80018b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	4b11      	ldr	r3, [pc, #68]	; (8001900 <HAL_TIM_Encoder_MspInit+0x88>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	4a10      	ldr	r2, [pc, #64]	; (8001900 <HAL_TIM_Encoder_MspInit+0x88>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	6313      	str	r3, [r2, #48]	; 0x30
 80018c6:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <HAL_TIM_Encoder_MspInit+0x88>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Encoder_B_Pin|Encoder_A_Pin;
 80018d2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d8:	2302      	movs	r3, #2
 80018da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e0:	2300      	movs	r3, #0
 80018e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80018e4:	2301      	movs	r3, #1
 80018e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	4619      	mov	r1, r3
 80018ee:	4805      	ldr	r0, [pc, #20]	; (8001904 <HAL_TIM_Encoder_MspInit+0x8c>)
 80018f0:	f000 fac4 	bl	8001e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80018f4:	bf00      	nop
 80018f6:	3728      	adds	r7, #40	; 0x28
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40010000 	.word	0x40010000
 8001900:	40023800 	.word	0x40023800
 8001904:	40020000 	.word	0x40020000

08001908 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001918:	d116      	bne.n	8001948 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b16      	ldr	r3, [pc, #88]	; (8001978 <HAL_TIM_Base_MspInit+0x70>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001922:	4a15      	ldr	r2, [pc, #84]	; (8001978 <HAL_TIM_Base_MspInit+0x70>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6413      	str	r3, [r2, #64]	; 0x40
 800192a:	4b13      	ldr	r3, [pc, #76]	; (8001978 <HAL_TIM_Base_MspInit+0x70>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2100      	movs	r1, #0
 800193a:	201c      	movs	r0, #28
 800193c:	f000 fa67 	bl	8001e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001940:	201c      	movs	r0, #28
 8001942:	f000 fa80 	bl	8001e46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001946:	e012      	b.n	800196e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a0b      	ldr	r2, [pc, #44]	; (800197c <HAL_TIM_Base_MspInit+0x74>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d10d      	bne.n	800196e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	4b08      	ldr	r3, [pc, #32]	; (8001978 <HAL_TIM_Base_MspInit+0x70>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	4a07      	ldr	r2, [pc, #28]	; (8001978 <HAL_TIM_Base_MspInit+0x70>)
 800195c:	f043 0302 	orr.w	r3, r3, #2
 8001960:	6413      	str	r3, [r2, #64]	; 0x40
 8001962:	4b05      	ldr	r3, [pc, #20]	; (8001978 <HAL_TIM_Base_MspInit+0x70>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	60bb      	str	r3, [r7, #8]
 800196c:	68bb      	ldr	r3, [r7, #8]
}
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40023800 	.word	0x40023800
 800197c:	40000400 	.word	0x40000400

08001980 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b088      	sub	sp, #32
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
 8001996:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a12      	ldr	r2, [pc, #72]	; (80019e8 <HAL_TIM_MspPostInit+0x68>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d11d      	bne.n	80019de <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	4b11      	ldr	r3, [pc, #68]	; (80019ec <HAL_TIM_MspPostInit+0x6c>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	4a10      	ldr	r2, [pc, #64]	; (80019ec <HAL_TIM_MspPostInit+0x6c>)
 80019ac:	f043 0302 	orr.w	r3, r3, #2
 80019b0:	6313      	str	r3, [r2, #48]	; 0x30
 80019b2:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <HAL_TIM_MspPostInit+0x6c>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	60bb      	str	r3, [r7, #8]
 80019bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80019be:	2302      	movs	r3, #2
 80019c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c2:	2302      	movs	r3, #2
 80019c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ca:	2300      	movs	r3, #0
 80019cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019ce:	2302      	movs	r3, #2
 80019d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d2:	f107 030c 	add.w	r3, r7, #12
 80019d6:	4619      	mov	r1, r3
 80019d8:	4805      	ldr	r0, [pc, #20]	; (80019f0 <HAL_TIM_MspPostInit+0x70>)
 80019da:	f000 fa4f 	bl	8001e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80019de:	bf00      	nop
 80019e0:	3720      	adds	r7, #32
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40000400 	.word	0x40000400
 80019ec:	40023800 	.word	0x40023800
 80019f0:	40020400 	.word	0x40020400

080019f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	; 0x28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 0314 	add.w	r3, r7, #20
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a19      	ldr	r2, [pc, #100]	; (8001a78 <HAL_UART_MspInit+0x84>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d12b      	bne.n	8001a6e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	4b18      	ldr	r3, [pc, #96]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1e:	4a17      	ldr	r2, [pc, #92]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a24:	6413      	str	r3, [r2, #64]	; 0x40
 8001a26:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	4b11      	ldr	r3, [pc, #68]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	4a10      	ldr	r2, [pc, #64]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	6313      	str	r3, [r2, #48]	; 0x30
 8001a42:	4b0e      	ldr	r3, [pc, #56]	; (8001a7c <HAL_UART_MspInit+0x88>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a4e:	230c      	movs	r3, #12
 8001a50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a52:	2302      	movs	r3, #2
 8001a54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a5e:	2307      	movs	r3, #7
 8001a60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a62:	f107 0314 	add.w	r3, r7, #20
 8001a66:	4619      	mov	r1, r3
 8001a68:	4805      	ldr	r0, [pc, #20]	; (8001a80 <HAL_UART_MspInit+0x8c>)
 8001a6a:	f000 fa07 	bl	8001e7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a6e:	bf00      	nop
 8001a70:	3728      	adds	r7, #40	; 0x28
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40004400 	.word	0x40004400
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	40020000 	.word	0x40020000

08001a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a88:	e7fe      	b.n	8001a88 <NMI_Handler+0x4>

08001a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a8e:	e7fe      	b.n	8001a8e <HardFault_Handler+0x4>

08001a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a94:	e7fe      	b.n	8001a94 <MemManage_Handler+0x4>

08001a96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a9a:	e7fe      	b.n	8001a9a <BusFault_Handler+0x4>

08001a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa0:	e7fe      	b.n	8001aa0 <UsageFault_Handler+0x4>

08001aa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad0:	f000 f8a2 	bl	8001c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001adc:	4802      	ldr	r0, [pc, #8]	; (8001ae8 <TIM2_IRQHandler+0x10>)
 8001ade:	f001 fb4d 	bl	800317c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200001fc 	.word	0x200001fc

08001aec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001af0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001af4:	f000 fb60 	bl	80021b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b00:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <SystemInit+0x20>)
 8001b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b06:	4a05      	ldr	r2, [pc, #20]	; (8001b1c <SystemInit+0x20>)
 8001b08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b24:	480d      	ldr	r0, [pc, #52]	; (8001b5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b26:	490e      	ldr	r1, [pc, #56]	; (8001b60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b28:	4a0e      	ldr	r2, [pc, #56]	; (8001b64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b2c:	e002      	b.n	8001b34 <LoopCopyDataInit>

08001b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b32:	3304      	adds	r3, #4

08001b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b38:	d3f9      	bcc.n	8001b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b3a:	4a0b      	ldr	r2, [pc, #44]	; (8001b68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b3c:	4c0b      	ldr	r4, [pc, #44]	; (8001b6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b40:	e001      	b.n	8001b46 <LoopFillZerobss>

08001b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b44:	3204      	adds	r2, #4

08001b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b48:	d3fb      	bcc.n	8001b42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b4a:	f7ff ffd7 	bl	8001afc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b4e:	f002 fb31 	bl	80041b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b52:	f7fe fdcb 	bl	80006ec <main>
  bx  lr    
 8001b56:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b60:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001b64:	08004b44 	.word	0x08004b44
  ldr r2, =_sbss
 8001b68:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001b6c:	2000028c 	.word	0x2000028c

08001b70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b70:	e7fe      	b.n	8001b70 <ADC_IRQHandler>
	...

08001b74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b78:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <HAL_Init+0x40>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0d      	ldr	r2, [pc, #52]	; (8001bb4 <HAL_Init+0x40>)
 8001b7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b84:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <HAL_Init+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a0a      	ldr	r2, [pc, #40]	; (8001bb4 <HAL_Init+0x40>)
 8001b8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b90:	4b08      	ldr	r3, [pc, #32]	; (8001bb4 <HAL_Init+0x40>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a07      	ldr	r2, [pc, #28]	; (8001bb4 <HAL_Init+0x40>)
 8001b96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b9c:	2003      	movs	r0, #3
 8001b9e:	f000 f92b 	bl	8001df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	f000 f808 	bl	8001bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ba8:	f7ff fe3e 	bl	8001828 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40023c00 	.word	0x40023c00

08001bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bc0:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <HAL_InitTick+0x54>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_InitTick+0x58>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f000 f943 	bl	8001e62 <HAL_SYSTICK_Config>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00e      	b.n	8001c04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2b0f      	cmp	r3, #15
 8001bea:	d80a      	bhi.n	8001c02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bec:	2200      	movs	r2, #0
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f000 f90b 	bl	8001e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bf8:	4a06      	ldr	r2, [pc, #24]	; (8001c14 <HAL_InitTick+0x5c>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	e000      	b.n	8001c04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	2000001c 	.word	0x2000001c
 8001c10:	20000024 	.word	0x20000024
 8001c14:	20000020 	.word	0x20000020

08001c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c1c:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <HAL_IncTick+0x20>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <HAL_IncTick+0x24>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4413      	add	r3, r2
 8001c28:	4a04      	ldr	r2, [pc, #16]	; (8001c3c <HAL_IncTick+0x24>)
 8001c2a:	6013      	str	r3, [r2, #0]
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	20000024 	.word	0x20000024
 8001c3c:	20000288 	.word	0x20000288

08001c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  return uwTick;
 8001c44:	4b03      	ldr	r3, [pc, #12]	; (8001c54 <HAL_GetTick+0x14>)
 8001c46:	681b      	ldr	r3, [r3, #0]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	20000288 	.word	0x20000288

08001c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c68:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <__NVIC_SetPriorityGrouping+0x44>)
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c6e:	68ba      	ldr	r2, [r7, #8]
 8001c70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c74:	4013      	ands	r3, r2
 8001c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c8a:	4a04      	ldr	r2, [pc, #16]	; (8001c9c <__NVIC_SetPriorityGrouping+0x44>)
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	60d3      	str	r3, [r2, #12]
}
 8001c90:	bf00      	nop
 8001c92:	3714      	adds	r7, #20
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ca4:	4b04      	ldr	r3, [pc, #16]	; (8001cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	0a1b      	lsrs	r3, r3, #8
 8001caa:	f003 0307 	and.w	r3, r3, #7
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	db0b      	blt.n	8001ce6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	f003 021f 	and.w	r2, r3, #31
 8001cd4:	4907      	ldr	r1, [pc, #28]	; (8001cf4 <__NVIC_EnableIRQ+0x38>)
 8001cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cda:	095b      	lsrs	r3, r3, #5
 8001cdc:	2001      	movs	r0, #1
 8001cde:	fa00 f202 	lsl.w	r2, r0, r2
 8001ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	e000e100 	.word	0xe000e100

08001cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	6039      	str	r1, [r7, #0]
 8001d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	db0a      	blt.n	8001d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	490c      	ldr	r1, [pc, #48]	; (8001d44 <__NVIC_SetPriority+0x4c>)
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	0112      	lsls	r2, r2, #4
 8001d18:	b2d2      	uxtb	r2, r2
 8001d1a:	440b      	add	r3, r1
 8001d1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d20:	e00a      	b.n	8001d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	4908      	ldr	r1, [pc, #32]	; (8001d48 <__NVIC_SetPriority+0x50>)
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	f003 030f 	and.w	r3, r3, #15
 8001d2e:	3b04      	subs	r3, #4
 8001d30:	0112      	lsls	r2, r2, #4
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	440b      	add	r3, r1
 8001d36:	761a      	strb	r2, [r3, #24]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000e100 	.word	0xe000e100
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b089      	sub	sp, #36	; 0x24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f1c3 0307 	rsb	r3, r3, #7
 8001d66:	2b04      	cmp	r3, #4
 8001d68:	bf28      	it	cs
 8001d6a:	2304      	movcs	r3, #4
 8001d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	3304      	adds	r3, #4
 8001d72:	2b06      	cmp	r3, #6
 8001d74:	d902      	bls.n	8001d7c <NVIC_EncodePriority+0x30>
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	3b03      	subs	r3, #3
 8001d7a:	e000      	b.n	8001d7e <NVIC_EncodePriority+0x32>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d80:	f04f 32ff 	mov.w	r2, #4294967295
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	43da      	mvns	r2, r3
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	401a      	ands	r2, r3
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d94:	f04f 31ff 	mov.w	r1, #4294967295
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9e:	43d9      	mvns	r1, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da4:	4313      	orrs	r3, r2
         );
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3724      	adds	r7, #36	; 0x24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
	...

08001db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dc4:	d301      	bcc.n	8001dca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e00f      	b.n	8001dea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dca:	4a0a      	ldr	r2, [pc, #40]	; (8001df4 <SysTick_Config+0x40>)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dd2:	210f      	movs	r1, #15
 8001dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd8:	f7ff ff8e 	bl	8001cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ddc:	4b05      	ldr	r3, [pc, #20]	; (8001df4 <SysTick_Config+0x40>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001de2:	4b04      	ldr	r3, [pc, #16]	; (8001df4 <SysTick_Config+0x40>)
 8001de4:	2207      	movs	r2, #7
 8001de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	e000e010 	.word	0xe000e010

08001df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f7ff ff29 	bl	8001c58 <__NVIC_SetPriorityGrouping>
}
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b086      	sub	sp, #24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
 8001e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e20:	f7ff ff3e 	bl	8001ca0 <__NVIC_GetPriorityGrouping>
 8001e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	68b9      	ldr	r1, [r7, #8]
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f7ff ff8e 	bl	8001d4c <NVIC_EncodePriority>
 8001e30:	4602      	mov	r2, r0
 8001e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e36:	4611      	mov	r1, r2
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ff5d 	bl	8001cf8 <__NVIC_SetPriority>
}
 8001e3e:	bf00      	nop
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b082      	sub	sp, #8
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff ff31 	bl	8001cbc <__NVIC_EnableIRQ>
}
 8001e5a:	bf00      	nop
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b082      	sub	sp, #8
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f7ff ffa2 	bl	8001db4 <SysTick_Config>
 8001e70:	4603      	mov	r3, r0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
	...

08001e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b089      	sub	sp, #36	; 0x24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e86:	2300      	movs	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e92:	2300      	movs	r3, #0
 8001e94:	61fb      	str	r3, [r7, #28]
 8001e96:	e159      	b.n	800214c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e98:	2201      	movs	r2, #1
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	697a      	ldr	r2, [r7, #20]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001eac:	693a      	ldr	r2, [r7, #16]
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	f040 8148 	bne.w	8002146 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f003 0303 	and.w	r3, r3, #3
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d005      	beq.n	8001ece <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d130      	bne.n	8001f30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	2203      	movs	r2, #3
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	68da      	ldr	r2, [r3, #12]
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f04:	2201      	movs	r2, #1
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	4013      	ands	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	091b      	lsrs	r3, r3, #4
 8001f1a:	f003 0201 	and.w	r2, r3, #1
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 0303 	and.w	r3, r3, #3
 8001f38:	2b03      	cmp	r3, #3
 8001f3a:	d017      	beq.n	8001f6c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	2203      	movs	r2, #3
 8001f48:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4013      	ands	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f003 0303 	and.w	r3, r3, #3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d123      	bne.n	8001fc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	08da      	lsrs	r2, r3, #3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	3208      	adds	r2, #8
 8001f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	f003 0307 	and.w	r3, r3, #7
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	220f      	movs	r2, #15
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	43db      	mvns	r3, r3
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	691a      	ldr	r2, [r3, #16]
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	08da      	lsrs	r2, r3, #3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	3208      	adds	r2, #8
 8001fba:	69b9      	ldr	r1, [r7, #24]
 8001fbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	2203      	movs	r2, #3
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	69ba      	ldr	r2, [r7, #24]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f003 0203 	and.w	r2, r3, #3
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f000 80a2 	beq.w	8002146 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002002:	2300      	movs	r3, #0
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	4b57      	ldr	r3, [pc, #348]	; (8002164 <HAL_GPIO_Init+0x2e8>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200a:	4a56      	ldr	r2, [pc, #344]	; (8002164 <HAL_GPIO_Init+0x2e8>)
 800200c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002010:	6453      	str	r3, [r2, #68]	; 0x44
 8002012:	4b54      	ldr	r3, [pc, #336]	; (8002164 <HAL_GPIO_Init+0x2e8>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800201e:	4a52      	ldr	r2, [pc, #328]	; (8002168 <HAL_GPIO_Init+0x2ec>)
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	089b      	lsrs	r3, r3, #2
 8002024:	3302      	adds	r3, #2
 8002026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800202a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f003 0303 	and.w	r3, r3, #3
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	220f      	movs	r2, #15
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	43db      	mvns	r3, r3
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	4013      	ands	r3, r2
 8002040:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a49      	ldr	r2, [pc, #292]	; (800216c <HAL_GPIO_Init+0x2f0>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d019      	beq.n	800207e <HAL_GPIO_Init+0x202>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a48      	ldr	r2, [pc, #288]	; (8002170 <HAL_GPIO_Init+0x2f4>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d013      	beq.n	800207a <HAL_GPIO_Init+0x1fe>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a47      	ldr	r2, [pc, #284]	; (8002174 <HAL_GPIO_Init+0x2f8>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d00d      	beq.n	8002076 <HAL_GPIO_Init+0x1fa>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a46      	ldr	r2, [pc, #280]	; (8002178 <HAL_GPIO_Init+0x2fc>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d007      	beq.n	8002072 <HAL_GPIO_Init+0x1f6>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a45      	ldr	r2, [pc, #276]	; (800217c <HAL_GPIO_Init+0x300>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d101      	bne.n	800206e <HAL_GPIO_Init+0x1f2>
 800206a:	2304      	movs	r3, #4
 800206c:	e008      	b.n	8002080 <HAL_GPIO_Init+0x204>
 800206e:	2307      	movs	r3, #7
 8002070:	e006      	b.n	8002080 <HAL_GPIO_Init+0x204>
 8002072:	2303      	movs	r3, #3
 8002074:	e004      	b.n	8002080 <HAL_GPIO_Init+0x204>
 8002076:	2302      	movs	r3, #2
 8002078:	e002      	b.n	8002080 <HAL_GPIO_Init+0x204>
 800207a:	2301      	movs	r3, #1
 800207c:	e000      	b.n	8002080 <HAL_GPIO_Init+0x204>
 800207e:	2300      	movs	r3, #0
 8002080:	69fa      	ldr	r2, [r7, #28]
 8002082:	f002 0203 	and.w	r2, r2, #3
 8002086:	0092      	lsls	r2, r2, #2
 8002088:	4093      	lsls	r3, r2
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	4313      	orrs	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002090:	4935      	ldr	r1, [pc, #212]	; (8002168 <HAL_GPIO_Init+0x2ec>)
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	089b      	lsrs	r3, r3, #2
 8002096:	3302      	adds	r3, #2
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800209e:	4b38      	ldr	r3, [pc, #224]	; (8002180 <HAL_GPIO_Init+0x304>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d003      	beq.n	80020c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020c2:	4a2f      	ldr	r2, [pc, #188]	; (8002180 <HAL_GPIO_Init+0x304>)
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80020c8:	4b2d      	ldr	r3, [pc, #180]	; (8002180 <HAL_GPIO_Init+0x304>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d003      	beq.n	80020ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020ec:	4a24      	ldr	r2, [pc, #144]	; (8002180 <HAL_GPIO_Init+0x304>)
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020f2:	4b23      	ldr	r3, [pc, #140]	; (8002180 <HAL_GPIO_Init+0x304>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	43db      	mvns	r3, r3
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	4013      	ands	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	4313      	orrs	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002116:	4a1a      	ldr	r2, [pc, #104]	; (8002180 <HAL_GPIO_Init+0x304>)
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800211c:	4b18      	ldr	r3, [pc, #96]	; (8002180 <HAL_GPIO_Init+0x304>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	43db      	mvns	r3, r3
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	4013      	ands	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d003      	beq.n	8002140 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	4313      	orrs	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002140:	4a0f      	ldr	r2, [pc, #60]	; (8002180 <HAL_GPIO_Init+0x304>)
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	3301      	adds	r3, #1
 800214a:	61fb      	str	r3, [r7, #28]
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	2b0f      	cmp	r3, #15
 8002150:	f67f aea2 	bls.w	8001e98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002154:	bf00      	nop
 8002156:	bf00      	nop
 8002158:	3724      	adds	r7, #36	; 0x24
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	40023800 	.word	0x40023800
 8002168:	40013800 	.word	0x40013800
 800216c:	40020000 	.word	0x40020000
 8002170:	40020400 	.word	0x40020400
 8002174:	40020800 	.word	0x40020800
 8002178:	40020c00 	.word	0x40020c00
 800217c:	40021000 	.word	0x40021000
 8002180:	40013c00 	.word	0x40013c00

08002184 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	460b      	mov	r3, r1
 800218e:	807b      	strh	r3, [r7, #2]
 8002190:	4613      	mov	r3, r2
 8002192:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002194:	787b      	ldrb	r3, [r7, #1]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d003      	beq.n	80021a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800219a:	887a      	ldrh	r2, [r7, #2]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021a0:	e003      	b.n	80021aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021a2:	887b      	ldrh	r3, [r7, #2]
 80021a4:	041a      	lsls	r2, r3, #16
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	619a      	str	r2, [r3, #24]
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80021c2:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021c4:	695a      	ldr	r2, [r3, #20]
 80021c6:	88fb      	ldrh	r3, [r7, #6]
 80021c8:	4013      	ands	r3, r2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d006      	beq.n	80021dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021ce:	4a05      	ldr	r2, [pc, #20]	; (80021e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021d0:	88fb      	ldrh	r3, [r7, #6]
 80021d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021d4:	88fb      	ldrh	r3, [r7, #6]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f000 f806 	bl	80021e8 <HAL_GPIO_EXTI_Callback>
  }
}
 80021dc:	bf00      	nop
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40013c00 	.word	0x40013c00

080021e8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
	...

08002200 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e264      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	2b00      	cmp	r3, #0
 800221c:	d075      	beq.n	800230a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800221e:	4ba3      	ldr	r3, [pc, #652]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f003 030c 	and.w	r3, r3, #12
 8002226:	2b04      	cmp	r3, #4
 8002228:	d00c      	beq.n	8002244 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800222a:	4ba0      	ldr	r3, [pc, #640]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002232:	2b08      	cmp	r3, #8
 8002234:	d112      	bne.n	800225c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002236:	4b9d      	ldr	r3, [pc, #628]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800223e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002242:	d10b      	bne.n	800225c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002244:	4b99      	ldr	r3, [pc, #612]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d05b      	beq.n	8002308 <HAL_RCC_OscConfig+0x108>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d157      	bne.n	8002308 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e23f      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002264:	d106      	bne.n	8002274 <HAL_RCC_OscConfig+0x74>
 8002266:	4b91      	ldr	r3, [pc, #580]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a90      	ldr	r2, [pc, #576]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 800226c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	e01d      	b.n	80022b0 <HAL_RCC_OscConfig+0xb0>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800227c:	d10c      	bne.n	8002298 <HAL_RCC_OscConfig+0x98>
 800227e:	4b8b      	ldr	r3, [pc, #556]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a8a      	ldr	r2, [pc, #552]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002284:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002288:	6013      	str	r3, [r2, #0]
 800228a:	4b88      	ldr	r3, [pc, #544]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a87      	ldr	r2, [pc, #540]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002290:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	e00b      	b.n	80022b0 <HAL_RCC_OscConfig+0xb0>
 8002298:	4b84      	ldr	r3, [pc, #528]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a83      	ldr	r2, [pc, #524]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 800229e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022a2:	6013      	str	r3, [r2, #0]
 80022a4:	4b81      	ldr	r3, [pc, #516]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a80      	ldr	r2, [pc, #512]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 80022aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d013      	beq.n	80022e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b8:	f7ff fcc2 	bl	8001c40 <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022c0:	f7ff fcbe 	bl	8001c40 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b64      	cmp	r3, #100	; 0x64
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e204      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022d2:	4b76      	ldr	r3, [pc, #472]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d0f0      	beq.n	80022c0 <HAL_RCC_OscConfig+0xc0>
 80022de:	e014      	b.n	800230a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e0:	f7ff fcae 	bl	8001c40 <HAL_GetTick>
 80022e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022e6:	e008      	b.n	80022fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022e8:	f7ff fcaa 	bl	8001c40 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b64      	cmp	r3, #100	; 0x64
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e1f0      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022fa:	4b6c      	ldr	r3, [pc, #432]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d1f0      	bne.n	80022e8 <HAL_RCC_OscConfig+0xe8>
 8002306:	e000      	b.n	800230a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002308:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d063      	beq.n	80023de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002316:	4b65      	ldr	r3, [pc, #404]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 030c 	and.w	r3, r3, #12
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00b      	beq.n	800233a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002322:	4b62      	ldr	r3, [pc, #392]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800232a:	2b08      	cmp	r3, #8
 800232c:	d11c      	bne.n	8002368 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800232e:	4b5f      	ldr	r3, [pc, #380]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d116      	bne.n	8002368 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800233a:	4b5c      	ldr	r3, [pc, #368]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d005      	beq.n	8002352 <HAL_RCC_OscConfig+0x152>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	2b01      	cmp	r3, #1
 800234c:	d001      	beq.n	8002352 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e1c4      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002352:	4b56      	ldr	r3, [pc, #344]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	4952      	ldr	r1, [pc, #328]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002362:	4313      	orrs	r3, r2
 8002364:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002366:	e03a      	b.n	80023de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d020      	beq.n	80023b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002370:	4b4f      	ldr	r3, [pc, #316]	; (80024b0 <HAL_RCC_OscConfig+0x2b0>)
 8002372:	2201      	movs	r2, #1
 8002374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002376:	f7ff fc63 	bl	8001c40 <HAL_GetTick>
 800237a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237c:	e008      	b.n	8002390 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800237e:	f7ff fc5f 	bl	8001c40 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d901      	bls.n	8002390 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e1a5      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002390:	4b46      	ldr	r3, [pc, #280]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d0f0      	beq.n	800237e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239c:	4b43      	ldr	r3, [pc, #268]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	691b      	ldr	r3, [r3, #16]
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	4940      	ldr	r1, [pc, #256]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 80023ac:	4313      	orrs	r3, r2
 80023ae:	600b      	str	r3, [r1, #0]
 80023b0:	e015      	b.n	80023de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023b2:	4b3f      	ldr	r3, [pc, #252]	; (80024b0 <HAL_RCC_OscConfig+0x2b0>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b8:	f7ff fc42 	bl	8001c40 <HAL_GetTick>
 80023bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023be:	e008      	b.n	80023d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023c0:	f7ff fc3e 	bl	8001c40 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e184      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023d2:	4b36      	ldr	r3, [pc, #216]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1f0      	bne.n	80023c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0308 	and.w	r3, r3, #8
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d030      	beq.n	800244c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d016      	beq.n	8002420 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023f2:	4b30      	ldr	r3, [pc, #192]	; (80024b4 <HAL_RCC_OscConfig+0x2b4>)
 80023f4:	2201      	movs	r2, #1
 80023f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f8:	f7ff fc22 	bl	8001c40 <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023fe:	e008      	b.n	8002412 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002400:	f7ff fc1e 	bl	8001c40 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e164      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002412:	4b26      	ldr	r3, [pc, #152]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002414:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d0f0      	beq.n	8002400 <HAL_RCC_OscConfig+0x200>
 800241e:	e015      	b.n	800244c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002420:	4b24      	ldr	r3, [pc, #144]	; (80024b4 <HAL_RCC_OscConfig+0x2b4>)
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002426:	f7ff fc0b 	bl	8001c40 <HAL_GetTick>
 800242a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800242e:	f7ff fc07 	bl	8001c40 <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e14d      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002440:	4b1a      	ldr	r3, [pc, #104]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002442:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002444:	f003 0302 	and.w	r3, r3, #2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1f0      	bne.n	800242e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0304 	and.w	r3, r3, #4
 8002454:	2b00      	cmp	r3, #0
 8002456:	f000 80a0 	beq.w	800259a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800245a:	2300      	movs	r3, #0
 800245c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800245e:	4b13      	ldr	r3, [pc, #76]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d10f      	bne.n	800248a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	60bb      	str	r3, [r7, #8]
 800246e:	4b0f      	ldr	r3, [pc, #60]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	4a0e      	ldr	r2, [pc, #56]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 8002474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002478:	6413      	str	r3, [r2, #64]	; 0x40
 800247a:	4b0c      	ldr	r3, [pc, #48]	; (80024ac <HAL_RCC_OscConfig+0x2ac>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002482:	60bb      	str	r3, [r7, #8]
 8002484:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002486:	2301      	movs	r3, #1
 8002488:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800248a:	4b0b      	ldr	r3, [pc, #44]	; (80024b8 <HAL_RCC_OscConfig+0x2b8>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002492:	2b00      	cmp	r3, #0
 8002494:	d121      	bne.n	80024da <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002496:	4b08      	ldr	r3, [pc, #32]	; (80024b8 <HAL_RCC_OscConfig+0x2b8>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a07      	ldr	r2, [pc, #28]	; (80024b8 <HAL_RCC_OscConfig+0x2b8>)
 800249c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024a2:	f7ff fbcd 	bl	8001c40 <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a8:	e011      	b.n	80024ce <HAL_RCC_OscConfig+0x2ce>
 80024aa:	bf00      	nop
 80024ac:	40023800 	.word	0x40023800
 80024b0:	42470000 	.word	0x42470000
 80024b4:	42470e80 	.word	0x42470e80
 80024b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024bc:	f7ff fbc0 	bl	8001c40 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e106      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ce:	4b85      	ldr	r3, [pc, #532]	; (80026e4 <HAL_RCC_OscConfig+0x4e4>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0f0      	beq.n	80024bc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d106      	bne.n	80024f0 <HAL_RCC_OscConfig+0x2f0>
 80024e2:	4b81      	ldr	r3, [pc, #516]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 80024e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024e6:	4a80      	ldr	r2, [pc, #512]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	6713      	str	r3, [r2, #112]	; 0x70
 80024ee:	e01c      	b.n	800252a <HAL_RCC_OscConfig+0x32a>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	2b05      	cmp	r3, #5
 80024f6:	d10c      	bne.n	8002512 <HAL_RCC_OscConfig+0x312>
 80024f8:	4b7b      	ldr	r3, [pc, #492]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 80024fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024fc:	4a7a      	ldr	r2, [pc, #488]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 80024fe:	f043 0304 	orr.w	r3, r3, #4
 8002502:	6713      	str	r3, [r2, #112]	; 0x70
 8002504:	4b78      	ldr	r3, [pc, #480]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 8002506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002508:	4a77      	ldr	r2, [pc, #476]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 800250a:	f043 0301 	orr.w	r3, r3, #1
 800250e:	6713      	str	r3, [r2, #112]	; 0x70
 8002510:	e00b      	b.n	800252a <HAL_RCC_OscConfig+0x32a>
 8002512:	4b75      	ldr	r3, [pc, #468]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 8002514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002516:	4a74      	ldr	r2, [pc, #464]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 8002518:	f023 0301 	bic.w	r3, r3, #1
 800251c:	6713      	str	r3, [r2, #112]	; 0x70
 800251e:	4b72      	ldr	r3, [pc, #456]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 8002520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002522:	4a71      	ldr	r2, [pc, #452]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 8002524:	f023 0304 	bic.w	r3, r3, #4
 8002528:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d015      	beq.n	800255e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002532:	f7ff fb85 	bl	8001c40 <HAL_GetTick>
 8002536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002538:	e00a      	b.n	8002550 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800253a:	f7ff fb81 	bl	8001c40 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	f241 3288 	movw	r2, #5000	; 0x1388
 8002548:	4293      	cmp	r3, r2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e0c5      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002550:	4b65      	ldr	r3, [pc, #404]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 8002552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002554:	f003 0302 	and.w	r3, r3, #2
 8002558:	2b00      	cmp	r3, #0
 800255a:	d0ee      	beq.n	800253a <HAL_RCC_OscConfig+0x33a>
 800255c:	e014      	b.n	8002588 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255e:	f7ff fb6f 	bl	8001c40 <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002564:	e00a      	b.n	800257c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002566:	f7ff fb6b 	bl	8001c40 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	f241 3288 	movw	r2, #5000	; 0x1388
 8002574:	4293      	cmp	r3, r2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e0af      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800257c:	4b5a      	ldr	r3, [pc, #360]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 800257e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1ee      	bne.n	8002566 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002588:	7dfb      	ldrb	r3, [r7, #23]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d105      	bne.n	800259a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800258e:	4b56      	ldr	r3, [pc, #344]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 8002590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002592:	4a55      	ldr	r2, [pc, #340]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 8002594:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002598:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f000 809b 	beq.w	80026da <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025a4:	4b50      	ldr	r3, [pc, #320]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 030c 	and.w	r3, r3, #12
 80025ac:	2b08      	cmp	r3, #8
 80025ae:	d05c      	beq.n	800266a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d141      	bne.n	800263c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b8:	4b4c      	ldr	r3, [pc, #304]	; (80026ec <HAL_RCC_OscConfig+0x4ec>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025be:	f7ff fb3f 	bl	8001c40 <HAL_GetTick>
 80025c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025c4:	e008      	b.n	80025d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025c6:	f7ff fb3b 	bl	8001c40 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d901      	bls.n	80025d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80025d4:	2303      	movs	r3, #3
 80025d6:	e081      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025d8:	4b43      	ldr	r3, [pc, #268]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1f0      	bne.n	80025c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	69da      	ldr	r2, [r3, #28]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a1b      	ldr	r3, [r3, #32]
 80025ec:	431a      	orrs	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f2:	019b      	lsls	r3, r3, #6
 80025f4:	431a      	orrs	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fa:	085b      	lsrs	r3, r3, #1
 80025fc:	3b01      	subs	r3, #1
 80025fe:	041b      	lsls	r3, r3, #16
 8002600:	431a      	orrs	r2, r3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002606:	061b      	lsls	r3, r3, #24
 8002608:	4937      	ldr	r1, [pc, #220]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 800260a:	4313      	orrs	r3, r2
 800260c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800260e:	4b37      	ldr	r3, [pc, #220]	; (80026ec <HAL_RCC_OscConfig+0x4ec>)
 8002610:	2201      	movs	r2, #1
 8002612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002614:	f7ff fb14 	bl	8001c40 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800261c:	f7ff fb10 	bl	8001c40 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e056      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800262e:	4b2e      	ldr	r3, [pc, #184]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0f0      	beq.n	800261c <HAL_RCC_OscConfig+0x41c>
 800263a:	e04e      	b.n	80026da <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800263c:	4b2b      	ldr	r3, [pc, #172]	; (80026ec <HAL_RCC_OscConfig+0x4ec>)
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002642:	f7ff fafd 	bl	8001c40 <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002648:	e008      	b.n	800265c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800264a:	f7ff faf9 	bl	8001c40 <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d901      	bls.n	800265c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e03f      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800265c:	4b22      	ldr	r3, [pc, #136]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1f0      	bne.n	800264a <HAL_RCC_OscConfig+0x44a>
 8002668:	e037      	b.n	80026da <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d101      	bne.n	8002676 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e032      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002676:	4b1c      	ldr	r3, [pc, #112]	; (80026e8 <HAL_RCC_OscConfig+0x4e8>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d028      	beq.n	80026d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800268e:	429a      	cmp	r2, r3
 8002690:	d121      	bne.n	80026d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800269c:	429a      	cmp	r2, r3
 800269e:	d11a      	bne.n	80026d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026a0:	68fa      	ldr	r2, [r7, #12]
 80026a2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80026a6:	4013      	ands	r3, r2
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80026ac:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d111      	bne.n	80026d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026bc:	085b      	lsrs	r3, r3, #1
 80026be:	3b01      	subs	r3, #1
 80026c0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d107      	bne.n	80026d6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d001      	beq.n	80026da <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e000      	b.n	80026dc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3718      	adds	r7, #24
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	40007000 	.word	0x40007000
 80026e8:	40023800 	.word	0x40023800
 80026ec:	42470060 	.word	0x42470060

080026f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e0cc      	b.n	800289e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002704:	4b68      	ldr	r3, [pc, #416]	; (80028a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	683a      	ldr	r2, [r7, #0]
 800270e:	429a      	cmp	r2, r3
 8002710:	d90c      	bls.n	800272c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002712:	4b65      	ldr	r3, [pc, #404]	; (80028a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	b2d2      	uxtb	r2, r2
 8002718:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800271a:	4b63      	ldr	r3, [pc, #396]	; (80028a8 <HAL_RCC_ClockConfig+0x1b8>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	683a      	ldr	r2, [r7, #0]
 8002724:	429a      	cmp	r2, r3
 8002726:	d001      	beq.n	800272c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e0b8      	b.n	800289e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d020      	beq.n	800277a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b00      	cmp	r3, #0
 8002742:	d005      	beq.n	8002750 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002744:	4b59      	ldr	r3, [pc, #356]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	4a58      	ldr	r2, [pc, #352]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 800274a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800274e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0308 	and.w	r3, r3, #8
 8002758:	2b00      	cmp	r3, #0
 800275a:	d005      	beq.n	8002768 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800275c:	4b53      	ldr	r3, [pc, #332]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	4a52      	ldr	r2, [pc, #328]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 8002762:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002766:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002768:	4b50      	ldr	r3, [pc, #320]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	494d      	ldr	r1, [pc, #308]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 8002776:	4313      	orrs	r3, r2
 8002778:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	2b00      	cmp	r3, #0
 8002784:	d044      	beq.n	8002810 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d107      	bne.n	800279e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800278e:	4b47      	ldr	r3, [pc, #284]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d119      	bne.n	80027ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e07f      	b.n	800289e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d003      	beq.n	80027ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d107      	bne.n	80027be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ae:	4b3f      	ldr	r3, [pc, #252]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d109      	bne.n	80027ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e06f      	b.n	800289e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027be:	4b3b      	ldr	r3, [pc, #236]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e067      	b.n	800289e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ce:	4b37      	ldr	r3, [pc, #220]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f023 0203 	bic.w	r2, r3, #3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	4934      	ldr	r1, [pc, #208]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027e0:	f7ff fa2e 	bl	8001c40 <HAL_GetTick>
 80027e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e6:	e00a      	b.n	80027fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e8:	f7ff fa2a 	bl	8001c40 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e04f      	b.n	800289e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fe:	4b2b      	ldr	r3, [pc, #172]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 020c 	and.w	r2, r3, #12
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	429a      	cmp	r2, r3
 800280e:	d1eb      	bne.n	80027e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002810:	4b25      	ldr	r3, [pc, #148]	; (80028a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	683a      	ldr	r2, [r7, #0]
 800281a:	429a      	cmp	r2, r3
 800281c:	d20c      	bcs.n	8002838 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800281e:	4b22      	ldr	r3, [pc, #136]	; (80028a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002820:	683a      	ldr	r2, [r7, #0]
 8002822:	b2d2      	uxtb	r2, r2
 8002824:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002826:	4b20      	ldr	r3, [pc, #128]	; (80028a8 <HAL_RCC_ClockConfig+0x1b8>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0307 	and.w	r3, r3, #7
 800282e:	683a      	ldr	r2, [r7, #0]
 8002830:	429a      	cmp	r2, r3
 8002832:	d001      	beq.n	8002838 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e032      	b.n	800289e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b00      	cmp	r3, #0
 8002842:	d008      	beq.n	8002856 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002844:	4b19      	ldr	r3, [pc, #100]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	4916      	ldr	r1, [pc, #88]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 8002852:	4313      	orrs	r3, r2
 8002854:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0308 	and.w	r3, r3, #8
 800285e:	2b00      	cmp	r3, #0
 8002860:	d009      	beq.n	8002876 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002862:	4b12      	ldr	r3, [pc, #72]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	490e      	ldr	r1, [pc, #56]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 8002872:	4313      	orrs	r3, r2
 8002874:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002876:	f000 f821 	bl	80028bc <HAL_RCC_GetSysClockFreq>
 800287a:	4602      	mov	r2, r0
 800287c:	4b0b      	ldr	r3, [pc, #44]	; (80028ac <HAL_RCC_ClockConfig+0x1bc>)
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	091b      	lsrs	r3, r3, #4
 8002882:	f003 030f 	and.w	r3, r3, #15
 8002886:	490a      	ldr	r1, [pc, #40]	; (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002888:	5ccb      	ldrb	r3, [r1, r3]
 800288a:	fa22 f303 	lsr.w	r3, r2, r3
 800288e:	4a09      	ldr	r2, [pc, #36]	; (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002890:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002892:	4b09      	ldr	r3, [pc, #36]	; (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff f98e 	bl	8001bb8 <HAL_InitTick>

  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	40023c00 	.word	0x40023c00
 80028ac:	40023800 	.word	0x40023800
 80028b0:	08004af8 	.word	0x08004af8
 80028b4:	2000001c 	.word	0x2000001c
 80028b8:	20000020 	.word	0x20000020

080028bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028bc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80028c0:	b084      	sub	sp, #16
 80028c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80028c4:	2300      	movs	r3, #0
 80028c6:	607b      	str	r3, [r7, #4]
 80028c8:	2300      	movs	r3, #0
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	2300      	movs	r3, #0
 80028ce:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80028d0:	2300      	movs	r3, #0
 80028d2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028d4:	4b67      	ldr	r3, [pc, #412]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 030c 	and.w	r3, r3, #12
 80028dc:	2b08      	cmp	r3, #8
 80028de:	d00d      	beq.n	80028fc <HAL_RCC_GetSysClockFreq+0x40>
 80028e0:	2b08      	cmp	r3, #8
 80028e2:	f200 80bd 	bhi.w	8002a60 <HAL_RCC_GetSysClockFreq+0x1a4>
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d002      	beq.n	80028f0 <HAL_RCC_GetSysClockFreq+0x34>
 80028ea:	2b04      	cmp	r3, #4
 80028ec:	d003      	beq.n	80028f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80028ee:	e0b7      	b.n	8002a60 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028f0:	4b61      	ldr	r3, [pc, #388]	; (8002a78 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80028f2:	60bb      	str	r3, [r7, #8]
       break;
 80028f4:	e0b7      	b.n	8002a66 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028f6:	4b61      	ldr	r3, [pc, #388]	; (8002a7c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80028f8:	60bb      	str	r3, [r7, #8]
      break;
 80028fa:	e0b4      	b.n	8002a66 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028fc:	4b5d      	ldr	r3, [pc, #372]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002904:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002906:	4b5b      	ldr	r3, [pc, #364]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d04d      	beq.n	80029ae <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002912:	4b58      	ldr	r3, [pc, #352]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	099b      	lsrs	r3, r3, #6
 8002918:	461a      	mov	r2, r3
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002922:	f04f 0100 	mov.w	r1, #0
 8002926:	ea02 0800 	and.w	r8, r2, r0
 800292a:	ea03 0901 	and.w	r9, r3, r1
 800292e:	4640      	mov	r0, r8
 8002930:	4649      	mov	r1, r9
 8002932:	f04f 0200 	mov.w	r2, #0
 8002936:	f04f 0300 	mov.w	r3, #0
 800293a:	014b      	lsls	r3, r1, #5
 800293c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002940:	0142      	lsls	r2, r0, #5
 8002942:	4610      	mov	r0, r2
 8002944:	4619      	mov	r1, r3
 8002946:	ebb0 0008 	subs.w	r0, r0, r8
 800294a:	eb61 0109 	sbc.w	r1, r1, r9
 800294e:	f04f 0200 	mov.w	r2, #0
 8002952:	f04f 0300 	mov.w	r3, #0
 8002956:	018b      	lsls	r3, r1, #6
 8002958:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800295c:	0182      	lsls	r2, r0, #6
 800295e:	1a12      	subs	r2, r2, r0
 8002960:	eb63 0301 	sbc.w	r3, r3, r1
 8002964:	f04f 0000 	mov.w	r0, #0
 8002968:	f04f 0100 	mov.w	r1, #0
 800296c:	00d9      	lsls	r1, r3, #3
 800296e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002972:	00d0      	lsls	r0, r2, #3
 8002974:	4602      	mov	r2, r0
 8002976:	460b      	mov	r3, r1
 8002978:	eb12 0208 	adds.w	r2, r2, r8
 800297c:	eb43 0309 	adc.w	r3, r3, r9
 8002980:	f04f 0000 	mov.w	r0, #0
 8002984:	f04f 0100 	mov.w	r1, #0
 8002988:	0259      	lsls	r1, r3, #9
 800298a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800298e:	0250      	lsls	r0, r2, #9
 8002990:	4602      	mov	r2, r0
 8002992:	460b      	mov	r3, r1
 8002994:	4610      	mov	r0, r2
 8002996:	4619      	mov	r1, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	461a      	mov	r2, r3
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	f7fd fd28 	bl	80003f4 <__aeabi_uldivmod>
 80029a4:	4602      	mov	r2, r0
 80029a6:	460b      	mov	r3, r1
 80029a8:	4613      	mov	r3, r2
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	e04a      	b.n	8002a44 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029ae:	4b31      	ldr	r3, [pc, #196]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	099b      	lsrs	r3, r3, #6
 80029b4:	461a      	mov	r2, r3
 80029b6:	f04f 0300 	mov.w	r3, #0
 80029ba:	f240 10ff 	movw	r0, #511	; 0x1ff
 80029be:	f04f 0100 	mov.w	r1, #0
 80029c2:	ea02 0400 	and.w	r4, r2, r0
 80029c6:	ea03 0501 	and.w	r5, r3, r1
 80029ca:	4620      	mov	r0, r4
 80029cc:	4629      	mov	r1, r5
 80029ce:	f04f 0200 	mov.w	r2, #0
 80029d2:	f04f 0300 	mov.w	r3, #0
 80029d6:	014b      	lsls	r3, r1, #5
 80029d8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80029dc:	0142      	lsls	r2, r0, #5
 80029de:	4610      	mov	r0, r2
 80029e0:	4619      	mov	r1, r3
 80029e2:	1b00      	subs	r0, r0, r4
 80029e4:	eb61 0105 	sbc.w	r1, r1, r5
 80029e8:	f04f 0200 	mov.w	r2, #0
 80029ec:	f04f 0300 	mov.w	r3, #0
 80029f0:	018b      	lsls	r3, r1, #6
 80029f2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80029f6:	0182      	lsls	r2, r0, #6
 80029f8:	1a12      	subs	r2, r2, r0
 80029fa:	eb63 0301 	sbc.w	r3, r3, r1
 80029fe:	f04f 0000 	mov.w	r0, #0
 8002a02:	f04f 0100 	mov.w	r1, #0
 8002a06:	00d9      	lsls	r1, r3, #3
 8002a08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002a0c:	00d0      	lsls	r0, r2, #3
 8002a0e:	4602      	mov	r2, r0
 8002a10:	460b      	mov	r3, r1
 8002a12:	1912      	adds	r2, r2, r4
 8002a14:	eb45 0303 	adc.w	r3, r5, r3
 8002a18:	f04f 0000 	mov.w	r0, #0
 8002a1c:	f04f 0100 	mov.w	r1, #0
 8002a20:	0299      	lsls	r1, r3, #10
 8002a22:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002a26:	0290      	lsls	r0, r2, #10
 8002a28:	4602      	mov	r2, r0
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	4610      	mov	r0, r2
 8002a2e:	4619      	mov	r1, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	461a      	mov	r2, r3
 8002a34:	f04f 0300 	mov.w	r3, #0
 8002a38:	f7fd fcdc 	bl	80003f4 <__aeabi_uldivmod>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	460b      	mov	r3, r1
 8002a40:	4613      	mov	r3, r2
 8002a42:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a44:	4b0b      	ldr	r3, [pc, #44]	; (8002a74 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	0c1b      	lsrs	r3, r3, #16
 8002a4a:	f003 0303 	and.w	r3, r3, #3
 8002a4e:	3301      	adds	r3, #1
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5c:	60bb      	str	r3, [r7, #8]
      break;
 8002a5e:	e002      	b.n	8002a66 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a60:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002a62:	60bb      	str	r3, [r7, #8]
      break;
 8002a64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a66:	68bb      	ldr	r3, [r7, #8]
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3710      	adds	r7, #16
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002a72:	bf00      	nop
 8002a74:	40023800 	.word	0x40023800
 8002a78:	00f42400 	.word	0x00f42400
 8002a7c:	007a1200 	.word	0x007a1200

08002a80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a84:	4b03      	ldr	r3, [pc, #12]	; (8002a94 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a86:	681b      	ldr	r3, [r3, #0]
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	2000001c 	.word	0x2000001c

08002a98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a9c:	f7ff fff0 	bl	8002a80 <HAL_RCC_GetHCLKFreq>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	0a9b      	lsrs	r3, r3, #10
 8002aa8:	f003 0307 	and.w	r3, r3, #7
 8002aac:	4903      	ldr	r1, [pc, #12]	; (8002abc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002aae:	5ccb      	ldrb	r3, [r1, r3]
 8002ab0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40023800 	.word	0x40023800
 8002abc:	08004b08 	.word	0x08004b08

08002ac0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ac4:	f7ff ffdc 	bl	8002a80 <HAL_RCC_GetHCLKFreq>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	4b05      	ldr	r3, [pc, #20]	; (8002ae0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	0b5b      	lsrs	r3, r3, #13
 8002ad0:	f003 0307 	and.w	r3, r3, #7
 8002ad4:	4903      	ldr	r1, [pc, #12]	; (8002ae4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ad6:	5ccb      	ldrb	r3, [r1, r3]
 8002ad8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40023800 	.word	0x40023800
 8002ae4:	08004b08 	.word	0x08004b08

08002ae8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e041      	b.n	8002b7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d106      	bne.n	8002b14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7fe fefa 	bl	8001908 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2202      	movs	r2, #2
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3304      	adds	r3, #4
 8002b24:	4619      	mov	r1, r3
 8002b26:	4610      	mov	r0, r2
 8002b28:	f000 fdda 	bl	80036e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
	...

08002b88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b085      	sub	sp, #20
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d001      	beq.n	8002ba0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e03c      	b.n	8002c1a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a1e      	ldr	r2, [pc, #120]	; (8002c28 <HAL_TIM_Base_Start+0xa0>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d018      	beq.n	8002be4 <HAL_TIM_Base_Start+0x5c>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bba:	d013      	beq.n	8002be4 <HAL_TIM_Base_Start+0x5c>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a1a      	ldr	r2, [pc, #104]	; (8002c2c <HAL_TIM_Base_Start+0xa4>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d00e      	beq.n	8002be4 <HAL_TIM_Base_Start+0x5c>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a19      	ldr	r2, [pc, #100]	; (8002c30 <HAL_TIM_Base_Start+0xa8>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d009      	beq.n	8002be4 <HAL_TIM_Base_Start+0x5c>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a17      	ldr	r2, [pc, #92]	; (8002c34 <HAL_TIM_Base_Start+0xac>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d004      	beq.n	8002be4 <HAL_TIM_Base_Start+0x5c>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a16      	ldr	r2, [pc, #88]	; (8002c38 <HAL_TIM_Base_Start+0xb0>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d111      	bne.n	8002c08 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2b06      	cmp	r3, #6
 8002bf4:	d010      	beq.n	8002c18 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f042 0201 	orr.w	r2, r2, #1
 8002c04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c06:	e007      	b.n	8002c18 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3714      	adds	r7, #20
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	40010000 	.word	0x40010000
 8002c2c:	40000400 	.word	0x40000400
 8002c30:	40000800 	.word	0x40000800
 8002c34:	40000c00 	.word	0x40000c00
 8002c38:	40014000 	.word	0x40014000

08002c3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d001      	beq.n	8002c54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e044      	b.n	8002cde <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f042 0201 	orr.w	r2, r2, #1
 8002c6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a1e      	ldr	r2, [pc, #120]	; (8002cec <HAL_TIM_Base_Start_IT+0xb0>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d018      	beq.n	8002ca8 <HAL_TIM_Base_Start_IT+0x6c>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c7e:	d013      	beq.n	8002ca8 <HAL_TIM_Base_Start_IT+0x6c>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a1a      	ldr	r2, [pc, #104]	; (8002cf0 <HAL_TIM_Base_Start_IT+0xb4>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d00e      	beq.n	8002ca8 <HAL_TIM_Base_Start_IT+0x6c>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a19      	ldr	r2, [pc, #100]	; (8002cf4 <HAL_TIM_Base_Start_IT+0xb8>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d009      	beq.n	8002ca8 <HAL_TIM_Base_Start_IT+0x6c>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a17      	ldr	r2, [pc, #92]	; (8002cf8 <HAL_TIM_Base_Start_IT+0xbc>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d004      	beq.n	8002ca8 <HAL_TIM_Base_Start_IT+0x6c>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a16      	ldr	r2, [pc, #88]	; (8002cfc <HAL_TIM_Base_Start_IT+0xc0>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d111      	bne.n	8002ccc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2b06      	cmp	r3, #6
 8002cb8:	d010      	beq.n	8002cdc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f042 0201 	orr.w	r2, r2, #1
 8002cc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cca:	e007      	b.n	8002cdc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0201 	orr.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	40010000 	.word	0x40010000
 8002cf0:	40000400 	.word	0x40000400
 8002cf4:	40000800 	.word	0x40000800
 8002cf8:	40000c00 	.word	0x40000c00
 8002cfc:	40014000 	.word	0x40014000

08002d00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e041      	b.n	8002d96 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d106      	bne.n	8002d2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 f839 	bl	8002d9e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2202      	movs	r2, #2
 8002d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	3304      	adds	r3, #4
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	4610      	mov	r0, r2
 8002d40:	f000 fcce 	bl	80036e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
	...

08002db4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d109      	bne.n	8002dd8 <HAL_TIM_PWM_Start+0x24>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	bf14      	ite	ne
 8002dd0:	2301      	movne	r3, #1
 8002dd2:	2300      	moveq	r3, #0
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	e022      	b.n	8002e1e <HAL_TIM_PWM_Start+0x6a>
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	2b04      	cmp	r3, #4
 8002ddc:	d109      	bne.n	8002df2 <HAL_TIM_PWM_Start+0x3e>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	bf14      	ite	ne
 8002dea:	2301      	movne	r3, #1
 8002dec:	2300      	moveq	r3, #0
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	e015      	b.n	8002e1e <HAL_TIM_PWM_Start+0x6a>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d109      	bne.n	8002e0c <HAL_TIM_PWM_Start+0x58>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	bf14      	ite	ne
 8002e04:	2301      	movne	r3, #1
 8002e06:	2300      	moveq	r3, #0
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	e008      	b.n	8002e1e <HAL_TIM_PWM_Start+0x6a>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	bf14      	ite	ne
 8002e18:	2301      	movne	r3, #1
 8002e1a:	2300      	moveq	r3, #0
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e068      	b.n	8002ef8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d104      	bne.n	8002e36 <HAL_TIM_PWM_Start+0x82>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2202      	movs	r2, #2
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e34:	e013      	b.n	8002e5e <HAL_TIM_PWM_Start+0xaa>
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	2b04      	cmp	r3, #4
 8002e3a:	d104      	bne.n	8002e46 <HAL_TIM_PWM_Start+0x92>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2202      	movs	r2, #2
 8002e40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e44:	e00b      	b.n	8002e5e <HAL_TIM_PWM_Start+0xaa>
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d104      	bne.n	8002e56 <HAL_TIM_PWM_Start+0xa2>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2202      	movs	r2, #2
 8002e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e54:	e003      	b.n	8002e5e <HAL_TIM_PWM_Start+0xaa>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2202      	movs	r2, #2
 8002e5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2201      	movs	r2, #1
 8002e64:	6839      	ldr	r1, [r7, #0]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 fee0 	bl	8003c2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a23      	ldr	r2, [pc, #140]	; (8002f00 <HAL_TIM_PWM_Start+0x14c>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d107      	bne.n	8002e86 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e84:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a1d      	ldr	r2, [pc, #116]	; (8002f00 <HAL_TIM_PWM_Start+0x14c>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d018      	beq.n	8002ec2 <HAL_TIM_PWM_Start+0x10e>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e98:	d013      	beq.n	8002ec2 <HAL_TIM_PWM_Start+0x10e>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a19      	ldr	r2, [pc, #100]	; (8002f04 <HAL_TIM_PWM_Start+0x150>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d00e      	beq.n	8002ec2 <HAL_TIM_PWM_Start+0x10e>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a17      	ldr	r2, [pc, #92]	; (8002f08 <HAL_TIM_PWM_Start+0x154>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d009      	beq.n	8002ec2 <HAL_TIM_PWM_Start+0x10e>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a16      	ldr	r2, [pc, #88]	; (8002f0c <HAL_TIM_PWM_Start+0x158>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d004      	beq.n	8002ec2 <HAL_TIM_PWM_Start+0x10e>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a14      	ldr	r2, [pc, #80]	; (8002f10 <HAL_TIM_PWM_Start+0x15c>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d111      	bne.n	8002ee6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2b06      	cmp	r3, #6
 8002ed2:	d010      	beq.n	8002ef6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f042 0201 	orr.w	r2, r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ee4:	e007      	b.n	8002ef6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f042 0201 	orr.w	r2, r2, #1
 8002ef4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40010000 	.word	0x40010000
 8002f04:	40000400 	.word	0x40000400
 8002f08:	40000800 	.word	0x40000800
 8002f0c:	40000c00 	.word	0x40000c00
 8002f10:	40014000 	.word	0x40014000

08002f14 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e097      	b.n	8003058 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d106      	bne.n	8002f42 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f7fe fc9b 	bl	8001878 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2202      	movs	r2, #2
 8002f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	6812      	ldr	r2, [r2, #0]
 8002f54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f58:	f023 0307 	bic.w	r3, r3, #7
 8002f5c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	3304      	adds	r3, #4
 8002f66:	4619      	mov	r1, r3
 8002f68:	4610      	mov	r0, r2
 8002f6a:	f000 fbb9 	bl	80036e0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	697a      	ldr	r2, [r7, #20]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f96:	f023 0303 	bic.w	r3, r3, #3
 8002f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	021b      	lsls	r3, r3, #8
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002fb4:	f023 030c 	bic.w	r3, r3, #12
 8002fb8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002fc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002fc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	68da      	ldr	r2, [r3, #12]
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	021b      	lsls	r3, r3, #8
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	011a      	lsls	r2, r3, #4
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	031b      	lsls	r3, r3, #12
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002ff2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8002ffa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	011b      	lsls	r3, r3, #4
 8003006:	4313      	orrs	r3, r2
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	4313      	orrs	r3, r2
 800300c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	68fa      	ldr	r2, [r7, #12]
 8003024:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2201      	movs	r2, #1
 8003032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2201      	movs	r2, #1
 8003042:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003070:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003078:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003080:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003088:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d110      	bne.n	80030b2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003090:	7bfb      	ldrb	r3, [r7, #15]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d102      	bne.n	800309c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003096:	7b7b      	ldrb	r3, [r7, #13]
 8003098:	2b01      	cmp	r3, #1
 800309a:	d001      	beq.n	80030a0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e069      	b.n	8003174 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2202      	movs	r2, #2
 80030a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2202      	movs	r2, #2
 80030ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030b0:	e031      	b.n	8003116 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d110      	bne.n	80030da <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80030b8:	7bbb      	ldrb	r3, [r7, #14]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d102      	bne.n	80030c4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80030be:	7b3b      	ldrb	r3, [r7, #12]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d001      	beq.n	80030c8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e055      	b.n	8003174 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2202      	movs	r2, #2
 80030cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2202      	movs	r2, #2
 80030d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030d8:	e01d      	b.n	8003116 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80030da:	7bfb      	ldrb	r3, [r7, #15]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d108      	bne.n	80030f2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80030e0:	7bbb      	ldrb	r3, [r7, #14]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d105      	bne.n	80030f2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80030e6:	7b7b      	ldrb	r3, [r7, #13]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d102      	bne.n	80030f2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80030ec:	7b3b      	ldrb	r3, [r7, #12]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d001      	beq.n	80030f6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e03e      	b.n	8003174 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2202      	movs	r2, #2
 80030fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2202      	movs	r2, #2
 8003102:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2202      	movs	r2, #2
 800310a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2202      	movs	r2, #2
 8003112:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d003      	beq.n	8003124 <HAL_TIM_Encoder_Start+0xc4>
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	2b04      	cmp	r3, #4
 8003120:	d008      	beq.n	8003134 <HAL_TIM_Encoder_Start+0xd4>
 8003122:	e00f      	b.n	8003144 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2201      	movs	r2, #1
 800312a:	2100      	movs	r1, #0
 800312c:	4618      	mov	r0, r3
 800312e:	f000 fd7d 	bl	8003c2c <TIM_CCxChannelCmd>
      break;
 8003132:	e016      	b.n	8003162 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2201      	movs	r2, #1
 800313a:	2104      	movs	r1, #4
 800313c:	4618      	mov	r0, r3
 800313e:	f000 fd75 	bl	8003c2c <TIM_CCxChannelCmd>
      break;
 8003142:	e00e      	b.n	8003162 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2201      	movs	r2, #1
 800314a:	2100      	movs	r1, #0
 800314c:	4618      	mov	r0, r3
 800314e:	f000 fd6d 	bl	8003c2c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2201      	movs	r2, #1
 8003158:	2104      	movs	r1, #4
 800315a:	4618      	mov	r0, r3
 800315c:	f000 fd66 	bl	8003c2c <TIM_CCxChannelCmd>
      break;
 8003160:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f042 0201 	orr.w	r2, r2, #1
 8003170:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b02      	cmp	r3, #2
 8003190:	d122      	bne.n	80031d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b02      	cmp	r3, #2
 800319e:	d11b      	bne.n	80031d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f06f 0202 	mvn.w	r2, #2
 80031a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	f003 0303 	and.w	r3, r3, #3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d003      	beq.n	80031c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f000 fa70 	bl	80036a4 <HAL_TIM_IC_CaptureCallback>
 80031c4:	e005      	b.n	80031d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 fa62 	bl	8003690 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 fa73 	bl	80036b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	f003 0304 	and.w	r3, r3, #4
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	d122      	bne.n	800322c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f003 0304 	and.w	r3, r3, #4
 80031f0:	2b04      	cmp	r3, #4
 80031f2:	d11b      	bne.n	800322c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f06f 0204 	mvn.w	r2, #4
 80031fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2202      	movs	r2, #2
 8003202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800320e:	2b00      	cmp	r3, #0
 8003210:	d003      	beq.n	800321a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f000 fa46 	bl	80036a4 <HAL_TIM_IC_CaptureCallback>
 8003218:	e005      	b.n	8003226 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 fa38 	bl	8003690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 fa49 	bl	80036b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	691b      	ldr	r3, [r3, #16]
 8003232:	f003 0308 	and.w	r3, r3, #8
 8003236:	2b08      	cmp	r3, #8
 8003238:	d122      	bne.n	8003280 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	f003 0308 	and.w	r3, r3, #8
 8003244:	2b08      	cmp	r3, #8
 8003246:	d11b      	bne.n	8003280 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f06f 0208 	mvn.w	r2, #8
 8003250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2204      	movs	r2, #4
 8003256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	f003 0303 	and.w	r3, r3, #3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fa1c 	bl	80036a4 <HAL_TIM_IC_CaptureCallback>
 800326c:	e005      	b.n	800327a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 fa0e 	bl	8003690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fa1f 	bl	80036b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	f003 0310 	and.w	r3, r3, #16
 800328a:	2b10      	cmp	r3, #16
 800328c:	d122      	bne.n	80032d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	f003 0310 	and.w	r3, r3, #16
 8003298:	2b10      	cmp	r3, #16
 800329a:	d11b      	bne.n	80032d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f06f 0210 	mvn.w	r2, #16
 80032a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2208      	movs	r2, #8
 80032aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d003      	beq.n	80032c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 f9f2 	bl	80036a4 <HAL_TIM_IC_CaptureCallback>
 80032c0:	e005      	b.n	80032ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f9e4 	bl	8003690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 f9f5 	bl	80036b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d10e      	bne.n	8003300 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d107      	bne.n	8003300 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f06f 0201 	mvn.w	r2, #1
 80032f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f7fe fa58 	bl	80017b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800330a:	2b80      	cmp	r3, #128	; 0x80
 800330c:	d10e      	bne.n	800332c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003318:	2b80      	cmp	r3, #128	; 0x80
 800331a:	d107      	bne.n	800332c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 fd1e 	bl	8003d68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003336:	2b40      	cmp	r3, #64	; 0x40
 8003338:	d10e      	bne.n	8003358 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003344:	2b40      	cmp	r3, #64	; 0x40
 8003346:	d107      	bne.n	8003358 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f9ba 	bl	80036cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	f003 0320 	and.w	r3, r3, #32
 8003362:	2b20      	cmp	r3, #32
 8003364:	d10e      	bne.n	8003384 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	f003 0320 	and.w	r3, r3, #32
 8003370:	2b20      	cmp	r3, #32
 8003372:	d107      	bne.n	8003384 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f06f 0220 	mvn.w	r2, #32
 800337c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800337e:	6878      	ldr	r0, [r7, #4]
 8003380:	f000 fce8 	bl	8003d54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003384:	bf00      	nop
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e0ac      	b.n	8003500 <HAL_TIM_PWM_ConfigChannel+0x174>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b0c      	cmp	r3, #12
 80033b2:	f200 809f 	bhi.w	80034f4 <HAL_TIM_PWM_ConfigChannel+0x168>
 80033b6:	a201      	add	r2, pc, #4	; (adr r2, 80033bc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80033b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033bc:	080033f1 	.word	0x080033f1
 80033c0:	080034f5 	.word	0x080034f5
 80033c4:	080034f5 	.word	0x080034f5
 80033c8:	080034f5 	.word	0x080034f5
 80033cc:	08003431 	.word	0x08003431
 80033d0:	080034f5 	.word	0x080034f5
 80033d4:	080034f5 	.word	0x080034f5
 80033d8:	080034f5 	.word	0x080034f5
 80033dc:	08003473 	.word	0x08003473
 80033e0:	080034f5 	.word	0x080034f5
 80033e4:	080034f5 	.word	0x080034f5
 80033e8:	080034f5 	.word	0x080034f5
 80033ec:	080034b3 	.word	0x080034b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68b9      	ldr	r1, [r7, #8]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 f9f2 	bl	80037e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	699a      	ldr	r2, [r3, #24]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f042 0208 	orr.w	r2, r2, #8
 800340a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	699a      	ldr	r2, [r3, #24]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 0204 	bic.w	r2, r2, #4
 800341a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6999      	ldr	r1, [r3, #24]
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	691a      	ldr	r2, [r3, #16]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	619a      	str	r2, [r3, #24]
      break;
 800342e:	e062      	b.n	80034f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68b9      	ldr	r1, [r7, #8]
 8003436:	4618      	mov	r0, r3
 8003438:	f000 fa38 	bl	80038ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	699a      	ldr	r2, [r3, #24]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800344a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	699a      	ldr	r2, [r3, #24]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800345a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6999      	ldr	r1, [r3, #24]
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	021a      	lsls	r2, r3, #8
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	430a      	orrs	r2, r1
 800346e:	619a      	str	r2, [r3, #24]
      break;
 8003470:	e041      	b.n	80034f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68b9      	ldr	r1, [r7, #8]
 8003478:	4618      	mov	r0, r3
 800347a:	f000 fa83 	bl	8003984 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	69da      	ldr	r2, [r3, #28]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f042 0208 	orr.w	r2, r2, #8
 800348c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	69da      	ldr	r2, [r3, #28]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f022 0204 	bic.w	r2, r2, #4
 800349c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	69d9      	ldr	r1, [r3, #28]
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	691a      	ldr	r2, [r3, #16]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	430a      	orrs	r2, r1
 80034ae:	61da      	str	r2, [r3, #28]
      break;
 80034b0:	e021      	b.n	80034f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68b9      	ldr	r1, [r7, #8]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 facd 	bl	8003a58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	69da      	ldr	r2, [r3, #28]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	69da      	ldr	r2, [r3, #28]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	69d9      	ldr	r1, [r3, #28]
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	691b      	ldr	r3, [r3, #16]
 80034e8:	021a      	lsls	r2, r3, #8
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	61da      	str	r2, [r3, #28]
      break;
 80034f2:	e000      	b.n	80034f6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80034f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003518:	2b01      	cmp	r3, #1
 800351a:	d101      	bne.n	8003520 <HAL_TIM_ConfigClockSource+0x18>
 800351c:	2302      	movs	r3, #2
 800351e:	e0b3      	b.n	8003688 <HAL_TIM_ConfigClockSource+0x180>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2202      	movs	r2, #2
 800352c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800353e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003546:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003558:	d03e      	beq.n	80035d8 <HAL_TIM_ConfigClockSource+0xd0>
 800355a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800355e:	f200 8087 	bhi.w	8003670 <HAL_TIM_ConfigClockSource+0x168>
 8003562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003566:	f000 8085 	beq.w	8003674 <HAL_TIM_ConfigClockSource+0x16c>
 800356a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800356e:	d87f      	bhi.n	8003670 <HAL_TIM_ConfigClockSource+0x168>
 8003570:	2b70      	cmp	r3, #112	; 0x70
 8003572:	d01a      	beq.n	80035aa <HAL_TIM_ConfigClockSource+0xa2>
 8003574:	2b70      	cmp	r3, #112	; 0x70
 8003576:	d87b      	bhi.n	8003670 <HAL_TIM_ConfigClockSource+0x168>
 8003578:	2b60      	cmp	r3, #96	; 0x60
 800357a:	d050      	beq.n	800361e <HAL_TIM_ConfigClockSource+0x116>
 800357c:	2b60      	cmp	r3, #96	; 0x60
 800357e:	d877      	bhi.n	8003670 <HAL_TIM_ConfigClockSource+0x168>
 8003580:	2b50      	cmp	r3, #80	; 0x50
 8003582:	d03c      	beq.n	80035fe <HAL_TIM_ConfigClockSource+0xf6>
 8003584:	2b50      	cmp	r3, #80	; 0x50
 8003586:	d873      	bhi.n	8003670 <HAL_TIM_ConfigClockSource+0x168>
 8003588:	2b40      	cmp	r3, #64	; 0x40
 800358a:	d058      	beq.n	800363e <HAL_TIM_ConfigClockSource+0x136>
 800358c:	2b40      	cmp	r3, #64	; 0x40
 800358e:	d86f      	bhi.n	8003670 <HAL_TIM_ConfigClockSource+0x168>
 8003590:	2b30      	cmp	r3, #48	; 0x30
 8003592:	d064      	beq.n	800365e <HAL_TIM_ConfigClockSource+0x156>
 8003594:	2b30      	cmp	r3, #48	; 0x30
 8003596:	d86b      	bhi.n	8003670 <HAL_TIM_ConfigClockSource+0x168>
 8003598:	2b20      	cmp	r3, #32
 800359a:	d060      	beq.n	800365e <HAL_TIM_ConfigClockSource+0x156>
 800359c:	2b20      	cmp	r3, #32
 800359e:	d867      	bhi.n	8003670 <HAL_TIM_ConfigClockSource+0x168>
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d05c      	beq.n	800365e <HAL_TIM_ConfigClockSource+0x156>
 80035a4:	2b10      	cmp	r3, #16
 80035a6:	d05a      	beq.n	800365e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80035a8:	e062      	b.n	8003670 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6818      	ldr	r0, [r3, #0]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	6899      	ldr	r1, [r3, #8]
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685a      	ldr	r2, [r3, #4]
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	f000 fb17 	bl	8003bec <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80035cc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	609a      	str	r2, [r3, #8]
      break;
 80035d6:	e04e      	b.n	8003676 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6818      	ldr	r0, [r3, #0]
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	6899      	ldr	r1, [r3, #8]
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	f000 fb00 	bl	8003bec <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689a      	ldr	r2, [r3, #8]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035fa:	609a      	str	r2, [r3, #8]
      break;
 80035fc:	e03b      	b.n	8003676 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6818      	ldr	r0, [r3, #0]
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	6859      	ldr	r1, [r3, #4]
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	461a      	mov	r2, r3
 800360c:	f000 fa74 	bl	8003af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2150      	movs	r1, #80	; 0x50
 8003616:	4618      	mov	r0, r3
 8003618:	f000 facd 	bl	8003bb6 <TIM_ITRx_SetConfig>
      break;
 800361c:	e02b      	b.n	8003676 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6818      	ldr	r0, [r3, #0]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	6859      	ldr	r1, [r3, #4]
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	461a      	mov	r2, r3
 800362c:	f000 fa93 	bl	8003b56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2160      	movs	r1, #96	; 0x60
 8003636:	4618      	mov	r0, r3
 8003638:	f000 fabd 	bl	8003bb6 <TIM_ITRx_SetConfig>
      break;
 800363c:	e01b      	b.n	8003676 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6818      	ldr	r0, [r3, #0]
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	6859      	ldr	r1, [r3, #4]
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	461a      	mov	r2, r3
 800364c:	f000 fa54 	bl	8003af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2140      	movs	r1, #64	; 0x40
 8003656:	4618      	mov	r0, r3
 8003658:	f000 faad 	bl	8003bb6 <TIM_ITRx_SetConfig>
      break;
 800365c:	e00b      	b.n	8003676 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4619      	mov	r1, r3
 8003668:	4610      	mov	r0, r2
 800366a:	f000 faa4 	bl	8003bb6 <TIM_ITRx_SetConfig>
        break;
 800366e:	e002      	b.n	8003676 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003670:	bf00      	nop
 8003672:	e000      	b.n	8003676 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003674:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036c0:	bf00      	nop
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a34      	ldr	r2, [pc, #208]	; (80037c4 <TIM_Base_SetConfig+0xe4>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d00f      	beq.n	8003718 <TIM_Base_SetConfig+0x38>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036fe:	d00b      	beq.n	8003718 <TIM_Base_SetConfig+0x38>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a31      	ldr	r2, [pc, #196]	; (80037c8 <TIM_Base_SetConfig+0xe8>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d007      	beq.n	8003718 <TIM_Base_SetConfig+0x38>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a30      	ldr	r2, [pc, #192]	; (80037cc <TIM_Base_SetConfig+0xec>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d003      	beq.n	8003718 <TIM_Base_SetConfig+0x38>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a2f      	ldr	r2, [pc, #188]	; (80037d0 <TIM_Base_SetConfig+0xf0>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d108      	bne.n	800372a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800371e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a25      	ldr	r2, [pc, #148]	; (80037c4 <TIM_Base_SetConfig+0xe4>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d01b      	beq.n	800376a <TIM_Base_SetConfig+0x8a>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003738:	d017      	beq.n	800376a <TIM_Base_SetConfig+0x8a>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a22      	ldr	r2, [pc, #136]	; (80037c8 <TIM_Base_SetConfig+0xe8>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d013      	beq.n	800376a <TIM_Base_SetConfig+0x8a>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a21      	ldr	r2, [pc, #132]	; (80037cc <TIM_Base_SetConfig+0xec>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d00f      	beq.n	800376a <TIM_Base_SetConfig+0x8a>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a20      	ldr	r2, [pc, #128]	; (80037d0 <TIM_Base_SetConfig+0xf0>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d00b      	beq.n	800376a <TIM_Base_SetConfig+0x8a>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a1f      	ldr	r2, [pc, #124]	; (80037d4 <TIM_Base_SetConfig+0xf4>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d007      	beq.n	800376a <TIM_Base_SetConfig+0x8a>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a1e      	ldr	r2, [pc, #120]	; (80037d8 <TIM_Base_SetConfig+0xf8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d003      	beq.n	800376a <TIM_Base_SetConfig+0x8a>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a1d      	ldr	r2, [pc, #116]	; (80037dc <TIM_Base_SetConfig+0xfc>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d108      	bne.n	800377c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003770:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	4313      	orrs	r3, r2
 800377a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	695b      	ldr	r3, [r3, #20]
 8003786:	4313      	orrs	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a08      	ldr	r2, [pc, #32]	; (80037c4 <TIM_Base_SetConfig+0xe4>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d103      	bne.n	80037b0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	691a      	ldr	r2, [r3, #16]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	615a      	str	r2, [r3, #20]
}
 80037b6:	bf00      	nop
 80037b8:	3714      	adds	r7, #20
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40010000 	.word	0x40010000
 80037c8:	40000400 	.word	0x40000400
 80037cc:	40000800 	.word	0x40000800
 80037d0:	40000c00 	.word	0x40000c00
 80037d4:	40014000 	.word	0x40014000
 80037d8:	40014400 	.word	0x40014400
 80037dc:	40014800 	.word	0x40014800

080037e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b087      	sub	sp, #28
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	f023 0201 	bic.w	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a1b      	ldr	r3, [r3, #32]
 80037fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800380e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f023 0303 	bic.w	r3, r3, #3
 8003816:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	4313      	orrs	r3, r2
 8003820:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f023 0302 	bic.w	r3, r3, #2
 8003828:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	4313      	orrs	r3, r2
 8003832:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a1c      	ldr	r2, [pc, #112]	; (80038a8 <TIM_OC1_SetConfig+0xc8>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d10c      	bne.n	8003856 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	f023 0308 	bic.w	r3, r3, #8
 8003842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	697a      	ldr	r2, [r7, #20]
 800384a:	4313      	orrs	r3, r2
 800384c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f023 0304 	bic.w	r3, r3, #4
 8003854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a13      	ldr	r2, [pc, #76]	; (80038a8 <TIM_OC1_SetConfig+0xc8>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d111      	bne.n	8003882 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003864:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800386c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	693a      	ldr	r2, [r7, #16]
 8003874:	4313      	orrs	r3, r2
 8003876:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	4313      	orrs	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	621a      	str	r2, [r3, #32]
}
 800389c:	bf00      	nop
 800389e:	371c      	adds	r7, #28
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr
 80038a8:	40010000 	.word	0x40010000

080038ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b087      	sub	sp, #28
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	f023 0210 	bic.w	r2, r3, #16
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	021b      	lsls	r3, r3, #8
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f023 0320 	bic.w	r3, r3, #32
 80038f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	011b      	lsls	r3, r3, #4
 80038fe:	697a      	ldr	r2, [r7, #20]
 8003900:	4313      	orrs	r3, r2
 8003902:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	4a1e      	ldr	r2, [pc, #120]	; (8003980 <TIM_OC2_SetConfig+0xd4>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d10d      	bne.n	8003928 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003912:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003926:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a15      	ldr	r2, [pc, #84]	; (8003980 <TIM_OC2_SetConfig+0xd4>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d113      	bne.n	8003958 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003936:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800393e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4313      	orrs	r3, r2
 800394a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	699b      	ldr	r3, [r3, #24]
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	697a      	ldr	r2, [r7, #20]
 8003970:	621a      	str	r2, [r3, #32]
}
 8003972:	bf00      	nop
 8003974:	371c      	adds	r7, #28
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	40010000 	.word	0x40010000

08003984 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003984:	b480      	push	{r7}
 8003986:	b087      	sub	sp, #28
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	69db      	ldr	r3, [r3, #28]
 80039aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f023 0303 	bic.w	r3, r3, #3
 80039ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	021b      	lsls	r3, r3, #8
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a1d      	ldr	r2, [pc, #116]	; (8003a54 <TIM_OC3_SetConfig+0xd0>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d10d      	bne.n	80039fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	021b      	lsls	r3, r3, #8
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a14      	ldr	r2, [pc, #80]	; (8003a54 <TIM_OC3_SetConfig+0xd0>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d113      	bne.n	8003a2e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	011b      	lsls	r3, r3, #4
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	693a      	ldr	r2, [r7, #16]
 8003a32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	685a      	ldr	r2, [r3, #4]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	621a      	str	r2, [r3, #32]
}
 8003a48:	bf00      	nop
 8003a4a:	371c      	adds	r7, #28
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	40010000 	.word	0x40010000

08003a58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b087      	sub	sp, #28
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a1b      	ldr	r3, [r3, #32]
 8003a72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	021b      	lsls	r3, r3, #8
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003aa2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	031b      	lsls	r3, r3, #12
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a10      	ldr	r2, [pc, #64]	; (8003af4 <TIM_OC4_SetConfig+0x9c>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d109      	bne.n	8003acc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003abe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	695b      	ldr	r3, [r3, #20]
 8003ac4:	019b      	lsls	r3, r3, #6
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68fa      	ldr	r2, [r7, #12]
 8003ad6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	621a      	str	r2, [r3, #32]
}
 8003ae6:	bf00      	nop
 8003ae8:	371c      	adds	r7, #28
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop
 8003af4:	40010000 	.word	0x40010000

08003af8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b087      	sub	sp, #28
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	f023 0201 	bic.w	r2, r3, #1
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	011b      	lsls	r3, r3, #4
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	f023 030a 	bic.w	r3, r3, #10
 8003b34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	621a      	str	r2, [r3, #32]
}
 8003b4a:	bf00      	nop
 8003b4c:	371c      	adds	r7, #28
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr

08003b56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b56:	b480      	push	{r7}
 8003b58:	b087      	sub	sp, #28
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	60f8      	str	r0, [r7, #12]
 8003b5e:	60b9      	str	r1, [r7, #8]
 8003b60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	f023 0210 	bic.w	r2, r3, #16
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	031b      	lsls	r3, r3, #12
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	621a      	str	r2, [r3, #32]
}
 8003baa:	bf00      	nop
 8003bac:	371c      	adds	r7, #28
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr

08003bb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b085      	sub	sp, #20
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
 8003bbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003bce:	683a      	ldr	r2, [r7, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	f043 0307 	orr.w	r3, r3, #7
 8003bd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	609a      	str	r2, [r3, #8]
}
 8003be0:	bf00      	nop
 8003be2:	3714      	adds	r7, #20
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr

08003bec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b087      	sub	sp, #28
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
 8003bf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	021a      	lsls	r2, r3, #8
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	697a      	ldr	r2, [r7, #20]
 8003c1e:	609a      	str	r2, [r3, #8]
}
 8003c20:	bf00      	nop
 8003c22:	371c      	adds	r7, #28
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b087      	sub	sp, #28
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	f003 031f 	and.w	r3, r3, #31
 8003c3e:	2201      	movs	r2, #1
 8003c40:	fa02 f303 	lsl.w	r3, r2, r3
 8003c44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6a1a      	ldr	r2, [r3, #32]
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	43db      	mvns	r3, r3
 8003c4e:	401a      	ands	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a1a      	ldr	r2, [r3, #32]
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	f003 031f 	and.w	r3, r3, #31
 8003c5e:	6879      	ldr	r1, [r7, #4]
 8003c60:	fa01 f303 	lsl.w	r3, r1, r3
 8003c64:	431a      	orrs	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	621a      	str	r2, [r3, #32]
}
 8003c6a:	bf00      	nop
 8003c6c:	371c      	adds	r7, #28
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
	...

08003c78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e050      	b.n	8003d32 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a1c      	ldr	r2, [pc, #112]	; (8003d40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d018      	beq.n	8003d06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cdc:	d013      	beq.n	8003d06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a18      	ldr	r2, [pc, #96]	; (8003d44 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d00e      	beq.n	8003d06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a16      	ldr	r2, [pc, #88]	; (8003d48 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d009      	beq.n	8003d06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a15      	ldr	r2, [pc, #84]	; (8003d4c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d004      	beq.n	8003d06 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a13      	ldr	r2, [pc, #76]	; (8003d50 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d10c      	bne.n	8003d20 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	68ba      	ldr	r2, [r7, #8]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68ba      	ldr	r2, [r7, #8]
 8003d1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3714      	adds	r7, #20
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	40010000 	.word	0x40010000
 8003d44:	40000400 	.word	0x40000400
 8003d48:	40000800 	.word	0x40000800
 8003d4c:	40000c00 	.word	0x40000c00
 8003d50:	40014000 	.word	0x40014000

08003d54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e03f      	b.n	8003e0e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d106      	bne.n	8003da8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f7fd fe26 	bl	80019f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2224      	movs	r2, #36	; 0x24
 8003dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68da      	ldr	r2, [r3, #12]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003dbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 f829 	bl	8003e18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	691a      	ldr	r2, [r3, #16]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	695a      	ldr	r2, [r3, #20]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003de4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68da      	ldr	r2, [r3, #12]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003df4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2220      	movs	r2, #32
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3708      	adds	r7, #8
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
	...

08003e18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e1c:	b09f      	sub	sp, #124	; 0x7c
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e2e:	68d9      	ldr	r1, [r3, #12]
 8003e30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	ea40 0301 	orr.w	r3, r0, r1
 8003e38:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e3c:	689a      	ldr	r2, [r3, #8]
 8003e3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	431a      	orrs	r2, r3
 8003e44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	431a      	orrs	r2, r3
 8003e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e4c:	69db      	ldr	r3, [r3, #28]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e5c:	f021 010c 	bic.w	r1, r1, #12
 8003e60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e66:	430b      	orrs	r3, r1
 8003e68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	695b      	ldr	r3, [r3, #20]
 8003e70:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e76:	6999      	ldr	r1, [r3, #24]
 8003e78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	ea40 0301 	orr.w	r3, r0, r1
 8003e80:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	4bc5      	ldr	r3, [pc, #788]	; (800419c <UART_SetConfig+0x384>)
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d004      	beq.n	8003e96 <UART_SetConfig+0x7e>
 8003e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	4bc3      	ldr	r3, [pc, #780]	; (80041a0 <UART_SetConfig+0x388>)
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d103      	bne.n	8003e9e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e96:	f7fe fe13 	bl	8002ac0 <HAL_RCC_GetPCLK2Freq>
 8003e9a:	6778      	str	r0, [r7, #116]	; 0x74
 8003e9c:	e002      	b.n	8003ea4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e9e:	f7fe fdfb 	bl	8002a98 <HAL_RCC_GetPCLK1Freq>
 8003ea2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eac:	f040 80b6 	bne.w	800401c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003eb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003eb2:	461c      	mov	r4, r3
 8003eb4:	f04f 0500 	mov.w	r5, #0
 8003eb8:	4622      	mov	r2, r4
 8003eba:	462b      	mov	r3, r5
 8003ebc:	1891      	adds	r1, r2, r2
 8003ebe:	6439      	str	r1, [r7, #64]	; 0x40
 8003ec0:	415b      	adcs	r3, r3
 8003ec2:	647b      	str	r3, [r7, #68]	; 0x44
 8003ec4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ec8:	1912      	adds	r2, r2, r4
 8003eca:	eb45 0303 	adc.w	r3, r5, r3
 8003ece:	f04f 0000 	mov.w	r0, #0
 8003ed2:	f04f 0100 	mov.w	r1, #0
 8003ed6:	00d9      	lsls	r1, r3, #3
 8003ed8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003edc:	00d0      	lsls	r0, r2, #3
 8003ede:	4602      	mov	r2, r0
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	1911      	adds	r1, r2, r4
 8003ee4:	6639      	str	r1, [r7, #96]	; 0x60
 8003ee6:	416b      	adcs	r3, r5
 8003ee8:	667b      	str	r3, [r7, #100]	; 0x64
 8003eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	461a      	mov	r2, r3
 8003ef0:	f04f 0300 	mov.w	r3, #0
 8003ef4:	1891      	adds	r1, r2, r2
 8003ef6:	63b9      	str	r1, [r7, #56]	; 0x38
 8003ef8:	415b      	adcs	r3, r3
 8003efa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003efc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003f00:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003f04:	f7fc fa76 	bl	80003f4 <__aeabi_uldivmod>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	4ba5      	ldr	r3, [pc, #660]	; (80041a4 <UART_SetConfig+0x38c>)
 8003f0e:	fba3 2302 	umull	r2, r3, r3, r2
 8003f12:	095b      	lsrs	r3, r3, #5
 8003f14:	011e      	lsls	r6, r3, #4
 8003f16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f18:	461c      	mov	r4, r3
 8003f1a:	f04f 0500 	mov.w	r5, #0
 8003f1e:	4622      	mov	r2, r4
 8003f20:	462b      	mov	r3, r5
 8003f22:	1891      	adds	r1, r2, r2
 8003f24:	6339      	str	r1, [r7, #48]	; 0x30
 8003f26:	415b      	adcs	r3, r3
 8003f28:	637b      	str	r3, [r7, #52]	; 0x34
 8003f2a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003f2e:	1912      	adds	r2, r2, r4
 8003f30:	eb45 0303 	adc.w	r3, r5, r3
 8003f34:	f04f 0000 	mov.w	r0, #0
 8003f38:	f04f 0100 	mov.w	r1, #0
 8003f3c:	00d9      	lsls	r1, r3, #3
 8003f3e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f42:	00d0      	lsls	r0, r2, #3
 8003f44:	4602      	mov	r2, r0
 8003f46:	460b      	mov	r3, r1
 8003f48:	1911      	adds	r1, r2, r4
 8003f4a:	65b9      	str	r1, [r7, #88]	; 0x58
 8003f4c:	416b      	adcs	r3, r5
 8003f4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	461a      	mov	r2, r3
 8003f56:	f04f 0300 	mov.w	r3, #0
 8003f5a:	1891      	adds	r1, r2, r2
 8003f5c:	62b9      	str	r1, [r7, #40]	; 0x28
 8003f5e:	415b      	adcs	r3, r3
 8003f60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003f66:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003f6a:	f7fc fa43 	bl	80003f4 <__aeabi_uldivmod>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	460b      	mov	r3, r1
 8003f72:	4b8c      	ldr	r3, [pc, #560]	; (80041a4 <UART_SetConfig+0x38c>)
 8003f74:	fba3 1302 	umull	r1, r3, r3, r2
 8003f78:	095b      	lsrs	r3, r3, #5
 8003f7a:	2164      	movs	r1, #100	; 0x64
 8003f7c:	fb01 f303 	mul.w	r3, r1, r3
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	00db      	lsls	r3, r3, #3
 8003f84:	3332      	adds	r3, #50	; 0x32
 8003f86:	4a87      	ldr	r2, [pc, #540]	; (80041a4 <UART_SetConfig+0x38c>)
 8003f88:	fba2 2303 	umull	r2, r3, r2, r3
 8003f8c:	095b      	lsrs	r3, r3, #5
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f94:	441e      	add	r6, r3
 8003f96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f04f 0100 	mov.w	r1, #0
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	1894      	adds	r4, r2, r2
 8003fa4:	623c      	str	r4, [r7, #32]
 8003fa6:	415b      	adcs	r3, r3
 8003fa8:	627b      	str	r3, [r7, #36]	; 0x24
 8003faa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fae:	1812      	adds	r2, r2, r0
 8003fb0:	eb41 0303 	adc.w	r3, r1, r3
 8003fb4:	f04f 0400 	mov.w	r4, #0
 8003fb8:	f04f 0500 	mov.w	r5, #0
 8003fbc:	00dd      	lsls	r5, r3, #3
 8003fbe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003fc2:	00d4      	lsls	r4, r2, #3
 8003fc4:	4622      	mov	r2, r4
 8003fc6:	462b      	mov	r3, r5
 8003fc8:	1814      	adds	r4, r2, r0
 8003fca:	653c      	str	r4, [r7, #80]	; 0x50
 8003fcc:	414b      	adcs	r3, r1
 8003fce:	657b      	str	r3, [r7, #84]	; 0x54
 8003fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	1891      	adds	r1, r2, r2
 8003fdc:	61b9      	str	r1, [r7, #24]
 8003fde:	415b      	adcs	r3, r3
 8003fe0:	61fb      	str	r3, [r7, #28]
 8003fe2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fe6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8003fea:	f7fc fa03 	bl	80003f4 <__aeabi_uldivmod>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	4b6c      	ldr	r3, [pc, #432]	; (80041a4 <UART_SetConfig+0x38c>)
 8003ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8003ff8:	095b      	lsrs	r3, r3, #5
 8003ffa:	2164      	movs	r1, #100	; 0x64
 8003ffc:	fb01 f303 	mul.w	r3, r1, r3
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	3332      	adds	r3, #50	; 0x32
 8004006:	4a67      	ldr	r2, [pc, #412]	; (80041a4 <UART_SetConfig+0x38c>)
 8004008:	fba2 2303 	umull	r2, r3, r2, r3
 800400c:	095b      	lsrs	r3, r3, #5
 800400e:	f003 0207 	and.w	r2, r3, #7
 8004012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4432      	add	r2, r6
 8004018:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800401a:	e0b9      	b.n	8004190 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800401c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800401e:	461c      	mov	r4, r3
 8004020:	f04f 0500 	mov.w	r5, #0
 8004024:	4622      	mov	r2, r4
 8004026:	462b      	mov	r3, r5
 8004028:	1891      	adds	r1, r2, r2
 800402a:	6139      	str	r1, [r7, #16]
 800402c:	415b      	adcs	r3, r3
 800402e:	617b      	str	r3, [r7, #20]
 8004030:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004034:	1912      	adds	r2, r2, r4
 8004036:	eb45 0303 	adc.w	r3, r5, r3
 800403a:	f04f 0000 	mov.w	r0, #0
 800403e:	f04f 0100 	mov.w	r1, #0
 8004042:	00d9      	lsls	r1, r3, #3
 8004044:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004048:	00d0      	lsls	r0, r2, #3
 800404a:	4602      	mov	r2, r0
 800404c:	460b      	mov	r3, r1
 800404e:	eb12 0804 	adds.w	r8, r2, r4
 8004052:	eb43 0905 	adc.w	r9, r3, r5
 8004056:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	4618      	mov	r0, r3
 800405c:	f04f 0100 	mov.w	r1, #0
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	f04f 0300 	mov.w	r3, #0
 8004068:	008b      	lsls	r3, r1, #2
 800406a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800406e:	0082      	lsls	r2, r0, #2
 8004070:	4640      	mov	r0, r8
 8004072:	4649      	mov	r1, r9
 8004074:	f7fc f9be 	bl	80003f4 <__aeabi_uldivmod>
 8004078:	4602      	mov	r2, r0
 800407a:	460b      	mov	r3, r1
 800407c:	4b49      	ldr	r3, [pc, #292]	; (80041a4 <UART_SetConfig+0x38c>)
 800407e:	fba3 2302 	umull	r2, r3, r3, r2
 8004082:	095b      	lsrs	r3, r3, #5
 8004084:	011e      	lsls	r6, r3, #4
 8004086:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004088:	4618      	mov	r0, r3
 800408a:	f04f 0100 	mov.w	r1, #0
 800408e:	4602      	mov	r2, r0
 8004090:	460b      	mov	r3, r1
 8004092:	1894      	adds	r4, r2, r2
 8004094:	60bc      	str	r4, [r7, #8]
 8004096:	415b      	adcs	r3, r3
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800409e:	1812      	adds	r2, r2, r0
 80040a0:	eb41 0303 	adc.w	r3, r1, r3
 80040a4:	f04f 0400 	mov.w	r4, #0
 80040a8:	f04f 0500 	mov.w	r5, #0
 80040ac:	00dd      	lsls	r5, r3, #3
 80040ae:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80040b2:	00d4      	lsls	r4, r2, #3
 80040b4:	4622      	mov	r2, r4
 80040b6:	462b      	mov	r3, r5
 80040b8:	1814      	adds	r4, r2, r0
 80040ba:	64bc      	str	r4, [r7, #72]	; 0x48
 80040bc:	414b      	adcs	r3, r1
 80040be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f04f 0100 	mov.w	r1, #0
 80040ca:	f04f 0200 	mov.w	r2, #0
 80040ce:	f04f 0300 	mov.w	r3, #0
 80040d2:	008b      	lsls	r3, r1, #2
 80040d4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80040d8:	0082      	lsls	r2, r0, #2
 80040da:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80040de:	f7fc f989 	bl	80003f4 <__aeabi_uldivmod>
 80040e2:	4602      	mov	r2, r0
 80040e4:	460b      	mov	r3, r1
 80040e6:	4b2f      	ldr	r3, [pc, #188]	; (80041a4 <UART_SetConfig+0x38c>)
 80040e8:	fba3 1302 	umull	r1, r3, r3, r2
 80040ec:	095b      	lsrs	r3, r3, #5
 80040ee:	2164      	movs	r1, #100	; 0x64
 80040f0:	fb01 f303 	mul.w	r3, r1, r3
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	3332      	adds	r3, #50	; 0x32
 80040fa:	4a2a      	ldr	r2, [pc, #168]	; (80041a4 <UART_SetConfig+0x38c>)
 80040fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004100:	095b      	lsrs	r3, r3, #5
 8004102:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004106:	441e      	add	r6, r3
 8004108:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800410a:	4618      	mov	r0, r3
 800410c:	f04f 0100 	mov.w	r1, #0
 8004110:	4602      	mov	r2, r0
 8004112:	460b      	mov	r3, r1
 8004114:	1894      	adds	r4, r2, r2
 8004116:	603c      	str	r4, [r7, #0]
 8004118:	415b      	adcs	r3, r3
 800411a:	607b      	str	r3, [r7, #4]
 800411c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004120:	1812      	adds	r2, r2, r0
 8004122:	eb41 0303 	adc.w	r3, r1, r3
 8004126:	f04f 0400 	mov.w	r4, #0
 800412a:	f04f 0500 	mov.w	r5, #0
 800412e:	00dd      	lsls	r5, r3, #3
 8004130:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004134:	00d4      	lsls	r4, r2, #3
 8004136:	4622      	mov	r2, r4
 8004138:	462b      	mov	r3, r5
 800413a:	eb12 0a00 	adds.w	sl, r2, r0
 800413e:	eb43 0b01 	adc.w	fp, r3, r1
 8004142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	4618      	mov	r0, r3
 8004148:	f04f 0100 	mov.w	r1, #0
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	f04f 0300 	mov.w	r3, #0
 8004154:	008b      	lsls	r3, r1, #2
 8004156:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800415a:	0082      	lsls	r2, r0, #2
 800415c:	4650      	mov	r0, sl
 800415e:	4659      	mov	r1, fp
 8004160:	f7fc f948 	bl	80003f4 <__aeabi_uldivmod>
 8004164:	4602      	mov	r2, r0
 8004166:	460b      	mov	r3, r1
 8004168:	4b0e      	ldr	r3, [pc, #56]	; (80041a4 <UART_SetConfig+0x38c>)
 800416a:	fba3 1302 	umull	r1, r3, r3, r2
 800416e:	095b      	lsrs	r3, r3, #5
 8004170:	2164      	movs	r1, #100	; 0x64
 8004172:	fb01 f303 	mul.w	r3, r1, r3
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	011b      	lsls	r3, r3, #4
 800417a:	3332      	adds	r3, #50	; 0x32
 800417c:	4a09      	ldr	r2, [pc, #36]	; (80041a4 <UART_SetConfig+0x38c>)
 800417e:	fba2 2303 	umull	r2, r3, r2, r3
 8004182:	095b      	lsrs	r3, r3, #5
 8004184:	f003 020f 	and.w	r2, r3, #15
 8004188:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4432      	add	r2, r6
 800418e:	609a      	str	r2, [r3, #8]
}
 8004190:	bf00      	nop
 8004192:	377c      	adds	r7, #124	; 0x7c
 8004194:	46bd      	mov	sp, r7
 8004196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800419a:	bf00      	nop
 800419c:	40011000 	.word	0x40011000
 80041a0:	40011400 	.word	0x40011400
 80041a4:	51eb851f 	.word	0x51eb851f

080041a8 <__errno>:
 80041a8:	4b01      	ldr	r3, [pc, #4]	; (80041b0 <__errno+0x8>)
 80041aa:	6818      	ldr	r0, [r3, #0]
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	20000028 	.word	0x20000028

080041b4 <__libc_init_array>:
 80041b4:	b570      	push	{r4, r5, r6, lr}
 80041b6:	4d0d      	ldr	r5, [pc, #52]	; (80041ec <__libc_init_array+0x38>)
 80041b8:	4c0d      	ldr	r4, [pc, #52]	; (80041f0 <__libc_init_array+0x3c>)
 80041ba:	1b64      	subs	r4, r4, r5
 80041bc:	10a4      	asrs	r4, r4, #2
 80041be:	2600      	movs	r6, #0
 80041c0:	42a6      	cmp	r6, r4
 80041c2:	d109      	bne.n	80041d8 <__libc_init_array+0x24>
 80041c4:	4d0b      	ldr	r5, [pc, #44]	; (80041f4 <__libc_init_array+0x40>)
 80041c6:	4c0c      	ldr	r4, [pc, #48]	; (80041f8 <__libc_init_array+0x44>)
 80041c8:	f000 fc8a 	bl	8004ae0 <_init>
 80041cc:	1b64      	subs	r4, r4, r5
 80041ce:	10a4      	asrs	r4, r4, #2
 80041d0:	2600      	movs	r6, #0
 80041d2:	42a6      	cmp	r6, r4
 80041d4:	d105      	bne.n	80041e2 <__libc_init_array+0x2e>
 80041d6:	bd70      	pop	{r4, r5, r6, pc}
 80041d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80041dc:	4798      	blx	r3
 80041de:	3601      	adds	r6, #1
 80041e0:	e7ee      	b.n	80041c0 <__libc_init_array+0xc>
 80041e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80041e6:	4798      	blx	r3
 80041e8:	3601      	adds	r6, #1
 80041ea:	e7f2      	b.n	80041d2 <__libc_init_array+0x1e>
 80041ec:	08004b3c 	.word	0x08004b3c
 80041f0:	08004b3c 	.word	0x08004b3c
 80041f4:	08004b3c 	.word	0x08004b3c
 80041f8:	08004b40 	.word	0x08004b40

080041fc <memset>:
 80041fc:	4402      	add	r2, r0
 80041fe:	4603      	mov	r3, r0
 8004200:	4293      	cmp	r3, r2
 8004202:	d100      	bne.n	8004206 <memset+0xa>
 8004204:	4770      	bx	lr
 8004206:	f803 1b01 	strb.w	r1, [r3], #1
 800420a:	e7f9      	b.n	8004200 <memset+0x4>

0800420c <powf>:
 800420c:	b508      	push	{r3, lr}
 800420e:	ed2d 8b04 	vpush	{d8-d9}
 8004212:	eeb0 9a40 	vmov.f32	s18, s0
 8004216:	eef0 8a60 	vmov.f32	s17, s1
 800421a:	f000 f8b5 	bl	8004388 <__ieee754_powf>
 800421e:	4b43      	ldr	r3, [pc, #268]	; (800432c <powf+0x120>)
 8004220:	f993 3000 	ldrsb.w	r3, [r3]
 8004224:	3301      	adds	r3, #1
 8004226:	eeb0 8a40 	vmov.f32	s16, s0
 800422a:	d012      	beq.n	8004252 <powf+0x46>
 800422c:	eef4 8a68 	vcmp.f32	s17, s17
 8004230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004234:	d60d      	bvs.n	8004252 <powf+0x46>
 8004236:	eeb4 9a49 	vcmp.f32	s18, s18
 800423a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800423e:	d70d      	bvc.n	800425c <powf+0x50>
 8004240:	eef5 8a40 	vcmp.f32	s17, #0.0
 8004244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004248:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800424c:	bf08      	it	eq
 800424e:	eeb0 8a67 	vmoveq.f32	s16, s15
 8004252:	eeb0 0a48 	vmov.f32	s0, s16
 8004256:	ecbd 8b04 	vpop	{d8-d9}
 800425a:	bd08      	pop	{r3, pc}
 800425c:	eddf 9a34 	vldr	s19, [pc, #208]	; 8004330 <powf+0x124>
 8004260:	eeb4 9a69 	vcmp.f32	s18, s19
 8004264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004268:	d116      	bne.n	8004298 <powf+0x8c>
 800426a:	eef4 8a69 	vcmp.f32	s17, s19
 800426e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004272:	d057      	beq.n	8004324 <powf+0x118>
 8004274:	eeb0 0a68 	vmov.f32	s0, s17
 8004278:	f000 fb50 	bl	800491c <finitef>
 800427c:	2800      	cmp	r0, #0
 800427e:	d0e8      	beq.n	8004252 <powf+0x46>
 8004280:	eef4 8ae9 	vcmpe.f32	s17, s19
 8004284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004288:	d5e3      	bpl.n	8004252 <powf+0x46>
 800428a:	f7ff ff8d 	bl	80041a8 <__errno>
 800428e:	2321      	movs	r3, #33	; 0x21
 8004290:	6003      	str	r3, [r0, #0]
 8004292:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8004334 <powf+0x128>
 8004296:	e7dc      	b.n	8004252 <powf+0x46>
 8004298:	f000 fb40 	bl	800491c <finitef>
 800429c:	bb50      	cbnz	r0, 80042f4 <powf+0xe8>
 800429e:	eeb0 0a49 	vmov.f32	s0, s18
 80042a2:	f000 fb3b 	bl	800491c <finitef>
 80042a6:	b328      	cbz	r0, 80042f4 <powf+0xe8>
 80042a8:	eeb0 0a68 	vmov.f32	s0, s17
 80042ac:	f000 fb36 	bl	800491c <finitef>
 80042b0:	b300      	cbz	r0, 80042f4 <powf+0xe8>
 80042b2:	eeb4 8a48 	vcmp.f32	s16, s16
 80042b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ba:	d706      	bvc.n	80042ca <powf+0xbe>
 80042bc:	f7ff ff74 	bl	80041a8 <__errno>
 80042c0:	2321      	movs	r3, #33	; 0x21
 80042c2:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 80042c6:	6003      	str	r3, [r0, #0]
 80042c8:	e7c3      	b.n	8004252 <powf+0x46>
 80042ca:	f7ff ff6d 	bl	80041a8 <__errno>
 80042ce:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80042d2:	2322      	movs	r3, #34	; 0x22
 80042d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042d8:	6003      	str	r3, [r0, #0]
 80042da:	d508      	bpl.n	80042ee <powf+0xe2>
 80042dc:	eeb0 0a68 	vmov.f32	s0, s17
 80042e0:	f000 fb30 	bl	8004944 <rintf>
 80042e4:	eeb4 0a68 	vcmp.f32	s0, s17
 80042e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ec:	d1d1      	bne.n	8004292 <powf+0x86>
 80042ee:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8004338 <powf+0x12c>
 80042f2:	e7ae      	b.n	8004252 <powf+0x46>
 80042f4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80042f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042fc:	d1a9      	bne.n	8004252 <powf+0x46>
 80042fe:	eeb0 0a49 	vmov.f32	s0, s18
 8004302:	f000 fb0b 	bl	800491c <finitef>
 8004306:	2800      	cmp	r0, #0
 8004308:	d0a3      	beq.n	8004252 <powf+0x46>
 800430a:	eeb0 0a68 	vmov.f32	s0, s17
 800430e:	f000 fb05 	bl	800491c <finitef>
 8004312:	2800      	cmp	r0, #0
 8004314:	d09d      	beq.n	8004252 <powf+0x46>
 8004316:	f7ff ff47 	bl	80041a8 <__errno>
 800431a:	2322      	movs	r3, #34	; 0x22
 800431c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8004330 <powf+0x124>
 8004320:	6003      	str	r3, [r0, #0]
 8004322:	e796      	b.n	8004252 <powf+0x46>
 8004324:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8004328:	e793      	b.n	8004252 <powf+0x46>
 800432a:	bf00      	nop
 800432c:	2000008c 	.word	0x2000008c
 8004330:	00000000 	.word	0x00000000
 8004334:	ff800000 	.word	0xff800000
 8004338:	7f800000 	.word	0x7f800000

0800433c <sqrtf>:
 800433c:	b508      	push	{r3, lr}
 800433e:	ed2d 8b02 	vpush	{d8}
 8004342:	eeb0 8a40 	vmov.f32	s16, s0
 8004346:	f000 fadf 	bl	8004908 <__ieee754_sqrtf>
 800434a:	4b0d      	ldr	r3, [pc, #52]	; (8004380 <sqrtf+0x44>)
 800434c:	f993 3000 	ldrsb.w	r3, [r3]
 8004350:	3301      	adds	r3, #1
 8004352:	d011      	beq.n	8004378 <sqrtf+0x3c>
 8004354:	eeb4 8a48 	vcmp.f32	s16, s16
 8004358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800435c:	d60c      	bvs.n	8004378 <sqrtf+0x3c>
 800435e:	eddf 8a09 	vldr	s17, [pc, #36]	; 8004384 <sqrtf+0x48>
 8004362:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800436a:	d505      	bpl.n	8004378 <sqrtf+0x3c>
 800436c:	f7ff ff1c 	bl	80041a8 <__errno>
 8004370:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8004374:	2321      	movs	r3, #33	; 0x21
 8004376:	6003      	str	r3, [r0, #0]
 8004378:	ecbd 8b02 	vpop	{d8}
 800437c:	bd08      	pop	{r3, pc}
 800437e:	bf00      	nop
 8004380:	2000008c 	.word	0x2000008c
 8004384:	00000000 	.word	0x00000000

08004388 <__ieee754_powf>:
 8004388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800438c:	ee10 5a90 	vmov	r5, s1
 8004390:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8004394:	ed2d 8b02 	vpush	{d8}
 8004398:	eeb0 8a40 	vmov.f32	s16, s0
 800439c:	eef0 8a60 	vmov.f32	s17, s1
 80043a0:	f000 8291 	beq.w	80048c6 <__ieee754_powf+0x53e>
 80043a4:	ee10 8a10 	vmov	r8, s0
 80043a8:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 80043ac:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80043b0:	dc06      	bgt.n	80043c0 <__ieee754_powf+0x38>
 80043b2:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80043b6:	dd0a      	ble.n	80043ce <__ieee754_powf+0x46>
 80043b8:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80043bc:	f000 8283 	beq.w	80048c6 <__ieee754_powf+0x53e>
 80043c0:	ecbd 8b02 	vpop	{d8}
 80043c4:	48d8      	ldr	r0, [pc, #864]	; (8004728 <__ieee754_powf+0x3a0>)
 80043c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043ca:	f000 bab5 	b.w	8004938 <nanf>
 80043ce:	f1b8 0f00 	cmp.w	r8, #0
 80043d2:	da1f      	bge.n	8004414 <__ieee754_powf+0x8c>
 80043d4:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 80043d8:	da2e      	bge.n	8004438 <__ieee754_powf+0xb0>
 80043da:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80043de:	f2c0 827b 	blt.w	80048d8 <__ieee754_powf+0x550>
 80043e2:	15fb      	asrs	r3, r7, #23
 80043e4:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80043e8:	fa47 f603 	asr.w	r6, r7, r3
 80043ec:	fa06 f303 	lsl.w	r3, r6, r3
 80043f0:	42bb      	cmp	r3, r7
 80043f2:	f040 8271 	bne.w	80048d8 <__ieee754_powf+0x550>
 80043f6:	f006 0601 	and.w	r6, r6, #1
 80043fa:	f1c6 0602 	rsb	r6, r6, #2
 80043fe:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8004402:	d120      	bne.n	8004446 <__ieee754_powf+0xbe>
 8004404:	2d00      	cmp	r5, #0
 8004406:	f280 8264 	bge.w	80048d2 <__ieee754_powf+0x54a>
 800440a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800440e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8004412:	e00d      	b.n	8004430 <__ieee754_powf+0xa8>
 8004414:	2600      	movs	r6, #0
 8004416:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800441a:	d1f0      	bne.n	80043fe <__ieee754_powf+0x76>
 800441c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004420:	f000 8251 	beq.w	80048c6 <__ieee754_powf+0x53e>
 8004424:	dd0a      	ble.n	800443c <__ieee754_powf+0xb4>
 8004426:	2d00      	cmp	r5, #0
 8004428:	f280 8250 	bge.w	80048cc <__ieee754_powf+0x544>
 800442c:	ed9f 0abf 	vldr	s0, [pc, #764]	; 800472c <__ieee754_powf+0x3a4>
 8004430:	ecbd 8b02 	vpop	{d8}
 8004434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004438:	2602      	movs	r6, #2
 800443a:	e7ec      	b.n	8004416 <__ieee754_powf+0x8e>
 800443c:	2d00      	cmp	r5, #0
 800443e:	daf5      	bge.n	800442c <__ieee754_powf+0xa4>
 8004440:	eeb1 0a68 	vneg.f32	s0, s17
 8004444:	e7f4      	b.n	8004430 <__ieee754_powf+0xa8>
 8004446:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800444a:	d102      	bne.n	8004452 <__ieee754_powf+0xca>
 800444c:	ee28 0a08 	vmul.f32	s0, s16, s16
 8004450:	e7ee      	b.n	8004430 <__ieee754_powf+0xa8>
 8004452:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8004456:	eeb0 0a48 	vmov.f32	s0, s16
 800445a:	d108      	bne.n	800446e <__ieee754_powf+0xe6>
 800445c:	f1b8 0f00 	cmp.w	r8, #0
 8004460:	db05      	blt.n	800446e <__ieee754_powf+0xe6>
 8004462:	ecbd 8b02 	vpop	{d8}
 8004466:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800446a:	f000 ba4d 	b.w	8004908 <__ieee754_sqrtf>
 800446e:	f000 fa4e 	bl	800490e <fabsf>
 8004472:	b124      	cbz	r4, 800447e <__ieee754_powf+0xf6>
 8004474:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8004478:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800447c:	d117      	bne.n	80044ae <__ieee754_powf+0x126>
 800447e:	2d00      	cmp	r5, #0
 8004480:	bfbc      	itt	lt
 8004482:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8004486:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800448a:	f1b8 0f00 	cmp.w	r8, #0
 800448e:	dacf      	bge.n	8004430 <__ieee754_powf+0xa8>
 8004490:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8004494:	ea54 0306 	orrs.w	r3, r4, r6
 8004498:	d104      	bne.n	80044a4 <__ieee754_powf+0x11c>
 800449a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800449e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80044a2:	e7c5      	b.n	8004430 <__ieee754_powf+0xa8>
 80044a4:	2e01      	cmp	r6, #1
 80044a6:	d1c3      	bne.n	8004430 <__ieee754_powf+0xa8>
 80044a8:	eeb1 0a40 	vneg.f32	s0, s0
 80044ac:	e7c0      	b.n	8004430 <__ieee754_powf+0xa8>
 80044ae:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 80044b2:	3801      	subs	r0, #1
 80044b4:	ea56 0300 	orrs.w	r3, r6, r0
 80044b8:	d104      	bne.n	80044c4 <__ieee754_powf+0x13c>
 80044ba:	ee38 8a48 	vsub.f32	s16, s16, s16
 80044be:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80044c2:	e7b5      	b.n	8004430 <__ieee754_powf+0xa8>
 80044c4:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 80044c8:	dd6b      	ble.n	80045a2 <__ieee754_powf+0x21a>
 80044ca:	4b99      	ldr	r3, [pc, #612]	; (8004730 <__ieee754_powf+0x3a8>)
 80044cc:	429c      	cmp	r4, r3
 80044ce:	dc06      	bgt.n	80044de <__ieee754_powf+0x156>
 80044d0:	2d00      	cmp	r5, #0
 80044d2:	daab      	bge.n	800442c <__ieee754_powf+0xa4>
 80044d4:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8004734 <__ieee754_powf+0x3ac>
 80044d8:	ee20 0a00 	vmul.f32	s0, s0, s0
 80044dc:	e7a8      	b.n	8004430 <__ieee754_powf+0xa8>
 80044de:	4b96      	ldr	r3, [pc, #600]	; (8004738 <__ieee754_powf+0x3b0>)
 80044e0:	429c      	cmp	r4, r3
 80044e2:	dd02      	ble.n	80044ea <__ieee754_powf+0x162>
 80044e4:	2d00      	cmp	r5, #0
 80044e6:	dcf5      	bgt.n	80044d4 <__ieee754_powf+0x14c>
 80044e8:	e7a0      	b.n	800442c <__ieee754_powf+0xa4>
 80044ea:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80044ee:	ee30 0a67 	vsub.f32	s0, s0, s15
 80044f2:	eddf 6a92 	vldr	s13, [pc, #584]	; 800473c <__ieee754_powf+0x3b4>
 80044f6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80044fa:	eee0 6a67 	vfms.f32	s13, s0, s15
 80044fe:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8004502:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8004506:	ee20 7a00 	vmul.f32	s14, s0, s0
 800450a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800450e:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8004740 <__ieee754_powf+0x3b8>
 8004512:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8004516:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8004744 <__ieee754_powf+0x3bc>
 800451a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800451e:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8004748 <__ieee754_powf+0x3c0>
 8004522:	eef0 6a67 	vmov.f32	s13, s15
 8004526:	eee0 6a07 	vfma.f32	s13, s0, s14
 800452a:	ee16 3a90 	vmov	r3, s13
 800452e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004532:	f023 030f 	bic.w	r3, r3, #15
 8004536:	ee00 3a90 	vmov	s1, r3
 800453a:	eee0 0a47 	vfms.f32	s1, s0, s14
 800453e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004542:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8004546:	f025 050f 	bic.w	r5, r5, #15
 800454a:	ee07 5a10 	vmov	s14, r5
 800454e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8004552:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8004556:	ee07 3a90 	vmov	s15, r3
 800455a:	eee7 0a27 	vfma.f32	s1, s14, s15
 800455e:	3e01      	subs	r6, #1
 8004560:	ea56 0200 	orrs.w	r2, r6, r0
 8004564:	ee07 5a10 	vmov	s14, r5
 8004568:	ee67 7a87 	vmul.f32	s15, s15, s14
 800456c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8004570:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8004574:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8004578:	ee17 4a10 	vmov	r4, s14
 800457c:	bf08      	it	eq
 800457e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8004582:	2c00      	cmp	r4, #0
 8004584:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8004588:	f340 8184 	ble.w	8004894 <__ieee754_powf+0x50c>
 800458c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8004590:	f340 80fc 	ble.w	800478c <__ieee754_powf+0x404>
 8004594:	eddf 7a67 	vldr	s15, [pc, #412]	; 8004734 <__ieee754_powf+0x3ac>
 8004598:	ee28 0a27 	vmul.f32	s0, s16, s15
 800459c:	ee20 0a27 	vmul.f32	s0, s0, s15
 80045a0:	e746      	b.n	8004430 <__ieee754_powf+0xa8>
 80045a2:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 80045a6:	bf01      	itttt	eq
 80045a8:	eddf 7a68 	vldreq	s15, [pc, #416]	; 800474c <__ieee754_powf+0x3c4>
 80045ac:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80045b0:	f06f 0217 	mvneq.w	r2, #23
 80045b4:	ee17 4a90 	vmoveq	r4, s15
 80045b8:	ea4f 53e4 	mov.w	r3, r4, asr #23
 80045bc:	bf18      	it	ne
 80045be:	2200      	movne	r2, #0
 80045c0:	3b7f      	subs	r3, #127	; 0x7f
 80045c2:	4413      	add	r3, r2
 80045c4:	4a62      	ldr	r2, [pc, #392]	; (8004750 <__ieee754_powf+0x3c8>)
 80045c6:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80045ca:	4294      	cmp	r4, r2
 80045cc:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 80045d0:	dd06      	ble.n	80045e0 <__ieee754_powf+0x258>
 80045d2:	4a60      	ldr	r2, [pc, #384]	; (8004754 <__ieee754_powf+0x3cc>)
 80045d4:	4294      	cmp	r4, r2
 80045d6:	f340 80a4 	ble.w	8004722 <__ieee754_powf+0x39a>
 80045da:	3301      	adds	r3, #1
 80045dc:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80045e0:	2400      	movs	r4, #0
 80045e2:	4a5d      	ldr	r2, [pc, #372]	; (8004758 <__ieee754_powf+0x3d0>)
 80045e4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80045e8:	ee07 1a90 	vmov	s15, r1
 80045ec:	ed92 7a00 	vldr	s14, [r2]
 80045f0:	4a5a      	ldr	r2, [pc, #360]	; (800475c <__ieee754_powf+0x3d4>)
 80045f2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80045f6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80045fa:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80045fe:	1049      	asrs	r1, r1, #1
 8004600:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8004604:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8004608:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800460c:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8004610:	ee06 1a10 	vmov	s12, r1
 8004614:	ee65 4a26 	vmul.f32	s9, s10, s13
 8004618:	ee36 7a47 	vsub.f32	s14, s12, s14
 800461c:	ee14 7a90 	vmov	r7, s9
 8004620:	4017      	ands	r7, r2
 8004622:	ee05 7a90 	vmov	s11, r7
 8004626:	eea5 5ac6 	vfms.f32	s10, s11, s12
 800462a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800462e:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8004760 <__ieee754_powf+0x3d8>
 8004632:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8004636:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800463a:	ee25 6a26 	vmul.f32	s12, s10, s13
 800463e:	eddf 6a49 	vldr	s13, [pc, #292]	; 8004764 <__ieee754_powf+0x3dc>
 8004642:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8004646:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004768 <__ieee754_powf+0x3e0>
 800464a:	eee7 6a27 	vfma.f32	s13, s14, s15
 800464e:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800473c <__ieee754_powf+0x3b4>
 8004652:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004656:	eddf 6a45 	vldr	s13, [pc, #276]	; 800476c <__ieee754_powf+0x3e4>
 800465a:	eee7 6a27 	vfma.f32	s13, s14, s15
 800465e:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8004770 <__ieee754_powf+0x3e8>
 8004662:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004666:	ee74 6aa5 	vadd.f32	s13, s9, s11
 800466a:	ee27 5aa7 	vmul.f32	s10, s15, s15
 800466e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8004672:	eee5 6a07 	vfma.f32	s13, s10, s14
 8004676:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 800467a:	eef0 7a45 	vmov.f32	s15, s10
 800467e:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8004682:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004686:	ee17 1a90 	vmov	r1, s15
 800468a:	4011      	ands	r1, r2
 800468c:	ee07 1a90 	vmov	s15, r1
 8004690:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8004694:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8004698:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800469c:	ee27 7a24 	vmul.f32	s14, s14, s9
 80046a0:	eea6 7a27 	vfma.f32	s14, s12, s15
 80046a4:	eeb0 6a47 	vmov.f32	s12, s14
 80046a8:	eea5 6aa7 	vfma.f32	s12, s11, s15
 80046ac:	ee16 1a10 	vmov	r1, s12
 80046b0:	4011      	ands	r1, r2
 80046b2:	ee06 1a90 	vmov	s13, r1
 80046b6:	eee5 6ae7 	vfms.f32	s13, s11, s15
 80046ba:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8004774 <__ieee754_powf+0x3ec>
 80046be:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004778 <__ieee754_powf+0x3f0>
 80046c2:	ee37 7a66 	vsub.f32	s14, s14, s13
 80046c6:	ee06 1a10 	vmov	s12, r1
 80046ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80046ce:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800477c <__ieee754_powf+0x3f4>
 80046d2:	492b      	ldr	r1, [pc, #172]	; (8004780 <__ieee754_powf+0x3f8>)
 80046d4:	eea6 7a27 	vfma.f32	s14, s12, s15
 80046d8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80046dc:	edd1 7a00 	vldr	s15, [r1]
 80046e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80046e4:	ee07 3a90 	vmov	s15, r3
 80046e8:	4b26      	ldr	r3, [pc, #152]	; (8004784 <__ieee754_powf+0x3fc>)
 80046ea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80046ee:	eef0 7a47 	vmov.f32	s15, s14
 80046f2:	eee6 7a25 	vfma.f32	s15, s12, s11
 80046f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80046fa:	edd4 0a00 	vldr	s1, [r4]
 80046fe:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8004702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004706:	ee17 3a90 	vmov	r3, s15
 800470a:	4013      	ands	r3, r2
 800470c:	ee07 3a90 	vmov	s15, r3
 8004710:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8004714:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8004718:	eee6 6a65 	vfms.f32	s13, s12, s11
 800471c:	ee77 7a66 	vsub.f32	s15, s14, s13
 8004720:	e70f      	b.n	8004542 <__ieee754_powf+0x1ba>
 8004722:	2401      	movs	r4, #1
 8004724:	e75d      	b.n	80045e2 <__ieee754_powf+0x25a>
 8004726:	bf00      	nop
 8004728:	08004b10 	.word	0x08004b10
 800472c:	00000000 	.word	0x00000000
 8004730:	3f7ffff7 	.word	0x3f7ffff7
 8004734:	7149f2ca 	.word	0x7149f2ca
 8004738:	3f800007 	.word	0x3f800007
 800473c:	3eaaaaab 	.word	0x3eaaaaab
 8004740:	3fb8aa3b 	.word	0x3fb8aa3b
 8004744:	36eca570 	.word	0x36eca570
 8004748:	3fb8aa00 	.word	0x3fb8aa00
 800474c:	4b800000 	.word	0x4b800000
 8004750:	001cc471 	.word	0x001cc471
 8004754:	005db3d6 	.word	0x005db3d6
 8004758:	08004b14 	.word	0x08004b14
 800475c:	fffff000 	.word	0xfffff000
 8004760:	3e6c3255 	.word	0x3e6c3255
 8004764:	3e53f142 	.word	0x3e53f142
 8004768:	3e8ba305 	.word	0x3e8ba305
 800476c:	3edb6db7 	.word	0x3edb6db7
 8004770:	3f19999a 	.word	0x3f19999a
 8004774:	3f76384f 	.word	0x3f76384f
 8004778:	3f763800 	.word	0x3f763800
 800477c:	369dc3a0 	.word	0x369dc3a0
 8004780:	08004b24 	.word	0x08004b24
 8004784:	08004b1c 	.word	0x08004b1c
 8004788:	3338aa3c 	.word	0x3338aa3c
 800478c:	f040 8092 	bne.w	80048b4 <__ieee754_powf+0x52c>
 8004790:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8004788 <__ieee754_powf+0x400>
 8004794:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004798:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800479c:	eef4 6ac7 	vcmpe.f32	s13, s14
 80047a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047a4:	f73f aef6 	bgt.w	8004594 <__ieee754_powf+0x20c>
 80047a8:	15db      	asrs	r3, r3, #23
 80047aa:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 80047ae:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80047b2:	4103      	asrs	r3, r0
 80047b4:	4423      	add	r3, r4
 80047b6:	4949      	ldr	r1, [pc, #292]	; (80048dc <__ieee754_powf+0x554>)
 80047b8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80047bc:	3a7f      	subs	r2, #127	; 0x7f
 80047be:	4111      	asrs	r1, r2
 80047c0:	ea23 0101 	bic.w	r1, r3, r1
 80047c4:	ee07 1a10 	vmov	s14, r1
 80047c8:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80047cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80047d0:	f1c2 0217 	rsb	r2, r2, #23
 80047d4:	4110      	asrs	r0, r2
 80047d6:	2c00      	cmp	r4, #0
 80047d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80047dc:	bfb8      	it	lt
 80047de:	4240      	neglt	r0, r0
 80047e0:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80047e4:	eddf 6a3e 	vldr	s13, [pc, #248]	; 80048e0 <__ieee754_powf+0x558>
 80047e8:	ee17 3a10 	vmov	r3, s14
 80047ec:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80047f0:	f023 030f 	bic.w	r3, r3, #15
 80047f4:	ee07 3a10 	vmov	s14, r3
 80047f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047fc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8004800:	eddf 7a38 	vldr	s15, [pc, #224]	; 80048e4 <__ieee754_powf+0x55c>
 8004804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004808:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800480c:	eddf 6a36 	vldr	s13, [pc, #216]	; 80048e8 <__ieee754_powf+0x560>
 8004810:	eeb0 0a67 	vmov.f32	s0, s15
 8004814:	eea7 0a26 	vfma.f32	s0, s14, s13
 8004818:	eeb0 6a40 	vmov.f32	s12, s0
 800481c:	eea7 6a66 	vfms.f32	s12, s14, s13
 8004820:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004824:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8004828:	eddf 6a30 	vldr	s13, [pc, #192]	; 80048ec <__ieee754_powf+0x564>
 800482c:	ed9f 6a30 	vldr	s12, [pc, #192]	; 80048f0 <__ieee754_powf+0x568>
 8004830:	eea7 6a26 	vfma.f32	s12, s14, s13
 8004834:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80048f4 <__ieee754_powf+0x56c>
 8004838:	eee6 6a07 	vfma.f32	s13, s12, s14
 800483c:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 80048f8 <__ieee754_powf+0x570>
 8004840:	eea6 6a87 	vfma.f32	s12, s13, s14
 8004844:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80048fc <__ieee754_powf+0x574>
 8004848:	eee6 6a07 	vfma.f32	s13, s12, s14
 800484c:	eeb0 6a40 	vmov.f32	s12, s0
 8004850:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8004854:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004858:	eeb0 7a46 	vmov.f32	s14, s12
 800485c:	ee77 6a66 	vsub.f32	s13, s14, s13
 8004860:	ee20 6a06 	vmul.f32	s12, s0, s12
 8004864:	eee0 7a27 	vfma.f32	s15, s0, s15
 8004868:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800486c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004870:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8004874:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004878:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800487c:	ee10 3a10 	vmov	r3, s0
 8004880:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8004884:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004888:	da1a      	bge.n	80048c0 <__ieee754_powf+0x538>
 800488a:	f000 f8b7 	bl	80049fc <scalbnf>
 800488e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8004892:	e5cd      	b.n	8004430 <__ieee754_powf+0xa8>
 8004894:	4a1a      	ldr	r2, [pc, #104]	; (8004900 <__ieee754_powf+0x578>)
 8004896:	4293      	cmp	r3, r2
 8004898:	dd02      	ble.n	80048a0 <__ieee754_powf+0x518>
 800489a:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8004904 <__ieee754_powf+0x57c>
 800489e:	e67b      	b.n	8004598 <__ieee754_powf+0x210>
 80048a0:	d108      	bne.n	80048b4 <__ieee754_powf+0x52c>
 80048a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80048a6:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80048aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ae:	f6ff af7b 	blt.w	80047a8 <__ieee754_powf+0x420>
 80048b2:	e7f2      	b.n	800489a <__ieee754_powf+0x512>
 80048b4:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 80048b8:	f73f af76 	bgt.w	80047a8 <__ieee754_powf+0x420>
 80048bc:	2000      	movs	r0, #0
 80048be:	e78f      	b.n	80047e0 <__ieee754_powf+0x458>
 80048c0:	ee00 3a10 	vmov	s0, r3
 80048c4:	e7e3      	b.n	800488e <__ieee754_powf+0x506>
 80048c6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80048ca:	e5b1      	b.n	8004430 <__ieee754_powf+0xa8>
 80048cc:	eeb0 0a68 	vmov.f32	s0, s17
 80048d0:	e5ae      	b.n	8004430 <__ieee754_powf+0xa8>
 80048d2:	eeb0 0a48 	vmov.f32	s0, s16
 80048d6:	e5ab      	b.n	8004430 <__ieee754_powf+0xa8>
 80048d8:	2600      	movs	r6, #0
 80048da:	e590      	b.n	80043fe <__ieee754_powf+0x76>
 80048dc:	007fffff 	.word	0x007fffff
 80048e0:	3f317218 	.word	0x3f317218
 80048e4:	35bfbe8c 	.word	0x35bfbe8c
 80048e8:	3f317200 	.word	0x3f317200
 80048ec:	3331bb4c 	.word	0x3331bb4c
 80048f0:	b5ddea0e 	.word	0xb5ddea0e
 80048f4:	388ab355 	.word	0x388ab355
 80048f8:	bb360b61 	.word	0xbb360b61
 80048fc:	3e2aaaab 	.word	0x3e2aaaab
 8004900:	43160000 	.word	0x43160000
 8004904:	0da24260 	.word	0x0da24260

08004908 <__ieee754_sqrtf>:
 8004908:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800490c:	4770      	bx	lr

0800490e <fabsf>:
 800490e:	ee10 3a10 	vmov	r3, s0
 8004912:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004916:	ee00 3a10 	vmov	s0, r3
 800491a:	4770      	bx	lr

0800491c <finitef>:
 800491c:	b082      	sub	sp, #8
 800491e:	ed8d 0a01 	vstr	s0, [sp, #4]
 8004922:	9801      	ldr	r0, [sp, #4]
 8004924:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004928:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800492c:	bfac      	ite	ge
 800492e:	2000      	movge	r0, #0
 8004930:	2001      	movlt	r0, #1
 8004932:	b002      	add	sp, #8
 8004934:	4770      	bx	lr
	...

08004938 <nanf>:
 8004938:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004940 <nanf+0x8>
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	7fc00000 	.word	0x7fc00000

08004944 <rintf>:
 8004944:	ee10 2a10 	vmov	r2, s0
 8004948:	b513      	push	{r0, r1, r4, lr}
 800494a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800494e:	397f      	subs	r1, #127	; 0x7f
 8004950:	2916      	cmp	r1, #22
 8004952:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8004956:	dc47      	bgt.n	80049e8 <rintf+0xa4>
 8004958:	b32b      	cbz	r3, 80049a6 <rintf+0x62>
 800495a:	2900      	cmp	r1, #0
 800495c:	ee10 3a10 	vmov	r3, s0
 8004960:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8004964:	da21      	bge.n	80049aa <rintf+0x66>
 8004966:	f3c2 0316 	ubfx	r3, r2, #0, #23
 800496a:	425b      	negs	r3, r3
 800496c:	4921      	ldr	r1, [pc, #132]	; (80049f4 <rintf+0xb0>)
 800496e:	0a5b      	lsrs	r3, r3, #9
 8004970:	0d12      	lsrs	r2, r2, #20
 8004972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004976:	0512      	lsls	r2, r2, #20
 8004978:	4313      	orrs	r3, r2
 800497a:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800497e:	ee07 3a90 	vmov	s15, r3
 8004982:	edd1 6a00 	vldr	s13, [r1]
 8004986:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800498a:	ed8d 7a01 	vstr	s14, [sp, #4]
 800498e:	eddd 7a01 	vldr	s15, [sp, #4]
 8004992:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004996:	ee17 3a90 	vmov	r3, s15
 800499a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800499e:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 80049a2:	ee00 3a10 	vmov	s0, r3
 80049a6:	b002      	add	sp, #8
 80049a8:	bd10      	pop	{r4, pc}
 80049aa:	4a13      	ldr	r2, [pc, #76]	; (80049f8 <rintf+0xb4>)
 80049ac:	410a      	asrs	r2, r1
 80049ae:	4213      	tst	r3, r2
 80049b0:	d0f9      	beq.n	80049a6 <rintf+0x62>
 80049b2:	0854      	lsrs	r4, r2, #1
 80049b4:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 80049b8:	d006      	beq.n	80049c8 <rintf+0x84>
 80049ba:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80049be:	ea23 0304 	bic.w	r3, r3, r4
 80049c2:	fa42 f101 	asr.w	r1, r2, r1
 80049c6:	430b      	orrs	r3, r1
 80049c8:	4a0a      	ldr	r2, [pc, #40]	; (80049f4 <rintf+0xb0>)
 80049ca:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80049ce:	ed90 7a00 	vldr	s14, [r0]
 80049d2:	ee07 3a90 	vmov	s15, r3
 80049d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049da:	edcd 7a01 	vstr	s15, [sp, #4]
 80049de:	ed9d 0a01 	vldr	s0, [sp, #4]
 80049e2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80049e6:	e7de      	b.n	80049a6 <rintf+0x62>
 80049e8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80049ec:	d3db      	bcc.n	80049a6 <rintf+0x62>
 80049ee:	ee30 0a00 	vadd.f32	s0, s0, s0
 80049f2:	e7d8      	b.n	80049a6 <rintf+0x62>
 80049f4:	08004b2c 	.word	0x08004b2c
 80049f8:	007fffff 	.word	0x007fffff

080049fc <scalbnf>:
 80049fc:	ee10 3a10 	vmov	r3, s0
 8004a00:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8004a04:	d025      	beq.n	8004a52 <scalbnf+0x56>
 8004a06:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8004a0a:	d302      	bcc.n	8004a12 <scalbnf+0x16>
 8004a0c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004a10:	4770      	bx	lr
 8004a12:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8004a16:	d122      	bne.n	8004a5e <scalbnf+0x62>
 8004a18:	4b2a      	ldr	r3, [pc, #168]	; (8004ac4 <scalbnf+0xc8>)
 8004a1a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8004ac8 <scalbnf+0xcc>
 8004a1e:	4298      	cmp	r0, r3
 8004a20:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004a24:	db16      	blt.n	8004a54 <scalbnf+0x58>
 8004a26:	ee10 3a10 	vmov	r3, s0
 8004a2a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004a2e:	3a19      	subs	r2, #25
 8004a30:	4402      	add	r2, r0
 8004a32:	2afe      	cmp	r2, #254	; 0xfe
 8004a34:	dd15      	ble.n	8004a62 <scalbnf+0x66>
 8004a36:	ee10 3a10 	vmov	r3, s0
 8004a3a:	eddf 7a24 	vldr	s15, [pc, #144]	; 8004acc <scalbnf+0xd0>
 8004a3e:	eddf 6a24 	vldr	s13, [pc, #144]	; 8004ad0 <scalbnf+0xd4>
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	eeb0 7a67 	vmov.f32	s14, s15
 8004a48:	bfb8      	it	lt
 8004a4a:	eef0 7a66 	vmovlt.f32	s15, s13
 8004a4e:	ee27 0a27 	vmul.f32	s0, s14, s15
 8004a52:	4770      	bx	lr
 8004a54:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8004ad4 <scalbnf+0xd8>
 8004a58:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004a5c:	4770      	bx	lr
 8004a5e:	0dd2      	lsrs	r2, r2, #23
 8004a60:	e7e6      	b.n	8004a30 <scalbnf+0x34>
 8004a62:	2a00      	cmp	r2, #0
 8004a64:	dd06      	ble.n	8004a74 <scalbnf+0x78>
 8004a66:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004a6a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8004a6e:	ee00 3a10 	vmov	s0, r3
 8004a72:	4770      	bx	lr
 8004a74:	f112 0f16 	cmn.w	r2, #22
 8004a78:	da1a      	bge.n	8004ab0 <scalbnf+0xb4>
 8004a7a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004a7e:	4298      	cmp	r0, r3
 8004a80:	ee10 3a10 	vmov	r3, s0
 8004a84:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004a88:	dd0a      	ble.n	8004aa0 <scalbnf+0xa4>
 8004a8a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8004acc <scalbnf+0xd0>
 8004a8e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8004ad0 <scalbnf+0xd4>
 8004a92:	eef0 7a40 	vmov.f32	s15, s0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	bf18      	it	ne
 8004a9a:	eeb0 0a47 	vmovne.f32	s0, s14
 8004a9e:	e7db      	b.n	8004a58 <scalbnf+0x5c>
 8004aa0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8004ad4 <scalbnf+0xd8>
 8004aa4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8004ad8 <scalbnf+0xdc>
 8004aa8:	eef0 7a40 	vmov.f32	s15, s0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	e7f3      	b.n	8004a98 <scalbnf+0x9c>
 8004ab0:	3219      	adds	r2, #25
 8004ab2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004ab6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8004aba:	eddf 7a08 	vldr	s15, [pc, #32]	; 8004adc <scalbnf+0xe0>
 8004abe:	ee07 3a10 	vmov	s14, r3
 8004ac2:	e7c4      	b.n	8004a4e <scalbnf+0x52>
 8004ac4:	ffff3cb0 	.word	0xffff3cb0
 8004ac8:	4c000000 	.word	0x4c000000
 8004acc:	7149f2ca 	.word	0x7149f2ca
 8004ad0:	f149f2ca 	.word	0xf149f2ca
 8004ad4:	0da24260 	.word	0x0da24260
 8004ad8:	8da24260 	.word	0x8da24260
 8004adc:	33000000 	.word	0x33000000

08004ae0 <_init>:
 8004ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ae2:	bf00      	nop
 8004ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ae6:	bc08      	pop	{r3}
 8004ae8:	469e      	mov	lr, r3
 8004aea:	4770      	bx	lr

08004aec <_fini>:
 8004aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aee:	bf00      	nop
 8004af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004af2:	bc08      	pop	{r3}
 8004af4:	469e      	mov	lr, r3
 8004af6:	4770      	bx	lr
