Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c5fa44d5fb1046d0b321c20e8140b53c --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_top_time_impl.sdf", for root module "tb_top/ins_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_top_time_impl.sdf", for root module "tb_top/ins_top".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUFDS(IOSTANDARD="default")
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.0,C...
Compiling module xil_defaultlib.mmcm
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ttcvi_encoder
Compiling module xil_defaultlib.ttcvi_emulation
Compiling module xil_defaultlib.d_ff
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.jk_ff
Compiling module xil_defaultlib.ttcvx_emulation
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.ttc_enc_wrapper
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.ttc_data_generation
Compiling module xil_defaultlib.ttc_encoder_data_gen
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=25.0,...
Compiling module xil_defaultlib.pll_160MHz
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.cdr2a_b_clk
Compiling module xil_defaultlib.serialb_com
Compiling module xil_defaultlib.ttc_decoder_core
Compiling module xil_defaultlib.ttc_fmc_wrapper
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.top
Compiling architecture behavioral of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_time_impl
