
*** Running vivado
    with args -log Prj_ClockStopWatch.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Prj_ClockStopWatch.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Prj_ClockStopWatch.tcl -notrace
Command: link_design -top Prj_ClockStopWatch -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2286.469 ; gain = 0.000 ; free physical = 1700 ; free virtual = 4590
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'U_prjClock/U_CLOCK/U_ila/inst'
Finished Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'U_prjClock/U_CLOCK/U_ila/inst'
Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'U_prjClock/U_CLOCK/U_ila/inst'
Finished Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'U_prjClock/U_CLOCK/U_ila/inst'
Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.453 ; gain = 0.000 ; free physical = 1586 ; free virtual = 4475
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 14 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2326.453 ; gain = 40.020 ; free physical = 1586 ; free virtual = 4475
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2374.477 ; gain = 48.023 ; free physical = 1565 ; free virtual = 4454

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e66b0f26

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2525.289 ; gain = 150.812 ; free physical = 1116 ; free virtual = 4006

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = aa5dc8f5e81cd098.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2741.852 ; gain = 0.000 ; free physical = 1280 ; free virtual = 4053
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1f4ebad97

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.852 ; gain = 44.625 ; free physical = 1280 ; free virtual = 4053

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 220016375

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.852 ; gain = 44.625 ; free physical = 1288 ; free virtual = 4061
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Retarget, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 17767659e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.852 ; gain = 44.625 ; free physical = 1288 ; free virtual = 4061
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2105e2a4c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.852 ; gain = 44.625 ; free physical = 1288 ; free virtual = 4061
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 58 cells
INFO: [Opt 31-1021] In phase Sweep, 877 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2105e2a4c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.852 ; gain = 44.625 ; free physical = 1288 ; free virtual = 4062
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2105e2a4c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.852 ; gain = 44.625 ; free physical = 1288 ; free virtual = 4062
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2105e2a4c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.852 ; gain = 44.625 ; free physical = 1288 ; free virtual = 4062
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              14  |                                             63  |
|  Constant propagation         |               0  |              16  |                                             47  |
|  Sweep                        |               0  |              58  |                                            877  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.852 ; gain = 0.000 ; free physical = 1288 ; free virtual = 4062
Ending Logic Optimization Task | Checksum: 260cf9337

Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2741.852 ; gain = 44.625 ; free physical = 1288 ; free virtual = 4062

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 16252b05e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1276 ; free virtual = 4050
Ending Power Optimization Task | Checksum: 16252b05e

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2970.734 ; gain = 228.883 ; free physical = 1278 ; free virtual = 4052

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16252b05e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1278 ; free virtual = 4052

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1278 ; free virtual = 4052
Ending Netlist Obfuscation Task | Checksum: 2398c256b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1278 ; free virtual = 4052
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2970.734 ; gain = 644.281 ; free physical = 1278 ; free virtual = 4052
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1276 ; free virtual = 4051
INFO: [Common 17-1381] The checkpoint '/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/impl_1/Prj_ClockStopWatch_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Prj_ClockStopWatch_drc_opted.rpt -pb Prj_ClockStopWatch_drc_opted.pb -rpx Prj_ClockStopWatch_drc_opted.rpx
Command: report_drc -file Prj_ClockStopWatch_drc_opted.rpt -pb Prj_ClockStopWatch_drc_opted.pb -rpx Prj_ClockStopWatch_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/impl_1/Prj_ClockStopWatch_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1201 ; free virtual = 3976
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1611f0ad5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1201 ; free virtual = 3976
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1201 ; free virtual = 3976

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 199fad1da

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1232 ; free virtual = 4007

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20c159346

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1246 ; free virtual = 4021

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20c159346

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1246 ; free virtual = 4021
Phase 1 Placer Initialization | Checksum: 20c159346

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1246 ; free virtual = 4021

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f5f32afe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1246 ; free virtual = 4021

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22393a313

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1240 ; free virtual = 4015

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 143 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 63 nets or cells. Created 0 new cell, deleted 63 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1215 ; free virtual = 3990

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             63  |                    63  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             63  |                    63  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1b56cbfe0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985
Phase 2.3 Global Placement Core | Checksum: 18974115c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985
Phase 2 Global Placement | Checksum: 18974115c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20b39a311

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 191cd8540

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e1db2fad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f741522d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18f3963ff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1216 ; free virtual = 3992

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18cefcfe4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1217 ; free virtual = 3992

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18df139fc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1217 ; free virtual = 3992
Phase 3 Detail Placement | Checksum: 18df139fc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1217 ; free virtual = 3992

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11f8a8c92

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.042 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c948b02d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13afb8aeb

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985
Phase 4.1.1.1 BUFG Insertion | Checksum: 11f8a8c92

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.042. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985
Phase 4.1 Post Commit Optimization | Checksum: 1300ed436

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1210 ; free virtual = 3985

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1300ed436

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1211 ; free virtual = 3986

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1300ed436

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1211 ; free virtual = 3986
Phase 4.3 Placer Reporting | Checksum: 1300ed436

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1211 ; free virtual = 3986

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1211 ; free virtual = 3986

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1211 ; free virtual = 3986
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11b1e4a22

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1211 ; free virtual = 3986
Ending Placer Task | Checksum: 4d9de641

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1211 ; free virtual = 3986
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1223 ; free virtual = 3998
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1218 ; free virtual = 3999
INFO: [Common 17-1381] The checkpoint '/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/impl_1/Prj_ClockStopWatch_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Prj_ClockStopWatch_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1216 ; free virtual = 3993
INFO: [runtcl-4] Executing : report_utilization -file Prj_ClockStopWatch_utilization_placed.rpt -pb Prj_ClockStopWatch_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Prj_ClockStopWatch_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1220 ; free virtual = 3997
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1190 ; free virtual = 3973
INFO: [Common 17-1381] The checkpoint '/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/impl_1/Prj_ClockStopWatch_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: 2eaef6fb ConstDB: 0 ShapeSum: 1eeeef46 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9481e1cc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1091 ; free virtual = 3870
Post Restoration Checksum: NetGraph: 53a4643d NumContArr: 40dd7d8f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9481e1cc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3878

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9481e1cc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1075 ; free virtual = 3853

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9481e1cc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1075 ; free virtual = 3853
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 104b05699

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1065 ; free virtual = 3844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.253  | TNS=0.000  | WHS=-0.195 | THS=-80.061|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1271e9b78

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1063 ; free virtual = 3842
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.253  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 11def7ce7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1063 ; free virtual = 3842
Phase 2 Router Initialization | Checksum: 8b9ceed3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1063 ; free virtual = 3842

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0183369 %
  Global Horizontal Routing Utilization  = 0.0183498 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3301
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3167
  Number of Partially Routed Nets     = 134
  Number of Node Overlaps             = 174


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 8b9ceed3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838
Phase 3 Initial Routing | Checksum: 1788b894e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1058 ; free virtual = 3837

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dcf32df7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: eb1b152d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838
Phase 4 Rip-up And Reroute | Checksum: eb1b152d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: eb1b152d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eb1b152d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838
Phase 5 Delay and Skew Optimization | Checksum: eb1b152d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 103aa8194

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.092  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12a4b19a9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838
Phase 6 Post Hold Fix | Checksum: 12a4b19a9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.576816 %
  Global Horizontal Routing Utilization  = 0.74961 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12a4b19a9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1059 ; free virtual = 3838

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12a4b19a9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1057 ; free virtual = 3836

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 103b05276

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1056 ; free virtual = 3835

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.092  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 103b05276

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1056 ; free virtual = 3835
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1085 ; free virtual = 3864

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1085 ; free virtual = 3864
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2970.734 ; gain = 0.000 ; free physical = 1066 ; free virtual = 3852
INFO: [Common 17-1381] The checkpoint '/home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/impl_1/Prj_ClockStopWatch_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Prj_ClockStopWatch_drc_routed.rpt -pb Prj_ClockStopWatch_drc_routed.pb -rpx Prj_ClockStopWatch_drc_routed.rpx
Command: report_drc -file Prj_ClockStopWatch_drc_routed.rpt -pb Prj_ClockStopWatch_drc_routed.pb -rpx Prj_ClockStopWatch_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/impl_1/Prj_ClockStopWatch_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Prj_ClockStopWatch_methodology_drc_routed.rpt -pb Prj_ClockStopWatch_methodology_drc_routed.pb -rpx Prj_ClockStopWatch_methodology_drc_routed.rpx
Command: report_methodology -file Prj_ClockStopWatch_methodology_drc_routed.rpt -pb Prj_ClockStopWatch_methodology_drc_routed.pb -rpx Prj_ClockStopWatch_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yoons/vivado_project/Harman_Prj_clkStopWatch/20240524_Project.runs/impl_1/Prj_ClockStopWatch_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Prj_ClockStopWatch_power_routed.rpt -pb Prj_ClockStopWatch_power_summary_routed.pb -rpx Prj_ClockStopWatch_power_routed.rpx
Command: report_power -file Prj_ClockStopWatch_power_routed.rpt -pb Prj_ClockStopWatch_power_summary_routed.pb -rpx Prj_ClockStopWatch_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Prj_ClockStopWatch_route_status.rpt -pb Prj_ClockStopWatch_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Prj_ClockStopWatch_timing_summary_routed.rpt -pb Prj_ClockStopWatch_timing_summary_routed.pb -rpx Prj_ClockStopWatch_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Prj_ClockStopWatch_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Prj_ClockStopWatch_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Prj_ClockStopWatch_bus_skew_routed.rpt -pb Prj_ClockStopWatch_bus_skew_routed.pb -rpx Prj_ClockStopWatch_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force Prj_ClockStopWatch.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_min[0]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_min[0]_i_3/O, cell U_prjClock/U_CLOCK/count_min[0]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_min[1]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_min[1]_i_3/O, cell U_prjClock/U_CLOCK/count_min[1]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_min[2]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_min[2]_i_3/O, cell U_prjClock/U_CLOCK/count_min[2]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_min[3]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_min[3]_i_3/O, cell U_prjClock/U_CLOCK/count_min[3]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_min[4]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_min[4]_i_3/O, cell U_prjClock/U_CLOCK/count_min[4]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_min[5]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_min[5]_i_3/O, cell U_prjClock/U_CLOCK/count_min[5]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_min[6]_i_2_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_min[6]_i_2/O, cell U_prjClock/U_CLOCK/count_min[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_sec[0]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_sec[0]_i_3/O, cell U_prjClock/U_CLOCK/count_sec[0]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_sec[1]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_sec[1]_i_3/O, cell U_prjClock/U_CLOCK/count_sec[1]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_sec[2]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_sec[2]_i_3/O, cell U_prjClock/U_CLOCK/count_sec[2]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_sec[3]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_sec[3]_i_3/O, cell U_prjClock/U_CLOCK/count_sec[3]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_sec[4]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_sec[4]_i_3/O, cell U_prjClock/U_CLOCK/count_sec[4]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_sec[5]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_sec[5]_i_3/O, cell U_prjClock/U_CLOCK/count_sec[5]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net U_prjClock/U_CLOCK/count_sec[6]_i_3_n_0 is a gated clock net sourced by a combinational pin U_prjClock/U_CLOCK/count_sec[6]_i_3/O, cell U_prjClock/U_CLOCK/count_sec[6]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, U_prjClock/U_CLOCK/U_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], U_prjClock/U_CLOCK/U_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Prj_ClockStopWatch.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 3304.082 ; gain = 269.809 ; free physical = 1014 ; free virtual = 3801
INFO: [Common 17-206] Exiting Vivado at Sat May 25 03:28:41 2024...
