# Pipelined-Processor-Implementation-in-Verilog
The project is about implementation of a 16 bit six stage Pipelined Processor in Verilog
