
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	%vreg1<def> = MovGR %ZERO, 2; CPURegs:%vreg1
	ST %vreg1<kill>, <fi#1>, 0; mem:ST4[%k] CPURegs:%vreg1
	%vreg2<def> = MovIGH %ZERO, <ga:@gI>[TF=3]; CPURegs:%vreg2
	%vreg3<def,tied1> = MovIGL %vreg2<tied0>, <ga:@gI>[TF=4]; CPURegs:%vreg3,%vreg2
	%vreg4<def> = LD %vreg3<kill>, 0; mem:LD4[@gI] CPURegs:%vreg4,%vreg3
	%vreg5<def> = ADDiu %vreg4<kill>, 2; CPURegs:%vreg5,%vreg4
	ST %vreg5, <fi#2>, 0; mem:ST4[%a] CPURegs:%vreg5
	%V0<def> = COPY %vreg5; CPURegs:%vreg5
	RetLR %V0<imp-use>

# End machine code for function main.


#####==========stderr_obj==========#####:
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]
  fi#2: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0<kill>, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	%vreg1<def> = MovGR %ZERO, 2; CPURegs:%vreg1
	ST %vreg1<kill>, <fi#1>, 0; mem:ST4[%k] CPURegs:%vreg1
	%vreg2<def> = MovIGH %ZERO, <ga:@gI>[TF=3]; CPURegs:%vreg2
	%vreg3<def,tied1> = MovIGL %vreg2<tied0>, <ga:@gI>[TF=4]; CPURegs:%vreg3,%vreg2
	%vreg4<def> = LD %vreg3<kill>, 0; mem:LD4[@gI] CPURegs:%vreg4,%vreg3
	%vreg5<def> = ADDiu %vreg4<kill>, 2; CPURegs:%vreg5,%vreg4
	ST %vreg5, <fi#2>, 0; mem:ST4[%a] CPURegs:%vreg5
	%V0<def> = COPY %vreg5; CPURegs:%vreg5
	RetLR %V0<imp-use>

# End machine code for function main.

