// Seed: 3804479436
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3
);
  logic id_4;
  logic id_5, id_6;
  assign id_6 = 1'b0;
  assign id_6 = 1 == id_0;
  type_9(
      1, 1
  );
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output reg id_6
);
  logic id_7 = (id_7 + 1'b0) & 1;
  reg   id_8;
  always @(1) begin
    SystemTFIdentifier(1);
  end
  always @(1) begin
    id_8 <= #1 1;
    id_6 <= 1;
  end
  assign id_6 = 1;
endmodule
