<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>mvu_pe_simd_std.sv</title><link rel="stylesheet" type="text/css" href="../../../styles/main.css" /><script type="text/javascript" src="../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.1 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');" class="NDPage NDContentPage">

<a name="Testbench"></a><a name="Topic79"></a><div class="CTopic TGroup LSystemVerilog first">
 <div class="CTitle">Testbench</div>
</div>

<a name="Standard_Multiplication_based_SIMD"></a><a name="Topic80"></a><div class="CTopic TTestbench LSystemVerilog">
 <div class="CTitle"><span class="Qualifier">Standard Multiplication based SIMD (mvu_pe_simd_std.</span>&#8203;sv)</div>
 <div class="CBody"><p>Author(s): Syed Asad Alam <a href="#" onclick="javascript:location.href='ma\u0069'+'lto\u003a'+'syed\u002eas'+'ad\u002ealam'+'\u0040'+'tcd'+'\u002eie';return false;">syed&#46;as<span style="display: none">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style="display: none">[xxx]</span>&#46;ie</a></p><p>This file lists an RTL implementation of a SIMD unit based on standard multiplication when word length &gt;= 2. It is part of a processing element which is part of the Matrix-Vector-Multiplication Unit</p><p>This material is based upon work supported, in part, by Science Foundation Ireland, www.sfi.ie under Grant No. 13/RC/2094 and, in part, by the European Union's Horizon 2020 research and innovation programme under the Marie Sklodowska-Curie grant agreement Grant No.754489.</p><div class="CHeading">Inputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">rst_n</td><td class="CDLDefinition"><p>Active low, synchronous reset</p></td></tr><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Main clock</p></td></tr><tr><td class="CDLEntry">do_mvau_stream</td><td class="CDLDefinition"><p>Controls how long the MVAU operation continues Case 1: NF=1 =&gt; do_mvau_stream = in_v (input buffer not reused) Case 2: NF&gt;1 =&gt; do_mvau_stream = in_v | (~(nf_clr&amp;sf_clr)) (input buffer reused)</p></td></tr><tr><td class="CDLEntry">[TSrc-1:0] in_act</td><td class="CDLDefinition"><p>Input activation stream, word length TSrcI</p></td></tr><tr><td class="CDLEntry">[TW-1:0]&nbsp; in_wgt</td><td class="CDLDefinition"><p>Input weight, word length TW</p></td></tr></table><div class="CHeading">Outputs</div><table class="CDefinitionList"><tr><td class="CDLEntry">[TDstI-1:0] out</td><td class="CDLDefinition"><p>Output stream, word length TDstI</p></td></tr></table></div>
</div>

<a name="Sequential_Always_Blocks"></a><a name="Topic81"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Sequential Always Blocks</div>
</div>

<a name="SIMD_MUL"></a><a name="Topic82"></a><div class="CTopic TAlwaysFF LSystemVerilog last">
 <div class="CTitle">SIMD_MUL</div>
 <div class="CBody"><p>SIMD only performs multiplication</p></div>
</div>

</body></html>