{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 18:37:57 2015 " "Info: Processing started: Mon Apr 06 18:37:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TRANS_CL3 -c TRANS_CL3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TRANS_CL3 -c TRANS_CL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TRANS_CL3 EP3C25Q240C8 " "Info: Selected device EP3C25Q240C8 for design \"TRANS_CL3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 -70 -3889 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -70 degrees (-3889 ps) for PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Info: Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 77 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6016 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Info: Automatically promoted node PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 77 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:inst1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6016 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6269 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TRANS_3:inst\|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch\|data_out  " "Info: Automatically promoted node TRANS_3:inst\|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|active_rnw~1 " "Info: Destination node TRANS_3:inst\|sdram_0:the_sdram_0\|active_rnw~1" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 210 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|sdram_0:the_sdram_0|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 7019 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|active_cs_n~0 " "Info: Destination node TRANS_3:inst\|sdram_0:the_sdram_0\|active_cs_n~0" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 207 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|sdram_0:the_sdram_0|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 7036 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1 " "Info: Destination node TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 563 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 7854 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[2\] " "Info: Destination node TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[2\]" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 351 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|sdram_0:the_sdram_0|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 691 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[1\] " "Info: Destination node TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[1\]" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 351 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|sdram_0:the_sdram_0|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 692 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[0\] " "Info: Destination node TRANS_3:inst\|sdram_0:the_sdram_0\|i_refs\[0\]" {  } { { "sdram_0.v" "" { Text "G:/Quartus/transfer_new/sdram_0.v" 351 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|sdram_0:the_sdram_0|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 693 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~0 " "Info: Destination node TRANS_3:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "cpu_0.v" "" { Text "G:/Quartus/transfer_new/cpu_0.v" 546 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 10435 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 9633 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TRANS_3:inst\|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch\|data_out" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|TRANS_3_reset_clk_0_domain_synch_module:TRANS_3_reset_clk_0_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TRANS_3:inst\|reset_n_sources~0  " "Info: Automatically promoted node TRANS_3:inst\|reset_n_sources~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "trans_3.v" "" { Text "G:/Quartus/transfer_new/trans_3.v" 10144 -1 0 } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRANS_3:inst|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6848 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Extra Info: Packed 2 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info: Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Extra Info: Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Extra Info: Created 34 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] sd_clk~output " "Warning: PLL \"PLL:inst1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sd_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "G:/Quartus/transfer_new/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus_nios/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "PLL.v" "" { Text "G:/Quartus/transfer_new/PLL.v" 94 0 0 } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { -72 376 616 104 "inst1" "" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 0 616 792 16 "sd_clk" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X21_Y11 X31_Y22 " "Info: Peak interconnect usage is 43% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Warning: Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data 3.3-V LVTTL 24 " "Info: Pin epcs_data uses I/O standard 3.3-V LVTTL at 24" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { epcs_data } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "epcs_data" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 232 72 240 248 "epcs_data" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcs_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6075 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 " "Warning: 24 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c1_data 3.3-V LVTTL 224 " "Info: Pin c1_data uses I/O standard 3.3-V LVTTL at 224" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { c1_data } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "c1_data" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 392 704 880 408 "c1_data" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { c1_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6079 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c2_data 3.3-V LVTTL 167 " "Info: Pin c2_data uses I/O standard 3.3-V LVTTL at 167" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { c2_data } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "c2_data" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 552 704 880 568 "c2_data" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { c2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6080 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_24 3.3-V LVTTL 108 " "Info: Pin data_24 uses I/O standard 3.3-V LVTTL at 108" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { data_24 } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_24" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 648 704 880 664 "data_24" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6081 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda_9557 3.3-V LVTTL 112 " "Info: Pin sda_9557 uses I/O standard 3.3-V LVTTL at 112" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sda_9557 } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sda_9557" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 840 704 880 856 "sda_9557" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda_9557 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6082 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[15\] 3.3-V LVTTL 57 " "Info: Pin sd_data\[15\] uses I/O standard 3.3-V LVTTL at 57" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[15] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[15\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6040 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[14\] 3.3-V LVTTL 56 " "Info: Pin sd_data\[14\] uses I/O standard 3.3-V LVTTL at 56" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[14] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[14\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6041 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[13\] 3.3-V LVTTL 64 " "Info: Pin sd_data\[13\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[13] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[13\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6042 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[12\] 3.3-V LVTTL 63 " "Info: Pin sd_data\[12\] uses I/O standard 3.3-V LVTTL at 63" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[12] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[12\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6043 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[11\] 3.3-V LVTTL 68 " "Info: Pin sd_data\[11\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[11] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[11\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6044 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[10\] 3.3-V LVTTL 65 " "Info: Pin sd_data\[10\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[10] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[10\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6045 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[9\] 3.3-V LVTTL 70 " "Info: Pin sd_data\[9\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[9] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[9\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6046 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[8\] 3.3-V LVTTL 69 " "Info: Pin sd_data\[8\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[8] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[8\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6047 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[7\] 3.3-V LVTTL 46 " "Info: Pin sd_data\[7\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[7] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[7\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6048 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[6\] 3.3-V LVTTL 45 " "Info: Pin sd_data\[6\] uses I/O standard 3.3-V LVTTL at 45" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[6] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[6\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6049 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[5\] 3.3-V LVTTL 44 " "Info: Pin sd_data\[5\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[5] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[5\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6050 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[4\] 3.3-V LVTTL 43 " "Info: Pin sd_data\[4\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[4] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[4\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6051 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[3\] 3.3-V LVTTL 41 " "Info: Pin sd_data\[3\] uses I/O standard 3.3-V LVTTL at 41" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[3] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[3\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6052 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[2\] 3.3-V LVTTL 39 " "Info: Pin sd_data\[2\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[2] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[2\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6053 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[1\] 3.3-V LVTTL 38 " "Info: Pin sd_data\[1\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[1] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[1\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6054 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_data\[0\] 3.3-V LVTTL 37 " "Info: Pin sd_data\[0\] uses I/O standard 3.3-V LVTTL at 37" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { sd_data[0] } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sd_data\[0\]" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 952 704 880 968 "sd_data\[15..0\]" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6055 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 149 " "Info: Pin clk uses I/O standard 3.3-V LVTTL at 149" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { -16 208 376 0 "clk" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6073 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c1_dr 3.3-V LVTTL 218 " "Info: Pin c1_dr uses I/O standard 3.3-V LVTTL at 218" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { c1_dr } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "c1_dr" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 424 72 240 440 "c1_dr" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { c1_dr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6076 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "c2_dr 3.3-V LVTTL 161 " "Info: Pin c2_dr uses I/O standard 3.3-V LVTTL at 161" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { c2_dr } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "c2_dr" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 584 72 240 600 "c2_dr" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { c2_dr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6077 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RxD_usb 3.3-V LVTTL 195 " "Info: Pin RxD_usb uses I/O standard 3.3-V LVTTL at 195" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { RxD_usb } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RxD_usb" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 1032 72 240 1048 "RxD_usb" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RxD_usb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6078 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "Warning: PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcs_data 3.3-V LVTTL 24 " "Info: Pin epcs_data uses I/O standard 3.3-V LVTTL at 24" {  } { { "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus_nios/altera/91/quartus/bin/pin_planner.ppl" { epcs_data } } } { "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus_nios/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "epcs_data" } } } } { "TRANS_CL3.bdf" "" { Schematic "G:/Quartus/transfer_new/TRANS_CL3.bdf" { { 232 72 240 248 "epcs_data" "" } } } } { "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus_nios/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcs_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/Quartus/transfer_new/" 0 { } { { 0 { 0 ""} 0 6075 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Quartus/transfer_new/TRANS_CL3.fit.smsg " "Info: Generated suppressed messages file G:/Quartus/transfer_new/TRANS_CL3.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Info: Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 18:38:27 2015 " "Info: Processing ended: Mon Apr 06 18:38:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
