{
  "module_name": "sungem.h",
  "hash_id": "b4944f82db7b5bb68ba0d86137980ec2f096d1a994f13e8b9f899cb0e7a52dd7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/sun/sungem.h",
  "human_readable_source": " \n \n\n#ifndef _SUNGEM_H\n#define _SUNGEM_H\n\n \n#define GREG_SEBSTATE\t0x0000UL\t \n#define GREG_CFG\t0x0004UL\t \n#define GREG_STAT\t0x000CUL\t \n#define GREG_IMASK\t0x0010UL\t \n#define GREG_IACK\t0x0014UL\t \n#define GREG_STAT2\t0x001CUL\t \n#define GREG_PCIESTAT\t0x1000UL\t \n#define GREG_PCIEMASK\t0x1004UL\t \n#define GREG_BIFCFG\t0x1008UL\t \n#define GREG_BIFDIAG\t0x100CUL\t \n#define GREG_SWRST\t0x1010UL\t \n\n \n#define GREG_SEBSTATE_ARB\t0x00000003\t \n#define GREG_SEBSTATE_RXWON\t0x00000004\t \n\n \n#define GREG_CFG_IBURST\t\t0x00000001\t \n#define GREG_CFG_TXDMALIM\t0x0000003e\t \n#define GREG_CFG_RXDMALIM\t0x000007c0\t \n#define GREG_CFG_RONPAULBIT\t0x00000800\t \n#define GREG_CFG_ENBUG2FIX\t0x00001000\t \n\n \n#define GREG_STAT_TXINTME\t0x00000001\t \n#define GREG_STAT_TXALL\t\t0x00000002\t \n#define GREG_STAT_TXDONE\t0x00000004\t \n#define GREG_STAT_RXDONE\t0x00000010\t \n#define GREG_STAT_RXNOBUF\t0x00000020\t \n#define GREG_STAT_RXTAGERR\t0x00000040\t \n#define GREG_STAT_PCS\t\t0x00002000\t \n#define GREG_STAT_TXMAC\t\t0x00004000\t \n#define GREG_STAT_RXMAC\t\t0x00008000\t \n#define GREG_STAT_MAC\t\t0x00010000\t \n#define GREG_STAT_MIF\t\t0x00020000\t \n#define GREG_STAT_PCIERR\t0x00040000\t \n#define GREG_STAT_TXNR\t\t0xfff80000\t \n#define GREG_STAT_TXNR_SHIFT\t19\n\n#define GREG_STAT_ABNORMAL\t(GREG_STAT_RXNOBUF | GREG_STAT_RXTAGERR | \\\n\t\t\t\t GREG_STAT_PCS | GREG_STAT_TXMAC | GREG_STAT_RXMAC | \\\n\t\t\t\t GREG_STAT_MAC | GREG_STAT_MIF | GREG_STAT_PCIERR)\n\n#define GREG_STAT_NAPI\t\t(GREG_STAT_TXALL  | GREG_STAT_TXINTME | \\\n\t\t\t\t GREG_STAT_RXDONE | GREG_STAT_ABNORMAL)\n\n \n\n \n#define GREG_PCIESTAT_BADACK\t0x00000001\t \n#define GREG_PCIESTAT_DTRTO\t0x00000002\t \n#define GREG_PCIESTAT_OTHER\t0x00000004\t \n\n \n\n \n#define GREG_BIFCFG_SLOWCLK\t0x00000001\t \n#define GREG_BIFCFG_B64DIS\t0x00000002\t \n#define GREG_BIFCFG_M66EN\t0x00000004\t \n\n \n#define GREG_BIFDIAG_BURSTSM\t0x007f0000\t \n#define GREG_BIFDIAG_BIFSM\t0xff000000\t \n\n \n#define GREG_SWRST_TXRST\t0x00000001\t \n#define GREG_SWRST_RXRST\t0x00000002\t \n#define GREG_SWRST_RSTOUT\t0x00000004\t \n#define GREG_SWRST_CACHESIZE\t0x00ff0000\t \n#define GREG_SWRST_CACHE_SHIFT\t16\n\n \n#define TXDMA_KICK\t0x2000UL\t \n#define TXDMA_CFG\t0x2004UL\t \n#define TXDMA_DBLOW\t0x2008UL\t \n#define TXDMA_DBHI\t0x200CUL\t \n#define TXDMA_FWPTR\t0x2014UL\t \n#define TXDMA_FSWPTR\t0x2018UL\t \n#define TXDMA_FRPTR\t0x201CUL\t \n#define TXDMA_FSRPTR\t0x2020UL\t \n#define TXDMA_PCNT\t0x2024UL\t \n#define TXDMA_SMACHINE\t0x2028UL\t \n#define TXDMA_DPLOW\t0x2030UL\t \n#define TXDMA_DPHI\t0x2034UL\t \n#define TXDMA_TXDONE\t0x2100UL\t \n#define TXDMA_FADDR\t0x2104UL\t \n#define TXDMA_FTAG\t0x2108UL\t \n#define TXDMA_DLOW\t0x210CUL\t \n#define TXDMA_DHIT1\t0x2110UL\t \n#define TXDMA_DHIT0\t0x2114UL\t \n#define TXDMA_FSZ\t0x2118UL\t \n\n \n\n \n\n \n#define TXDMA_CFG_ENABLE\t0x00000001\t \n#define TXDMA_CFG_RINGSZ\t0x0000001e\t \n#define TXDMA_CFG_RINGSZ_32\t0x00000000\t \n#define TXDMA_CFG_RINGSZ_64\t0x00000002\t \n#define TXDMA_CFG_RINGSZ_128\t0x00000004\t \n#define TXDMA_CFG_RINGSZ_256\t0x00000006\t \n#define TXDMA_CFG_RINGSZ_512\t0x00000008\t \n#define TXDMA_CFG_RINGSZ_1K\t0x0000000a\t \n#define TXDMA_CFG_RINGSZ_2K\t0x0000000c\t \n#define TXDMA_CFG_RINGSZ_4K\t0x0000000e\t \n#define TXDMA_CFG_RINGSZ_8K\t0x00000010\t \n#define TXDMA_CFG_PIOSEL\t0x00000020\t \n#define TXDMA_CFG_FTHRESH\t0x001ffc00\t \n#define TXDMA_CFG_PMODE\t\t0x00200000\t \n\n \n\n \n\n \n#define WOL_MATCH0\t0x3000UL\n#define WOL_MATCH1\t0x3004UL\n#define WOL_MATCH2\t0x3008UL\n#define WOL_MCOUNT\t0x300CUL\n#define WOL_WAKECSR\t0x3010UL\n\n \n#define WOL_MCOUNT_N\t\t0x00000010\n#define WOL_MCOUNT_M\t\t0x00000000  \n\n#define WOL_WAKECSR_ENABLE\t0x00000001\n#define WOL_WAKECSR_MII\t\t0x00000002\n#define WOL_WAKECSR_SEEN\t0x00000004\n#define WOL_WAKECSR_FILT_UCAST\t0x00000008\n#define WOL_WAKECSR_FILT_MCAST\t0x00000010\n#define WOL_WAKECSR_FILT_BCAST\t0x00000020\n#define WOL_WAKECSR_FILT_SEEN\t0x00000040\n\n\n \n#define RXDMA_CFG\t0x4000UL\t \n#define RXDMA_DBLOW\t0x4004UL\t \n#define RXDMA_DBHI\t0x4008UL\t \n#define RXDMA_FWPTR\t0x400CUL\t \n#define RXDMA_FSWPTR\t0x4010UL\t \n#define RXDMA_FRPTR\t0x4014UL\t \n#define RXDMA_PCNT\t0x4018UL\t \n#define RXDMA_SMACHINE\t0x401CUL\t \n#define RXDMA_PTHRESH\t0x4020UL\t \n#define RXDMA_DPLOW\t0x4024UL\t \n#define RXDMA_DPHI\t0x4028UL\t \n#define RXDMA_KICK\t0x4100UL\t \n#define RXDMA_DONE\t0x4104UL\t \n#define RXDMA_BLANK\t0x4108UL\t \n#define RXDMA_FADDR\t0x410CUL\t \n#define RXDMA_FTAG\t0x4110UL\t \n#define RXDMA_DLOW\t0x4114UL\t \n#define RXDMA_DHIT1\t0x4118UL\t \n#define RXDMA_DHIT0\t0x411CUL\t \n#define RXDMA_FSZ\t0x4120UL\t \n\n \n#define RXDMA_CFG_ENABLE\t0x00000001\t \n#define RXDMA_CFG_RINGSZ\t0x0000001e\t \n#define RXDMA_CFG_RINGSZ_32\t0x00000000\t \n#define RXDMA_CFG_RINGSZ_64\t0x00000002\t \n#define RXDMA_CFG_RINGSZ_128\t0x00000004\t \n#define RXDMA_CFG_RINGSZ_256\t0x00000006\t \n#define RXDMA_CFG_RINGSZ_512\t0x00000008\t \n#define RXDMA_CFG_RINGSZ_1K\t0x0000000a\t \n#define RXDMA_CFG_RINGSZ_2K\t0x0000000c\t \n#define RXDMA_CFG_RINGSZ_4K\t0x0000000e\t \n#define RXDMA_CFG_RINGSZ_8K\t0x00000010\t \n#define RXDMA_CFG_RINGSZ_BDISAB\t0x00000020\t \n#define RXDMA_CFG_FBOFF\t\t0x00001c00\t \n#define RXDMA_CFG_CSUMOFF\t0x000fe000\t \n#define RXDMA_CFG_FTHRESH\t0x07000000\t \n#define RXDMA_CFG_FTHRESH_64\t0x00000000\t \n#define RXDMA_CFG_FTHRESH_128\t0x01000000\t \n#define RXDMA_CFG_FTHRESH_256\t0x02000000\t \n#define RXDMA_CFG_FTHRESH_512\t0x03000000\t \n#define RXDMA_CFG_FTHRESH_1K\t0x04000000\t \n#define RXDMA_CFG_FTHRESH_2K\t0x05000000\t \n\n \n\n \n#define RXDMA_PTHRESH_OFF\t0x000001ff\t \n#define RXDMA_PTHRESH_ON\t0x001ff000\t \n\n \n\n \n\n \n#define RXDMA_BLANK_IPKTS\t0x000001ff\t \n#define RXDMA_BLANK_ITIME\t0x000ff000\t \n\n \n\n \n\n \n#define MAC_TXRST\t0x6000UL\t \n#define MAC_RXRST\t0x6004UL\t \n#define MAC_SNDPAUSE\t0x6008UL\t \n#define MAC_TXSTAT\t0x6010UL\t \n#define MAC_RXSTAT\t0x6014UL\t \n#define MAC_CSTAT\t0x6018UL\t \n#define MAC_TXMASK\t0x6020UL\t \n#define MAC_RXMASK\t0x6024UL\t \n#define MAC_MCMASK\t0x6028UL\t \n#define MAC_TXCFG\t0x6030UL\t \n#define MAC_RXCFG\t0x6034UL\t \n#define MAC_MCCFG\t0x6038UL\t \n#define MAC_XIFCFG\t0x603CUL\t \n#define MAC_IPG0\t0x6040UL\t \n#define MAC_IPG1\t0x6044UL\t \n#define MAC_IPG2\t0x6048UL\t \n#define MAC_STIME\t0x604CUL\t \n#define MAC_MINFSZ\t0x6050UL\t \n#define MAC_MAXFSZ\t0x6054UL\t \n#define MAC_PASIZE\t0x6058UL\t \n#define MAC_JAMSIZE\t0x605CUL\t \n#define MAC_ATTLIM\t0x6060UL\t \n#define MAC_MCTYPE\t0x6064UL\t \n#define MAC_ADDR0\t0x6080UL\t \n#define MAC_ADDR1\t0x6084UL\t \n#define MAC_ADDR2\t0x6088UL\t \n#define MAC_ADDR3\t0x608CUL\t \n#define MAC_ADDR4\t0x6090UL\t \n#define MAC_ADDR5\t0x6094UL\t \n#define MAC_ADDR6\t0x6098UL\t \n#define MAC_ADDR7\t0x609CUL\t \n#define MAC_ADDR8\t0x60A0UL\t \n#define MAC_AFILT0\t0x60A4UL\t \n#define MAC_AFILT1\t0x60A8UL\t \n#define MAC_AFILT2\t0x60ACUL\t \n#define MAC_AF21MSK\t0x60B0UL\t \n#define MAC_AF0MSK\t0x60B4UL\t \n#define MAC_HASH0\t0x60C0UL\t \n#define MAC_HASH1\t0x60C4UL\t \n#define MAC_HASH2\t0x60C8UL\t \n#define MAC_HASH3\t0x60CCUL\t \n#define MAC_HASH4\t0x60D0UL\t \n#define MAC_HASH5\t0x60D4UL\t \n#define MAC_HASH6\t0x60D8UL\t \n#define MAC_HASH7\t0x60DCUL\t \n#define MAC_HASH8\t0x60E0UL\t \n#define MAC_HASH9\t0x60E4UL\t \n#define MAC_HASH10\t0x60E8UL\t \n#define MAC_HASH11\t0x60ECUL\t \n#define MAC_HASH12\t0x60F0UL\t \n#define MAC_HASH13\t0x60F4UL\t \n#define MAC_HASH14\t0x60F8UL\t \n#define MAC_HASH15\t0x60FCUL\t \n#define MAC_NCOLL\t0x6100UL\t \n#define MAC_FASUCC\t0x6104UL\t \n#define MAC_ECOLL\t0x6108UL\t \n#define MAC_LCOLL\t0x610CUL\t \n#define MAC_DTIMER\t0x6110UL\t \n#define MAC_PATMPS\t0x6114UL\t \n#define MAC_RFCTR\t0x6118UL\t \n#define MAC_LERR\t0x611CUL\t \n#define MAC_AERR\t0x6120UL\t \n#define MAC_FCSERR\t0x6124UL\t \n#define MAC_RXCVERR\t0x6128UL\t \n#define MAC_RANDSEED\t0x6130UL\t \n#define MAC_SMACHINE\t0x6134UL\t \n\n \n#define MAC_TXRST_CMD\t0x00000001\t \n\n \n#define MAC_RXRST_CMD\t0x00000001\t \n\n \n#define MAC_SNDPAUSE_TS\t0x0000ffff\t \n#define MAC_SNDPAUSE_SP\t0x00010000\t \n\n \n#define MAC_TXSTAT_XMIT\t0x00000001\t \n#define MAC_TXSTAT_URUN\t0x00000002\t \n#define MAC_TXSTAT_MPE\t0x00000004\t \n#define MAC_TXSTAT_NCE\t0x00000008\t \n#define MAC_TXSTAT_ECE\t0x00000010\t \n#define MAC_TXSTAT_LCE\t0x00000020\t \n#define MAC_TXSTAT_FCE\t0x00000040\t \n#define MAC_TXSTAT_DTE\t0x00000080\t \n#define MAC_TXSTAT_PCE\t0x00000100\t \n\n \n#define MAC_RXSTAT_RCV\t0x00000001\t \n#define MAC_RXSTAT_OFLW\t0x00000002\t \n#define MAC_RXSTAT_FCE\t0x00000004\t \n#define MAC_RXSTAT_ACE\t0x00000008\t \n#define MAC_RXSTAT_CCE\t0x00000010\t \n#define MAC_RXSTAT_LCE\t0x00000020\t \n#define MAC_RXSTAT_VCE\t0x00000040\t \n\n \n#define MAC_CSTAT_PRCV\t0x00000001\t \n#define MAC_CSTAT_PS\t0x00000002\t \n#define MAC_CSTAT_NPS\t0x00000004\t \n#define MAC_CSTAT_PTR\t0xffff0000\t \n\n \n\n \n#define MAC_TXCFG_ENAB\t0x00000001\t \n#define MAC_TXCFG_ICS\t0x00000002\t \n#define MAC_TXCFG_ICOLL\t0x00000004\t \n#define MAC_TXCFG_EIPG0\t0x00000008\t \n#define MAC_TXCFG_NGU\t0x00000010\t \n#define MAC_TXCFG_NGUL\t0x00000020\t \n#define MAC_TXCFG_NBO\t0x00000040\t \n#define MAC_TXCFG_SD\t0x00000080\t \n#define MAC_TXCFG_NFCS\t0x00000100\t \n#define MAC_TXCFG_TCE\t0x00000200\t \n\n \n#define MAC_RXCFG_ENAB\t0x00000001\t \n#define MAC_RXCFG_SPAD\t0x00000002\t \n#define MAC_RXCFG_SFCS\t0x00000004\t \n#define MAC_RXCFG_PROM\t0x00000008\t \n#define MAC_RXCFG_PGRP\t0x00000010\t \n#define MAC_RXCFG_HFE\t0x00000020\t \n#define MAC_RXCFG_AFE\t0x00000040\t \n#define MAC_RXCFG_DDE\t0x00000080\t \n#define MAC_RXCFG_RCE\t0x00000100\t \n\n \n#define MAC_MCCFG_SPE\t0x00000001\t \n#define MAC_MCCFG_RPE\t0x00000002\t \n#define MAC_MCCFG_PMC\t0x00000004\t \n\n \n#define MAC_XIFCFG_OE\t0x00000001\t \n#define MAC_XIFCFG_LBCK\t0x00000002\t \n#define MAC_XIFCFG_DISE\t0x00000004\t \n#define MAC_XIFCFG_GMII\t0x00000008\t \n#define MAC_XIFCFG_MBOE\t0x00000010\t \n#define MAC_XIFCFG_LLED\t0x00000020\t \n#define MAC_XIFCFG_FLED\t0x00000040\t \n\n \n\n \n\n \n\n \n\n \n\n \n#define MAC_MAXFSZ_MFS\t0x00007fff\t \n#define MAC_MAXFSZ_MBS\t0x7fff0000\t \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n\n \n#define MIF_BBCLK\t0x6200UL\t \n#define MIF_BBDATA\t0x6204UL\t \n#define MIF_BBOENAB\t0x6208UL\t \n#define MIF_FRAME\t0x620CUL\t \n#define MIF_CFG\t\t0x6210UL\t \n#define MIF_MASK\t0x6214UL\t \n#define MIF_STATUS\t0x6218UL\t \n#define MIF_SMACHINE\t0x621CUL\t \n\n \n\n \n\n \n\n \n#define MIF_CFG_PSELECT\t0x00000001\t \n#define MIF_CFG_POLL\t0x00000002\t \n#define MIF_CFG_BBMODE\t0x00000004\t \n#define MIF_CFG_PRADDR\t0x000000f8\t \n#define MIF_CFG_MDI0\t0x00000100\t \n#define MIF_CFG_MDI1\t0x00000200\t \n#define MIF_CFG_PPADDR\t0x00007c00\t \n\n \n#define MIF_FRAME_ST\t0xc0000000\t \n#define MIF_FRAME_OP\t0x30000000\t \n#define MIF_FRAME_PHYAD\t0x0f800000\t \n#define MIF_FRAME_REGAD\t0x007c0000\t \n#define MIF_FRAME_TAMSB\t0x00020000\t \n#define MIF_FRAME_TALSB\t0x00010000\t \n#define MIF_FRAME_DATA\t0x0000ffff\t \n\n \n#define MIF_STATUS_DATA\t0xffff0000\t \n#define MIF_STATUS_STAT\t0x0000ffff\t \n\n \n\n \n#define PCS_MIICTRL\t0x9000UL\t \n#define PCS_MIISTAT\t0x9004UL\t \n#define PCS_MIIADV\t0x9008UL\t \n#define PCS_MIILP\t0x900CUL\t \n#define PCS_CFG\t\t0x9010UL\t \n#define PCS_SMACHINE\t0x9014UL\t \n#define PCS_ISTAT\t0x9018UL\t \n#define PCS_DMODE\t0x9050UL\t \n#define PCS_SCTRL\t0x9054UL\t \n#define PCS_SOS\t\t0x9058UL\t \n#define PCS_SSTATE\t0x905CUL\t \n\n \n#define PCS_MIICTRL_SPD\t0x00000040\t \n#define PCS_MIICTRL_CT\t0x00000080\t \n#define PCS_MIICTRL_DM\t0x00000100\t \n#define PCS_MIICTRL_RAN\t0x00000200\t \n#define PCS_MIICTRL_ISO\t0x00000400\t \n#define PCS_MIICTRL_PD\t0x00000800\t \n#define PCS_MIICTRL_ANE\t0x00001000\t \n#define PCS_MIICTRL_SS\t0x00002000\t \n#define PCS_MIICTRL_WB\t0x00004000\t \n#define PCS_MIICTRL_RST\t0x00008000\t \n\n \n#define PCS_MIISTAT_EC\t0x00000001\t \n#define PCS_MIISTAT_JD\t0x00000002\t \n#define PCS_MIISTAT_LS\t0x00000004\t \n#define PCS_MIISTAT_ANA\t0x00000008\t \n#define PCS_MIISTAT_RF\t0x00000010\t \n#define PCS_MIISTAT_ANC\t0x00000020\t \n#define PCS_MIISTAT_ES\t0x00000100\t \n\n \n#define PCS_MIIADV_FD\t0x00000020\t \n#define PCS_MIIADV_HD\t0x00000040\t \n#define PCS_MIIADV_SP\t0x00000080\t \n#define PCS_MIIADV_AP\t0x00000100\t \n#define PCS_MIIADV_RF\t0x00003000\t \n#define PCS_MIIADV_ACK\t0x00004000\t \n#define PCS_MIIADV_NP\t0x00008000\t \n\n \n\n \n#define PCS_CFG_ENABLE\t0x00000001\t \n#define PCS_CFG_SDO\t0x00000002\t \n#define PCS_CFG_SDL\t0x00000004\t \n#define PCS_CFG_JS\t0x00000018\t \n#define PCS_CFG_TO\t0x00000020\t \n\n \n#define PCS_ISTAT_LSC\t0x00000004\t \n\n \n#define PCS_DMODE_SM\t0x00000001\t \n#define PCS_DMODE_ESM\t0x00000002\t \n#define PCS_DMODE_MGM\t0x00000004\t \n#define PCS_DMODE_GMOE\t0x00000008\t \n\n \n#define PCS_SCTRL_LOOP\t0x00000001\t \n#define PCS_SCTRL_ESCD\t0x00000002\t \n#define PCS_SCTRL_LOCK\t0x00000004\t \n#define PCS_SCTRL_EMP\t0x00000018\t \n#define PCS_SCTRL_STEST\t0x000001c0\t \n#define PCS_SCTRL_PDWN\t0x00000200\t \n#define PCS_SCTRL_RXZ\t0x00000c00\t \n#define PCS_SCTRL_RXP\t0x00003000\t \n#define PCS_SCTRL_TXZ\t0x0000c000\t \n#define PCS_SCTRL_TXP\t0x00030000\t \n\n \n#define PCS_SOS_PADDR\t0x00000003\t \n\n \n#define PROM_START\t0x100000UL\t \n#define PROM_SIZE\t0x0fffffUL\t \n#define PROM_END\t0x200000UL\t \n\n \n\n#define BMCR_SPD2\t0x0040\t\t \n#define LPA_PAUSE\t0x0400\n\n \n\n \n#define MII_BCM5201_INTERRUPT\t\t\t0x1A\n#define MII_BCM5201_INTERRUPT_INTENABLE\t\t0x4000\n\n#define MII_BCM5201_AUXMODE2\t\t\t0x1B\n#define MII_BCM5201_AUXMODE2_LOWPOWER\t\t0x0008\n\n#define MII_BCM5201_MULTIPHY                    0x1E\n\n \n#define MII_BCM5201_MULTIPHY_SERIALMODE         0x0002\n#define MII_BCM5201_MULTIPHY_SUPERISOLATE       0x0008\n\n \n#define MII_BCM5400_GB_CONTROL\t\t\t0x09\n#define MII_BCM5400_GB_CONTROL_FULLDUPLEXCAP\t0x0200\n\n \n#define MII_BCM5400_AUXCONTROL                  0x18\n#define MII_BCM5400_AUXCONTROL_PWR10BASET       0x0004\n\n \n#define MII_BCM5400_AUXSTATUS                   0x19\n#define MII_BCM5400_AUXSTATUS_LINKMODE_MASK     0x0700\n#define MII_BCM5400_AUXSTATUS_LINKMODE_SHIFT    8\n\n \nstruct gem_txd {\n\t__le64\tcontrol_word;\n\t__le64\tbuffer;\n};\n\n#define TXDCTRL_BUFSZ\t0x0000000000007fffULL\t \n#define TXDCTRL_CSTART\t0x00000000001f8000ULL\t \n#define TXDCTRL_COFF\t0x000000001fe00000ULL\t \n#define TXDCTRL_CENAB\t0x0000000020000000ULL\t \n#define TXDCTRL_EOF\t0x0000000040000000ULL\t \n#define TXDCTRL_SOF\t0x0000000080000000ULL\t \n#define TXDCTRL_INTME\t0x0000000100000000ULL\t \n#define TXDCTRL_NOCRC\t0x0000000200000000ULL\t \n\n \nstruct gem_rxd {\n\t__le64\tstatus_word;\n\t__le64\tbuffer;\n};\n\n#define RXDCTRL_TCPCSUM\t0x000000000000ffffULL\t \n#define RXDCTRL_BUFSZ\t0x000000007fff0000ULL\t \n#define RXDCTRL_OWN\t0x0000000080000000ULL\t \n#define RXDCTRL_HASHVAL\t0x0ffff00000000000ULL\t \n#define RXDCTRL_HPASS\t0x1000000000000000ULL\t \n#define RXDCTRL_ALTMAC\t0x2000000000000000ULL\t \n#define RXDCTRL_BAD\t0x4000000000000000ULL\t \n\n#define RXDCTRL_FRESH(gp)\t\\\n\t((((RX_BUF_ALLOC_SIZE(gp) - RX_OFFSET) << 16) & RXDCTRL_BUFSZ) | \\\n\t RXDCTRL_OWN)\n\n#define TX_RING_SIZE 128\n#define RX_RING_SIZE 128\n\n#if TX_RING_SIZE == 32\n#define TXDMA_CFG_BASE\tTXDMA_CFG_RINGSZ_32\n#elif TX_RING_SIZE == 64\n#define TXDMA_CFG_BASE\tTXDMA_CFG_RINGSZ_64\n#elif TX_RING_SIZE == 128\n#define TXDMA_CFG_BASE\tTXDMA_CFG_RINGSZ_128\n#elif TX_RING_SIZE == 256\n#define TXDMA_CFG_BASE\tTXDMA_CFG_RINGSZ_256\n#elif TX_RING_SIZE == 512\n#define TXDMA_CFG_BASE\tTXDMA_CFG_RINGSZ_512\n#elif TX_RING_SIZE == 1024\n#define TXDMA_CFG_BASE\tTXDMA_CFG_RINGSZ_1K\n#elif TX_RING_SIZE == 2048\n#define TXDMA_CFG_BASE\tTXDMA_CFG_RINGSZ_2K\n#elif TX_RING_SIZE == 4096\n#define TXDMA_CFG_BASE\tTXDMA_CFG_RINGSZ_4K\n#elif TX_RING_SIZE == 8192\n#define TXDMA_CFG_BASE\tTXDMA_CFG_RINGSZ_8K\n#else\n#error TX_RING_SIZE value is illegal...\n#endif\n\n#if RX_RING_SIZE == 32\n#define RXDMA_CFG_BASE\tRXDMA_CFG_RINGSZ_32\n#elif RX_RING_SIZE == 64\n#define RXDMA_CFG_BASE\tRXDMA_CFG_RINGSZ_64\n#elif RX_RING_SIZE == 128\n#define RXDMA_CFG_BASE\tRXDMA_CFG_RINGSZ_128\n#elif RX_RING_SIZE == 256\n#define RXDMA_CFG_BASE\tRXDMA_CFG_RINGSZ_256\n#elif RX_RING_SIZE == 512\n#define RXDMA_CFG_BASE\tRXDMA_CFG_RINGSZ_512\n#elif RX_RING_SIZE == 1024\n#define RXDMA_CFG_BASE\tRXDMA_CFG_RINGSZ_1K\n#elif RX_RING_SIZE == 2048\n#define RXDMA_CFG_BASE\tRXDMA_CFG_RINGSZ_2K\n#elif RX_RING_SIZE == 4096\n#define RXDMA_CFG_BASE\tRXDMA_CFG_RINGSZ_4K\n#elif RX_RING_SIZE == 8192\n#define RXDMA_CFG_BASE\tRXDMA_CFG_RINGSZ_8K\n#else\n#error RX_RING_SIZE is illegal...\n#endif\n\n#define NEXT_TX(N)\t(((N) + 1) & (TX_RING_SIZE - 1))\n#define NEXT_RX(N)\t(((N) + 1) & (RX_RING_SIZE - 1))\n\n#define TX_BUFFS_AVAIL(GP)\t\t\t\t\t\\\n\t(((GP)->tx_old <= (GP)->tx_new) ?\t\t\t\\\n\t  (GP)->tx_old + (TX_RING_SIZE - 1) - (GP)->tx_new :\t\\\n\t  (GP)->tx_old - (GP)->tx_new - 1)\n\n#define RX_OFFSET          2\n#define RX_BUF_ALLOC_SIZE(gp)\t((gp)->rx_buf_sz + 28 + RX_OFFSET + 64)\n\n#define RX_COPY_THRESHOLD  256\n\n#if TX_RING_SIZE < 128\n#define INIT_BLOCK_TX_RING_SIZE\t\t128\n#else\n#define INIT_BLOCK_TX_RING_SIZE\t\tTX_RING_SIZE\n#endif\n\n#if RX_RING_SIZE < 128\n#define INIT_BLOCK_RX_RING_SIZE\t\t128\n#else\n#define INIT_BLOCK_RX_RING_SIZE\t\tRX_RING_SIZE\n#endif\n\nstruct gem_init_block {\n\tstruct gem_txd\ttxd[INIT_BLOCK_TX_RING_SIZE];\n\tstruct gem_rxd\trxd[INIT_BLOCK_RX_RING_SIZE];\n};\n\nenum gem_phy_type {\n\tphy_mii_mdio0,\n\tphy_mii_mdio1,\n\tphy_serialink,\n\tphy_serdes,\n};\n\nenum link_state {\n\tlink_down = 0,\t \n\tlink_aneg,\t \n\tlink_force_try,\t \n\tlink_force_ret,\t \n\tlink_force_ok,\t \n\tlink_up\t\t \n};\n\nstruct gem {\n\tvoid __iomem\t\t*regs;\n\tint\t\t\trx_new, rx_old;\n\tint\t\t\ttx_new, tx_old;\n\n\tunsigned int has_wol : 1;\t \n\tunsigned int asleep_wol : 1;\t \n\n\tint\t\t\tcell_enabled;\n\tu32\t\t\tmsg_enable;\n\tu32\t\t\tstatus;\n\n\tstruct napi_struct\tnapi;\n\n\tint\t\t\ttx_fifo_sz;\n\tint\t\t\trx_fifo_sz;\n\tint\t\t\trx_pause_off;\n\tint\t\t\trx_pause_on;\n\tint\t\t\trx_buf_sz;\n\tu64\t\t\tpause_entered;\n\tu16\t\t\tpause_last_time_recvd;\n\tu32\t\t\tmac_rx_cfg;\n\tu32\t\t\tswrst_base;\n\n\tint\t\t\twant_autoneg;\n\tint\t\t\tlast_forced_speed;\n\tenum link_state\t\tlstate;\n\tstruct timer_list\tlink_timer;\n\tint\t\t\ttimer_ticks;\n\tint\t\t\twake_on_lan;\n\tstruct work_struct\treset_task;\n\tvolatile int\t\treset_task_pending;\n\n\tenum gem_phy_type\tphy_type;\n\tstruct mii_phy\t\tphy_mii;\n\tint\t\t\tmii_phy_addr;\n\n\tstruct gem_init_block\t*init_block;\n\tstruct sk_buff\t\t*rx_skbs[RX_RING_SIZE];\n\tstruct sk_buff\t\t*tx_skbs[TX_RING_SIZE];\n\tdma_addr_t\t\tgblock_dvma;\n\n\tstruct pci_dev\t\t*pdev;\n\tstruct net_device\t*dev;\n#if defined(CONFIG_PPC_PMAC) || defined(CONFIG_SPARC)\n\tstruct device_node\t*of_node;\n#endif\n};\n\n#define found_mii_phy(gp) ((gp->phy_type == phy_mii_mdio0 || gp->phy_type == phy_mii_mdio1) && \\\n\t\t\t   gp->phy_mii.def && gp->phy_mii.def->ops)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}