INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Adder_3_Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/new/MUX_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_Way_4_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/MasterNanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MasterNanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Mux_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/twoWay_3Bit_Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity twoWay_3Bit_Mux
INFO: [VRFC 10-163] Analyzing VHDL file "D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sim_1/imports/temp/TB_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Master
