/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* D_BL */
.set D_BL__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set D_BL__0__MASK, 0x40
.set D_BL__0__PC, CYREG_PRT6_PC6
.set D_BL__0__PORT, 6
.set D_BL__0__SHIFT, 6
.set D_BL__AG, CYREG_PRT6_AG
.set D_BL__AMUX, CYREG_PRT6_AMUX
.set D_BL__BIE, CYREG_PRT6_BIE
.set D_BL__BIT_MASK, CYREG_PRT6_BIT_MASK
.set D_BL__BYP, CYREG_PRT6_BYP
.set D_BL__CTL, CYREG_PRT6_CTL
.set D_BL__DM0, CYREG_PRT6_DM0
.set D_BL__DM1, CYREG_PRT6_DM1
.set D_BL__DM2, CYREG_PRT6_DM2
.set D_BL__DR, CYREG_PRT6_DR
.set D_BL__INP_DIS, CYREG_PRT6_INP_DIS
.set D_BL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set D_BL__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set D_BL__LCD_EN, CYREG_PRT6_LCD_EN
.set D_BL__MASK, 0x40
.set D_BL__PORT, 6
.set D_BL__PRT, CYREG_PRT6_PRT
.set D_BL__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set D_BL__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set D_BL__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set D_BL__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set D_BL__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set D_BL__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set D_BL__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set D_BL__PS, CYREG_PRT6_PS
.set D_BL__SHIFT, 6
.set D_BL__SLW, CYREG_PRT6_SLW

/* D_CS */
.set D_CS__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set D_CS__0__MASK, 0x80
.set D_CS__0__PC, CYREG_PRT12_PC7
.set D_CS__0__PORT, 12
.set D_CS__0__SHIFT, 7
.set D_CS__AG, CYREG_PRT12_AG
.set D_CS__BIE, CYREG_PRT12_BIE
.set D_CS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set D_CS__BYP, CYREG_PRT12_BYP
.set D_CS__DM0, CYREG_PRT12_DM0
.set D_CS__DM1, CYREG_PRT12_DM1
.set D_CS__DM2, CYREG_PRT12_DM2
.set D_CS__DR, CYREG_PRT12_DR
.set D_CS__INP_DIS, CYREG_PRT12_INP_DIS
.set D_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set D_CS__MASK, 0x80
.set D_CS__PORT, 12
.set D_CS__PRT, CYREG_PRT12_PRT
.set D_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set D_CS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set D_CS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set D_CS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set D_CS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set D_CS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set D_CS__PS, CYREG_PRT12_PS
.set D_CS__SHIFT, 7
.set D_CS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set D_CS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set D_CS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set D_CS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set D_CS__SLW, CYREG_PRT12_SLW

/* D_DB */
.set D_DB__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set D_DB__0__MASK, 0x01
.set D_DB__0__PC, CYREG_PRT5_PC0
.set D_DB__0__PORT, 5
.set D_DB__0__SHIFT, 0
.set D_DB__1__INTTYPE, CYREG_PICU5_INTTYPE1
.set D_DB__1__MASK, 0x02
.set D_DB__1__PC, CYREG_PRT5_PC1
.set D_DB__1__PORT, 5
.set D_DB__1__SHIFT, 1
.set D_DB__2__INTTYPE, CYREG_PICU5_INTTYPE2
.set D_DB__2__MASK, 0x04
.set D_DB__2__PC, CYREG_PRT5_PC2
.set D_DB__2__PORT, 5
.set D_DB__2__SHIFT, 2
.set D_DB__3__INTTYPE, CYREG_PICU5_INTTYPE3
.set D_DB__3__MASK, 0x08
.set D_DB__3__PC, CYREG_PRT5_PC3
.set D_DB__3__PORT, 5
.set D_DB__3__SHIFT, 3
.set D_DB__4__INTTYPE, CYREG_PICU5_INTTYPE4
.set D_DB__4__MASK, 0x10
.set D_DB__4__PC, CYREG_PRT5_PC4
.set D_DB__4__PORT, 5
.set D_DB__4__SHIFT, 4
.set D_DB__5__INTTYPE, CYREG_PICU5_INTTYPE5
.set D_DB__5__MASK, 0x20
.set D_DB__5__PC, CYREG_PRT5_PC5
.set D_DB__5__PORT, 5
.set D_DB__5__SHIFT, 5
.set D_DB__6__INTTYPE, CYREG_PICU5_INTTYPE6
.set D_DB__6__MASK, 0x40
.set D_DB__6__PC, CYREG_PRT5_PC6
.set D_DB__6__PORT, 5
.set D_DB__6__SHIFT, 6
.set D_DB__7__INTTYPE, CYREG_PICU5_INTTYPE7
.set D_DB__7__MASK, 0x80
.set D_DB__7__PC, CYREG_PRT5_PC7
.set D_DB__7__PORT, 5
.set D_DB__7__SHIFT, 7
.set D_DB__AG, CYREG_PRT5_AG
.set D_DB__AMUX, CYREG_PRT5_AMUX
.set D_DB__BIE, CYREG_PRT5_BIE
.set D_DB__BIT_MASK, CYREG_PRT5_BIT_MASK
.set D_DB__BYP, CYREG_PRT5_BYP
.set D_DB__CTL, CYREG_PRT5_CTL
.set D_DB__DM0, CYREG_PRT5_DM0
.set D_DB__DM1, CYREG_PRT5_DM1
.set D_DB__DM2, CYREG_PRT5_DM2
.set D_DB__DR, CYREG_PRT5_DR
.set D_DB__INP_DIS, CYREG_PRT5_INP_DIS
.set D_DB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set D_DB__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set D_DB__LCD_EN, CYREG_PRT5_LCD_EN
.set D_DB__MASK, 0xFF
.set D_DB__PORT, 5
.set D_DB__PRT, CYREG_PRT5_PRT
.set D_DB__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set D_DB__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set D_DB__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set D_DB__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set D_DB__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set D_DB__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set D_DB__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set D_DB__PS, CYREG_PRT5_PS
.set D_DB__SHIFT, 0
.set D_DB__SLW, CYREG_PRT5_SLW

/* D_RD */
.set D_RD__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set D_RD__0__MASK, 0x40
.set D_RD__0__PC, CYREG_PRT12_PC6
.set D_RD__0__PORT, 12
.set D_RD__0__SHIFT, 6
.set D_RD__AG, CYREG_PRT12_AG
.set D_RD__BIE, CYREG_PRT12_BIE
.set D_RD__BIT_MASK, CYREG_PRT12_BIT_MASK
.set D_RD__BYP, CYREG_PRT12_BYP
.set D_RD__DM0, CYREG_PRT12_DM0
.set D_RD__DM1, CYREG_PRT12_DM1
.set D_RD__DM2, CYREG_PRT12_DM2
.set D_RD__DR, CYREG_PRT12_DR
.set D_RD__INP_DIS, CYREG_PRT12_INP_DIS
.set D_RD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set D_RD__MASK, 0x40
.set D_RD__PORT, 12
.set D_RD__PRT, CYREG_PRT12_PRT
.set D_RD__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set D_RD__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set D_RD__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set D_RD__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set D_RD__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set D_RD__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set D_RD__PS, CYREG_PRT12_PS
.set D_RD__SHIFT, 6
.set D_RD__SIO_CFG, CYREG_PRT12_SIO_CFG
.set D_RD__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set D_RD__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set D_RD__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set D_RD__SLW, CYREG_PRT12_SLW

/* D_RS */
.set D_RS__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set D_RS__0__MASK, 0x10
.set D_RS__0__PC, CYREG_PRT12_PC4
.set D_RS__0__PORT, 12
.set D_RS__0__SHIFT, 4
.set D_RS__AG, CYREG_PRT12_AG
.set D_RS__BIE, CYREG_PRT12_BIE
.set D_RS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set D_RS__BYP, CYREG_PRT12_BYP
.set D_RS__DM0, CYREG_PRT12_DM0
.set D_RS__DM1, CYREG_PRT12_DM1
.set D_RS__DM2, CYREG_PRT12_DM2
.set D_RS__DR, CYREG_PRT12_DR
.set D_RS__INP_DIS, CYREG_PRT12_INP_DIS
.set D_RS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set D_RS__MASK, 0x10
.set D_RS__PORT, 12
.set D_RS__PRT, CYREG_PRT12_PRT
.set D_RS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set D_RS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set D_RS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set D_RS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set D_RS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set D_RS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set D_RS__PS, CYREG_PRT12_PS
.set D_RS__SHIFT, 4
.set D_RS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set D_RS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set D_RS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set D_RS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set D_RS__SLW, CYREG_PRT12_SLW

/* D_WR */
.set D_WR__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set D_WR__0__MASK, 0x20
.set D_WR__0__PC, CYREG_PRT12_PC5
.set D_WR__0__PORT, 12
.set D_WR__0__SHIFT, 5
.set D_WR__AG, CYREG_PRT12_AG
.set D_WR__BIE, CYREG_PRT12_BIE
.set D_WR__BIT_MASK, CYREG_PRT12_BIT_MASK
.set D_WR__BYP, CYREG_PRT12_BYP
.set D_WR__DM0, CYREG_PRT12_DM0
.set D_WR__DM1, CYREG_PRT12_DM1
.set D_WR__DM2, CYREG_PRT12_DM2
.set D_WR__DR, CYREG_PRT12_DR
.set D_WR__INP_DIS, CYREG_PRT12_INP_DIS
.set D_WR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set D_WR__MASK, 0x20
.set D_WR__PORT, 12
.set D_WR__PRT, CYREG_PRT12_PRT
.set D_WR__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set D_WR__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set D_WR__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set D_WR__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set D_WR__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set D_WR__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set D_WR__PS, CYREG_PRT12_PS
.set D_WR__SHIFT, 5
.set D_WR__SIO_CFG, CYREG_PRT12_SIO_CFG
.set D_WR__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set D_WR__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set D_WR__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set D_WR__SLW, CYREG_PRT12_SLW

/* LED3 */
.set LED3__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set LED3__0__MASK, 0x04
.set LED3__0__PC, CYREG_PRT6_PC2
.set LED3__0__PORT, 6
.set LED3__0__SHIFT, 2
.set LED3__AG, CYREG_PRT6_AG
.set LED3__AMUX, CYREG_PRT6_AMUX
.set LED3__BIE, CYREG_PRT6_BIE
.set LED3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED3__BYP, CYREG_PRT6_BYP
.set LED3__CTL, CYREG_PRT6_CTL
.set LED3__DM0, CYREG_PRT6_DM0
.set LED3__DM1, CYREG_PRT6_DM1
.set LED3__DM2, CYREG_PRT6_DM2
.set LED3__DR, CYREG_PRT6_DR
.set LED3__INP_DIS, CYREG_PRT6_INP_DIS
.set LED3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set LED3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED3__LCD_EN, CYREG_PRT6_LCD_EN
.set LED3__MASK, 0x04
.set LED3__PORT, 6
.set LED3__PRT, CYREG_PRT6_PRT
.set LED3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED3__PS, CYREG_PRT6_PS
.set LED3__SHIFT, 2
.set LED3__SLW, CYREG_PRT6_SLW

/* LED4 */
.set LED4__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set LED4__0__MASK, 0x08
.set LED4__0__PC, CYREG_PRT6_PC3
.set LED4__0__PORT, 6
.set LED4__0__SHIFT, 3
.set LED4__AG, CYREG_PRT6_AG
.set LED4__AMUX, CYREG_PRT6_AMUX
.set LED4__BIE, CYREG_PRT6_BIE
.set LED4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED4__BYP, CYREG_PRT6_BYP
.set LED4__CTL, CYREG_PRT6_CTL
.set LED4__DM0, CYREG_PRT6_DM0
.set LED4__DM1, CYREG_PRT6_DM1
.set LED4__DM2, CYREG_PRT6_DM2
.set LED4__DR, CYREG_PRT6_DR
.set LED4__INP_DIS, CYREG_PRT6_INP_DIS
.set LED4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set LED4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED4__LCD_EN, CYREG_PRT6_LCD_EN
.set LED4__MASK, 0x08
.set LED4__PORT, 6
.set LED4__PRT, CYREG_PRT6_PRT
.set LED4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED4__PS, CYREG_PRT6_PS
.set LED4__SHIFT, 3
.set LED4__SLW, CYREG_PRT6_SLW

/* T_CS */
.set T_CS__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set T_CS__0__MASK, 0x04
.set T_CS__0__PC, CYREG_PRT12_PC2
.set T_CS__0__PORT, 12
.set T_CS__0__SHIFT, 2
.set T_CS__AG, CYREG_PRT12_AG
.set T_CS__BIE, CYREG_PRT12_BIE
.set T_CS__BIT_MASK, CYREG_PRT12_BIT_MASK
.set T_CS__BYP, CYREG_PRT12_BYP
.set T_CS__DM0, CYREG_PRT12_DM0
.set T_CS__DM1, CYREG_PRT12_DM1
.set T_CS__DM2, CYREG_PRT12_DM2
.set T_CS__DR, CYREG_PRT12_DR
.set T_CS__INP_DIS, CYREG_PRT12_INP_DIS
.set T_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set T_CS__MASK, 0x04
.set T_CS__PORT, 12
.set T_CS__PRT, CYREG_PRT12_PRT
.set T_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set T_CS__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set T_CS__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set T_CS__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set T_CS__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set T_CS__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set T_CS__PS, CYREG_PRT12_PS
.set T_CS__SHIFT, 2
.set T_CS__SIO_CFG, CYREG_PRT12_SIO_CFG
.set T_CS__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set T_CS__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set T_CS__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set T_CS__SLW, CYREG_PRT12_SLW

/* T_DO */
.set T_DO__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set T_DO__0__MASK, 0x01
.set T_DO__0__PC, CYREG_PRT12_PC0
.set T_DO__0__PORT, 12
.set T_DO__0__SHIFT, 0
.set T_DO__AG, CYREG_PRT12_AG
.set T_DO__BIE, CYREG_PRT12_BIE
.set T_DO__BIT_MASK, CYREG_PRT12_BIT_MASK
.set T_DO__BYP, CYREG_PRT12_BYP
.set T_DO__DM0, CYREG_PRT12_DM0
.set T_DO__DM1, CYREG_PRT12_DM1
.set T_DO__DM2, CYREG_PRT12_DM2
.set T_DO__DR, CYREG_PRT12_DR
.set T_DO__INP_DIS, CYREG_PRT12_INP_DIS
.set T_DO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set T_DO__MASK, 0x01
.set T_DO__PORT, 12
.set T_DO__PRT, CYREG_PRT12_PRT
.set T_DO__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set T_DO__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set T_DO__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set T_DO__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set T_DO__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set T_DO__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set T_DO__PS, CYREG_PRT12_PS
.set T_DO__SHIFT, 0
.set T_DO__SIO_CFG, CYREG_PRT12_SIO_CFG
.set T_DO__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set T_DO__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set T_DO__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set T_DO__SLW, CYREG_PRT12_SLW

/* D_RST */
.set D_RST__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set D_RST__0__MASK, 0x01
.set D_RST__0__PC, CYREG_PRT6_PC0
.set D_RST__0__PORT, 6
.set D_RST__0__SHIFT, 0
.set D_RST__AG, CYREG_PRT6_AG
.set D_RST__AMUX, CYREG_PRT6_AMUX
.set D_RST__BIE, CYREG_PRT6_BIE
.set D_RST__BIT_MASK, CYREG_PRT6_BIT_MASK
.set D_RST__BYP, CYREG_PRT6_BYP
.set D_RST__CTL, CYREG_PRT6_CTL
.set D_RST__DM0, CYREG_PRT6_DM0
.set D_RST__DM1, CYREG_PRT6_DM1
.set D_RST__DM2, CYREG_PRT6_DM2
.set D_RST__DR, CYREG_PRT6_DR
.set D_RST__INP_DIS, CYREG_PRT6_INP_DIS
.set D_RST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set D_RST__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set D_RST__LCD_EN, CYREG_PRT6_LCD_EN
.set D_RST__MASK, 0x01
.set D_RST__PORT, 6
.set D_RST__PRT, CYREG_PRT6_PRT
.set D_RST__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set D_RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set D_RST__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set D_RST__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set D_RST__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set D_RST__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set D_RST__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set D_RST__PS, CYREG_PRT6_PS
.set D_RST__SHIFT, 0
.set D_RST__SLW, CYREG_PRT6_SLW

/* T_CLK */
.set T_CLK__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set T_CLK__0__MASK, 0x08
.set T_CLK__0__PC, CYREG_PRT12_PC3
.set T_CLK__0__PORT, 12
.set T_CLK__0__SHIFT, 3
.set T_CLK__AG, CYREG_PRT12_AG
.set T_CLK__BIE, CYREG_PRT12_BIE
.set T_CLK__BIT_MASK, CYREG_PRT12_BIT_MASK
.set T_CLK__BYP, CYREG_PRT12_BYP
.set T_CLK__DM0, CYREG_PRT12_DM0
.set T_CLK__DM1, CYREG_PRT12_DM1
.set T_CLK__DM2, CYREG_PRT12_DM2
.set T_CLK__DR, CYREG_PRT12_DR
.set T_CLK__INP_DIS, CYREG_PRT12_INP_DIS
.set T_CLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set T_CLK__MASK, 0x08
.set T_CLK__PORT, 12
.set T_CLK__PRT, CYREG_PRT12_PRT
.set T_CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set T_CLK__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set T_CLK__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set T_CLK__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set T_CLK__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set T_CLK__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set T_CLK__PS, CYREG_PRT12_PS
.set T_CLK__SHIFT, 3
.set T_CLK__SIO_CFG, CYREG_PRT12_SIO_CFG
.set T_CLK__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set T_CLK__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set T_CLK__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set T_CLK__SLW, CYREG_PRT12_SLW

/* T_DIN */
.set T_DIN__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set T_DIN__0__MASK, 0x02
.set T_DIN__0__PC, CYREG_PRT12_PC1
.set T_DIN__0__PORT, 12
.set T_DIN__0__SHIFT, 1
.set T_DIN__AG, CYREG_PRT12_AG
.set T_DIN__BIE, CYREG_PRT12_BIE
.set T_DIN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set T_DIN__BYP, CYREG_PRT12_BYP
.set T_DIN__DM0, CYREG_PRT12_DM0
.set T_DIN__DM1, CYREG_PRT12_DM1
.set T_DIN__DM2, CYREG_PRT12_DM2
.set T_DIN__DR, CYREG_PRT12_DR
.set T_DIN__INP_DIS, CYREG_PRT12_INP_DIS
.set T_DIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set T_DIN__MASK, 0x02
.set T_DIN__PORT, 12
.set T_DIN__PRT, CYREG_PRT12_PRT
.set T_DIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set T_DIN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set T_DIN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set T_DIN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set T_DIN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set T_DIN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set T_DIN__PS, CYREG_PRT12_PS
.set T_DIN__SHIFT, 1
.set T_DIN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set T_DIN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set T_DIN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set T_DIN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set T_DIN__SLW, CYREG_PRT12_SLW

/* T_IRQ */
.set T_IRQ__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set T_IRQ__0__MASK, 0x01
.set T_IRQ__0__PC, CYREG_PRT3_PC0
.set T_IRQ__0__PORT, 3
.set T_IRQ__0__SHIFT, 0
.set T_IRQ__AG, CYREG_PRT3_AG
.set T_IRQ__AMUX, CYREG_PRT3_AMUX
.set T_IRQ__BIE, CYREG_PRT3_BIE
.set T_IRQ__BIT_MASK, CYREG_PRT3_BIT_MASK
.set T_IRQ__BYP, CYREG_PRT3_BYP
.set T_IRQ__CTL, CYREG_PRT3_CTL
.set T_IRQ__DM0, CYREG_PRT3_DM0
.set T_IRQ__DM1, CYREG_PRT3_DM1
.set T_IRQ__DM2, CYREG_PRT3_DM2
.set T_IRQ__DR, CYREG_PRT3_DR
.set T_IRQ__INP_DIS, CYREG_PRT3_INP_DIS
.set T_IRQ__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set T_IRQ__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set T_IRQ__LCD_EN, CYREG_PRT3_LCD_EN
.set T_IRQ__MASK, 0x01
.set T_IRQ__PORT, 3
.set T_IRQ__PRT, CYREG_PRT3_PRT
.set T_IRQ__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set T_IRQ__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set T_IRQ__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set T_IRQ__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set T_IRQ__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set T_IRQ__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set T_IRQ__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set T_IRQ__PS, CYREG_PRT3_PS
.set T_IRQ__SHIFT, 0
.set T_IRQ__SLW, CYREG_PRT3_SLW

/* Clock_G */
.set Clock_G__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_G__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_G__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_G__CFG2_SRC_SEL_MASK, 0x07
.set Clock_G__INDEX, 0x01
.set Clock_G__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_G__PM_ACT_MSK, 0x02
.set Clock_G__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_G__PM_STBY_MSK, 0x02

/* Clock_LCD */
.set Clock_LCD__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_LCD__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_LCD__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_LCD__CFG2_SRC_SEL_MASK, 0x07
.set Clock_LCD__INDEX, 0x00
.set Clock_LCD__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_LCD__PM_ACT_MSK, 0x01
.set Clock_LCD__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_LCD__PM_STBY_MSK, 0x01

/* GlitchFilter */
.set GlitchFilter_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set GlitchFilter_genblk2_Counter0_DP_u0__A0_REG, CYREG_B1_UDB11_A0
.set GlitchFilter_genblk2_Counter0_DP_u0__A1_REG, CYREG_B1_UDB11_A1
.set GlitchFilter_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set GlitchFilter_genblk2_Counter0_DP_u0__D0_REG, CYREG_B1_UDB11_D0
.set GlitchFilter_genblk2_Counter0_DP_u0__D1_REG, CYREG_B1_UDB11_D1
.set GlitchFilter_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set GlitchFilter_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set GlitchFilter_genblk2_Counter0_DP_u0__F0_REG, CYREG_B1_UDB11_F0
.set GlitchFilter_genblk2_Counter0_DP_u0__F1_REG, CYREG_B1_UDB11_F1

/* GraphicLCDIntf */
.set GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set GraphicLCDIntf_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set GraphicLCDIntf_GraphLcd8_Lsb__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set GraphicLCDIntf_GraphLcd8_Lsb__A0_REG, CYREG_B1_UDB10_A0
.set GraphicLCDIntf_GraphLcd8_Lsb__A1_REG, CYREG_B1_UDB10_A1
.set GraphicLCDIntf_GraphLcd8_Lsb__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set GraphicLCDIntf_GraphLcd8_Lsb__D0_REG, CYREG_B1_UDB10_D0
.set GraphicLCDIntf_GraphLcd8_Lsb__D1_REG, CYREG_B1_UDB10_D1
.set GraphicLCDIntf_GraphLcd8_Lsb__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set GraphicLCDIntf_GraphLcd8_Lsb__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set GraphicLCDIntf_GraphLcd8_Lsb__F0_REG, CYREG_B1_UDB10_F0
.set GraphicLCDIntf_GraphLcd8_Lsb__F1_REG, CYREG_B1_UDB10_F1
.set GraphicLCDIntf_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set GraphicLCDIntf_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_REG, CYREG_B1_UDB10_CTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_REG, CYREG_B1_UDB10_CTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set GraphicLCDIntf_GraphLcd8_Lsb_PO__PERIOD_REG, CYREG_B1_UDB10_MSK
.set GraphicLCDIntf_LsbReg__0__MASK, 0x01
.set GraphicLCDIntf_LsbReg__0__POS, 0
.set GraphicLCDIntf_LsbReg__1__MASK, 0x02
.set GraphicLCDIntf_LsbReg__1__POS, 1
.set GraphicLCDIntf_LsbReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set GraphicLCDIntf_LsbReg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set GraphicLCDIntf_LsbReg__2__MASK, 0x04
.set GraphicLCDIntf_LsbReg__2__POS, 2
.set GraphicLCDIntf_LsbReg__3__MASK, 0x08
.set GraphicLCDIntf_LsbReg__3__POS, 3
.set GraphicLCDIntf_LsbReg__4__MASK, 0x10
.set GraphicLCDIntf_LsbReg__4__POS, 4
.set GraphicLCDIntf_LsbReg__5__MASK, 0x20
.set GraphicLCDIntf_LsbReg__5__POS, 5
.set GraphicLCDIntf_LsbReg__6__MASK, 0x40
.set GraphicLCDIntf_LsbReg__6__POS, 6
.set GraphicLCDIntf_LsbReg__7__MASK, 0x80
.set GraphicLCDIntf_LsbReg__7__POS, 7
.set GraphicLCDIntf_LsbReg__MASK, 0xFF
.set GraphicLCDIntf_LsbReg__MASK_REG, CYREG_B1_UDB10_MSK
.set GraphicLCDIntf_LsbReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set GraphicLCDIntf_LsbReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set GraphicLCDIntf_LsbReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set GraphicLCDIntf_LsbReg__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set GraphicLCDIntf_LsbReg__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set GraphicLCDIntf_LsbReg__STATUS_REG, CYREG_B1_UDB10_ST
.set GraphicLCDIntf_StsReg__0__MASK, 0x01
.set GraphicLCDIntf_StsReg__0__POS, 0
.set GraphicLCDIntf_StsReg__1__MASK, 0x02
.set GraphicLCDIntf_StsReg__1__POS, 1
.set GraphicLCDIntf_StsReg__MASK, 0x03
.set GraphicLCDIntf_StsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set GraphicLCDIntf_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set GraphicLCDIntf_StsReg__STATUS_REG, CYREG_B1_UDB11_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 63000000
.set BCLK__BUS_CLK__KHZ, 63000
.set BCLK__BUS_CLK__MHZ, 63
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
