# Generated by Yosys 0.8+137 (git sha1 e70ebe55, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model wrapper
.inputs clk rst
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_type[0] data_type[1] data_type[2]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$46889$n498 I1=$abc$46889$n503 I2=$abc$46889$n505_1 I3=$abc$46889$n506_1 O=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$46889$n470 I1=$abc$46889$n500 I2=$abc$46889$n499 I3=$abc$46889$n502_1 O=$abc$46889$n498
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$46889$n2936 I1=$abc$46889$n2937 I2=$abc$46889$n2938 I3=$abc$46889$n2939 O=$abc$46889$n499
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$46889$n2932 I1=$abc$46889$n2933 I2=$abc$46889$n2934 I3=$abc$46889$n2935 O=$abc$46889$n500
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=$false I3=$false O=$abc$46889$n470
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$46889$n2940 I1=$abc$46889$n2941 I2=$abc$46889$n2942 I3=$abc$46889$n2943 O=$abc$46889$n502_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$46889$n469 I1=$abc$46889$n472 I2=$abc$46889$n504 I3=$false O=$abc$46889$n503
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$46889$n473 I1=$abc$46889$n475 I2=$abc$46889$n478 I3=$abc$46889$n479 O=$abc$46889$n504
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$46889$n502 I1=$abc$46889$n505 I2=$abc$46889$n506 I3=$abc$46889$n514 O=$abc$46889$n505_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$46889$n481 I1=$abc$46889$n482 I2=$abc$46889$n490 I3=$abc$46889$n493 O=$abc$46889$n506_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$46889$n1386 I1=$abc$46889$n196 I2=$abc$46889$n521 I3=$false O=$abc$46889$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$46889$n1392 I1=$abc$46889$n517 I2=$false I3=$false O=$abc$46889$n1386
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$46889$n516 I1=$abc$46889$n512 I2=$abc$46889$n1391 I3=$abc$46889$n1385 O=$abc$46889$n1392
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=$abc$46889$n511 I1=cpu1.program_counter[3] I2=cpu1.program_counter[2] I3=$false O=$abc$46889$n1391
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=cpu1.program_counter[1] I2=$abc$46889$n512 I3=$false O=$abc$46889$n511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10011111
.gate SB_LUT4 I0=cpu1.program_counter[7] I1=$abc$46889$n513 I2=$false I3=$false O=$abc$46889$n512
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.program_counter[6] I1=cpu1.program_counter[5] I2=cpu1.program_counter[4] I3=$false O=$abc$46889$n513
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$46889$n512 I1=$abc$46889$n515 I2=cpu1.program_counter[0] I3=cpu1.program_counter[1] O=$abc$46889$n1385
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu1.program_counter[2] I1=cpu1.program_counter[3] I2=$false I3=$false O=$abc$46889$n515
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.program_counter[3] I1=cpu1.program_counter[0] I2=cpu1.program_counter[1] I3=cpu1.program_counter[2] O=$abc$46889$n516
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111010111111
.gate SB_LUT4 I0=$abc$46889$n518 I1=$abc$46889$n512 I2=$abc$46889$n511 I3=$abc$46889$n515 O=$abc$46889$n517
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=cpu1.program_counter[2] I2=cpu1.program_counter[1] I3=cpu1.program_counter[3] O=$abc$46889$n518
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111001111111
.gate SB_LUT4 I0=$abc$46889$n511 I1=$abc$46889$n520 I2=$false I3=$false O=$abc$46889$n196
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.program_counter[3] I1=cpu1.program_counter[2] I2=$false I3=$false O=$abc$46889$n520
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$46889$n522 I1=$abc$46889$n523 I2=$abc$46889$n513 I3=cpu1.program_counter[7] O=$abc$46889$n521
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010000011001111
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=cpu1.program_counter[1] I2=$abc$46889$n520 I3=$false O=$abc$46889$n522
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.program_counter[3] I1=cpu1.program_counter[2] I2=$false I3=$false O=$abc$46889$n523
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$46889$n538 I1=cpu1.opcode_alu[11] I2=$abc$46889$n1521_1 I3=$false O=$abc$46889$n25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n531 I1=$abc$46889$n533 I2=$abc$46889$n528 I3=$false O=$abc$46889$n527
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$46889$n529 I1=rst_cpu I2=$false I3=$false O=$abc$46889$n528
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu1.this_instr[4] I1=$abc$46889$n530 I2=$false I3=$false O=$abc$46889$n529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n531 I1=$abc$46889$n532 I2=cpu1.this_instr[3] I3=cpu1.this_instr[5] O=$abc$46889$n530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu1.this_instr[0] I1=cpu1.this_instr[2] I2=cpu1.this_instr[1] I3=$false O=$abc$46889$n531
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=cpu1.this_instr[6] I2=$false I3=$false O=$abc$46889$n532
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cpu1.this_instr[5] I1=cpu1.this_instr[4] I2=$abc$46889$n532 I3=$false O=$abc$46889$n533
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.this_instr[4] I1=cpu1.this_instr[5] I2=$abc$46889$n531 I3=$abc$46889$n532 O=$abc$46889$n534
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu1.this_instr[6] I1=cpu1.this_instr[7] I2=$false I3=$false O=$abc$46889$n536
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n539 I1=$abc$46889$n536 I2=$false I3=$false O=$abc$46889$n538
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[5] I1=$abc$46889$n540 I2=$false I3=$false O=$abc$46889$n539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=cpu1.this_instr[4] I2=$false I3=$false O=$abc$46889$n540
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n542 I1=$abc$46889$n543 I2=$abc$46889$n532 I3=$false O=$abc$46889$n541
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=cpu1.this_instr[1] I1=cpu1.this_instr[2] I2=cpu1.this_instr[0] I3=$false O=$abc$46889$n542
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.this_instr[0] I1=cpu1.this_instr[1] I2=cpu1.this_instr[2] I3=$false O=$abc$46889$n543
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=$abc$46889$n536 I2=cpu1.this_instr[5] I3=$false O=$abc$46889$n544
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$46889$n536 I1=$abc$46889$n546 I2=$false I3=$false O=$abc$46889$n545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[4] I1=cpu1.this_instr[5] I2=cpu1.this_instr[3] I3=$false O=$abc$46889$n546
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$46889$n548 I1=$abc$46889$n536 I2=$false I3=$false O=$abc$46889$n547
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[5] I1=$abc$46889$n549 I2=$false I3=$false O=$abc$46889$n548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=cpu1.this_instr[4] I2=$false I3=$false O=$abc$46889$n549
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[4] I2=$false I3=$false O=$abc$46889$n550
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n527 I1=cpu1.state[4] I2=$false I3=$false O=$abc$46889$n551
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$46889$n553 I1=$abc$46889$n520 I2=$false I3=$false O=$abc$46889$n181
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=$abc$46889$n512 I2=cpu1.program_counter[1] I3=$false O=$abc$46889$n553
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.program_counter[1] I1=$abc$46889$n520 I2=cpu1.program_counter[0] I3=$abc$46889$n512 O=$abc$46889$n185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$46889$n181 I1=$abc$46889$n1385 I2=$false I3=$false O=$abc$46889$n189
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$46889$n1420 I1=$abc$46889$n1421 I2=$abc$46889$n557 I3=$false O=$abc$46889$n444
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n558 I1=$abc$46889$n559 I2=$false I3=$false O=$abc$46889$n557
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$46889$n2898 I1=data_type[0] I2=data_type[1] I3=$false O=$abc$46889$n558
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$46889$n1420 I1=$abc$46889$n464 I2=$abc$46889$n463 I3=$abc$46889$n2898 O=$abc$46889$n559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$46889$n559 I1=$abc$46889$n461 I2=$abc$46889$n558 I3=$false O=$abc$46889$n445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=data_type[1] I1=data_type[0] I2=$false I3=$false O=$abc$46889$n461
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$46889$n559 I1=$abc$46889$n461 I2=$abc$46889$n463 I3=$false O=$abc$46889$n447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$46889$n1521_1 I1=cpu1.opcode_alu[8] I2=$abc$46889$n564 I3=$false O=$abc$46889$n764
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$46889$n565 I1=$abc$46889$n531 I2=cpu1.state[4] I3=cpu1.this_instr[3] O=$abc$46889$n564
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu1.this_instr[5] I1=$abc$46889$n527 I2=$abc$46889$n532 I3=$false O=$abc$46889$n565
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$46889$n549 I1=$abc$46889$n567 I2=$abc$46889$n1521_1 I3=cpu1.opcode_alu[2] O=$abc$46889$n775
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$46889$n551 I1=$abc$46889$n536 I2=cpu1.this_instr[5] I3=$false O=$abc$46889$n567
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$46889$n1521_1 I1=cpu1.opcode_alu[1] I2=$abc$46889$n569 I3=$false O=$abc$46889$n786
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=$abc$46889$n531 I2=cpu1.state[4] I3=$abc$46889$n565 O=$abc$46889$n569
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$46889$n540 I1=$abc$46889$n567 I2=$abc$46889$n1521_1 I3=cpu1.opcode_alu[9] O=$abc$46889$n793
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$46889$n572 I1=cpu1.opcode_alu[12] I2=$abc$46889$n1521_1 I3=$false O=$abc$46889$n807
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n533 I1=$abc$46889$n531 I2=cpu1.state[4] I3=cpu1.this_instr[3] O=$abc$46889$n572
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$46889$n547 I1=cpu1.opcode_alu[0] I2=$abc$46889$n1521_1 I3=$false O=$abc$46889$n814
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n529 I1=cpu1.opcode_alu[13] I2=$abc$46889$n1521_1 I3=$false O=$abc$46889$n845
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n580 I1=$abc$46889$n577 I2=$abc$46889$n582 I3=$false O=$abc$46889$n856
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$46889$n578 I1=$abc$46889$n550 I2=$false I3=$false O=$abc$46889$n577
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n548 I1=$abc$46889$n532 I2=$abc$46889$n579 I3=$false O=$abc$46889$n578
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu1.this_instr[0] I1=cpu1.this_instr[2] I2=cpu1.this_instr[1] I3=$false O=$abc$46889$n579
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$46889$n581 I1=cpu1.this_instr[7] I2=cpu1.this_instr[6] I3=$false O=$abc$46889$n580
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu1.this_instr[0] I1=cpu1.this_instr[2] I2=cpu1.this_instr[1] I3=$false O=$abc$46889$n581
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.state[5] I1=cpu1.state[1] I2=rst_cpu I3=$false O=$abc$46889$n582
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$46889$n591 I1=$abc$46889$n584 I2=$abc$46889$n594 I3=$false O=$abc$46889$n859
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=cpu1.this_instr[4] I1=$abc$46889$n530 I2=$abc$46889$n585 I3=$false O=$abc$46889$n584
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.this_instr[6] I1=cpu1.this_instr[7] I2=$abc$46889$n586 I3=$abc$46889$n589 O=$abc$46889$n585
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$46889$n548 I1=$abc$46889$n587 I2=$false I3=$false O=$abc$46889$n586
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$46889$n588 I1=cpu1.this_instr[7] I2=cpu1.this_instr[6] I3=$false O=$abc$46889$n587
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu1.this_instr[2] I1=cpu1.this_instr[0] I2=cpu1.this_instr[1] I3=$false O=$abc$46889$n588
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$46889$n532 I1=$abc$46889$n590 I2=$false I3=$false O=$abc$46889$n589
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[0] I1=cpu1.this_instr[2] I2=cpu1.this_instr[1] I3=$false O=$abc$46889$n590
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$46889$n590 I1=$abc$46889$n592 I2=$abc$46889$n580 I3=$abc$46889$n577 O=$abc$46889$n591
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$46889$n593 I2=cpu1.this_instr[6] I3=$false O=$abc$46889$n592
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$46889$n540 I1=cpu1.this_instr[5] I2=$false I3=$false O=$abc$46889$n593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rst_cpu I1=cpu1.temp_state2 I2=cpu1.state[2] I3=$false O=$abc$46889$n594
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=rst I1=cpu1.data_out I2=$false I3=$false O=$abc$46889$n888
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$2\data_type[2:0][2] I1=$abc$46889$n597 I2=rst I3=cpu1.data_out O=$abc$46889$n891
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$2\data_type[2:0][0] I1=$2\data_type[2:0][1] I2=$false I3=$false O=$abc$46889$n597
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$46889$n1417 I1=$abc$46889$n1523_1 I2=$abc$46889$n599 I3=$false O=$2\data_type[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$46889$n1420 I1=$abc$46889$n1421 I2=$abc$46889$n2895 I3=$abc$46889$n557 O=$abc$46889$n599
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$46889$n1424 I1=$abc$46889$n464 I2=$abc$46889$n558 I3=$abc$46889$n559 O=$abc$46889$n1425
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$abc$46889$n1523_1 I1=$abc$46889$n444 I2=$abc$46889$n445 I3=$false O=$2\data_type[2:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$46889$n1419 I1=$abc$46889$n447 I2=$abc$46889$n599 I3=$abc$46889$n1523_1 O=$2\data_type[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[2] I2=cpu1.temp_state2 I3=$abc$46889$n607 O=$abc$46889$n912
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$46889$n578 I1=$abc$46889$n550 I2=$abc$46889$n584 I3=$abc$46889$n591 O=$abc$46889$n607
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$46889$n609 I1=$abc$46889$n550 I2=$abc$46889$n536 I3=$false O=$abc$46889$n940
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.this_instr[5] I1=cpu1.this_instr[4] I2=cpu1.this_instr[3] I3=$false O=$abc$46889$n609
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$46889$n613 I1=$abc$46889$n529 I2=$abc$46889$n611 I3=$abc$46889$n550 O=$abc$46889$n952
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$46889$n531 I1=$abc$46889$n533 I2=$abc$46889$n612 I3=$abc$46889$n534 O=$abc$46889$n611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=cpu1.this_instr[4] I1=cpu1.this_instr[3] I2=$abc$46889$n536 I3=$false O=$abc$46889$n612
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$46889$n536 I1=$abc$46889$n614 I2=$false I3=$false O=$abc$46889$n613
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=cpu1.this_instr[4] I2=cpu1.this_instr[5] I3=$false O=$abc$46889$n614
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[2] I2=$false I3=$false O=$abc$46889$n962
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cpu1.state[2] I1=cpu1.state[5] I2=rst_cpu I3=$false O=$abc$46889$n964
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$46889$n618 I1=$abc$46889$n620 I2=rst_cpu I3=$false O=$abc$46889$n970
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$46889$n619 I1=cpu1.state[5] I2=$false I3=$false O=$abc$46889$n618
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n530 I1=$abc$46889$n611 I2=$false I3=$false O=$abc$46889$n619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n541 I1=cpu1.state[5] I2=$false I3=$false O=$abc$46889$n620
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[5] I2=cpu1.state[4] I3=$false O=$abc$46889$n974
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=cpu1.state[4] I1=cpu1.program_counter[0] I2=rst_cpu I3=cpu1.state[5] O=$abc$46889$n975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=rst_cpu I1=cpu1.alu1.rst I2=$false I3=$false O=$abc$46889$n977
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[1] I2=$false I3=$false O=$abc$46889$n978
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rst_cpu I1=cpu1.state[1] I2=$false I3=$false O=$abc$46889$n979
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rst_cpu I1=cpu1.alu1.rst I2=$false I3=$false O=$abc$46889$n2948
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.alu1.rst I1=cpu1.input_ready_alu I2=$false I3=$false O=$abc$46889$n982
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cpu1.alu1.rst I1=cpu1.input_ready_alu I2=$false I3=$false O=$abc$46889$n984
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n1521_1 I1=cpu1.opcode_alu[6] I2=$abc$46889$n630 I3=$false O=$abc$46889$n991
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$46889$n551 I1=$abc$46889$n532 I2=$abc$46889$n542 I3=$false O=$abc$46889$n630
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$46889$n632 I1=cpu1.opcode_alu[5] I2=$abc$46889$n1521_1 I3=$false O=$abc$46889$n1002
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n527 I1=$abc$46889$n536 I2=$abc$46889$n633 I3=$false O=$abc$46889$n632
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cpu1.this_instr[4] I1=cpu1.this_instr[3] I2=cpu1.this_instr[5] I3=$false O=$abc$46889$n633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$46889$n545 I1=cpu1.opcode_alu[7] I2=$abc$46889$n1521_1 I3=$false O=$abc$46889$n1200
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n636 I1=cpu1.opcode_alu[4] I2=$abc$46889$n1521_1 I3=$false O=$abc$46889$n1286
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.this_instr[3] I1=$abc$46889$n531 I2=cpu1.state[4] I3=$abc$46889$n533 O=$abc$46889$n636
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$46889$n1521_1 I1=cpu1.opcode_alu[10] I2=$abc$46889$n638 I3=$false O=$abc$46889$n1293
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$46889$n551 I1=$abc$46889$n532 I2=$abc$46889$n543 I3=$false O=$abc$46889$n638
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$46889$n613 I1=cpu1.opcode_alu[3] I2=$abc$46889$n1521_1 I3=$false O=$abc$46889$n1304
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n1388 I1=$abc$46889$n1385 I2=$false I3=$false O=$abc$46889$n1387
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$46889$n196 I1=$abc$46889$n517 I2=$false I3=$false O=$abc$46889$n1388
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=$abc$46889$n515 I2=$abc$46889$n512 I3=$abc$46889$n181 O=$abc$46889$n1389
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$46889$n511 I1=$abc$46889$n553 I2=cpu1.program_counter[2] I3=cpu1.program_counter[3] O=$abc$46889$n1390
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111000000
.gate SB_LUT4 I0=$abc$46889$n557 I1=$abc$46889$n1426 I2=$false I3=$false O=$abc$46889$n1427
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$46889$n2859 I1=$abc$46889$n557 I2=$false I3=$false O=$abc$46889$n1429
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n655 I1=$abc$46889$n647 I2=cpu1.pc_out[0] I3=$abc$46889$n654 O=$0\data_out[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$46889$n648 I1=$abc$46889$n651 I2=$abc$46889$n652 I3=$abc$46889$n653 O=$abc$46889$n647
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu1.opcode[0] I1=cpu1.operand_A_out[0] I2=$abc$46889$n649 I3=$abc$46889$n650 O=$abc$46889$n648
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$2\data_type[2:0][0] I1=$2\data_type[2:0][2] I2=$2\data_type[2:0][1] I3=$false O=$abc$46889$n649
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$2\data_type[2:0][1] I1=$2\data_type[2:0][2] I2=$2\data_type[2:0][0] I3=$false O=$abc$46889$n650
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.operand_B_out[0] I1=$2\data_type[2:0][0] I2=$2\data_type[2:0][2] I3=$2\data_type[2:0][1] O=$abc$46889$n651
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=cpu1.result_out_cpu[0] I1=$2\data_type[2:0][2] I2=$2\data_type[2:0][1] I3=$2\data_type[2:0][0] O=$abc$46889$n652
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111110011
.gate SB_LUT4 I0=cpu1.carry_out_cpu I1=$2\data_type[2:0][0] I2=$2\data_type[2:0][1] I3=$2\data_type[2:0][2] O=$abc$46889$n653
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$2\data_type[2:0][0] I1=$2\data_type[2:0][1] I2=$2\data_type[2:0][2] I3=$false O=$abc$46889$n654
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$2\data_type[2:0][1] I1=$2\data_type[2:0][0] I2=$2\data_type[2:0][2] I3=cpu1.borrow_out_cpu O=$abc$46889$n655
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$46889$n654 I1=cpu1.pc_out[1] I2=$abc$46889$n657 I3=$abc$46889$n660 O=$0\data_out[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[1] I1=$abc$46889$n659 I2=$abc$46889$n658 I3=$abc$46889$n649 O=$abc$46889$n657
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$2\data_type[2:0][2] I1=$abc$46889$n597 I2=$false I3=$false O=$abc$46889$n658
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.opcode[1] I1=cpu1.operand_A_out[1] I2=$abc$46889$n650 I3=$false O=$abc$46889$n659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[1] I1=$2\data_type[2:0][2] I2=$abc$46889$n597 I3=$false O=$abc$46889$n660
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$46889$n654 I1=cpu1.pc_out[2] I2=$abc$46889$n662 I3=$abc$46889$n664 O=$0\data_out[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[2] I1=$abc$46889$n663 I2=$abc$46889$n658 I3=$abc$46889$n649 O=$abc$46889$n662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[2] I1=cpu1.operand_A_out[2] I2=$abc$46889$n650 I3=$false O=$abc$46889$n663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[2] I1=$2\data_type[2:0][2] I2=$abc$46889$n597 I3=$false O=$abc$46889$n664
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$46889$n654 I1=cpu1.pc_out[3] I2=$abc$46889$n666 I3=$abc$46889$n668 O=$0\data_out[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[3] I1=$abc$46889$n667 I2=$abc$46889$n658 I3=$abc$46889$n649 O=$abc$46889$n666
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[3] I1=cpu1.operand_A_out[3] I2=$abc$46889$n650 I3=$false O=$abc$46889$n667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[3] I1=$2\data_type[2:0][2] I2=$abc$46889$n597 I3=$false O=$abc$46889$n668
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$46889$n654 I1=cpu1.pc_out[4] I2=$abc$46889$n670 I3=$abc$46889$n672 O=$0\data_out[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[4] I1=$abc$46889$n671 I2=$abc$46889$n658 I3=$abc$46889$n649 O=$abc$46889$n670
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[4] I1=cpu1.operand_A_out[4] I2=$abc$46889$n650 I3=$false O=$abc$46889$n671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[4] I1=$2\data_type[2:0][2] I2=$abc$46889$n597 I3=$false O=$abc$46889$n672
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$46889$n658 I1=$abc$46889$n674 I2=$abc$46889$n677 I3=$abc$46889$n676 O=$0\data_out[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=cpu1.operand_B_out[5] I1=$abc$46889$n675 I2=$abc$46889$n649 I3=$false O=$abc$46889$n674
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=cpu1.opcode[5] I1=cpu1.operand_A_out[5] I2=$abc$46889$n650 I3=$false O=$abc$46889$n675
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n654 I1=cpu1.pc_out[5] I2=$false I3=$false O=$abc$46889$n676
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.result_out_cpu[5] I1=$2\data_type[2:0][2] I2=$abc$46889$n597 I3=$false O=$abc$46889$n677
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$46889$n654 I1=cpu1.pc_out[6] I2=$abc$46889$n679 I3=$abc$46889$n681 O=$0\data_out[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[6] I1=$abc$46889$n680 I2=$abc$46889$n658 I3=$abc$46889$n649 O=$abc$46889$n679
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[6] I1=cpu1.operand_A_out[6] I2=$abc$46889$n650 I3=$false O=$abc$46889$n680
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[6] I1=$2\data_type[2:0][2] I2=$abc$46889$n597 I3=$false O=$abc$46889$n681
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$46889$n654 I1=cpu1.pc_out[7] I2=$abc$46889$n683 I3=$abc$46889$n685 O=$0\data_out[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=cpu1.operand_B_out[7] I1=$abc$46889$n684 I2=$abc$46889$n658 I3=$abc$46889$n649 O=$abc$46889$n683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode[7] I1=cpu1.operand_A_out[7] I2=$abc$46889$n650 I3=$false O=$abc$46889$n684
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.result_out_cpu[7] I1=$2\data_type[2:0][2] I2=$abc$46889$n597 I3=$false O=$abc$46889$n685
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$46889$n1523 I1=$abc$46889$n687 I2=cpu1.state[5] I3=$false O=$abc$46889$n1524
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=cpu1.operand_A[0] I1=$abc$46889$n688 I2=$abc$46889$n689 I3=$false O=$abc$46889$n687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=cpu1.program_counter[0] I1=$abc$46889$n1571 I2=$abc$46889$n586 I3=$false O=$abc$46889$n688
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n2945 I1=$abc$46889$n2946 I2=$abc$46889$n2947 I3=$abc$46889$n580 O=$abc$46889$n689
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011000000000
.gate SB_LUT4 I0=$abc$46889$n693 I1=$abc$46889$n691 I2=cpu1.program_counter[1] I3=cpu1.state[5] O=$abc$46889$n1527
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=$abc$46889$n586 I1=cpu1.program_counter[1] I2=$abc$46889$n692 I3=$abc$46889$n689 O=$abc$46889$n691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=cpu1.operand_A[0] I1=$abc$46889$n587 I2=$abc$46889$n548 I3=cpu1.operand_A[1] O=$abc$46889$n692
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$46889$n586 I1=cpu1.operand_A[0] I2=$abc$46889$n689 I3=cpu1.operand_A[1] O=$abc$46889$n693
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$46889$n1529 I1=$abc$46889$n695 I2=cpu1.state[5] I3=$false O=$abc$46889$n1530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A[2] I1=$abc$46889$n696 I2=$abc$46889$n689 I3=$false O=$abc$46889$n695
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.program_counter[2] I1=$abc$46889$n1573 I2=$abc$46889$n586 I3=$false O=$abc$46889$n696
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n1532 I1=$abc$46889$n698 I2=cpu1.state[5] I3=$false O=$abc$46889$n1533
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=cpu1.operand_A[3] I1=$abc$46889$n699 I2=$abc$46889$n689 I3=$false O=$abc$46889$n698
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=cpu1.program_counter[3] I1=$abc$46889$n1574 I2=$abc$46889$n586 I3=$false O=$abc$46889$n699
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1535 I1=$abc$46889$n701 I2=cpu1.state[5] I3=$false O=$abc$46889$n1536
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=cpu1.operand_A[4] I1=$abc$46889$n702 I2=$abc$46889$n689 I3=$false O=$abc$46889$n701
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=cpu1.program_counter[4] I1=$abc$46889$n1575 I2=$abc$46889$n586 I3=$false O=$abc$46889$n702
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1538 I1=$abc$46889$n704 I2=cpu1.state[5] I3=$false O=$abc$46889$n1539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A[5] I1=$abc$46889$n705 I2=$abc$46889$n689 I3=$false O=$abc$46889$n704
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.program_counter[5] I1=$abc$46889$n1576 I2=$abc$46889$n586 I3=$false O=$abc$46889$n705
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n1541 I1=$abc$46889$n707 I2=cpu1.state[5] I3=$false O=$abc$46889$n1542
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=cpu1.operand_A[6] I1=$abc$46889$n708 I2=$abc$46889$n689 I3=$false O=$abc$46889$n707
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=cpu1.program_counter[6] I1=$abc$46889$n1577 I2=$abc$46889$n586 I3=$false O=$abc$46889$n708
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1544 I1=$abc$46889$n710 I2=cpu1.state[5] I3=$false O=$abc$46889$n1545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A[7] I1=$abc$46889$n711 I2=$abc$46889$n689 I3=$false O=$abc$46889$n710
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.program_counter[7] I1=$abc$46889$n1578 I2=$abc$46889$n586 I3=$false O=$abc$46889$n711
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n713 I1=cpu1.alu1.carry_out I2=$abc$46889$n618 I3=$abc$46889$n620 O=$abc$46889$n1581
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$abc$46889$n530 I1=cpu1.state[4] I2=cpu1.this_instr[4] I3=cpu1.carry O=$abc$46889$n713
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111110000000
.gate SB_LUT4 I0=$abc$46889$n1525 I1=$abc$46889$n715 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1589
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n590 I1=$abc$46889$n716 I2=$abc$46889$n719 I3=$false O=$abc$46889$n715
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$46889$n725 I1=$abc$46889$n717 I2=$abc$46889$n589 I3=$false O=$abc$46889$n716
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][0] I1=$abc$46889$n718 I2=$abc$46889$n592 I3=$false O=$abc$46889$n717
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][0] I1=$abc$46889$n590 I2=$abc$46889$n719 I3=$false O=$abc$46889$n718
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$46889$n720 I1=$abc$46889$n721 I2=$abc$46889$n723 I3=$abc$46889$n724 O=$abc$46889$n719
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$46889$n588 I1=cpu1.registers[3][0] I2=$false I3=$false O=$abc$46889$n720
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.registers[1][0] I1=$abc$46889$n722 I2=$abc$46889$n581 I3=cpu1.registers[2][0] O=$abc$46889$n721
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.this_instr[2] I1=cpu1.this_instr[1] I2=cpu1.this_instr[0] I3=$false O=$abc$46889$n722
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.registers[4][0] I1=$abc$46889$n543 I2=$abc$46889$n531 I3=cpu1.registers[7][0] O=$abc$46889$n723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[0][0] I1=$abc$46889$n579 I2=$abc$46889$n542 I3=cpu1.registers[5][0] O=$abc$46889$n724
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[6][0] I1=cpu1.operand_A[0] I2=$abc$46889$n593 I3=$false O=$abc$46889$n725
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.registers[0][0] I1=cpu1.operand_A[0] I2=$abc$46889$n548 I3=$false O=$abc$46889$n728
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$46889$n548 I2=cpu1.this_instr[6] I3=$false O=$abc$46889$n730
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$46889$n1531 I1=$abc$46889$n732 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1591
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n590 I1=$abc$46889$n733 I2=$abc$46889$n1529_1 I3=$false O=$abc$46889$n732
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$46889$n742 I1=$abc$46889$n734 I2=$abc$46889$n589 I3=$false O=$abc$46889$n733
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][1] I1=$abc$46889$n735 I2=$abc$46889$n592 I3=$false O=$abc$46889$n734
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][1] I1=$abc$46889$n590 I2=$abc$46889$n1529_1 I3=$false O=$abc$46889$n735
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.registers[0][1] I1=$abc$46889$n579 I2=$abc$46889$n581 I3=cpu1.registers[2][1] O=$abc$46889$n741
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[6][1] I1=cpu1.operand_A[1] I2=$abc$46889$n593 I3=$false O=$abc$46889$n742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.registers[0][1] I1=cpu1.operand_A[1] I2=$abc$46889$n548 I3=$false O=$abc$46889$n745
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n760 I1=$abc$46889$n748 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n590 I1=$abc$46889$n749 I2=$abc$46889$n1536_1 I3=$false O=$abc$46889$n748
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$46889$n759 I1=$abc$46889$n750 I2=$abc$46889$n589 I3=$false O=$abc$46889$n749
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][2] I1=$abc$46889$n751 I2=$abc$46889$n592 I3=$false O=$abc$46889$n750
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][2] I1=$abc$46889$n590 I2=$abc$46889$n1536_1 I3=$false O=$abc$46889$n751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.registers[6][2] I1=cpu1.operand_A[2] I2=$abc$46889$n593 I3=$false O=$abc$46889$n759
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n762 I1=$abc$46889$n761 I2=$abc$46889$n589 I3=$false O=$abc$46889$n760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[0][2] I1=$abc$46889$n751 I2=$abc$46889$n730 I3=$false O=$abc$46889$n761
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[0][2] I1=cpu1.operand_A[2] I2=$abc$46889$n548 I3=$false O=$abc$46889$n762
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n776 I1=$abc$46889$n764_1 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1595
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n765 I1=$abc$46889$n1539_1 I2=$abc$46889$n590 I3=$false O=$abc$46889$n764_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n774 I1=$abc$46889$n766 I2=$abc$46889$n589 I3=$false O=$abc$46889$n765
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][3] I1=$abc$46889$n1539_1 I2=$abc$46889$n592 I3=$false O=$abc$46889$n766
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][3] I1=$abc$46889$n543 I2=$abc$46889$n531 I3=cpu1.registers[7][3] O=$abc$46889$n771
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[0][3] I1=$abc$46889$n579 I2=$abc$46889$n581 I3=cpu1.registers[2][3] O=$abc$46889$n772
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$46889$n590 I1=cpu1.registers[6][3] I2=$false I3=$false O=$abc$46889$n773
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.registers[6][3] I1=cpu1.operand_A[3] I2=$abc$46889$n593 I3=$false O=$abc$46889$n774
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n778 I1=$abc$46889$n777 I2=$abc$46889$n589 I3=$false O=$abc$46889$n776
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[0][3] I1=$abc$46889$n1539_1 I2=$abc$46889$n730 I3=$false O=$abc$46889$n777
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[0][3] I1=cpu1.operand_A[3] I2=$abc$46889$n548 I3=$false O=$abc$46889$n778
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1545_1 I1=$abc$46889$n780 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1597
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n590 I1=$abc$46889$n781 I2=$abc$46889$n1543 I3=$false O=$abc$46889$n780
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$46889$n790 I1=$abc$46889$n782 I2=$abc$46889$n589 I3=$false O=$abc$46889$n781
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][4] I1=$abc$46889$n783 I2=$abc$46889$n592 I3=$false O=$abc$46889$n782
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][4] I1=$abc$46889$n590 I2=$abc$46889$n1543 I3=$false O=$abc$46889$n783
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.registers[2][4] I1=$abc$46889$n581 I2=$abc$46889$n531 I3=cpu1.registers[7][4] O=$abc$46889$n789
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[6][4] I1=cpu1.operand_A[4] I2=$abc$46889$n593 I3=$false O=$abc$46889$n790
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.registers[0][4] I1=cpu1.operand_A[4] I2=$abc$46889$n548 I3=$false O=$abc$46889$n793_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n808 I1=$abc$46889$n796 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1599
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n797 I1=$abc$46889$n1550 I2=$abc$46889$n590 I3=$false O=$abc$46889$n796
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n806 I1=$abc$46889$n798 I2=$abc$46889$n589 I3=$false O=$abc$46889$n797
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][5] I1=$abc$46889$n1550 I2=$abc$46889$n592 I3=$false O=$abc$46889$n798
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[0][5] I1=$abc$46889$n579 I2=$abc$46889$n543 I3=cpu1.registers[4][5] O=$abc$46889$n804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[6][5] I1=cpu1.operand_A[5] I2=$abc$46889$n593 I3=$false O=$abc$46889$n806
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n810 I1=$abc$46889$n809 I2=$abc$46889$n589 I3=$false O=$abc$46889$n808
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[0][5] I1=$abc$46889$n1550 I2=$abc$46889$n730 I3=$false O=$abc$46889$n809
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[0][5] I1=cpu1.operand_A[5] I2=$abc$46889$n548 I3=$false O=$abc$46889$n810
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1556 I1=$abc$46889$n812 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n590 I1=$abc$46889$n813 I2=$abc$46889$n1554 I3=$false O=$abc$46889$n812
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$46889$n822 I1=$abc$46889$n814_1 I2=$abc$46889$n589 I3=$false O=$abc$46889$n813
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][6] I1=$abc$46889$n815 I2=$abc$46889$n592 I3=$false O=$abc$46889$n814_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][6] I1=$abc$46889$n590 I2=$abc$46889$n1554 I3=$false O=$abc$46889$n815
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.registers[3][6] I1=$abc$46889$n588 I2=$abc$46889$n531 I3=cpu1.registers[7][6] O=$abc$46889$n821
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.registers[6][6] I1=cpu1.operand_A[6] I2=$abc$46889$n593 I3=$false O=$abc$46889$n822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.registers[0][6] I1=cpu1.operand_A[6] I2=$abc$46889$n548 I3=$false O=$abc$46889$n825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1563 I1=$abc$46889$n828 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1603
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n590 I1=$abc$46889$n829 I2=$abc$46889$n1561 I3=$false O=$abc$46889$n828
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$46889$n839 I1=$abc$46889$n830 I2=$abc$46889$n589 I3=$false O=$abc$46889$n829
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[6][7] I1=$abc$46889$n831 I2=$abc$46889$n592 I3=$false O=$abc$46889$n830
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[6][7] I1=$abc$46889$n590 I2=$abc$46889$n1561 I3=$false O=$abc$46889$n831
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=cpu1.registers[6][7] I1=cpu1.operand_A[7] I2=$abc$46889$n593 I3=$false O=$abc$46889$n839
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=cpu1.registers[0][7] I1=cpu1.operand_A[7] I2=$abc$46889$n548 I3=$false O=$abc$46889$n842
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1525 I1=$abc$46889$n715 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1661
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$46889$n1531 I1=$abc$46889$n732 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$46889$n760 I1=$abc$46889$n748 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1665
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$46889$n776 I1=$abc$46889$n764_1 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$46889$n1545_1 I1=$abc$46889$n780 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1669
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$46889$n808 I1=$abc$46889$n796 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$46889$n1556 I1=$abc$46889$n812 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1673
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$46889$n1563 I1=$abc$46889$n828 I2=$abc$46889$n544 I3=$false O=$abc$46889$n1675
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$46889$n619 I1=cpu1.state[5] I2=$false I3=$false O=$abc$46889$n857
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.registers[0][0] I1=cpu1.alu1.result_out[0] I2=$abc$46889$n541 I3=$abc$46889$n548 O=$abc$46889$n858
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=cpu1.registers[0][1] I1=cpu1.alu1.result_out[1] I2=$abc$46889$n541 I3=$abc$46889$n548 O=$abc$46889$n866
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=cpu1.registers[0][2] I1=$abc$46889$n871 I2=cpu1.state[4] I3=$abc$46889$n541 O=$abc$46889$n870
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$46889$n761 I1=$abc$46889$n762 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[0][2] I1=$abc$46889$n871 I2=cpu1.state[5] I3=cpu1.state[4] O=$abc$46889$n872
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001010
.gate SB_LUT4 I0=cpu1.registers[0][2] I1=cpu1.alu1.result_out[2] I2=$abc$46889$n541 I3=$abc$46889$n548 O=$abc$46889$n874
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=cpu1.registers[0][3] I1=cpu1.alu1.result_out[3] I2=$abc$46889$n541 I3=$abc$46889$n548 O=$abc$46889$n881
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=cpu1.registers[0][4] I1=cpu1.alu1.result_out[4] I2=$abc$46889$n541 I3=$abc$46889$n548 O=$abc$46889$n889
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=$abc$46889$n618 I2=$abc$46889$n893 I3=$abc$46889$n898 O=$abc$46889$n1709
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$46889$n894 I1=$abc$46889$n897 I2=$abc$46889$n857 I3=$false O=$abc$46889$n893
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$46889$n895 I1=$abc$46889$n808 I2=$abc$46889$n896 I3=$abc$46889$n541 O=$abc$46889$n894
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$46889$n541 I1=$abc$46889$n810 I2=cpu1.state[4] I3=$false O=$abc$46889$n895
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=cpu1.state[4] I1=cpu1.registers[0][5] I2=$false I3=$false O=$abc$46889$n896
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.registers[0][5] I1=cpu1.alu1.result_out[5] I2=$abc$46889$n541 I3=$abc$46889$n548 O=$abc$46889$n897
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$46889$n894 I1=$abc$46889$n895 I2=$abc$46889$n896 I3=cpu1.state[5] O=$abc$46889$n898
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=cpu1.registers[0][6] I1=cpu1.alu1.result_out[6] I2=$abc$46889$n541 I3=$abc$46889$n548 O=$abc$46889$n905
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=$abc$46889$n618 I2=$abc$46889$n909 I3=$abc$46889$n914 O=$abc$46889$n1715
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$46889$n913_1 I1=$abc$46889$n1592 I2=$abc$46889$n541 I3=$abc$46889$n857 O=$abc$46889$n909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=cpu1.registers[0][7] I1=cpu1.alu1.result_out[7] I2=$abc$46889$n548 I3=$false O=$abc$46889$n913_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1592 I1=cpu1.state[5] I2=$false I3=$false O=$abc$46889$n914
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$46889$n918 I1=$abc$46889$n920 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n917
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][0] I1=$abc$46889$n718 I2=$abc$46889$n919 I3=$false O=$abc$46889$n918
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$46889$n546 I2=cpu1.this_instr[6] I3=$false O=$abc$46889$n919
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[1][0] I1=cpu1.operand_A[0] I2=$abc$46889$n546 I3=$false O=$abc$46889$n920
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n925 I1=$abc$46889$n926 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n924
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][1] I1=$abc$46889$n735 I2=$abc$46889$n919 I3=$false O=$abc$46889$n925
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][1] I1=cpu1.operand_A[1] I2=$abc$46889$n546 I3=$false O=$abc$46889$n926
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n931 I1=$abc$46889$n932 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n930
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][2] I1=$abc$46889$n751 I2=$abc$46889$n919 I3=$false O=$abc$46889$n931
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][2] I1=cpu1.operand_A[2] I2=$abc$46889$n546 I3=$false O=$abc$46889$n932
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n937 I1=$abc$46889$n938 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n936
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][3] I1=$abc$46889$n1539_1 I2=$abc$46889$n919 I3=$false O=$abc$46889$n937
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][3] I1=cpu1.operand_A[3] I2=$abc$46889$n546 I3=$false O=$abc$46889$n938
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n943 I1=$abc$46889$n944 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n942
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][4] I1=$abc$46889$n783 I2=$abc$46889$n919 I3=$false O=$abc$46889$n943
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][4] I1=cpu1.operand_A[4] I2=$abc$46889$n546 I3=$false O=$abc$46889$n944
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n951 I1=$abc$46889$n949 I2=$abc$46889$n541 I3=$false O=$abc$46889$n948
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n951 I1=$abc$46889$n950_1 I2=$abc$46889$n589 I3=$false O=$abc$46889$n949
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[1][5] I1=$abc$46889$n1550 I2=$abc$46889$n919 I3=$false O=$abc$46889$n950_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][5] I1=cpu1.operand_A[5] I2=$abc$46889$n546 I3=$false O=$abc$46889$n951
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n956 I1=$abc$46889$n957 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n955
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][6] I1=$abc$46889$n815 I2=$abc$46889$n919 I3=$false O=$abc$46889$n956
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][6] I1=cpu1.operand_A[6] I2=$abc$46889$n546 I3=$false O=$abc$46889$n957
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n962_1 I1=$abc$46889$n963 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n961_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[1][7] I1=$abc$46889$n831 I2=$abc$46889$n919 I3=$false O=$abc$46889$n962_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[1][7] I1=cpu1.operand_A[7] I2=$abc$46889$n546 I3=$false O=$abc$46889$n963
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n968 I1=$abc$46889$n970_1 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n967
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][0] I1=$abc$46889$n718 I2=$abc$46889$n969 I3=$false O=$abc$46889$n968
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$46889$n539 I2=cpu1.this_instr[6] I3=$false O=$abc$46889$n969
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[2][0] I1=cpu1.operand_A[0] I2=$abc$46889$n539 I3=$false O=$abc$46889$n970_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n975_1 I1=$abc$46889$n976_1 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n974_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][1] I1=$abc$46889$n735 I2=$abc$46889$n969 I3=$false O=$abc$46889$n975_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][1] I1=cpu1.operand_A[1] I2=$abc$46889$n539 I3=$false O=$abc$46889$n976_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n981_1 I1=$abc$46889$n982_1 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n980_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][2] I1=$abc$46889$n751 I2=$abc$46889$n969 I3=$false O=$abc$46889$n981_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][2] I1=cpu1.operand_A[2] I2=$abc$46889$n539 I3=$false O=$abc$46889$n982_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n989 I1=$abc$46889$n987 I2=$abc$46889$n541 I3=$false O=$abc$46889$n986
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n989 I1=$abc$46889$n988 I2=$abc$46889$n589 I3=$false O=$abc$46889$n987
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[2][3] I1=$abc$46889$n1539_1 I2=$abc$46889$n969 I3=$false O=$abc$46889$n988
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][3] I1=cpu1.operand_A[3] I2=$abc$46889$n539 I3=$false O=$abc$46889$n989
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n994 I1=$abc$46889$n995 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n993
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][4] I1=$abc$46889$n783 I2=$abc$46889$n969 I3=$false O=$abc$46889$n994
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][4] I1=cpu1.operand_A[4] I2=$abc$46889$n539 I3=$false O=$abc$46889$n995
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1000 I1=$abc$46889$n1001 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][5] I1=$abc$46889$n1550 I2=$abc$46889$n969 I3=$false O=$abc$46889$n1000
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][5] I1=cpu1.operand_A[5] I2=$abc$46889$n539 I3=$false O=$abc$46889$n1001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1006 I1=$abc$46889$n1007 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1005
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][6] I1=$abc$46889$n815 I2=$abc$46889$n969 I3=$false O=$abc$46889$n1006
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][6] I1=cpu1.operand_A[6] I2=$abc$46889$n539 I3=$false O=$abc$46889$n1007
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1012 I1=$abc$46889$n1013 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1011
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[2][7] I1=$abc$46889$n831 I2=$abc$46889$n969 I3=$false O=$abc$46889$n1012
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[2][7] I1=cpu1.operand_A[7] I2=$abc$46889$n539 I3=$false O=$abc$46889$n1013
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1018 I1=$abc$46889$n1020 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1017
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][0] I1=$abc$46889$n718 I2=$abc$46889$n1019 I3=$false O=$abc$46889$n1018
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$46889$n609 I2=cpu1.this_instr[6] I3=$false O=$abc$46889$n1019
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[3][0] I1=cpu1.operand_A[0] I2=$abc$46889$n609 I3=$false O=$abc$46889$n1020
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1025 I1=$abc$46889$n1026 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1024
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][1] I1=$abc$46889$n735 I2=$abc$46889$n1019 I3=$false O=$abc$46889$n1025
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][1] I1=cpu1.operand_A[1] I2=$abc$46889$n609 I3=$false O=$abc$46889$n1026
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1031 I1=$abc$46889$n1032 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1030
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][2] I1=$abc$46889$n751 I2=$abc$46889$n1019 I3=$false O=$abc$46889$n1031
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][2] I1=cpu1.operand_A[2] I2=$abc$46889$n609 I3=$false O=$abc$46889$n1032
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1039 I1=$abc$46889$n1037 I2=$abc$46889$n541 I3=$false O=$abc$46889$n1036
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n1039 I1=$abc$46889$n1038 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1037
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[3][3] I1=$abc$46889$n1539_1 I2=$abc$46889$n1019 I3=$false O=$abc$46889$n1038
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][3] I1=cpu1.operand_A[3] I2=$abc$46889$n609 I3=$false O=$abc$46889$n1039
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1044 I1=$abc$46889$n1045 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1043
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][4] I1=$abc$46889$n783 I2=$abc$46889$n1019 I3=$false O=$abc$46889$n1044
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][4] I1=cpu1.operand_A[4] I2=$abc$46889$n609 I3=$false O=$abc$46889$n1045
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1050 I1=$abc$46889$n1051 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1049
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][5] I1=$abc$46889$n1550 I2=$abc$46889$n1019 I3=$false O=$abc$46889$n1050
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][5] I1=cpu1.operand_A[5] I2=$abc$46889$n609 I3=$false O=$abc$46889$n1051
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1056 I1=$abc$46889$n1057 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1055
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][6] I1=$abc$46889$n815 I2=$abc$46889$n1019 I3=$false O=$abc$46889$n1056
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][6] I1=cpu1.operand_A[6] I2=$abc$46889$n609 I3=$false O=$abc$46889$n1057
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1062 I1=$abc$46889$n1063 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1061
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[3][7] I1=$abc$46889$n831 I2=$abc$46889$n1019 I3=$false O=$abc$46889$n1062
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[3][7] I1=cpu1.operand_A[7] I2=$abc$46889$n609 I3=$false O=$abc$46889$n1063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1068 I1=$abc$46889$n1071 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1067
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][0] I1=$abc$46889$n718 I2=$abc$46889$n1069 I3=$false O=$abc$46889$n1068
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$46889$n1070 I2=cpu1.this_instr[6] I3=$false O=$abc$46889$n1069
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$46889$n549 I1=cpu1.this_instr[5] I2=$false I3=$false O=$abc$46889$n1070
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.registers[4][0] I1=cpu1.operand_A[0] I2=$abc$46889$n1070 I3=$false O=$abc$46889$n1071
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1076 I1=$abc$46889$n1077 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1075
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][1] I1=$abc$46889$n735 I2=$abc$46889$n1069 I3=$false O=$abc$46889$n1076
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][1] I1=cpu1.operand_A[1] I2=$abc$46889$n1070 I3=$false O=$abc$46889$n1077
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1082 I1=$abc$46889$n1083 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1081
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][2] I1=$abc$46889$n751 I2=$abc$46889$n1069 I3=$false O=$abc$46889$n1082
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][2] I1=cpu1.operand_A[2] I2=$abc$46889$n1070 I3=$false O=$abc$46889$n1083
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1088 I1=$abc$46889$n1089 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1087
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][3] I1=$abc$46889$n1539_1 I2=$abc$46889$n1069 I3=$false O=$abc$46889$n1088
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][3] I1=cpu1.operand_A[3] I2=$abc$46889$n1070 I3=$false O=$abc$46889$n1089
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1094 I1=$abc$46889$n1095 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1093
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][4] I1=$abc$46889$n783 I2=$abc$46889$n1069 I3=$false O=$abc$46889$n1094
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][4] I1=cpu1.operand_A[4] I2=$abc$46889$n1070 I3=$false O=$abc$46889$n1095
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1100 I1=$abc$46889$n1101 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][5] I1=$abc$46889$n1550 I2=$abc$46889$n1069 I3=$false O=$abc$46889$n1100
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][5] I1=cpu1.operand_A[5] I2=$abc$46889$n1070 I3=$false O=$abc$46889$n1101
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1106 I1=$abc$46889$n1107 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1105
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][6] I1=$abc$46889$n815 I2=$abc$46889$n1069 I3=$false O=$abc$46889$n1106
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][6] I1=cpu1.operand_A[6] I2=$abc$46889$n1070 I3=$false O=$abc$46889$n1107
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1112 I1=$abc$46889$n1113 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1111
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[4][7] I1=$abc$46889$n831 I2=$abc$46889$n1069 I3=$false O=$abc$46889$n1112
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[4][7] I1=cpu1.operand_A[7] I2=$abc$46889$n1070 I3=$false O=$abc$46889$n1113
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1118 I1=$abc$46889$n1120 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1117
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][0] I1=$abc$46889$n718 I2=$abc$46889$n1119 I3=$false O=$abc$46889$n1118
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$46889$n633 I2=cpu1.this_instr[6] I3=$false O=$abc$46889$n1119
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[5][0] I1=cpu1.operand_A[0] I2=$abc$46889$n633 I3=$false O=$abc$46889$n1120
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1125 I1=$abc$46889$n1126 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1124
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][1] I1=$abc$46889$n735 I2=$abc$46889$n1119 I3=$false O=$abc$46889$n1125
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][1] I1=cpu1.operand_A[1] I2=$abc$46889$n633 I3=$false O=$abc$46889$n1126
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1131 I1=$abc$46889$n1132 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1130
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][2] I1=$abc$46889$n751 I2=$abc$46889$n1119 I3=$false O=$abc$46889$n1131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][2] I1=cpu1.operand_A[2] I2=$abc$46889$n633 I3=$false O=$abc$46889$n1132
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1137 I1=$abc$46889$n1138 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1136_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][3] I1=$abc$46889$n1539_1 I2=$abc$46889$n1119 I3=$false O=$abc$46889$n1137
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][3] I1=cpu1.operand_A[3] I2=$abc$46889$n633 I3=$false O=$abc$46889$n1138
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1143 I1=$abc$46889$n1144 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1142
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][4] I1=$abc$46889$n783 I2=$abc$46889$n1119 I3=$false O=$abc$46889$n1143
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][4] I1=cpu1.operand_A[4] I2=$abc$46889$n633 I3=$false O=$abc$46889$n1144
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1151 I1=$abc$46889$n1149 I2=$abc$46889$n541 I3=$false O=$abc$46889$n1148
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n1151 I1=$abc$46889$n1150 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1149
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[5][5] I1=$abc$46889$n1550 I2=$abc$46889$n1119 I3=$false O=$abc$46889$n1150
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][5] I1=cpu1.operand_A[5] I2=$abc$46889$n633 I3=$false O=$abc$46889$n1151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1156 I1=$abc$46889$n1157 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1155
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][6] I1=$abc$46889$n815 I2=$abc$46889$n1119 I3=$false O=$abc$46889$n1156
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][6] I1=cpu1.operand_A[6] I2=$abc$46889$n633 I3=$false O=$abc$46889$n1157
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1162 I1=$abc$46889$n1163 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1161
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[5][7] I1=$abc$46889$n831 I2=$abc$46889$n1119 I3=$false O=$abc$46889$n1162
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[5][7] I1=cpu1.operand_A[7] I2=$abc$46889$n633 I3=$false O=$abc$46889$n1163
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n725 I1=$abc$46889$n716 I2=$abc$46889$n541 I3=cpu1.state[4] O=$abc$46889$n1166
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$46889$n742 I1=$abc$46889$n733 I2=$abc$46889$n541 I3=cpu1.state[4] O=$abc$46889$n1170
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$46889$n759 I1=$abc$46889$n749 I2=$abc$46889$n541 I3=cpu1.state[4] O=$abc$46889$n1174
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$46889$n774 I1=$abc$46889$n765 I2=$abc$46889$n541 I3=cpu1.state[4] O=$abc$46889$n1178_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$46889$n790 I1=$abc$46889$n781 I2=$abc$46889$n541 I3=cpu1.state[4] O=$abc$46889$n1182
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$46889$n806 I1=$abc$46889$n797 I2=$abc$46889$n541 I3=cpu1.state[4] O=$abc$46889$n1186
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$46889$n822 I1=$abc$46889$n813 I2=$abc$46889$n541 I3=cpu1.state[4] O=$abc$46889$n1190
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$46889$n839 I1=$abc$46889$n829 I2=$abc$46889$n541 I3=cpu1.state[4] O=$abc$46889$n1194
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$46889$n1200_1 I1=$abc$46889$n1202 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1199
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][0] I1=$abc$46889$n718 I2=$abc$46889$n1201 I3=$false O=$abc$46889$n1200_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.this_instr[7] I1=$abc$46889$n614 I2=cpu1.this_instr[6] I3=$false O=$abc$46889$n1201
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.registers[7][0] I1=cpu1.operand_A[0] I2=$abc$46889$n614 I3=$false O=$abc$46889$n1202
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1207 I1=$abc$46889$n1208 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1206
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][1] I1=$abc$46889$n735 I2=$abc$46889$n1201 I3=$false O=$abc$46889$n1207
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][1] I1=cpu1.operand_A[1] I2=$abc$46889$n614 I3=$false O=$abc$46889$n1208
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1213 I1=$abc$46889$n1214 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1212
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][2] I1=$abc$46889$n751 I2=$abc$46889$n1201 I3=$false O=$abc$46889$n1213
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][2] I1=cpu1.operand_A[2] I2=$abc$46889$n614 I3=$false O=$abc$46889$n1214
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1219_1 I1=$abc$46889$n1220 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1218
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][3] I1=$abc$46889$n1539_1 I2=$abc$46889$n1201 I3=$false O=$abc$46889$n1219_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][3] I1=cpu1.operand_A[3] I2=$abc$46889$n614 I3=$false O=$abc$46889$n1220
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1225 I1=$abc$46889$n1226_1 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1224
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][4] I1=$abc$46889$n783 I2=$abc$46889$n1201 I3=$false O=$abc$46889$n1225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][4] I1=cpu1.operand_A[4] I2=$abc$46889$n614 I3=$false O=$abc$46889$n1226_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1233 I1=$abc$46889$n1231 I2=$abc$46889$n541 I3=$false O=$abc$46889$n1230
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n1233 I1=$abc$46889$n1232 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1231
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.registers[7][5] I1=$abc$46889$n1550 I2=$abc$46889$n1201 I3=$false O=$abc$46889$n1232
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][5] I1=cpu1.operand_A[5] I2=$abc$46889$n614 I3=$false O=$abc$46889$n1233
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1238 I1=$abc$46889$n1239 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1237
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][6] I1=$abc$46889$n815 I2=$abc$46889$n1201 I3=$false O=$abc$46889$n1238
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][6] I1=cpu1.operand_A[6] I2=$abc$46889$n614 I3=$false O=$abc$46889$n1239
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1244 I1=$abc$46889$n1245 I2=$abc$46889$n589 I3=$abc$46889$n541 O=$abc$46889$n1243
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011001100
.gate SB_LUT4 I0=cpu1.registers[7][7] I1=$abc$46889$n831 I2=$abc$46889$n1201 I3=$false O=$abc$46889$n1244
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=cpu1.registers[7][7] I1=cpu1.operand_A[7] I2=$abc$46889$n614 I3=$false O=$abc$46889$n1245
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n1254 I1=cpu1.opcode_alu[6] I2=$abc$46889$n1248_1 I3=$false O=$abc$46889$n2583
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=cpu1.opcode_alu[3] I1=$abc$46889$n1253 I2=$abc$46889$n1252 I3=$abc$46889$n1249 O=$abc$46889$n1248_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$46889$n1251 I1=cpu1.opcode_alu[0] I2=$abc$46889$n1250 I3=cpu1.opcode_alu[11] O=$abc$46889$n1249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$46889$n1335 I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=$false O=$abc$46889$n1250
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$46889$n1353 I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=$false O=$abc$46889$n1251
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$46889$n1348 I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=cpu1.opcode_alu[7] O=$abc$46889$n1252
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$46889$n1340 I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=$false O=$abc$46889$n1253
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$46889$n1255 I1=$abc$46889$n1256 I2=$false I3=$false O=$abc$46889$n1254
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.operand_A_alu[4] I2=cpu1.operand_A_alu[5] I3=cpu1.operand_A_alu[6] O=$abc$46889$n1255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.operand_A_alu[1] I2=cpu1.operand_A_alu[2] I3=cpu1.operand_A_alu[7] O=$abc$46889$n1256
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=$abc$46889$n1258 I2=cpu1.opcode_alu[12] I3=$false O=$abc$46889$n2597
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1259 I1=$abc$46889$n1263 I2=cpu1.operand_A_alu[7] I3=cpu1.opcode_alu[4] O=$abc$46889$n1258
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$46889$n1260 I1=cpu1.opcode_alu[10] I2=$false I3=$false O=$abc$46889$n1259
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$46889$n1261 I1=$abc$46889$n1262 I2=$false I3=$false O=$abc$46889$n1260
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.operand_A_alu[4] I2=cpu1.operand_A_alu[5] I3=cpu1.operand_A_alu[6] O=$abc$46889$n1261
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_A_alu[0] I2=cpu1.operand_A_alu[1] I3=cpu1.operand_A_alu[2] O=$abc$46889$n1262
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu1.opcode_alu[11] I1=$abc$46889$n1267 I2=$abc$46889$n1268 I3=$abc$46889$n1264 O=$abc$46889$n1263
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$46889$n1266 I1=cpu1.opcode_alu[0] I2=$abc$46889$n1265 I3=cpu1.opcode_alu[3] O=$abc$46889$n1264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=$abc$46889$n1340 I2=cpu1.operand_B_alu[7] I3=$false O=$abc$46889$n1265
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$abc$46889$n1353 I3=$false O=$abc$46889$n1266
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=$abc$46889$n1335 I2=cpu1.operand_B_alu[7] I3=$false O=$abc$46889$n1267
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$abc$46889$n1348 I3=cpu1.opcode_alu[7] O=$abc$46889$n1268
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$46889$n1273 I1=cpu1.opcode_alu[10] I2=$abc$46889$n1285 I3=$abc$46889$n1287 O=$abc$46889$n1272
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$46889$n1281 I1=$abc$46889$n1274 I2=cpu1.opcode_alu[11] I3=$abc$46889$n1283 O=$abc$46889$n1273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$46889$n1275 I1=$abc$46889$n1276 I2=$abc$46889$n1277 I3=cpu1.opcode_alu[3] O=$abc$46889$n1274
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$46889$n2659 I1=$abc$46889$n2660 I2=$abc$46889$n1251 I3=$abc$46889$n1266 O=$abc$46889$n1275
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$46889$n2658 I1=$abc$46889$n1251 I2=cpu1.opcode_alu[7] I3=cpu1.opcode_alu[0] O=$abc$46889$n1276
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$46889$n1278 I1=$abc$46889$n1279 I2=$abc$46889$n1280 I3=cpu1.opcode_alu[7] O=$abc$46889$n1277
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$46889$n2654 I1=cpu1.operand_B_alu[7] I2=cpu1.operand_A_alu[7] I3=$abc$46889$n1348 O=$abc$46889$n1278
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101010000010101
.gate SB_LUT4 I0=$abc$46889$n1348 I1=$abc$46889$n2653 I2=cpu1.operand_A_alu[7] I3=cpu1.operand_B_alu[7] O=$abc$46889$n1279
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$abc$46889$n2655 I3=$abc$46889$n1348 O=$abc$46889$n1280
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$46889$n2647 I1=$abc$46889$n1253 I2=$abc$46889$n1282 I3=cpu1.opcode_alu[3] O=$abc$46889$n1281
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$46889$n2648 I1=$abc$46889$n2649 I2=$abc$46889$n1253 I3=$abc$46889$n1265 O=$abc$46889$n1282
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$46889$n2641 I1=$abc$46889$n1284 I2=$abc$46889$n1250 I3=cpu1.opcode_alu[11] O=$abc$46889$n1283
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$abc$46889$n2642 I1=$abc$46889$n2643 I2=$abc$46889$n1267 I3=$false O=$abc$46889$n1284
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$46889$n2637 I1=$abc$46889$n1286_1 I2=cpu1.opcode_alu[6] I3=$false O=$abc$46889$n1285
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$46889$n1260 I1=cpu1.opcode_alu[10] I2=$false I3=$false O=$abc$46889$n1286_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n2634 I1=$abc$46889$n1288 I2=cpu1.opcode_alu[2] I3=$false O=$abc$46889$n1287
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$46889$n1254 I1=cpu1.opcode_alu[6] I2=$false I3=$false O=$abc$46889$n1288
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cpu1.opcode_alu[5] I1=cpu1.operand_A_alu[0] I2=cpu1.operand_B_alu[0] I3=cpu1.opcode_alu[13] O=$abc$46889$n1291
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.opcode_alu[13] I2=$false I3=$false O=$abc$46889$n1292
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cpu1.opcode_alu[4] I1=cpu1.carry I2=cpu1.opcode_alu[12] I3=$false O=$abc$46889$n1296
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$46889$n2674 I1=$abc$46889$n1288 I2=cpu1.opcode_alu[2] I3=$false O=$abc$46889$n1302
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.opcode_alu[11] I1=$abc$46889$n1304_1 I2=$abc$46889$n1308_1 I3=$abc$46889$n1307 O=$abc$46889$n1303
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$46889$n1305_1 I1=cpu1.opcode_alu[7] I2=$abc$46889$n1306_1 I3=cpu1.opcode_alu[3] O=$abc$46889$n1304_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=cpu1.operand_B_alu[7] I1=cpu1.operand_A_alu[7] I2=$abc$46889$n1353 I3=cpu1.opcode_alu[0] O=$abc$46889$n1305_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$abc$46889$n1348 I3=cpu1.opcode_alu[7] O=$abc$46889$n1306_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100011101110
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$abc$46889$n1335 I3=cpu1.opcode_alu[11] O=$abc$46889$n1307
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001000000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=$abc$46889$n1340 I2=cpu1.operand_B_alu[7] I3=cpu1.opcode_alu[3] O=$abc$46889$n1308_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000100000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[7] I1=cpu1.operand_B_alu[7] I2=$false I3=$false O=$abc$46889$n2931
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[13] I1=cpu1.operand_A_alu[7] I2=cpu1.opcode_alu[1] I3=$false O=$abc$46889$n1313
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[6] I2=cpu1.opcode_alu[8] I3=$false O=$abc$46889$n1314_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[0] I2=cpu1.opcode_alu[4] I3=$false O=$abc$46889$n1316
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$46889$n1334 I1=$abc$46889$n1319 I2=cpu1.operand_A_alu[2] I3=cpu1.opcode_alu[12] O=$abc$46889$n2690
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=cpu1.operand_A_alu[2] I1=$abc$46889$n1719_1 I2=cpu1.opcode_alu[4] I3=cpu1.opcode_alu[8] O=$abc$46889$n1319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$46889$n2816 I1=cpu1.opcode_alu[3] I2=cpu1.opcode_alu[11] I3=$false O=$abc$46889$n1327
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$46889$n2804 I1=cpu1.opcode_alu[11] I2=cpu1.opcode_alu[10] I3=$false O=$abc$46889$n1328
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.operand_A_alu[1] I2=$false I3=$false O=$abc$46889$n1329
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$46889$n1334
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n1350 I1=$abc$46889$n1336 I2=cpu1.operand_A_alu[3] I3=cpu1.opcode_alu[12] O=$abc$46889$n2692
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$46889$n1337 I1=$abc$46889$n1347 I2=$abc$46889$n1348_1 I3=$abc$46889$n1349 O=$abc$46889$n1336
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$46889$n2921 I1=$abc$46889$n1724 I2=cpu1.opcode_alu[13] I3=cpu1.opcode_alu[5] O=$abc$46889$n1337
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$46889$n2798 I1=$abc$46889$n1286_1 I2=cpu1.opcode_alu[6] I3=$abc$46889$n1340_1 O=$abc$46889$n1339
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$46889$n2806 I1=cpu1.opcode_alu[11] I2=cpu1.opcode_alu[10] I3=$abc$46889$n1341 O=$abc$46889$n1340_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$46889$n2818 I1=$abc$46889$n1342 I2=cpu1.opcode_alu[11] I3=cpu1.opcode_alu[3] O=$abc$46889$n1341
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$46889$n2840 I2=$abc$46889$n2830 I3=cpu1.opcode_alu[7] O=$abc$46889$n1342
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$46889$n2780 I1=$abc$46889$n1288 I2=cpu1.opcode_alu[2] I3=$false O=$abc$46889$n1343_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.operand_A_alu[2] I1=cpu1.operand_B_alu[2] I2=$false I3=$false O=$abc$46889$n2921
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[13] I1=cpu1.operand_A_alu[2] I2=cpu1.opcode_alu[1] I3=$false O=$abc$46889$n1347
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[1] I2=cpu1.opcode_alu[8] I3=$false O=$abc$46889$n1348_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[3] I2=cpu1.opcode_alu[4] I3=$false O=$abc$46889$n1349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[1] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$46889$n1350
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n1366 I1=$abc$46889$n1352 I2=cpu1.operand_A_alu[4] I3=cpu1.opcode_alu[12] O=$abc$46889$n2694
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$46889$n1353_1 I1=$abc$46889$n1363 I2=$abc$46889$n1364 I3=$abc$46889$n1365 O=$abc$46889$n1352
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$46889$n2923 I1=$abc$46889$n1726 I2=cpu1.opcode_alu[13] I3=cpu1.opcode_alu[5] O=$abc$46889$n1353_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$46889$n2799 I1=$abc$46889$n1286_1 I2=cpu1.opcode_alu[6] I3=$abc$46889$n1356 O=$abc$46889$n1355
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$46889$n2808 I1=cpu1.opcode_alu[11] I2=cpu1.opcode_alu[10] I3=$abc$46889$n1357 O=$abc$46889$n1356
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$46889$n2820 I1=$abc$46889$n1358 I2=cpu1.opcode_alu[11] I3=cpu1.opcode_alu[3] O=$abc$46889$n1357
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$46889$n2841 I2=$abc$46889$n2832 I3=cpu1.opcode_alu[7] O=$abc$46889$n1358
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$46889$n2781 I1=$abc$46889$n1288 I2=cpu1.opcode_alu[2] I3=$false O=$abc$46889$n1359
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.operand_B_alu[3] I2=$false I3=$false O=$abc$46889$n2923
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[13] I1=cpu1.operand_A_alu[3] I2=cpu1.opcode_alu[1] I3=$false O=$abc$46889$n1363
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[2] I2=cpu1.opcode_alu[8] I3=$false O=$abc$46889$n1364
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[4] I2=cpu1.opcode_alu[4] I3=$false O=$abc$46889$n1365
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[2] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$46889$n1366
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n1382 I1=$abc$46889$n1368 I2=cpu1.operand_A_alu[5] I3=cpu1.opcode_alu[12] O=$abc$46889$n2696
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$46889$n1369_1 I1=$abc$46889$n1379_1 I2=$abc$46889$n1380 I3=$abc$46889$n1381_1 O=$abc$46889$n1368
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$46889$n2925 I1=$abc$46889$n1728 I2=cpu1.opcode_alu[13] I3=cpu1.opcode_alu[5] O=$abc$46889$n1369_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$46889$n2800 I1=$abc$46889$n1286_1 I2=cpu1.opcode_alu[6] I3=$abc$46889$n1372 O=$abc$46889$n1371_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$46889$n2810 I1=cpu1.opcode_alu[11] I2=cpu1.opcode_alu[10] I3=$abc$46889$n1373_1 O=$abc$46889$n1372
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$46889$n2822 I1=$abc$46889$n1374 I2=cpu1.opcode_alu[11] I3=cpu1.opcode_alu[3] O=$abc$46889$n1373_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$46889$n2842 I2=$abc$46889$n2834 I3=cpu1.opcode_alu[7] O=$abc$46889$n1374
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$46889$n2782 I1=$abc$46889$n1288 I2=cpu1.opcode_alu[2] I3=$false O=$abc$46889$n1375_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.operand_A_alu[4] I1=cpu1.operand_B_alu[4] I2=$false I3=$false O=$abc$46889$n2925
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[13] I1=cpu1.operand_A_alu[4] I2=cpu1.opcode_alu[1] I3=$false O=$abc$46889$n1379_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[3] I2=cpu1.opcode_alu[8] I3=$false O=$abc$46889$n1380
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[5] I2=cpu1.opcode_alu[4] I3=$false O=$abc$46889$n1381_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$46889$n1382
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n1398 I1=$abc$46889$n1384 I2=cpu1.operand_A_alu[6] I3=cpu1.opcode_alu[12] O=$abc$46889$n2698
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$46889$n1385_1 I1=$abc$46889$n1395 I2=$abc$46889$n1396 I3=$abc$46889$n1397 O=$abc$46889$n1384
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$46889$n2927 I1=$abc$46889$n1730 I2=cpu1.opcode_alu[13] I3=cpu1.opcode_alu[5] O=$abc$46889$n1385_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$46889$n2801 I1=$abc$46889$n1286_1 I2=cpu1.opcode_alu[6] I3=$abc$46889$n1388_1 O=$abc$46889$n1387_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$46889$n2812 I1=cpu1.opcode_alu[11] I2=cpu1.opcode_alu[10] I3=$abc$46889$n1389_1 O=$abc$46889$n1388_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$46889$n2824 I1=$abc$46889$n1390_1 I2=cpu1.opcode_alu[11] I3=cpu1.opcode_alu[3] O=$abc$46889$n1389_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$46889$n2843 I2=$abc$46889$n2836 I3=cpu1.opcode_alu[7] O=$abc$46889$n1390_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$46889$n2783 I1=$abc$46889$n1288 I2=cpu1.opcode_alu[2] I3=$false O=$abc$46889$n1391_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.operand_A_alu[5] I1=cpu1.operand_B_alu[5] I2=$false I3=$false O=$abc$46889$n2927
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[13] I1=cpu1.operand_A_alu[5] I2=cpu1.opcode_alu[1] I3=$false O=$abc$46889$n1395
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[4] I2=cpu1.opcode_alu[8] I3=$false O=$abc$46889$n1396
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[6] I2=cpu1.opcode_alu[4] I3=$false O=$abc$46889$n1397
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[4] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$46889$n1398
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n1414 I1=$abc$46889$n1400 I2=cpu1.operand_A_alu[7] I3=cpu1.opcode_alu[12] O=$abc$46889$n2700
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$46889$n1401 I1=$abc$46889$n1411 I2=$abc$46889$n1412 I3=$abc$46889$n1413 O=$abc$46889$n1400
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$46889$n2929 I1=$abc$46889$n1732 I2=cpu1.opcode_alu[13] I3=cpu1.opcode_alu[5] O=$abc$46889$n1401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$46889$n2802 I1=$abc$46889$n1286_1 I2=cpu1.opcode_alu[6] I3=$abc$46889$n1404 O=$abc$46889$n1403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$46889$n2814 I1=cpu1.opcode_alu[11] I2=cpu1.opcode_alu[10] I3=$abc$46889$n1405 O=$abc$46889$n1404
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$46889$n2826 I1=$abc$46889$n1406 I2=cpu1.opcode_alu[11] I3=cpu1.opcode_alu[3] O=$abc$46889$n1405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$46889$n2844 I2=$abc$46889$n2838 I3=cpu1.opcode_alu[7] O=$abc$46889$n1406
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$46889$n2784 I1=$abc$46889$n1288 I2=cpu1.opcode_alu[2] I3=$false O=$abc$46889$n1407
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=cpu1.operand_A_alu[6] I1=cpu1.operand_B_alu[6] I2=$false I3=$false O=$abc$46889$n2929
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=cpu1.opcode_alu[13] I1=cpu1.operand_A_alu[6] I2=cpu1.opcode_alu[1] I3=$false O=$abc$46889$n1411
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=cpu1.operand_A_alu[5] I2=cpu1.opcode_alu[8] I3=$false O=$abc$46889$n1412
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[7] I2=cpu1.opcode_alu[4] I3=$false O=$abc$46889$n1413
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cpu1.operand_A_alu[5] I1=cpu1.opcode_alu[4] I2=$false I3=$false O=$abc$46889$n1414
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n1416 I1=$abc$46889$n1419_1 I2=$abc$46889$n1421_1 I3=$abc$46889$n1424_1 O=$abc$46889$n2872
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$46889$n1418 I1=$abc$46889$n609 I2=$abc$46889$n1417_1 I3=$abc$46889$n539 O=$abc$46889$n1416
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n970_1 I1=$abc$46889$n968 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1417_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1020 I1=$abc$46889$n1018 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1420_1 I1=$abc$46889$n546 I2=$abc$46889$n716 I3=$abc$46889$n593 O=$abc$46889$n1419_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n920 I1=$abc$46889$n918 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1420_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1423 I1=$abc$46889$n614 I2=$abc$46889$n1422 I3=$abc$46889$n633 O=$abc$46889$n1421_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1120 I1=$abc$46889$n1118 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1422
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1202 I1=$abc$46889$n1200_1 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1525 I1=$abc$46889$n548 I2=$abc$46889$n1425_1 I3=$abc$46889$n1070 O=$abc$46889$n1424_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1071 I1=$abc$46889$n1068 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1425_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1427_1 I1=$abc$46889$n1430 I2=$abc$46889$n1433 I3=$abc$46889$n1435_1 O=$abc$46889$n2873
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$46889$n1429_1 I1=$abc$46889$n1070 I2=$abc$46889$n1428 I3=$abc$46889$n609 O=$abc$46889$n1427_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1026 I1=$abc$46889$n1025 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1428
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1077 I1=$abc$46889$n1076 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1429_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1432_1 I1=$abc$46889$n614 I2=$abc$46889$n1431_1 I3=$abc$46889$n546 O=$abc$46889$n1430
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n926 I1=$abc$46889$n925 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1431_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1208 I1=$abc$46889$n1207 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1432_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1531 I1=$abc$46889$n548 I2=$abc$46889$n1434_1 I3=$abc$46889$n539 O=$abc$46889$n1433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n976_1 I1=$abc$46889$n975_1 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1434_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1436 I1=$abc$46889$n633 I2=$abc$46889$n733 I3=$abc$46889$n593 O=$abc$46889$n1435_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1126 I1=$abc$46889$n1125 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1436
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n548 I1=$abc$46889$n760 I2=$abc$46889$n1442 I3=$abc$46889$n1441_1 O=$abc$46889$n1440_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$46889$n1132 I1=$abc$46889$n1131 I2=$abc$46889$n589 I3=$abc$46889$n633 O=$abc$46889$n1441_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n1083 I1=$abc$46889$n1082 I2=$abc$46889$n589 I3=$abc$46889$n1070 O=$abc$46889$n1442
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n982_1 I1=$abc$46889$n981_1 I2=$abc$46889$n589 I3=$abc$46889$n539 O=$abc$46889$n1445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n932 I1=$abc$46889$n931 I2=$abc$46889$n589 I3=$abc$46889$n546 O=$abc$46889$n1446_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n1454 I1=$abc$46889$n1455_1 I2=$abc$46889$n1738 I3=$abc$46889$n1451 O=$abc$46889$n2875
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$46889$n548 I1=$abc$46889$n776 I2=$abc$46889$n1453_1 I3=$abc$46889$n1452_1 O=$abc$46889$n1451
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$46889$n938 I1=$abc$46889$n937 I2=$abc$46889$n589 I3=$abc$46889$n546 O=$abc$46889$n1452_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n1089 I1=$abc$46889$n1088 I2=$abc$46889$n589 I3=$abc$46889$n1070 O=$abc$46889$n1453_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n1220 I1=$abc$46889$n1219_1 I2=$abc$46889$n589 I3=$abc$46889$n614 O=$abc$46889$n1454
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n1138 I1=$abc$46889$n1137 I2=$abc$46889$n589 I3=$abc$46889$n633 O=$abc$46889$n1455_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n1457 I1=$abc$46889$n1460 I2=$abc$46889$n1463 I3=$abc$46889$n1465_1 O=$abc$46889$n2876
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$46889$n1459 I1=$abc$46889$n1070 I2=$abc$46889$n1458 I3=$abc$46889$n539 O=$abc$46889$n1457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n995 I1=$abc$46889$n994 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1458
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1095 I1=$abc$46889$n1094 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1459
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1462 I1=$abc$46889$n609 I2=$abc$46889$n1461 I3=$abc$46889$n546 O=$abc$46889$n1460
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n944 I1=$abc$46889$n943 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1461
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1045 I1=$abc$46889$n1044 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1462
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1545_1 I1=$abc$46889$n548 I2=$abc$46889$n1464 I3=$abc$46889$n633 O=$abc$46889$n1463
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1144 I1=$abc$46889$n1143 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1464
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1466 I1=$abc$46889$n614 I2=$abc$46889$n781 I3=$abc$46889$n593 O=$abc$46889$n1465_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1226_1 I1=$abc$46889$n1225 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1466
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1473 I1=$abc$46889$n1469 I2=$abc$46889$n1470 I3=$abc$46889$n1468 O=$abc$46889$n2877
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$46889$n1231 I1=$abc$46889$n614 I2=$abc$46889$n1149 I3=$abc$46889$n633 O=$abc$46889$n1468
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n949 I1=$abc$46889$n546 I2=$abc$46889$n797 I3=$abc$46889$n593 O=$abc$46889$n1469
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n548 I1=$abc$46889$n808 I2=$abc$46889$n1472 I3=$abc$46889$n1471 O=$abc$46889$n1470
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$46889$n1051 I1=$abc$46889$n1050 I2=$abc$46889$n589 I3=$abc$46889$n609 O=$abc$46889$n1471
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n1101 I1=$abc$46889$n1100 I2=$abc$46889$n589 I3=$abc$46889$n1070 O=$abc$46889$n1472
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n1001 I1=$abc$46889$n1000 I2=$abc$46889$n589 I3=$abc$46889$n539 O=$abc$46889$n1473
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$46889$n1475 I1=$abc$46889$n1478_1 I2=$abc$46889$n1481 I3=$abc$46889$n1484_1 O=$abc$46889$n2878
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$46889$n1477 I1=$abc$46889$n1070 I2=$abc$46889$n1476_1 I3=$abc$46889$n539 O=$abc$46889$n1475
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1007 I1=$abc$46889$n1006 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1476_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1107 I1=$abc$46889$n1106 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1477
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1480_1 I1=$abc$46889$n609 I2=$abc$46889$n1479 I3=$abc$46889$n546 O=$abc$46889$n1478_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n957 I1=$abc$46889$n956 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1479
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1057 I1=$abc$46889$n1056 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1480_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1483 I1=$abc$46889$n614 I2=$abc$46889$n1482_1 I3=$abc$46889$n633 O=$abc$46889$n1481
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1157 I1=$abc$46889$n1156 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1482_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1239 I1=$abc$46889$n1238 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1483
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1556 I1=$abc$46889$n548 I2=$abc$46889$n813 I3=$abc$46889$n593 O=$abc$46889$n1484_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1486_1 I1=$abc$46889$n1489 I2=$abc$46889$n1492_1 I3=$abc$46889$n1494_1 O=$abc$46889$n2879
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$46889$n1488_1 I1=$abc$46889$n633 I2=$abc$46889$n1487 I3=$abc$46889$n1070 O=$abc$46889$n1486_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1113 I1=$abc$46889$n1112 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1487
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1163 I1=$abc$46889$n1162 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1488_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1491 I1=$abc$46889$n614 I2=$abc$46889$n1490_1 I3=$abc$46889$n609 O=$abc$46889$n1489
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1063 I1=$abc$46889$n1062 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1490_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1245 I1=$abc$46889$n1244 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1491
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1563 I1=$abc$46889$n548 I2=$abc$46889$n1493 I3=$abc$46889$n546 O=$abc$46889$n1492_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n963 I1=$abc$46889$n962_1 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1493
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n1495 I1=$abc$46889$n539 I2=$abc$46889$n829 I3=$abc$46889$n593 O=$abc$46889$n1494_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$46889$n1013 I1=$abc$46889$n1012 I2=$abc$46889$n589 I3=$false O=$abc$46889$n1495
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.borrow I2=cpu1.operand_B_alu[0] I3=$false O=$abc$46889$n2904
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=cpu1.operand_A_alu[2] I1=cpu1.operand_B_alu[2] I2=$false I3=$false O=$abc$46889$n2908
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.operand_A_alu[3] I1=cpu1.operand_B_alu[3] I2=$false I3=$false O=$abc$46889$n2910
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.operand_A_alu[4] I1=cpu1.operand_B_alu[4] I2=$false I3=$false O=$abc$46889$n2912
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.operand_A_alu[5] I1=cpu1.operand_B_alu[5] I2=$false I3=$false O=$abc$46889$n2914
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.operand_A_alu[6] I1=cpu1.operand_B_alu[6] I2=$false I3=$false O=$abc$46889$n2916
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=cpu1.operand_A_alu[0] I1=cpu1.borrow I2=cpu1.operand_B_alu[0] I3=$false O=$abc$46889$n2918
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=cpu1.operand_B_alu[7] I1=$false I2=$false I3=$false O=$abc$46889$n1346
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rst_cpu I1=$false I2=$false I3=$false O=$abc$46889$n1521
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.temp_state2 I1=$false I2=$false I3=$false O=$abc$46889$n1587
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[0] I1=$false I2=$false I3=$false O=$abc$46889$n2881
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[1] I1=$false I2=$false I3=$false O=$abc$46889$n2883
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[2] I1=$false I2=$false I3=$false O=$abc$46889$n2885
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[3] I1=$false I2=$false I3=$false O=$abc$46889$n2887
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[4] I1=$false I2=$false I3=$false O=$abc$46889$n2889
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[5] I1=$false I2=$false I3=$false O=$abc$46889$n2891
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[6] I1=$false I2=$false I3=$false O=$abc$46889$n2893
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clk_wrapper I1=$false I2=$false I3=$false O=$0\clk_wrapper[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cpu1.operand_B_alu[1] I1=$false I2=$false I3=$false O=$abc$46889$n2919
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$46889$n536 I1=cpu1.this_instr[5] I2=$abc$46889$n545 I3=$abc$46889$n541 O=$abc$46889$n1519_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$46889$n534 I1=$abc$46889$n538 I2=$abc$46889$n547 I3=$abc$46889$n1519_1 O=$abc$46889$n1520_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$46889$n527 I1=$abc$46889$n1520_1 I2=$abc$46889$n550 I3=$false O=$abc$46889$n1521_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$46889$n1426 I1=$abc$46889$n2859 I2=$abc$46889$n559 I3=$abc$46889$n461 O=$abc$46889$n1522
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000000100
.gate SB_LUT4 I0=$abc$46889$n1425 I1=$abc$46889$n463 I2=$abc$46889$n1522 I3=$abc$46889$n2895 O=$abc$46889$n1523_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$46889$n728 I1=cpu1.registers[0][0] I2=$abc$46889$n589 I3=$false O=$abc$46889$n1524_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n718 I1=$abc$46889$n1524_1 I2=$abc$46889$n730 I3=$abc$46889$n589 O=$abc$46889$n1525
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110010100011
.gate SB_LUT4 I0=cpu1.registers[1][1] I1=cpu1.registers[3][1] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$46889$n1526
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=cpu1.registers[7][1] I1=cpu1.this_instr[0] I2=$abc$46889$n1526 I3=cpu1.this_instr[2] O=$abc$46889$n1527_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100110000
.gate SB_LUT4 I0=cpu1.registers[4][1] I1=cpu1.registers[5][1] I2=cpu1.this_instr[0] I3=$false O=$abc$46889$n1528
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n1528 I1=$abc$46889$n1527_1 I2=$abc$46889$n1526 I3=$abc$46889$n741 O=$abc$46889$n1529_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100011100000000
.gate SB_LUT4 I0=$abc$46889$n745 I1=cpu1.registers[0][1] I2=$abc$46889$n589 I3=$false O=$abc$46889$n1530_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n735 I1=$abc$46889$n1530_1 I2=$abc$46889$n730 I3=$abc$46889$n589 O=$abc$46889$n1531
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110010100011
.gate SB_LUT4 I0=cpu1.registers[5][2] I1=cpu1.registers[7][2] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$46889$n1532_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=cpu1.registers[3][2] I1=cpu1.registers[1][2] I2=cpu1.this_instr[2] I3=$abc$46889$n1532_1 O=$abc$46889$n1533_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[2][2] I1=cpu1.registers[0][2] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$46889$n1534
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[4][2] I1=$abc$46889$n1534 I2=cpu1.this_instr[2] I3=$false O=$abc$46889$n1535_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111100
.gate SB_LUT4 I0=$abc$46889$n1535_1 I1=$abc$46889$n1533_1 I2=cpu1.this_instr[0] I3=$false O=$abc$46889$n1536_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[3][3] I1=cpu1.registers[1][3] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$46889$n1537
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=cpu1.registers[5][3] I1=cpu1.this_instr[2] I2=$abc$46889$n1537 I3=cpu1.this_instr[0] O=$abc$46889$n1538_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$46889$n773 I1=$abc$46889$n771 I2=$abc$46889$n772 I3=$abc$46889$n1538_1 O=$abc$46889$n1539_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu1.registers[0][4] I1=cpu1.registers[4][4] I2=cpu1.this_instr[0] I3=cpu1.this_instr[2] O=$abc$46889$n1540
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=cpu1.registers[5][4] I1=$abc$46889$n1540 I2=cpu1.this_instr[0] I3=$false O=$abc$46889$n1541_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111100
.gate SB_LUT4 I0=cpu1.registers[3][4] I1=cpu1.registers[1][4] I2=$abc$46889$n1540 I3=cpu1.this_instr[1] O=$abc$46889$n1542_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=$abc$46889$n1542_1 I1=$abc$46889$n1541_1 I2=$abc$46889$n789 I3=$false O=$abc$46889$n1543
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$46889$n793_1 I1=cpu1.registers[0][4] I2=$abc$46889$n589 I3=$false O=$abc$46889$n1544_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n783 I1=$abc$46889$n1544_1 I2=$abc$46889$n730 I3=$abc$46889$n589 O=$abc$46889$n1545_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110010100011
.gate SB_LUT4 I0=cpu1.registers[2][5] I1=cpu1.registers[6][5] I2=cpu1.this_instr[0] I3=cpu1.this_instr[2] O=$abc$46889$n1546
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=cpu1.registers[7][5] I1=$abc$46889$n1546 I2=cpu1.this_instr[0] I3=$false O=$abc$46889$n1547
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111100
.gate SB_LUT4 I0=cpu1.registers[1][5] I1=cpu1.registers[3][5] I2=$abc$46889$n1546 I3=cpu1.this_instr[1] O=$abc$46889$n1548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=cpu1.registers[5][5] I1=$abc$46889$n542 I2=$false I3=$false O=$abc$46889$n1549
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$46889$n1548 I1=$abc$46889$n1547 I2=$abc$46889$n1549 I3=$abc$46889$n804 O=$abc$46889$n1550
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=cpu1.registers[1][6] I1=cpu1.registers[5][6] I2=cpu1.this_instr[0] I3=cpu1.this_instr[2] O=$abc$46889$n1551
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=cpu1.registers[4][6] I1=cpu1.this_instr[0] I2=$abc$46889$n1551 I3=$false O=$abc$46889$n1552
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=cpu1.registers[2][6] I1=cpu1.registers[0][6] I2=$abc$46889$n1551 I3=cpu1.this_instr[1] O=$abc$46889$n1553
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=$abc$46889$n1553 I1=$abc$46889$n1552 I2=$abc$46889$n821 I3=$false O=$abc$46889$n1554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$46889$n825 I1=cpu1.registers[0][6] I2=$abc$46889$n589 I3=$false O=$abc$46889$n1555
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n815 I1=$abc$46889$n1555 I2=$abc$46889$n730 I3=$abc$46889$n589 O=$abc$46889$n1556
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110010100011
.gate SB_LUT4 I0=cpu1.registers[5][7] I1=cpu1.registers[7][7] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$46889$n1557
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=cpu1.registers[3][7] I1=cpu1.registers[1][7] I2=cpu1.this_instr[2] I3=$abc$46889$n1557 O=$abc$46889$n1558
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[2][7] I1=cpu1.registers[0][7] I2=cpu1.this_instr[2] I3=cpu1.this_instr[1] O=$abc$46889$n1559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=cpu1.registers[4][7] I1=$abc$46889$n1559 I2=cpu1.this_instr[2] I3=$false O=$abc$46889$n1560
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111100
.gate SB_LUT4 I0=$abc$46889$n1560 I1=$abc$46889$n1558 I2=cpu1.this_instr[0] I3=$false O=$abc$46889$n1561
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$46889$n842 I1=cpu1.registers[0][7] I2=$abc$46889$n589 I3=$false O=$abc$46889$n1562_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$46889$n831 I1=$abc$46889$n1562_1 I2=$abc$46889$n730 I3=$abc$46889$n589 O=$abc$46889$n1563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110010100011
.gate SB_LUT4 I0=$abc$46889$n858 I1=$abc$46889$n857 I2=$false I3=$false O=$abc$46889$n1565_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n541 I1=$abc$46889$n1565_1 I2=cpu1.alu1.result_out[0] I3=$abc$46889$n618 O=$abc$46889$n1567_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$46889$n866 I1=$abc$46889$n857 I2=$false I3=$false O=$abc$46889$n1570_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n541 I1=$abc$46889$n1570_1 I2=cpu1.alu1.result_out[1] I3=$abc$46889$n618 O=$abc$46889$n1572
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$46889$n874 I1=cpu1.alu1.result_out[2] I2=cpu1.state[5] I3=$abc$46889$n619 O=$abc$46889$n1574_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101000000111111
.gate SB_LUT4 I0=$abc$46889$n870 I1=$abc$46889$n872 I2=$abc$46889$n619 I3=$abc$46889$n1574_1 O=$abc$46889$n1700
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101110011001111
.gate SB_LUT4 I0=$abc$46889$n881 I1=$abc$46889$n857 I2=$false I3=$false O=$abc$46889$n1577_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n541 I1=$abc$46889$n1577_1 I2=cpu1.alu1.result_out[3] I3=$abc$46889$n618 O=$abc$46889$n1579
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$46889$n889 I1=$abc$46889$n857 I2=$false I3=$false O=$abc$46889$n1582
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n541 I1=$abc$46889$n1582 I2=cpu1.alu1.result_out[4] I3=$abc$46889$n618 O=$abc$46889$n1584_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$46889$n905 I1=$abc$46889$n857 I2=$false I3=$false O=$abc$46889$n1587_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$46889$n541 I1=$abc$46889$n1587_1 I2=cpu1.alu1.result_out[6] I3=$abc$46889$n618 O=$abc$46889$n1589_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=cpu1.registers[0][7] I1=$abc$46889$n541 I2=cpu1.state[4] I3=$false O=$abc$46889$n1591_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$46889$n842 I1=$abc$46889$n1563 I2=cpu1.state[4] I3=$abc$46889$n1591_1 O=$abc$46889$n1592
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[1][0] I2=$abc$46889$n546 I3=$abc$46889$n620 O=$abc$46889$n1593_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n917 I1=$abc$46889$n1593_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[1][1] I2=$abc$46889$n546 I3=$abc$46889$n620 O=$abc$46889$n1595_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n924 I1=$abc$46889$n1595_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1745
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[1][2] I2=$abc$46889$n546 I3=$abc$46889$n620 O=$abc$46889$n1597_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n930 I1=$abc$46889$n1597_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1748
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[1][3] I2=$abc$46889$n546 I3=$abc$46889$n620 O=$abc$46889$n1599_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n936 I1=$abc$46889$n1599_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[1][4] I2=$abc$46889$n546 I3=$abc$46889$n620 O=$abc$46889$n1601_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n942 I1=$abc$46889$n1601_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1754
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[1][5] I2=$abc$46889$n546 I3=$abc$46889$n620 O=$abc$46889$n1603_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n948 I1=$abc$46889$n1603_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1757
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[1][6] I2=$abc$46889$n546 I3=$abc$46889$n620 O=$abc$46889$n1605
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n955 I1=$abc$46889$n1605 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[1][7] I2=$abc$46889$n546 I3=$abc$46889$n620 O=$abc$46889$n1607
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n961_1 I1=$abc$46889$n1607 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1763
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[2][0] I2=$abc$46889$n539 I3=$abc$46889$n620 O=$abc$46889$n1609
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n967 I1=$abc$46889$n1609 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1782
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[2][1] I2=$abc$46889$n539 I3=$abc$46889$n620 O=$abc$46889$n1611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n974_1 I1=$abc$46889$n1611 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1785
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[2][2] I2=$abc$46889$n539 I3=$abc$46889$n620 O=$abc$46889$n1613
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n980_1 I1=$abc$46889$n1613 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1788
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[2][3] I2=$abc$46889$n539 I3=$abc$46889$n620 O=$abc$46889$n1615
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n986 I1=$abc$46889$n1615 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1791
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[2][4] I2=$abc$46889$n539 I3=$abc$46889$n620 O=$abc$46889$n1617
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n993 I1=$abc$46889$n1617 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1794
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[2][5] I2=$abc$46889$n539 I3=$abc$46889$n620 O=$abc$46889$n1619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n999 I1=$abc$46889$n1619 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1797
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[2][6] I2=$abc$46889$n539 I3=$abc$46889$n620 O=$abc$46889$n1621
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1005 I1=$abc$46889$n1621 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1800
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[2][7] I2=$abc$46889$n539 I3=$abc$46889$n620 O=$abc$46889$n1623
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1011 I1=$abc$46889$n1623 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1803
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[3][0] I2=$abc$46889$n609 I3=$abc$46889$n620 O=$abc$46889$n1625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1017 I1=$abc$46889$n1625 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[3][1] I2=$abc$46889$n609 I3=$abc$46889$n620 O=$abc$46889$n1627
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1024 I1=$abc$46889$n1627 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[3][2] I2=$abc$46889$n609 I3=$abc$46889$n620 O=$abc$46889$n1629
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1030 I1=$abc$46889$n1629 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1828
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[3][3] I2=$abc$46889$n609 I3=$abc$46889$n620 O=$abc$46889$n1631
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1036 I1=$abc$46889$n1631 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1831
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[3][4] I2=$abc$46889$n609 I3=$abc$46889$n620 O=$abc$46889$n1633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1043 I1=$abc$46889$n1633 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1834
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[3][5] I2=$abc$46889$n609 I3=$abc$46889$n620 O=$abc$46889$n1635
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1049 I1=$abc$46889$n1635 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1837
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[3][6] I2=$abc$46889$n609 I3=$abc$46889$n620 O=$abc$46889$n1637
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1055 I1=$abc$46889$n1637 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1840
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[3][7] I2=$abc$46889$n609 I3=$abc$46889$n620 O=$abc$46889$n1639
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1061 I1=$abc$46889$n1639 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1843
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[4][0] I2=$abc$46889$n620 I3=$abc$46889$n1070 O=$abc$46889$n1641
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1067 I1=$abc$46889$n1641 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1862
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[4][1] I2=$abc$46889$n620 I3=$abc$46889$n1070 O=$abc$46889$n1643
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1075 I1=$abc$46889$n1643 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1865
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[4][2] I2=$abc$46889$n620 I3=$abc$46889$n1070 O=$abc$46889$n1645
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1081 I1=$abc$46889$n1645 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1868
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[4][3] I2=$abc$46889$n620 I3=$abc$46889$n1070 O=$abc$46889$n1647
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1087 I1=$abc$46889$n1647 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1871
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[4][4] I2=$abc$46889$n620 I3=$abc$46889$n1070 O=$abc$46889$n1649
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1093 I1=$abc$46889$n1649 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1874
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[4][5] I2=$abc$46889$n620 I3=$abc$46889$n1070 O=$abc$46889$n1651
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1099 I1=$abc$46889$n1651 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1877
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[4][6] I2=$abc$46889$n620 I3=$abc$46889$n1070 O=$abc$46889$n1653
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1105 I1=$abc$46889$n1653 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1880
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[4][7] I2=$abc$46889$n620 I3=$abc$46889$n1070 O=$abc$46889$n1655
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1111 I1=$abc$46889$n1655 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1883
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[5][0] I2=$abc$46889$n620 I3=$abc$46889$n633 O=$abc$46889$n1657
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1117 I1=$abc$46889$n1657 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1902
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[5][1] I2=$abc$46889$n620 I3=$abc$46889$n633 O=$abc$46889$n1659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1124 I1=$abc$46889$n1659 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1905
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[5][2] I2=$abc$46889$n620 I3=$abc$46889$n633 O=$abc$46889$n1661_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1130 I1=$abc$46889$n1661_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1908
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[5][3] I2=$abc$46889$n620 I3=$abc$46889$n633 O=$abc$46889$n1663_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1136_1 I1=$abc$46889$n1663_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[5][4] I2=$abc$46889$n620 I3=$abc$46889$n633 O=$abc$46889$n1665_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1142 I1=$abc$46889$n1665_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1914
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[5][5] I2=$abc$46889$n620 I3=$abc$46889$n633 O=$abc$46889$n1667_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1148 I1=$abc$46889$n1667_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1917
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[5][6] I2=$abc$46889$n620 I3=$abc$46889$n633 O=$abc$46889$n1669_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1155 I1=$abc$46889$n1669_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1920
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[5][7] I2=$abc$46889$n620 I3=$abc$46889$n633 O=$abc$46889$n1671_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1161 I1=$abc$46889$n1671_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1923
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[6][0] I2=$abc$46889$n593 I3=$abc$46889$n620 O=$abc$46889$n1673_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1166 I1=cpu1.state[4] I2=$abc$46889$n1673_1 I3=$abc$46889$n620 O=$abc$46889$n1942
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[6][1] I2=$abc$46889$n593 I3=$abc$46889$n620 O=$abc$46889$n1675_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1170 I1=cpu1.state[4] I2=$abc$46889$n1675_1 I3=$abc$46889$n620 O=$abc$46889$n1945
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[6][2] I2=$abc$46889$n593 I3=$abc$46889$n620 O=$abc$46889$n1677
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1174 I1=cpu1.state[4] I2=$abc$46889$n1677 I3=$abc$46889$n620 O=$abc$46889$n1948
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[6][3] I2=$abc$46889$n593 I3=$abc$46889$n620 O=$abc$46889$n1679
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1178_1 I1=cpu1.state[4] I2=$abc$46889$n1679 I3=$abc$46889$n620 O=$abc$46889$n1951
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[6][4] I2=$abc$46889$n593 I3=$abc$46889$n620 O=$abc$46889$n1681
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1182 I1=cpu1.state[4] I2=$abc$46889$n1681 I3=$abc$46889$n620 O=$abc$46889$n1954
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[6][5] I2=$abc$46889$n593 I3=$abc$46889$n620 O=$abc$46889$n1683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1186 I1=cpu1.state[4] I2=$abc$46889$n1683 I3=$abc$46889$n620 O=$abc$46889$n1957
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[6][6] I2=$abc$46889$n593 I3=$abc$46889$n620 O=$abc$46889$n1685
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1190 I1=cpu1.state[4] I2=$abc$46889$n1685 I3=$abc$46889$n620 O=$abc$46889$n1960
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[6][7] I2=$abc$46889$n593 I3=$abc$46889$n620 O=$abc$46889$n1687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1194 I1=cpu1.state[4] I2=$abc$46889$n1687 I3=$abc$46889$n620 O=$abc$46889$n1963
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=cpu1.alu1.result_out[0] I1=cpu1.registers[7][0] I2=$abc$46889$n614 I3=$abc$46889$n620 O=$abc$46889$n1689
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1199 I1=$abc$46889$n1689 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1982
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[1] I1=cpu1.registers[7][1] I2=$abc$46889$n614 I3=$abc$46889$n620 O=$abc$46889$n1691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1206 I1=$abc$46889$n1691 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1985
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[2] I1=cpu1.registers[7][2] I2=$abc$46889$n614 I3=$abc$46889$n620 O=$abc$46889$n1693
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1212 I1=$abc$46889$n1693 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1988
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[3] I1=cpu1.registers[7][3] I2=$abc$46889$n614 I3=$abc$46889$n620 O=$abc$46889$n1695
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1218 I1=$abc$46889$n1695 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1991
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[4] I1=cpu1.registers[7][4] I2=$abc$46889$n614 I3=$abc$46889$n620 O=$abc$46889$n1697_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1224 I1=$abc$46889$n1697_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1994
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[5] I1=cpu1.registers[7][5] I2=$abc$46889$n614 I3=$abc$46889$n620 O=$abc$46889$n1699
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1230 I1=$abc$46889$n1699 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n1997
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[6] I1=cpu1.registers[7][6] I2=$abc$46889$n614 I3=$abc$46889$n620 O=$abc$46889$n1701
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1237 I1=$abc$46889$n1701 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n2000
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.alu1.result_out[7] I1=cpu1.registers[7][7] I2=$abc$46889$n614 I3=$abc$46889$n620 O=$abc$46889$n1703_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$46889$n1243 I1=$abc$46889$n1703_1 I2=$abc$46889$n620 I3=cpu1.state[4] O=$abc$46889$n2003
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111001100
.gate SB_LUT4 I0=cpu1.opcode_alu[8] I1=cpu1.operand_A_alu[1] I2=cpu1.opcode_alu[12] I3=$abc$46889$n1296 O=$abc$46889$n1705
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011111000000
.gate SB_LUT4 I0=cpu1.opcode_alu[4] I1=$abc$46889$n1710 I2=$abc$46889$n1705 I3=$abc$46889$n1296 O=$abc$46889$n2614
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111110000
.gate SB_LUT4 I0=$abc$46889$n1292 I1=cpu1.operand_A_alu[7] I2=cpu1.opcode_alu[8] I3=cpu1.opcode_alu[1] O=$abc$46889$n1707
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=cpu1.opcode_alu[2] I1=cpu1.opcode_alu[9] I2=cpu1.operand_A_alu[0] I3=cpu1.operand_B_alu[0] O=$abc$46889$n1708
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111110011
.gate SB_LUT4 I0=$abc$46889$n1272 I1=cpu1.opcode_alu[5] I2=cpu1.opcode_alu[9] I3=$abc$46889$n1708 O=$abc$46889$n1709_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110111111100
.gate SB_LUT4 I0=cpu1.opcode_alu[1] I1=$abc$46889$n1709_1 I2=$abc$46889$n1291 I3=$abc$46889$n1707 O=$abc$46889$n1710
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=cpu1.operand_A_alu[6] I1=cpu1.opcode_alu[4] I2=cpu1.carry I3=cpu1.opcode_alu[12] O=$abc$46889$n1711
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=cpu1.opcode_alu[12] I1=$abc$46889$n1757_1 I2=$abc$46889$n1316 I3=$abc$46889$n1711 O=$abc$46889$n2662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=cpu1.opcode_alu[2] I1=cpu1.opcode_alu[9] I2=cpu1.operand_A_alu[7] I3=cpu1.operand_B_alu[7] O=$abc$46889$n1713
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001001100111111
.gate SB_LUT4 I0=cpu1.operand_A_alu[1] I1=cpu1.opcode_alu[9] I2=cpu1.operand_B_alu[1] I3=$false O=$abc$46889$n1716
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101000
.gate SB_LUT4 I0=$abc$46889$n1722 I1=$abc$46889$n1716 I2=cpu1.opcode_alu[9] I3=cpu1.opcode_alu[2] O=$abc$46889$n1717_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011000101
.gate SB_LUT4 I0=$abc$46889$n1759 I1=cpu1.operand_A_alu[0] I2=cpu1.opcode_alu[1] I3=$false O=$abc$46889$n1719_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=cpu1.opcode_alu[0] I1=$abc$46889$n2839 I2=$abc$46889$n2828 I3=cpu1.opcode_alu[7] O=$abc$46889$n1720
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=cpu1.opcode_alu[3] I1=$abc$46889$n1720 I2=$abc$46889$n1327 I3=$abc$46889$n1328 O=$abc$46889$n1721_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu1.opcode_alu[10] I1=$abc$46889$n1721_1 I2=$abc$46889$n1329 I3=cpu1.opcode_alu[6] O=$abc$46889$n1722
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011001110
.gate SB_LUT4 I0=cpu1.opcode_alu[2] I1=cpu1.opcode_alu[9] I2=cpu1.operand_A_alu[2] I3=cpu1.operand_B_alu[2] O=$abc$46889$n1723_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111110011
.gate SB_LUT4 I0=$abc$46889$n1339 I1=$abc$46889$n1343_1 I2=$abc$46889$n1723_1 I3=cpu1.opcode_alu[9] O=$abc$46889$n1724
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001001111
.gate SB_LUT4 I0=cpu1.opcode_alu[2] I1=cpu1.opcode_alu[9] I2=cpu1.operand_A_alu[3] I3=cpu1.operand_B_alu[3] O=$abc$46889$n1725_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111110011
.gate SB_LUT4 I0=$abc$46889$n1355 I1=$abc$46889$n1359 I2=$abc$46889$n1725_1 I3=cpu1.opcode_alu[9] O=$abc$46889$n1726
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001001111
.gate SB_LUT4 I0=cpu1.opcode_alu[2] I1=cpu1.opcode_alu[9] I2=cpu1.operand_A_alu[4] I3=cpu1.operand_B_alu[4] O=$abc$46889$n1727_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111110011
.gate SB_LUT4 I0=$abc$46889$n1371_1 I1=$abc$46889$n1375_1 I2=$abc$46889$n1727_1 I3=cpu1.opcode_alu[9] O=$abc$46889$n1728
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001001111
.gate SB_LUT4 I0=cpu1.opcode_alu[2] I1=cpu1.opcode_alu[9] I2=cpu1.operand_A_alu[5] I3=cpu1.operand_B_alu[5] O=$abc$46889$n1729_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111110011
.gate SB_LUT4 I0=$abc$46889$n1387_1 I1=$abc$46889$n1391_1 I2=$abc$46889$n1729_1 I3=cpu1.opcode_alu[9] O=$abc$46889$n1730
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001001111
.gate SB_LUT4 I0=cpu1.opcode_alu[2] I1=cpu1.opcode_alu[9] I2=cpu1.operand_A_alu[6] I3=cpu1.operand_B_alu[6] O=$abc$46889$n1731_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111110011
.gate SB_LUT4 I0=$abc$46889$n1403 I1=$abc$46889$n1407 I2=$abc$46889$n1731_1 I3=cpu1.opcode_alu[9] O=$abc$46889$n1732
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001001111
.gate SB_LUT4 I0=$abc$46889$n1031 I1=$abc$46889$n1032 I2=$abc$46889$n589 I3=$abc$46889$n609 O=$abc$46889$n1733
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$46889$n749 I1=$abc$46889$n593 I2=$abc$46889$n1445 I3=$abc$46889$n1446_1 O=$abc$46889$n1734
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$46889$n1213 I1=$abc$46889$n1214 I2=$abc$46889$n589 I3=$abc$46889$n614 O=$abc$46889$n1735
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$46889$n1733 I1=$abc$46889$n1734 I2=$abc$46889$n1735 I3=$abc$46889$n1440_1 O=$abc$46889$n2874
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$46889$n987 I1=$abc$46889$n765 I2=cpu1.this_instr[5] I3=$abc$46889$n540 O=$abc$46889$n1737
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$46889$n1037 I1=$abc$46889$n609 I2=$abc$46889$n1737 I3=$false O=$abc$46889$n1738
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$46889$n728 I1=$abc$46889$n1525 I2=$abc$46889$n541 I3=$false O=$abc$46889$n1739
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[0][0] I1=$abc$46889$n1739 I2=cpu1.state[4] I3=$false O=$abc$46889$n1740
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$46889$n1565_1 I1=cpu1.state[5] I2=$abc$46889$n1740 I3=$abc$46889$n1567_1 O=$abc$46889$n1694
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$46889$n745 I1=$abc$46889$n1531 I2=$abc$46889$n541 I3=$false O=$abc$46889$n1742_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[0][1] I1=$abc$46889$n1742_1 I2=cpu1.state[4] I3=$false O=$abc$46889$n1743
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$46889$n1570_1 I1=cpu1.state[5] I2=$abc$46889$n1743 I3=$abc$46889$n1572 O=$abc$46889$n1697
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$46889$n778 I1=$abc$46889$n776 I2=$abc$46889$n541 I3=$false O=$abc$46889$n1745_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[0][3] I1=$abc$46889$n1745_1 I2=cpu1.state[4] I3=$false O=$abc$46889$n1746
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$46889$n1577_1 I1=cpu1.state[5] I2=$abc$46889$n1746 I3=$abc$46889$n1579 O=$abc$46889$n1703
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$46889$n793_1 I1=$abc$46889$n1545_1 I2=$abc$46889$n541 I3=$false O=$abc$46889$n1748_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[0][4] I1=$abc$46889$n1748_1 I2=cpu1.state[4] I3=$false O=$abc$46889$n1749
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$46889$n1582 I1=cpu1.state[5] I2=$abc$46889$n1749 I3=$abc$46889$n1584_1 O=$abc$46889$n1706
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$46889$n825 I1=$abc$46889$n1556 I2=$abc$46889$n541 I3=$false O=$abc$46889$n1751_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cpu1.registers[0][6] I1=$abc$46889$n1751_1 I2=cpu1.state[4] I3=$false O=$abc$46889$n1752
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$46889$n1587_1 I1=cpu1.state[5] I2=$abc$46889$n1752 I3=$abc$46889$n1589_1 O=$abc$46889$n1712
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$46889$n1260 I1=$abc$46889$n2677 I2=$abc$46889$n1303 I3=cpu1.opcode_alu[10] O=$abc$46889$n1754_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$46889$n1754_1 I1=cpu1.opcode_alu[6] I2=cpu1.opcode_alu[9] I3=$abc$46889$n1302 O=$abc$46889$n1755
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$46889$n1755 I1=$abc$46889$n1713 I2=$abc$46889$n2931 I3=cpu1.opcode_alu[5] O=$abc$46889$n1756
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=cpu1.opcode_alu[13] I1=$abc$46889$n1756 I2=$abc$46889$n1313 I3=$abc$46889$n1314_1 O=$abc$46889$n1757_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=cpu1.operand_B_alu[1] I1=cpu1.opcode_alu[13] I2=cpu1.opcode_alu[5] I3=$false O=$abc$46889$n1758
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011100
.gate SB_LUT4 I0=$abc$46889$n1717_1 I1=cpu1.operand_A_alu[1] I2=$abc$46889$n1758 I3=cpu1.opcode_alu[5] O=$abc$46889$n1759
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110011000101
.gate SB_CARRY CI=$abc$46889$n2872 CO=$auto$alumacc.cc:474:replace_alu$3053.C[2] I0=$false I1=$abc$46889$n2873
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3053.C[2] CO=$auto$alumacc.cc:474:replace_alu$3053.C[3] I0=$false I1=$abc$46889$n2874
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3053.C[3] CO=$auto$alumacc.cc:474:replace_alu$3053.C[4] I0=$false I1=$abc$46889$n2875
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3053.C[4] CO=$auto$alumacc.cc:474:replace_alu$3053.C[5] I0=$false I1=$abc$46889$n2876
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3053.C[5] CO=$auto$alumacc.cc:474:replace_alu$3053.C[6] I0=$false I1=$abc$46889$n2877
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3053.C[6] CO=$abc$46889$n2947 I0=$false I1=$abc$46889$n2878
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$46889$n2879 I3=$abc$46889$n2947 O=$abc$46889$n2945
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:364|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$46889$n2947 CO=$abc$46889$n2946 I0=$false I1=$abc$46889$n2879
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:364|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cpu1.program_counter[0] I3=$false O=$abc$46889$n1523
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.program_counter[0] CO=$auto$alumacc.cc:474:replace_alu$3060.C[2] I0=$false I1=cpu1.program_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[2] I3=$auto$alumacc.cc:474:replace_alu$3060.C[2] O=$abc$46889$n1529
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3060.C[2] CO=$auto$alumacc.cc:474:replace_alu$3060.C[3] I0=$false I1=cpu1.program_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[3] I3=$auto$alumacc.cc:474:replace_alu$3060.C[3] O=$abc$46889$n1532
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3060.C[3] CO=$auto$alumacc.cc:474:replace_alu$3060.C[4] I0=$false I1=cpu1.program_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[4] I3=$auto$alumacc.cc:474:replace_alu$3060.C[4] O=$abc$46889$n1535
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3060.C[4] CO=$auto$alumacc.cc:474:replace_alu$3060.C[5] I0=$false I1=cpu1.program_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[5] I3=$auto$alumacc.cc:474:replace_alu$3060.C[5] O=$abc$46889$n1538
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3060.C[5] CO=$auto$alumacc.cc:474:replace_alu$3060.C[6] I0=$false I1=cpu1.program_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[6] I3=$auto$alumacc.cc:474:replace_alu$3060.C[6] O=$abc$46889$n1541
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3060.C[6] CO=$auto$alumacc.cc:474:replace_alu$3060.C[7] I0=$false I1=cpu1.program_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.program_counter[7] I3=$auto$alumacc.cc:474:replace_alu$3060.C[7] O=$abc$46889$n1544
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=data_type[0] I3=$false O=$abc$46889$n1420
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_type[0] CO=$auto$alumacc.cc:474:replace_alu$3063.C[2] I0=$false I1=data_type[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=data_type[2] I3=$auto$alumacc.cc:474:replace_alu$3063.C[2] O=$abc$46889$n463
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3063.C[2] CO=$auto$alumacc.cc:474:replace_alu$3063.C[3] I0=$false I1=data_type[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$3063.C[3] O=$abc$46889$n464
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=delay[0] I3=$false O=$abc$46889$n469
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[10] I3=$auto$alumacc.cc:474:replace_alu$3066.C[10] O=$abc$46889$n2933
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[10] CO=$auto$alumacc.cc:474:replace_alu$3066.C[11] I0=$false I1=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[11] I3=$auto$alumacc.cc:474:replace_alu$3066.C[11] O=$abc$46889$n2934
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[11] CO=$auto$alumacc.cc:474:replace_alu$3066.C[12] I0=$false I1=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[12] I3=$auto$alumacc.cc:474:replace_alu$3066.C[12] O=$abc$46889$n2935
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[12] CO=$auto$alumacc.cc:474:replace_alu$3066.C[13] I0=$false I1=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[13] I3=$auto$alumacc.cc:474:replace_alu$3066.C[13] O=$abc$46889$n2936
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[13] CO=$auto$alumacc.cc:474:replace_alu$3066.C[14] I0=$false I1=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[14] I3=$auto$alumacc.cc:474:replace_alu$3066.C[14] O=$abc$46889$n490
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[14] CO=$auto$alumacc.cc:474:replace_alu$3066.C[15] I0=$false I1=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[15] I3=$auto$alumacc.cc:474:replace_alu$3066.C[15] O=$abc$46889$n2937
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[15] CO=$auto$alumacc.cc:474:replace_alu$3066.C[16] I0=$false I1=delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[16] I3=$auto$alumacc.cc:474:replace_alu$3066.C[16] O=$abc$46889$n493
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[16] CO=$auto$alumacc.cc:474:replace_alu$3066.C[17] I0=$false I1=delay[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[17] I3=$auto$alumacc.cc:474:replace_alu$3066.C[17] O=$abc$46889$n2938
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[17] CO=$auto$alumacc.cc:474:replace_alu$3066.C[18] I0=$false I1=delay[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[18] I3=$auto$alumacc.cc:474:replace_alu$3066.C[18] O=$abc$46889$n2939
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[18] CO=$auto$alumacc.cc:474:replace_alu$3066.C[19] I0=$false I1=delay[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[19] I3=$auto$alumacc.cc:474:replace_alu$3066.C[19] O=$abc$46889$n2940
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[19] CO=$auto$alumacc.cc:474:replace_alu$3066.C[20] I0=$false I1=delay[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=delay[0] CO=$auto$alumacc.cc:474:replace_alu$3066.C[2] I0=$false I1=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[20] I3=$auto$alumacc.cc:474:replace_alu$3066.C[20] O=$abc$46889$n2941
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[20] CO=$auto$alumacc.cc:474:replace_alu$3066.C[21] I0=$false I1=delay[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[21] I3=$auto$alumacc.cc:474:replace_alu$3066.C[21] O=$abc$46889$n2942
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[21] CO=$auto$alumacc.cc:474:replace_alu$3066.C[22] I0=$false I1=delay[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[22] I3=$auto$alumacc.cc:474:replace_alu$3066.C[22] O=$abc$46889$n502
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[22] CO=$auto$alumacc.cc:474:replace_alu$3066.C[23] I0=$false I1=delay[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[23] I3=$auto$alumacc.cc:474:replace_alu$3066.C[23] O=$abc$46889$n2943
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[23] CO=$auto$alumacc.cc:474:replace_alu$3066.C[24] I0=$false I1=delay[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[24] I3=$auto$alumacc.cc:474:replace_alu$3066.C[24] O=$abc$46889$n505
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[24] CO=$auto$alumacc.cc:474:replace_alu$3066.C[25] I0=$false I1=delay[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[25] I3=$auto$alumacc.cc:474:replace_alu$3066.C[25] O=$abc$46889$n506
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[25] CO=$auto$alumacc.cc:474:replace_alu$3066.C[26] I0=$false I1=delay[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[26] I3=$auto$alumacc.cc:474:replace_alu$3066.C[26] O=$abc$46889$n514
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[2] I3=$auto$alumacc.cc:474:replace_alu$3066.C[2] O=$abc$46889$n472
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[2] CO=$auto$alumacc.cc:474:replace_alu$3066.C[3] I0=$false I1=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[3] I3=$auto$alumacc.cc:474:replace_alu$3066.C[3] O=$abc$46889$n473
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[3] CO=$auto$alumacc.cc:474:replace_alu$3066.C[4] I0=$false I1=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[4] I3=$auto$alumacc.cc:474:replace_alu$3066.C[4] O=$abc$46889$n475
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[4] CO=$auto$alumacc.cc:474:replace_alu$3066.C[5] I0=$false I1=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[5] I3=$auto$alumacc.cc:474:replace_alu$3066.C[5] O=$abc$46889$n2932
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[5] CO=$auto$alumacc.cc:474:replace_alu$3066.C[6] I0=$false I1=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[6] I3=$auto$alumacc.cc:474:replace_alu$3066.C[6] O=$abc$46889$n478
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[6] CO=$auto$alumacc.cc:474:replace_alu$3066.C[7] I0=$false I1=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[7] I3=$auto$alumacc.cc:474:replace_alu$3066.C[7] O=$abc$46889$n479
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[7] CO=$auto$alumacc.cc:474:replace_alu$3066.C[8] I0=$false I1=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[8] I3=$auto$alumacc.cc:474:replace_alu$3066.C[8] O=$abc$46889$n481
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[8] CO=$auto$alumacc.cc:474:replace_alu$3066.C[9] I0=$false I1=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[9] I3=$auto$alumacc.cc:474:replace_alu$3066.C[9] O=$abc$46889$n482
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3066.C[9] CO=$auto$alumacc.cc:474:replace_alu$3066.C[10] I0=$false I1=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:27|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[0] I2=$false I3=$true O=$abc$46889$n1571
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.operand_A[0] CO=$auto$alumacc.cc:474:replace_alu$3069.C[2] I0=cpu1.operand_A[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3069.C[2] O=$abc$46889$n1573
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3069.C[2] CO=$auto$alumacc.cc:474:replace_alu$3069.C[3] I0=cpu1.operand_A[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3069.C[3] O=$abc$46889$n1574
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3069.C[3] CO=$auto$alumacc.cc:474:replace_alu$3069.C[4] I0=cpu1.operand_A[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3069.C[4] O=$abc$46889$n1575
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3069.C[4] CO=$auto$alumacc.cc:474:replace_alu$3069.C[5] I0=cpu1.operand_A[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3069.C[5] O=$abc$46889$n1576
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3069.C[5] CO=$auto$alumacc.cc:474:replace_alu$3069.C[6] I0=cpu1.operand_A[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3069.C[6] O=$abc$46889$n1577
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3069.C[6] CO=$auto$alumacc.cc:474:replace_alu$3069.C[7] I0=cpu1.operand_A[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3069.C[7] O=$abc$46889$n1578
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:358|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[0] I2=$false I3=$true O=$abc$46889$n2634
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.operand_A_alu[0] CO=$auto$alumacc.cc:474:replace_alu$3072.C[2] I0=cpu1.operand_A_alu[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3072.C[2] O=$abc$46889$n2780
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3072.C[2] CO=$auto$alumacc.cc:474:replace_alu$3072.C[3] I0=cpu1.operand_A_alu[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3072.C[3] O=$abc$46889$n2781
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3072.C[3] CO=$auto$alumacc.cc:474:replace_alu$3072.C[4] I0=cpu1.operand_A_alu[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3072.C[4] O=$abc$46889$n2782
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3072.C[4] CO=$auto$alumacc.cc:474:replace_alu$3072.C[5] I0=cpu1.operand_A_alu[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3072.C[5] O=$abc$46889$n2783
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3072.C[5] CO=$auto$alumacc.cc:474:replace_alu$3072.C[6] I0=cpu1.operand_A_alu[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3072.C[6] O=$abc$46889$n2784
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3072.C[6] CO=$auto$alumacc.cc:474:replace_alu$3072.C[7] I0=cpu1.operand_A_alu[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3072.C[7] O=$abc$46889$n2674
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:663|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$46889$n2648 I3=$false O=$abc$46889$n2649
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:597|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$46889$n2642 I3=$false O=$abc$46889$n2643
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:621|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=cpu1.operand_A_alu[0] I3=$false O=$abc$46889$n2637
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.operand_A_alu[0] CO=$auto$alumacc.cc:474:replace_alu$3081.C[2] I0=$false I1=cpu1.operand_A_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[2] I3=$auto$alumacc.cc:474:replace_alu$3081.C[2] O=$abc$46889$n2798
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3081.C[2] CO=$auto$alumacc.cc:474:replace_alu$3081.C[3] I0=$false I1=cpu1.operand_A_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[3] I3=$auto$alumacc.cc:474:replace_alu$3081.C[3] O=$abc$46889$n2799
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3081.C[3] CO=$auto$alumacc.cc:474:replace_alu$3081.C[4] I0=$false I1=cpu1.operand_A_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[4] I3=$auto$alumacc.cc:474:replace_alu$3081.C[4] O=$abc$46889$n2800
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3081.C[4] CO=$auto$alumacc.cc:474:replace_alu$3081.C[5] I0=$false I1=cpu1.operand_A_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[5] I3=$auto$alumacc.cc:474:replace_alu$3081.C[5] O=$abc$46889$n2801
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3081.C[5] CO=$auto$alumacc.cc:474:replace_alu$3081.C[6] I0=$false I1=cpu1.operand_A_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[6] I3=$auto$alumacc.cc:474:replace_alu$3081.C[6] O=$abc$46889$n2802
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3081.C[6] CO=$auto$alumacc.cc:474:replace_alu$3081.C[7] I0=$false I1=cpu1.operand_A_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cpu1.operand_A_alu[7] I3=$auto$alumacc.cc:474:replace_alu$3081.C[7] O=$abc$46889$n2677
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:650|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$46889$n2659 I2=$false I3=$false O=$abc$46889$n2660
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:551|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$46889$n2659 I2=$true I3=$true O=$abc$46889$n2658
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:543|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$46889$n2654 I2=$false I3=$false O=$abc$46889$n2655
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:574|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$46889$n2654 I2=$true I3=$true O=$abc$46889$n2653
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:566|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[0] I2=cpu1.operand_B_alu[0] I3=$false O=$abc$46889$n2659
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$3099.C[1] I0=cpu1.operand_A_alu[0] I1=cpu1.operand_B_alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[1] I2=cpu1.operand_B_alu[1] I3=$auto$alumacc.cc:474:replace_alu$3099.C[1] O=$abc$46889$n2839
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3099.C[1] CO=$auto$alumacc.cc:474:replace_alu$3099.C[2] I0=cpu1.operand_A_alu[1] I1=cpu1.operand_B_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[2] I2=cpu1.operand_B_alu[2] I3=$auto$alumacc.cc:474:replace_alu$3099.C[2] O=$abc$46889$n2840
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3099.C[2] CO=$auto$alumacc.cc:474:replace_alu$3099.C[3] I0=cpu1.operand_A_alu[2] I1=cpu1.operand_B_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[3] I2=cpu1.operand_B_alu[3] I3=$auto$alumacc.cc:474:replace_alu$3099.C[3] O=$abc$46889$n2841
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3099.C[3] CO=$auto$alumacc.cc:474:replace_alu$3099.C[4] I0=cpu1.operand_A_alu[3] I1=cpu1.operand_B_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[4] I2=cpu1.operand_B_alu[4] I3=$auto$alumacc.cc:474:replace_alu$3099.C[4] O=$abc$46889$n2842
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3099.C[4] CO=$auto$alumacc.cc:474:replace_alu$3099.C[5] I0=cpu1.operand_A_alu[4] I1=cpu1.operand_B_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[5] I2=cpu1.operand_B_alu[5] I3=$auto$alumacc.cc:474:replace_alu$3099.C[5] O=$abc$46889$n2843
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3099.C[5] CO=$auto$alumacc.cc:474:replace_alu$3099.C[6] I0=cpu1.operand_A_alu[5] I1=cpu1.operand_B_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[6] I2=cpu1.operand_B_alu[6] I3=$auto$alumacc.cc:474:replace_alu$3099.C[6] O=$abc$46889$n2844
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3099.C[6] CO=$auto$alumacc.cc:474:replace_alu$3099.C[7] I0=cpu1.operand_A_alu[6] I1=cpu1.operand_B_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[7] I2=cpu1.operand_B_alu[7] I3=$auto$alumacc.cc:474:replace_alu$3099.C[7] O=$abc$46889$n1353
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:539|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[0] I2=cpu1.operand_B_alu[0] I3=cpu1.carry O=$abc$46889$n2654
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.carry CO=$auto$alumacc.cc:474:replace_alu$3102.C[1] I0=cpu1.operand_A_alu[0] I1=cpu1.operand_B_alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[1] I2=cpu1.operand_B_alu[1] I3=$auto$alumacc.cc:474:replace_alu$3102.C[1] O=$abc$46889$n2828
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3102.C[1] CO=$auto$alumacc.cc:474:replace_alu$3102.C[2] I0=cpu1.operand_A_alu[1] I1=cpu1.operand_B_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[2] I2=cpu1.operand_B_alu[2] I3=$auto$alumacc.cc:474:replace_alu$3102.C[2] O=$abc$46889$n2830
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3102.C[2] CO=$auto$alumacc.cc:474:replace_alu$3102.C[3] I0=cpu1.operand_A_alu[2] I1=cpu1.operand_B_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[3] I2=cpu1.operand_B_alu[3] I3=$auto$alumacc.cc:474:replace_alu$3102.C[3] O=$abc$46889$n2832
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3102.C[3] CO=$auto$alumacc.cc:474:replace_alu$3102.C[4] I0=cpu1.operand_A_alu[3] I1=cpu1.operand_B_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[4] I2=cpu1.operand_B_alu[4] I3=$auto$alumacc.cc:474:replace_alu$3102.C[4] O=$abc$46889$n2834
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3102.C[4] CO=$auto$alumacc.cc:474:replace_alu$3102.C[5] I0=cpu1.operand_A_alu[4] I1=cpu1.operand_B_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[5] I2=cpu1.operand_B_alu[5] I3=$auto$alumacc.cc:474:replace_alu$3102.C[5] O=$abc$46889$n2836
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3102.C[5] CO=$auto$alumacc.cc:474:replace_alu$3102.C[6] I0=cpu1.operand_A_alu[5] I1=cpu1.operand_B_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[6] I2=cpu1.operand_B_alu[6] I3=$auto$alumacc.cc:474:replace_alu$3102.C[6] O=$abc$46889$n2838
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3102.C[6] CO=$auto$alumacc.cc:474:replace_alu$3102.C[7] I0=cpu1.operand_A_alu[6] I1=cpu1.operand_B_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[7] I2=cpu1.operand_B_alu[7] I3=$auto$alumacc.cc:474:replace_alu$3102.C[7] O=$abc$46889$n1348
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:562|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[0] I2=$abc$46889$n2881 I3=$true O=$abc$46889$n2648
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$3105.C[1] I0=cpu1.operand_A_alu[0] I1=$abc$46889$n2881
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[1] I2=$abc$46889$n2883 I3=$auto$alumacc.cc:474:replace_alu$3105.C[1] O=$abc$46889$n2816
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3105.C[1] CO=$auto$alumacc.cc:474:replace_alu$3105.C[2] I0=cpu1.operand_A_alu[1] I1=$abc$46889$n2883
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[2] I2=$abc$46889$n2885 I3=$auto$alumacc.cc:474:replace_alu$3105.C[2] O=$abc$46889$n2818
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3105.C[2] CO=$auto$alumacc.cc:474:replace_alu$3105.C[3] I0=cpu1.operand_A_alu[2] I1=$abc$46889$n2885
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[3] I2=$abc$46889$n2887 I3=$auto$alumacc.cc:474:replace_alu$3105.C[3] O=$abc$46889$n2820
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3105.C[3] CO=$auto$alumacc.cc:474:replace_alu$3105.C[4] I0=cpu1.operand_A_alu[3] I1=$abc$46889$n2887
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[4] I2=$abc$46889$n2889 I3=$auto$alumacc.cc:474:replace_alu$3105.C[4] O=$abc$46889$n2822
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3105.C[4] CO=$auto$alumacc.cc:474:replace_alu$3105.C[5] I0=cpu1.operand_A_alu[4] I1=$abc$46889$n2889
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[5] I2=$abc$46889$n2891 I3=$auto$alumacc.cc:474:replace_alu$3105.C[5] O=$abc$46889$n2824
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3105.C[5] CO=$auto$alumacc.cc:474:replace_alu$3105.C[6] I0=cpu1.operand_A_alu[5] I1=$abc$46889$n2891
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[6] I2=$abc$46889$n2893 I3=$auto$alumacc.cc:474:replace_alu$3105.C[6] O=$abc$46889$n2826
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3105.C[6] CO=$auto$alumacc.cc:474:replace_alu$3105.C[7] I0=cpu1.operand_A_alu[6] I1=$abc$46889$n2893
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cpu1.operand_A_alu[7] I2=$abc$46889$n1346 I3=$auto$alumacc.cc:474:replace_alu$3105.C[7] O=$abc$46889$n1340
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:584|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$46889$n2648 I2=$true I3=$true O=$abc$46889$n2647
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:589|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$46889$n2642 I2=$true I3=$true O=$abc$46889$n2641
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:613|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$46889$n2918 I2=cpu1.operand_A_alu[1] I3=cpu1.operand_A_alu[1] O=$abc$46889$n2642
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu1.operand_A_alu[1] CO=$auto$maccmap.cc:240:synth$4808.C[1] I0=$abc$46889$n2918 I1=cpu1.operand_A_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$46889$n2919 I2=$abc$46889$n2904 I3=$auto$maccmap.cc:240:synth$4808.C[1] O=$abc$46889$n2804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4808.C[1] CO=$auto$maccmap.cc:240:synth$4808.C[2] I0=$abc$46889$n2919 I1=$abc$46889$n2904
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$46889$n2921 I2=$true I3=$auto$maccmap.cc:240:synth$4808.C[2] O=$abc$46889$n2806
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4808.C[2] CO=$auto$maccmap.cc:240:synth$4808.C[3] I0=$abc$46889$n2921 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$46889$n2923 I2=$abc$46889$n2908 I3=$auto$maccmap.cc:240:synth$4808.C[3] O=$abc$46889$n2808
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4808.C[3] CO=$auto$maccmap.cc:240:synth$4808.C[4] I0=$abc$46889$n2923 I1=$abc$46889$n2908
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$46889$n2925 I2=$abc$46889$n2910 I3=$auto$maccmap.cc:240:synth$4808.C[4] O=$abc$46889$n2810
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4808.C[4] CO=$auto$maccmap.cc:240:synth$4808.C[5] I0=$abc$46889$n2925 I1=$abc$46889$n2910
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$46889$n2927 I2=$abc$46889$n2912 I3=$auto$maccmap.cc:240:synth$4808.C[5] O=$abc$46889$n2812
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4808.C[5] CO=$auto$maccmap.cc:240:synth$4808.C[6] I0=$abc$46889$n2927 I1=$abc$46889$n2912
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$46889$n2929 I2=$abc$46889$n2914 I3=$auto$maccmap.cc:240:synth$4808.C[6] O=$abc$46889$n2814
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$4808.C[6] CO=$auto$maccmap.cc:240:synth$4808.C[7] I0=$abc$46889$n2929 I1=$abc$46889$n2914
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$46889$n2931 I2=$abc$46889$n2916 I3=$auto$maccmap.cc:240:synth$4808.C[7] O=$abc$46889$n1335
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][0] E=$abc$46889$n891 Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][1] E=$abc$46889$n891 Q=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][2] E=$abc$46889$n891 Q=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][3] E=$abc$46889$n891 Q=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][4] E=$abc$46889$n891 Q=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][5] E=$abc$46889$n891 Q=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][6] E=$abc$46889$n891 Q=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_wrapper D=$0\data_out[7:0][7] E=$abc$46889$n891 Q=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_wrapper D=$2\data_type[2:0][0] E=$abc$46889$n888 Q=data_type[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_wrapper D=$2\data_type[2:0][1] E=$abc$46889$n888 Q=data_type[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_wrapper D=$2\data_type[2:0][2] E=$abc$46889$n888 Q=data_type[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk_wrapper D=rst Q=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\clk_wrapper[0:0] E=$abc$46889$n1 Q=clk_wrapper
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$46889$n469 Q=delay[0] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n470 Q=delay[1] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n472 Q=delay[2] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n473 Q=delay[3] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n475 Q=delay[4] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2932 Q=delay[5] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n478 Q=delay[6] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n479 Q=delay[7] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n481 Q=delay[8] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n482 Q=delay[9] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2933 Q=delay[10] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2934 Q=delay[11] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2935 Q=delay[12] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2936 Q=delay[13] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n490 Q=delay[14] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2937 Q=delay[15] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n493 Q=delay[16] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2938 Q=delay[17] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2939 Q=delay[18] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2940 Q=delay[19] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2941 Q=delay[20] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2942 Q=delay[21] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n502 Q=delay[22] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2943 Q=delay[23] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n505 Q=delay[24] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n506 Q=delay[25] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n514 Q=delay[26] R=$abc$46889$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rst_cpu Q=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n856 Q=cpu1.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n859 Q=cpu1.state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n2948 Q=cpu1.state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n912 Q=cpu1.state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n814 Q=cpu1.opcode_alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n786 Q=cpu1.opcode_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n775 Q=cpu1.opcode_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n1304 Q=cpu1.opcode_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n1286 Q=cpu1.opcode_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n1002 Q=cpu1.opcode_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n991 Q=cpu1.opcode_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n1200 Q=cpu1.opcode_alu[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n764 Q=cpu1.opcode_alu[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n793 Q=cpu1.opcode_alu[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n1293 Q=cpu1.opcode_alu[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n25 Q=cpu1.opcode_alu[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n807 Q=cpu1.opcode_alu[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$46889$n845 Q=cpu1.opcode_alu[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1982 Q=cpu1.registers[7][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1985 Q=cpu1.registers[7][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1988 Q=cpu1.registers[7][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1991 Q=cpu1.registers[7][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1994 Q=cpu1.registers[7][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1997 Q=cpu1.registers[7][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2000 Q=cpu1.registers[7][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n2003 Q=cpu1.registers[7][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1942 Q=cpu1.registers[6][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1945 Q=cpu1.registers[6][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1948 Q=cpu1.registers[6][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1951 Q=cpu1.registers[6][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1954 Q=cpu1.registers[6][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1957 Q=cpu1.registers[6][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1960 Q=cpu1.registers[6][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1963 Q=cpu1.registers[6][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1902 Q=cpu1.registers[5][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1905 Q=cpu1.registers[5][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1908 Q=cpu1.registers[5][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1911 Q=cpu1.registers[5][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1914 Q=cpu1.registers[5][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1917 Q=cpu1.registers[5][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1920 Q=cpu1.registers[5][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1923 Q=cpu1.registers[5][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1862 Q=cpu1.registers[4][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1865 Q=cpu1.registers[4][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1868 Q=cpu1.registers[4][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1871 Q=cpu1.registers[4][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1874 Q=cpu1.registers[4][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1877 Q=cpu1.registers[4][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1880 Q=cpu1.registers[4][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1883 Q=cpu1.registers[4][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1822 Q=cpu1.registers[3][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1825 Q=cpu1.registers[3][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1828 Q=cpu1.registers[3][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1831 Q=cpu1.registers[3][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1834 Q=cpu1.registers[3][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1837 Q=cpu1.registers[3][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1840 Q=cpu1.registers[3][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1843 Q=cpu1.registers[3][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1782 Q=cpu1.registers[2][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1785 Q=cpu1.registers[2][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1788 Q=cpu1.registers[2][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1791 Q=cpu1.registers[2][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1794 Q=cpu1.registers[2][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1797 Q=cpu1.registers[2][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1800 Q=cpu1.registers[2][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1803 Q=cpu1.registers[2][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1742 Q=cpu1.registers[1][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1745 Q=cpu1.registers[1][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1748 Q=cpu1.registers[1][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1751 Q=cpu1.registers[1][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1754 Q=cpu1.registers[1][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1757 Q=cpu1.registers[1][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1760 Q=cpu1.registers[1][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1763 Q=cpu1.registers[1][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1694 Q=cpu1.registers[0][0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1697 Q=cpu1.registers[0][1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1700 Q=cpu1.registers[0][2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1703 Q=cpu1.registers[0][3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1706 Q=cpu1.registers[0][4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1709 Q=cpu1.registers[0][5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1712 Q=cpu1.registers[0][6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$46889$n1715 Q=cpu1.registers[0][7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$46889$n1661 E=$abc$46889$n940 Q=cpu1.operand_B_alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1663 E=$abc$46889$n940 Q=cpu1.operand_B_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1665 E=$abc$46889$n940 Q=cpu1.operand_B_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1667 E=$abc$46889$n940 Q=cpu1.operand_B_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1669 E=$abc$46889$n940 Q=cpu1.operand_B_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1671 E=$abc$46889$n940 Q=cpu1.operand_B_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1673 E=$abc$46889$n940 Q=cpu1.operand_B_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1675 E=$abc$46889$n940 Q=cpu1.operand_B_alu[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1589 E=$abc$46889$n952 Q=cpu1.operand_A_alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1591 E=$abc$46889$n952 Q=cpu1.operand_A_alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1593 E=$abc$46889$n952 Q=cpu1.operand_A_alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1595 E=$abc$46889$n952 Q=cpu1.operand_A_alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1597 E=$abc$46889$n952 Q=cpu1.operand_A_alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1599 E=$abc$46889$n952 Q=cpu1.operand_A_alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1601 E=$abc$46889$n952 Q=cpu1.operand_A_alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1603 E=$abc$46889$n952 Q=cpu1.operand_A_alu[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1587 E=$abc$46889$n962 Q=cpu1.temp_state2 R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1587 E=$abc$46889$n964 Q=cpu1.input_ready_alu R=cpu1.state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=cpu1.alu1.borrow_out E=$abc$46889$n970 Q=cpu1.borrow R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$46889$n1581 Q=cpu1.carry R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$46889$n1524 E=$abc$46889$n974 Q=cpu1.program_counter[0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1527 E=$abc$46889$n975 Q=cpu1.program_counter[1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1530 E=$abc$46889$n974 Q=cpu1.program_counter[2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1533 E=$abc$46889$n974 Q=cpu1.program_counter[3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1536 E=$abc$46889$n974 Q=cpu1.program_counter[4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1539 E=$abc$46889$n974 Q=cpu1.program_counter[5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1542 E=$abc$46889$n974 Q=cpu1.program_counter[6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1545 E=$abc$46889$n974 Q=cpu1.program_counter[7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1386 E=$abc$46889$n977 Q=cpu1.this_instr[0] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1387 E=$abc$46889$n977 Q=cpu1.this_instr[1] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1388 E=$abc$46889$n977 Q=cpu1.this_instr[2] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1389 E=$abc$46889$n977 Q=cpu1.this_instr[3] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1390 E=$abc$46889$n977 Q=cpu1.this_instr[4] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1391 E=$abc$46889$n977 Q=cpu1.this_instr[5] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1385 E=$abc$46889$n977 Q=cpu1.this_instr[6] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1392 E=$abc$46889$n977 Q=cpu1.this_instr[7] R=rst_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.program_counter[0] E=$abc$46889$n979 Q=cpu1.pc_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.program_counter[1] E=$abc$46889$n979 Q=cpu1.pc_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.program_counter[2] E=$abc$46889$n979 Q=cpu1.pc_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.program_counter[3] E=$abc$46889$n979 Q=cpu1.pc_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.program_counter[4] E=$abc$46889$n979 Q=cpu1.pc_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.program_counter[5] E=$abc$46889$n979 Q=cpu1.pc_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.program_counter[6] E=$abc$46889$n979 Q=cpu1.pc_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.program_counter[7] E=$abc$46889$n979 Q=cpu1.pc_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_B_alu[0] E=$abc$46889$n979 Q=cpu1.operand_B_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_B_alu[1] E=$abc$46889$n979 Q=cpu1.operand_B_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_B_alu[2] E=$abc$46889$n979 Q=cpu1.operand_B_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_B_alu[3] E=$abc$46889$n979 Q=cpu1.operand_B_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_B_alu[4] E=$abc$46889$n979 Q=cpu1.operand_B_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_B_alu[5] E=$abc$46889$n979 Q=cpu1.operand_B_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_B_alu[6] E=$abc$46889$n979 Q=cpu1.operand_B_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_B_alu[7] E=$abc$46889$n979 Q=cpu1.operand_B_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_A_alu[0] E=$abc$46889$n979 Q=cpu1.operand_A_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_A_alu[1] E=$abc$46889$n979 Q=cpu1.operand_A_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_A_alu[2] E=$abc$46889$n979 Q=cpu1.operand_A_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_A_alu[3] E=$abc$46889$n979 Q=cpu1.operand_A_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_A_alu[4] E=$abc$46889$n979 Q=cpu1.operand_A_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_A_alu[5] E=$abc$46889$n979 Q=cpu1.operand_A_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_A_alu[6] E=$abc$46889$n979 Q=cpu1.operand_A_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.operand_A_alu[7] E=$abc$46889$n979 Q=cpu1.operand_A_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.this_instr[0] E=$abc$46889$n979 Q=cpu1.opcode[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.this_instr[1] E=$abc$46889$n979 Q=cpu1.opcode[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.this_instr[2] E=$abc$46889$n979 Q=cpu1.opcode[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.this_instr[3] E=$abc$46889$n979 Q=cpu1.opcode[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.this_instr[4] E=$abc$46889$n979 Q=cpu1.opcode[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.this_instr[5] E=$abc$46889$n979 Q=cpu1.opcode[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.this_instr[6] E=$abc$46889$n979 Q=cpu1.opcode[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.this_instr[7] E=$abc$46889$n979 Q=cpu1.opcode[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.alu1.result_out[0] E=$abc$46889$n979 Q=cpu1.result_out_cpu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.alu1.result_out[1] E=$abc$46889$n979 Q=cpu1.result_out_cpu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.alu1.result_out[2] E=$abc$46889$n979 Q=cpu1.result_out_cpu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.alu1.result_out[3] E=$abc$46889$n979 Q=cpu1.result_out_cpu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.alu1.result_out[4] E=$abc$46889$n979 Q=cpu1.result_out_cpu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.alu1.result_out[5] E=$abc$46889$n979 Q=cpu1.result_out_cpu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.alu1.result_out[6] E=$abc$46889$n979 Q=cpu1.result_out_cpu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.alu1.result_out[7] E=$abc$46889$n979 Q=cpu1.result_out_cpu[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n189 E=$abc$46889$n2948 Q=cpu1.operand_A[0] R=$abc$46889$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n1385 E=$abc$46889$n2948 Q=cpu1.operand_A[1] R=$abc$46889$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n185 E=$abc$46889$n2948 Q=cpu1.operand_A[2] R=$abc$46889$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n181 E=$abc$46889$n2948 Q=cpu1.operand_A[3] R=$abc$46889$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$46889$n2948 Q=cpu1.operand_A[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n196 E=$abc$46889$n2948 Q=cpu1.operand_A[5] R=$abc$46889$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n185 E=$abc$46889$n2948 Q=cpu1.operand_A[6] R=$abc$46889$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$46889$n2948 Q=cpu1.operand_A[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.alu1.borrow_out E=$abc$46889$n979 Q=cpu1.borrow_out_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=cpu1.alu1.carry_out E=$abc$46889$n979 Q=cpu1.carry_out_cpu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n1521 E=$abc$46889$n978 Q=cpu1.data_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:179|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n2597 E=$abc$46889$n982 Q=cpu1.alu1.carry_out R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:516|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$46889$n2583 E=$abc$46889$n984 Q=cpu1.alu1.borrow_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:516|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n2614 E=$abc$46889$n982 Q=cpu1.alu1.result_out[0] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:516|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n2690 E=$abc$46889$n982 Q=cpu1.alu1.result_out[1] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:516|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n2692 E=$abc$46889$n982 Q=cpu1.alu1.result_out[2] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:516|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n2694 E=$abc$46889$n982 Q=cpu1.alu1.result_out[3] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:516|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n2696 E=$abc$46889$n982 Q=cpu1.alu1.result_out[4] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:516|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n2698 E=$abc$46889$n982 Q=cpu1.alu1.result_out[5] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:516|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n2700 E=$abc$46889$n982 Q=cpu1.alu1.result_out[6] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:516|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$46889$n2662 E=$abc$46889$n982 Q=cpu1.alu1.result_out[7] R=cpu1.alu1.rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:35|combined.v:159|combined.v:516|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_CARRY CI=$abc$46889$n461 CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11682.$auto$alumacc.cc:474:replace_alu$11916.C[3] I0=$abc$46889$n463 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11682.$auto$alumacc.cc:474:replace_alu$11916.C[3] CO=$abc$46889$n2898 I0=$abc$46889$n464 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[10] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[11] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[11] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[12] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[12] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[13] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[13] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[14] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[14] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[15] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[15] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[16] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[16] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[17] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[17] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[18] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[18] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[19] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[19] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[20] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$46889$n444 CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[2] I0=$abc$46889$n445 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[20] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[21] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[21] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[22] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[22] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[23] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[23] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[24] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[24] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[25] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[25] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[26] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[26] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[27] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[27] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[28] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[28] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[29] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[29] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[30] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[2] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[3] I0=$abc$46889$n447 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[30] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[31] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[31] CO=$abc$46889$n2895 I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[3] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[4] I0=$abc$46889$n1425 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[4] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[5] I0=$abc$46889$n1427 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[5] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[6] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[6] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[7] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[7] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[8] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[8] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[9] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[9] CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$ge$/usr/local/bin/../share/yosys/techmap.v:301$11686.$auto$alumacc.cc:474:replace_alu$11866.C[10] I0=$abc$46889$n1429 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:301|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$46889$n1420 I2=$true I3=$true O=$abc$46889$n1421
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$46889$n461 CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$sub$/usr/local/bin/../share/yosys/techmap.v:302$11683.$auto$alumacc.cc:474:replace_alu$11912.C[3] I0=$abc$46889$n463 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$46889$n464 I2=$false I3=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$sub$/usr/local/bin/../share/yosys/techmap.v:302$11683.$auto$alumacc.cc:474:replace_alu$11912.C[3] O=$abc$46889$n1424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$sub$/usr/local/bin/../share/yosys/techmap.v:302$11683.$auto$alumacc.cc:474:replace_alu$11912.C[3] CO=$abc$46889$n2859 I0=$abc$46889$n464 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$abc$46889$n2859 O=$abc$46889$n1426
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$46889$n444 I2=$false I3=$true O=$abc$46889$n1417
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$46889$n444 CO=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$sub$/usr/local/bin/../share/yosys/techmap.v:302$11687.$auto$alumacc.cc:474:replace_alu$11862.C[2] I0=$abc$46889$n445 I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$46889$n447 I2=$false I3=$techmap$techmap$mod$combined.v:72$9.div_mod.div_mod_u.$sub$/usr/local/bin/../share/yosys/techmap.v:302$11687.$auto$alumacc.cc:474:replace_alu$11862.C[2] O=$abc$46889$n1419
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/techmap.v:302|/usr/local/bin/../share/yosys/techmap.v:330|/usr/local/bin/../share/yosys/techmap.v:380|combined.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.names cpu1.borrow_out_cpu borrow_out_cpu
1 1
.names cpu1.carry_out_cpu carry_out_cpu
1 1
.names cpu1.borrow cpu1.alu1.borrow_in
1 1
.names cpu1.carry cpu1.alu1.carry_in
1 1
.names clk cpu1.alu1.clk
1 1
.names cpu1.input_ready_alu cpu1.alu1.input_ready
1 1
.names cpu1.operand_A_alu[0] cpu1.alu1.operand_A[0]
1 1
.names cpu1.operand_A_alu[1] cpu1.alu1.operand_A[1]
1 1
.names cpu1.operand_A_alu[2] cpu1.alu1.operand_A[2]
1 1
.names cpu1.operand_A_alu[3] cpu1.alu1.operand_A[3]
1 1
.names cpu1.operand_A_alu[4] cpu1.alu1.operand_A[4]
1 1
.names cpu1.operand_A_alu[5] cpu1.alu1.operand_A[5]
1 1
.names cpu1.operand_A_alu[6] cpu1.alu1.operand_A[6]
1 1
.names cpu1.operand_A_alu[7] cpu1.alu1.operand_A[7]
1 1
.names cpu1.operand_B_alu[0] cpu1.alu1.operand_B[0]
1 1
.names cpu1.operand_B_alu[1] cpu1.alu1.operand_B[1]
1 1
.names cpu1.operand_B_alu[2] cpu1.alu1.operand_B[2]
1 1
.names cpu1.operand_B_alu[3] cpu1.alu1.operand_B[3]
1 1
.names cpu1.operand_B_alu[4] cpu1.alu1.operand_B[4]
1 1
.names cpu1.operand_B_alu[5] cpu1.alu1.operand_B[5]
1 1
.names cpu1.operand_B_alu[6] cpu1.alu1.operand_B[6]
1 1
.names cpu1.operand_B_alu[7] cpu1.alu1.operand_B[7]
1 1
.names cpu1.alu1.borrow_out cpu1.borrow_out_alu
1 1
.names cpu1.alu1.carry_out cpu1.carry_out_alu
1 1
.names clk cpu1.clk
1 1
.names cpu1.alu1.result_out[0] cpu1.result_out_alu[0]
1 1
.names cpu1.alu1.result_out[1] cpu1.result_out_alu[1]
1 1
.names cpu1.alu1.result_out[2] cpu1.result_out_alu[2]
1 1
.names cpu1.alu1.result_out[3] cpu1.result_out_alu[3]
1 1
.names cpu1.alu1.result_out[4] cpu1.result_out_alu[4]
1 1
.names cpu1.alu1.result_out[5] cpu1.result_out_alu[5]
1 1
.names cpu1.alu1.result_out[6] cpu1.result_out_alu[6]
1 1
.names cpu1.alu1.result_out[7] cpu1.result_out_alu[7]
1 1
.names rst_cpu cpu1.rst
1 1
.names cpu1.alu1.rst cpu1.rst_in
1 1
.names cpu1.alu1.rst cpu1.state[0]
1 1
.names $undef cpu1.state[3]
1 1
.names cpu1.data_out data_out_cpu
1 1
.names cpu1.opcode[0] opcode_out_cpu[0]
1 1
.names cpu1.opcode[1] opcode_out_cpu[1]
1 1
.names cpu1.opcode[2] opcode_out_cpu[2]
1 1
.names cpu1.opcode[3] opcode_out_cpu[3]
1 1
.names cpu1.opcode[4] opcode_out_cpu[4]
1 1
.names cpu1.opcode[5] opcode_out_cpu[5]
1 1
.names cpu1.opcode[6] opcode_out_cpu[6]
1 1
.names cpu1.opcode[7] opcode_out_cpu[7]
1 1
.names cpu1.operand_A_out[0] operand_A[0]
1 1
.names cpu1.operand_A_out[1] operand_A[1]
1 1
.names cpu1.operand_A_out[2] operand_A[2]
1 1
.names cpu1.operand_A_out[3] operand_A[3]
1 1
.names cpu1.operand_A_out[4] operand_A[4]
1 1
.names cpu1.operand_A_out[5] operand_A[5]
1 1
.names cpu1.operand_A_out[6] operand_A[6]
1 1
.names cpu1.operand_A_out[7] operand_A[7]
1 1
.names cpu1.operand_B_out[0] operand_B[0]
1 1
.names cpu1.operand_B_out[1] operand_B[1]
1 1
.names cpu1.operand_B_out[2] operand_B[2]
1 1
.names cpu1.operand_B_out[3] operand_B[3]
1 1
.names cpu1.operand_B_out[4] operand_B[4]
1 1
.names cpu1.operand_B_out[5] operand_B[5]
1 1
.names cpu1.operand_B_out[6] operand_B[6]
1 1
.names cpu1.operand_B_out[7] operand_B[7]
1 1
.names cpu1.pc_out[0] pc_out_cpu[0]
1 1
.names cpu1.pc_out[1] pc_out_cpu[1]
1 1
.names cpu1.pc_out[2] pc_out_cpu[2]
1 1
.names cpu1.pc_out[3] pc_out_cpu[3]
1 1
.names cpu1.pc_out[4] pc_out_cpu[4]
1 1
.names cpu1.pc_out[5] pc_out_cpu[5]
1 1
.names cpu1.pc_out[6] pc_out_cpu[6]
1 1
.names cpu1.pc_out[7] pc_out_cpu[7]
1 1
.names cpu1.result_out_cpu[0] result_out_cpu[0]
1 1
.names cpu1.result_out_cpu[1] result_out_cpu[1]
1 1
.names cpu1.result_out_cpu[2] result_out_cpu[2]
1 1
.names cpu1.result_out_cpu[3] result_out_cpu[3]
1 1
.names cpu1.result_out_cpu[4] result_out_cpu[4]
1 1
.names cpu1.result_out_cpu[5] result_out_cpu[5]
1 1
.names cpu1.result_out_cpu[6] result_out_cpu[6]
1 1
.names cpu1.result_out_cpu[7] result_out_cpu[7]
1 1
.end
