
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

    <title>circle_buf Source File &#8212; Bedrock  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="circle-buf-source-file">
<span id="circle-buf-source"></span><h1>circle_buf Source File<a class="headerlink" href="#circle-buf-source-file" title="Permalink to this heading">Â¶</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">  1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>
<span class="linenos">  2</span>
<span class="linenos">  3</span><span class="k">module</span><span class="w"> </span><span class="n">circle_buf</span><span class="w"> </span><span class="p">#(</span>
<span class="linenos">  4</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">dw</span><span class="o">=</span><span class="mh">16</span><span class="p">,</span>
<span class="linenos">  5</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">aw</span><span class="o">=</span><span class="mh">13</span><span class="p">,</span>
<span class="linenos">  6</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">stat_w</span><span class="o">=</span><span class="mh">16</span><span class="p">,</span><span class="w"> </span><span class="c1">// Width of buffer statistics</span>
<span class="linenos">  7</span><span class="w">     </span><span class="c1">// For each half of the double-buffered memory, the default is to use a read of the last</span>
<span class="linenos">  8</span><span class="w">     </span><span class="c1">// memory location as acknowledgement that the buffer read is complete,</span>
<span class="linenos">  9</span><span class="w">     </span><span class="c1">// and read cycles need the stb_out signal set high to register.</span>
<span class="linenos"> 10</span><span class="w">     </span><span class="c1">// Set this parameter to 0 to disable that feature, in which case you</span>
<span class="linenos"> 11</span><span class="w">     </span><span class="c1">// need to construct the stb_out signal as a simple explicit flip command.</span>
<span class="linenos"> 12</span><span class="w">     </span><span class="k">parameter</span><span class="w"> </span><span class="n">auto_flip</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span>
<span class="linenos"> 13</span><span class="p">)</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 14</span><span class="w">     </span><span class="c1">// source side</span>
<span class="linenos"> 15</span><span class="w">     </span><span class="k">input</span><span class="w">          </span><span class="n">iclk</span><span class="p">,</span>
<span class="linenos"> 16</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">d_in</span><span class="p">,</span>
<span class="linenos"> 17</span><span class="w">     </span><span class="k">input</span><span class="w">          </span><span class="n">stb_in</span><span class="p">,</span><span class="w">          </span><span class="c1">// d_in is valid</span>
<span class="linenos"> 18</span><span class="w">     </span><span class="k">input</span><span class="w">          </span><span class="n">boundary</span><span class="p">,</span><span class="w">        </span><span class="c1">// between blocks of input strobes</span>
<span class="linenos"> 19</span><span class="w">     </span><span class="k">input</span><span class="w">          </span><span class="n">stop</span><span class="p">,</span><span class="w">            </span><span class="c1">// single-cycle</span>
<span class="linenos"> 20</span><span class="w">                                     </span><span class="c1">// assume stop happens a programmable number of samples</span>
<span class="linenos"> 21</span><span class="w">                                     </span><span class="c1">// after a fault event, and we will save 1024 samples</span>
<span class="linenos"> 22</span><span class="w">                                     </span><span class="c1">// before the stop signal</span>
<span class="linenos"> 23</span><span class="w">     </span><span class="k">output</span><span class="w">         </span><span class="n">buf_sync</span><span class="p">,</span><span class="w">        </span><span class="c1">// single-cycle when buffer starts/ends</span>
<span class="linenos"> 24</span><span class="w">     </span><span class="k">output</span><span class="w">         </span><span class="n">buf_transferred</span><span class="p">,</span><span class="w"> </span><span class="c1">// single-cycle when a buffer has been</span>
<span class="linenos"> 25</span><span class="w">                                     </span><span class="c1">// handed over for reading;</span>
<span class="linenos"> 26</span><span class="w">                                     </span><span class="c1">// one cycle delayed from buf_sync</span>
<span class="linenos"> 27</span>
<span class="linenos"> 28</span><span class="w">     </span><span class="c1">// readout side</span>
<span class="linenos"> 29</span><span class="w">     </span><span class="k">input</span><span class="w">                 </span><span class="n">oclk</span><span class="p">,</span>
<span class="linenos"> 30</span><span class="w">     </span><span class="k">output</span><span class="w">                </span><span class="n">enable</span><span class="p">,</span>
<span class="linenos"> 31</span><span class="w">     </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">       </span><span class="n">read_addr</span><span class="p">,</span><span class="w"> </span><span class="c1">// nominally 8192 locations</span>
<span class="linenos"> 32</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">       </span><span class="n">d_out</span><span class="p">,</span>
<span class="linenos"> 33</span><span class="w">     </span><span class="k">input</span><span class="w">                 </span><span class="n">stb_out</span><span class="p">,</span>
<span class="linenos"> 34</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">stat_w</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">buf_count</span><span class="p">,</span><span class="w"> </span><span class="c1">// number of full buffer writes</span>
<span class="linenos"> 35</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">       </span><span class="n">buf_stat2</span><span class="p">,</span><span class="w"> </span><span class="c1">// last valid location</span>
<span class="linenos"> 36</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">stat_w</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">buf_stat</span><span class="p">,</span><span class="w">  </span><span class="c1">// includes fault bit, and (if set) the last valid location</span>
<span class="linenos"> 37</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">+</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">       </span><span class="n">debug_stat</span><span class="w"> </span><span class="c1">// {stb_in, boundary, btest, wbank, rbank, wr_addr}</span>
<span class="linenos"> 38</span><span class="p">);</span>
<span class="linenos"> 39</span>
<span class="linenos"> 40</span><span class="cp">`define MIN(a,b) a &lt; b ? a : b</span>
<span class="linenos"> 41</span>
<span class="linenos"> 42</span><span class="c1">// parameterized to improve testability</span>
<span class="linenos"> 43</span>
<span class="linenos"> 44</span><span class="c1">// 8192 words of 16 bits, double buffered</span>
<span class="linenos"> 45</span><span class="c1">// maybe subdivided into 1024 time samples of 4 RF waveforms,</span>
<span class="linenos"> 46</span><span class="c1">// each with an I and Q component</span>
<span class="linenos"> 47</span>
<span class="linenos"> 48</span><span class="c1">// readout side state</span>
<span class="linenos"> 49</span><span class="kt">reg</span><span class="w"> </span><span class="n">rbank</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w">  </span><span class="c1">// really complement</span>
<span class="linenos"> 50</span>
<span class="linenos"> 51</span><span class="c1">// source side control logic</span>
<span class="linenos"> 52</span><span class="c1">// Flow control is opposite that in decay_buf: the pacing happens</span>
<span class="linenos"> 53</span><span class="c1">// from the readout side</span>
<span class="linenos"> 54</span><span class="kt">wire</span><span class="w"> </span><span class="n">flag_return</span><span class="p">;</span><span class="w">   </span><span class="c1">// buffer request from readout side</span>
<span class="linenos"> 55</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">write_addr</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">save_addr</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">save_addr0</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 56</span><span class="kt">reg</span><span class="w"> </span><span class="n">pend</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">run</span><span class="o">=</span><span class="mh">1</span><span class="p">,</span><span class="w"> </span><span class="n">wbank</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">flag_return_x</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 57</span><span class="kt">wire</span><span class="w"> </span><span class="n">change_req</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">wbank</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">flag_return_x</span><span class="p">;</span>
<span class="linenos"> 58</span><span class="kt">wire</span><span class="w"> </span><span class="n">end_write_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">write_addr</span><span class="p">;</span>
<span class="linenos"> 59</span><span class="kt">reg</span><span class="w"> </span><span class="n">record_type</span><span class="o">=</span><span class="mh">1</span><span class="p">;</span>
<span class="linenos"> 60</span><span class="kt">reg</span><span class="w"> </span><span class="n">boundary_ok</span><span class="o">=</span><span class="mh">1</span><span class="p">;</span>
<span class="linenos"> 61</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">done_read</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos"> 62</span><span class="kt">wire</span><span class="w"> </span><span class="n">stop_write</span><span class="o">=</span><span class="n">pend</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">boundary</span><span class="p">;</span>
<span class="linenos"> 63</span><span class="kt">wire</span><span class="w"> </span><span class="n">eval_done_read</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">stb_in</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">boundary_ok</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">end_write_addr</span><span class="p">;</span>
<span class="linenos"> 64</span><span class="kt">wire</span><span class="w"> </span><span class="n">eval_block</span><span class="o">=</span><span class="n">eval_done_read</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">change_req</span><span class="p">;</span>
<span class="linenos"> 65</span><span class="kt">reg</span><span class="w"> </span><span class="n">buff_wrap</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 66</span><span class="kt">reg</span><span class="w"> </span><span class="n">buf_transferred_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 67</span><span class="kt">wire</span><span class="w"> </span><span class="n">btest</span><span class="o">=</span><span class="w"> </span><span class="n">boundary</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="n">stb_in</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">end_write_addr</span><span class="w"> </span><span class="p">);</span>
<span class="linenos"> 68</span><span class="k">assign</span><span class="w"> </span><span class="n">buf_transferred</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">buf_transferred_r</span><span class="p">;</span>
<span class="linenos"> 69</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">iclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 70</span><span class="w">     </span><span class="n">flag_return_x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">flag_return</span><span class="p">;</span><span class="w">  </span><span class="c1">// Clock domain crossing</span>
<span class="linenos"> 71</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">eval_done_read</span><span class="p">)</span><span class="w"> </span><span class="n">done_read</span><span class="p">[</span><span class="n">wbank</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">change_req</span><span class="p">;</span>
<span class="linenos"> 72</span><span class="w">     </span><span class="c1">//if (boundary|(stb_in&amp;end_write_addr)) boundary_ok &lt;= boundary;</span>
<span class="linenos"> 73</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">btest</span><span class="p">)</span><span class="w"> </span><span class="n">boundary_ok</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">boundary</span><span class="p">;</span>
<span class="linenos"> 74</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">stb_in</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">boundary_ok</span><span class="p">)</span><span class="w"> </span><span class="n">write_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">write_addr</span><span class="o">+</span><span class="mh">1</span><span class="p">;</span><span class="w"> </span><span class="c1">//wbank==rbank ? 0 : write_addr+1;</span>
<span class="linenos"> 75</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">eval_block</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 76</span><span class="w">             </span><span class="n">run</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos"> 77</span><span class="w">             </span><span class="n">wbank</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">wbank</span><span class="p">;</span>
<span class="linenos"> 78</span><span class="w">             </span><span class="n">record_type</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">run</span><span class="p">;</span><span class="w">  </span><span class="c1">// fault (0) vs. comfort display (1)</span>
<span class="linenos"> 79</span><span class="w">             </span><span class="n">save_addr0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">run</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="p">{</span><span class="n">aw</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}}</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">save_addr</span><span class="p">;</span>
<span class="linenos"> 80</span><span class="w">     </span><span class="k">end</span>
<span class="linenos"> 81</span><span class="w">     </span><span class="n">buf_transferred_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">eval_block</span><span class="p">;</span>
<span class="linenos"> 82</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">((</span><span class="n">stop</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">run</span><span class="p">)</span><span class="o">|</span><span class="w"> </span><span class="n">boundary</span><span class="p">)</span><span class="w"> </span><span class="n">pend</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">stop</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">run</span><span class="p">;</span><span class="w">  </span><span class="c1">// ignore double stops</span>
<span class="linenos"> 83</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">stop_write</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 84</span><span class="w">             </span><span class="n">run</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 85</span><span class="w">             </span><span class="n">save_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">write_addr</span><span class="p">;</span>
<span class="linenos"> 86</span><span class="w">             </span><span class="n">buff_wrap</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">done_read</span><span class="p">[</span><span class="n">wbank</span><span class="p">];</span>
<span class="linenos"> 87</span><span class="w">     </span><span class="k">end</span>
<span class="linenos"> 88</span><span class="k">end</span>
<span class="linenos"> 89</span><span class="kt">wire</span><span class="w"> </span><span class="n">flag_send</span><span class="o">=</span><span class="n">wbank</span><span class="p">;</span><span class="w">  </span><span class="c1">// says &quot;I want to write bank foo&quot;</span>
<span class="linenos"> 90</span><span class="k">assign</span><span class="w"> </span><span class="n">debug_stat</span><span class="o">=</span><span class="p">{</span><span class="n">stb_in</span><span class="p">,</span><span class="n">boundary</span><span class="p">,</span><span class="n">btest</span><span class="p">,</span><span class="n">wbank</span><span class="p">,</span><span class="n">rbank</span><span class="p">,</span><span class="n">write_addr</span><span class="p">};</span>
<span class="linenos"> 91</span><span class="c1">// Handshake means &quot;OK, I won&#39;t read bank foo&quot;</span>
<span class="linenos"> 92</span>
<span class="linenos"> 93</span><span class="c1">// readout side control logic</span>
<span class="linenos"> 94</span><span class="kt">reg</span><span class="w"> </span><span class="n">flag_send_x</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 95</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">aw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">read0_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">read_addr</span><span class="p">;</span><span class="w">  </span><span class="c1">// cut down to current width</span>
<span class="linenos"> 96</span><span class="kt">wire</span><span class="w"> </span><span class="n">end_read_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">&amp;</span><span class="n">read0_addr</span><span class="p">;</span>
<span class="linenos"> 97</span><span class="k">assign</span><span class="w"> </span><span class="n">enable</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">flag_send_x</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">rbank</span><span class="p">;</span>
<span class="linenos"> 98</span><span class="kt">wire</span><span class="w"> </span><span class="n">flip_buffer</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">stb_out</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">enable</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">end_read_addr</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="o">~</span><span class="n">auto_flip</span><span class="p">);</span>
<span class="linenos"> 99</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">oclk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">100</span><span class="w">     </span><span class="n">flag_send_x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">flag_send</span><span class="p">;</span><span class="w">  </span><span class="c1">// Clock domain crossing</span>
<span class="linenos">101</span><span class="w">     </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">flip_buffer</span><span class="p">)</span><span class="w"> </span><span class="n">rbank</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">rbank</span><span class="p">;</span>
<span class="linenos">102</span><span class="k">end</span>
<span class="linenos">103</span><span class="k">assign</span><span class="w"> </span><span class="n">flag_return</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rbank</span><span class="p">;</span>
<span class="linenos">104</span>
<span class="linenos">105</span><span class="c1">// in iclk domain</span>
<span class="linenos">106</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">stat_w</span><span class="o">-</span><span class="mh">2</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">save_addr0_ext</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">save_addr0</span><span class="p">[</span><span class="no">`MIN</span><span class="p">(</span><span class="n">stat_w</span><span class="o">-</span><span class="mh">2</span><span class="p">,</span><span class="n">aw</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span><span class="w"> </span><span class="c1">// truncate or pad MSBs</span>
<span class="linenos">107</span><span class="k">assign</span><span class="w"> </span><span class="n">buf_stat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="n">record_type</span><span class="p">,</span><span class="w"> </span><span class="n">buff_wrap</span><span class="p">,</span><span class="w"> </span><span class="n">save_addr0_ext</span><span class="p">};</span>
<span class="linenos">108</span>
<span class="linenos">109</span><span class="k">assign</span><span class="w"> </span><span class="n">buf_stat2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">save_addr0</span><span class="p">;</span>
<span class="linenos">110</span><span class="kt">wire</span><span class="w"> </span><span class="n">write_en</span><span class="o">=</span><span class="w"> </span><span class="n">stb_in</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">boundary_ok</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">run</span><span class="p">;</span>
<span class="linenos">111</span>
<span class="linenos">112</span><span class="c1">// Count of how many buffers we have acquired</span>
<span class="linenos">113</span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">stat_w</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">buf_count_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">114</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">iclk</span><span class="p">)</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">eval_done_read</span><span class="p">)</span><span class="w"> </span><span class="n">buf_count_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">buf_count_r</span><span class="o">+</span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">115</span><span class="k">assign</span><span class="w"> </span><span class="n">buf_count</span><span class="o">=</span><span class="n">buf_count_r</span><span class="p">;</span>
<span class="linenos">116</span><span class="k">assign</span><span class="w"> </span><span class="n">buf_sync</span><span class="o">=</span><span class="n">eval_done_read</span><span class="p">;</span>
<span class="linenos">117</span>
<span class="linenos">118</span><span class="c1">// data path is simply a dual-port RAM</span>
<span class="linenos">119</span><span class="n">dpram</span><span class="w"> </span><span class="p">#(.</span><span class="n">aw</span><span class="p">(</span><span class="n">aw</span><span class="o">+</span><span class="mh">1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">dw</span><span class="p">(</span><span class="n">dw</span><span class="p">))</span><span class="w"> </span><span class="n">cbuf</span><span class="p">(.</span><span class="n">clka</span><span class="p">(</span><span class="n">iclk</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">clkb</span><span class="p">(</span><span class="n">oclk</span><span class="p">),</span>
<span class="linenos">120</span><span class="w">     </span><span class="p">.</span><span class="n">addra</span><span class="p">({</span><span class="n">wbank</span><span class="p">,</span><span class="n">write_addr</span><span class="p">}),</span><span class="w"> </span><span class="p">.</span><span class="n">dina</span><span class="p">(</span><span class="n">d_in</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">wena</span><span class="p">(</span><span class="n">write_en</span><span class="p">),</span>
<span class="linenos">121</span><span class="w">     </span><span class="p">.</span><span class="n">addrb</span><span class="p">({</span><span class="o">~</span><span class="n">rbank</span><span class="p">,</span><span class="n">read0_addr</span><span class="p">}),</span><span class="w"> </span><span class="p">.</span><span class="n">doutb</span><span class="p">(</span><span class="n">d_out</span><span class="p">)</span>
<span class="linenos">122</span><span class="p">);</span>
<span class="linenos">123</span>
<span class="linenos">124</span><span class="k">endmodule</span>
</pre></div>
</div>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">Bedrock</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../general-docs.html">General Docs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rtsim-module.html">RTSIM Module</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dsp-digaree-module.html">DSP Digaree Module</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2022, LBNL ATG.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.0.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.13</a>
      
      |
      <a href="../_sources/_gen_src_rst/circle_buf_source.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>