Info: constraining clock net 'clk25_0__io' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:        12/83640     0%
Info:         logic LUTs:      4/83640     0%
Info:         carry LUTs:      8/83640     0%
Info:           RAM LUTs:      0/41820     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:        40/83640     0%

Info: Packing IOs..
Info: esp32_spi_0__gpio0__io feeds TRELLIS_IO pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0, removing $nextpnr_iobuf esp32_spi_0__gpio0__io.
Info: pin 'pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0' constrained to Bel 'X0/Y86/PIOD'.
Info: uart_0__tx__io feeds TRELLIS_IO pin_uart_0__tx.uart_0__tx_0, removing $nextpnr_obuf uart_0__tx__io.
Info: pin 'pin_uart_0__tx.uart_0__tx_0' constrained to Bel 'X0/Y56/PIOC'.
Info: uart_0__rx__io feeds TRELLIS_IO pin_uart_0__rx.uart_0__rx_0, removing $nextpnr_ibuf uart_0__rx__io.
Info: pin 'pin_uart_0__rx.uart_0__rx_0' constrained to Bel 'X0/Y89/PIOB'.
Info: uart_0__rts__io feeds TRELLIS_IO pin_uart_0__rts.uart_0__rts_0, removing $nextpnr_ibuf uart_0__rts__io.
Info: pin 'pin_uart_0__rts.uart_0__rts_0' constrained to Bel 'X0/Y86/PIOB'.
Info: uart_0__dtr__io feeds TRELLIS_IO pin_uart_0__dtr.uart_0__dtr_0, removing $nextpnr_ibuf uart_0__dtr__io.
Info: pin 'pin_uart_0__dtr.uart_0__dtr_0' constrained to Bel 'X0/Y89/PIOD'.
Info: led_7__io feeds TRELLIS_IO pin_led_7.led_7_0, removing $nextpnr_obuf led_7__io.
Info: pin 'pin_led_7.led_7_0' constrained to Bel 'X0/Y41/PIOD'.
Info: led_6__io feeds TRELLIS_IO pin_led_6.led_6_0, removing $nextpnr_obuf led_6__io.
Info: pin 'pin_led_6.led_6_0' constrained to Bel 'X0/Y38/PIOD'.
Info: led_5__io feeds TRELLIS_IO pin_led_5.led_5_0, removing $nextpnr_obuf led_5__io.
Info: pin 'pin_led_5.led_5_0' constrained to Bel 'X0/Y44/PIOD'.
Info: led_4__io feeds TRELLIS_IO pin_led_4.led_4_0, removing $nextpnr_obuf led_4__io.
Info: pin 'pin_led_4.led_4_0' constrained to Bel 'X0/Y38/PIOB'.
Info: led_3__io feeds TRELLIS_IO pin_led_3.led_3_0, removing $nextpnr_obuf led_3__io.
Info: pin 'pin_led_3.led_3_0' constrained to Bel 'X0/Y38/PIOC'.
Info: led_2__io feeds TRELLIS_IO pin_led_2.led_2_0, removing $nextpnr_obuf led_2__io.
Info: pin 'pin_led_2.led_2_0' constrained to Bel 'X0/Y38/PIOA'.
Info: led_1__io feeds TRELLIS_IO pin_led_1.led_1_0, removing $nextpnr_obuf led_1__io.
Info: pin 'pin_led_1.led_1_0' constrained to Bel 'X0/Y35/PIOD'.
Info: led_0__io feeds TRELLIS_IO pin_led_0.led_0_0, removing $nextpnr_obuf led_0__io.
Info: pin 'pin_led_0.led_0_0' constrained to Bel 'X0/Y35/PIOC'.
Info: esp32_spi_0__tx__io feeds TRELLIS_IO pin_esp32_spi_0__tx.esp32_spi_0__tx_0, removing $nextpnr_obuf esp32_spi_0__tx__io.
Info: pin 'pin_esp32_spi_0__tx.esp32_spi_0__tx_0' constrained to Bel 'X0/Y50/PIOD'.
Info: esp32_spi_0__rx__io feeds TRELLIS_IO pin_esp32_spi_0__rx.esp32_spi_0__rx_0, removing $nextpnr_ibuf esp32_spi_0__rx__io.
Info: pin 'pin_esp32_spi_0__rx.esp32_spi_0__rx_0' constrained to Bel 'X0/Y56/PIOA'.
Info: pin 'esp32_spi_0__gpio5_cs__io$tr_io' constrained to Bel 'X0/Y83/PIOC'.
Info: pin 'esp32_spi_0__gpio4_copi__io$tr_io' constrained to Bel 'X0/Y53/PIOC'.
Info: pin 'esp32_spi_0__gpio16_sclk__io$tr_io' constrained to Bel 'X0/Y89/PIOC'.
Info: esp32_spi_0__gpio12_cipo__io feeds TRELLIS_IO pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo_0, removing $nextpnr_obuf esp32_spi_0__gpio12_cipo__io.
Info: pin 'pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo_0' constrained to Bel 'X0/Y53/PIOD'.
Info: esp32_spi_0__en__io feeds TRELLIS_IO pin_esp32_spi_0__en.esp32_spi_0__en_0, removing $nextpnr_obuf esp32_spi_0__en__io.
Info: pin 'pin_esp32_spi_0__en.esp32_spi_0__en_0' constrained to Bel 'X0/Y47/PIOB'.
Info: clk25_0__io feeds TRELLIS_IO pin_clk25_0.clk25_0_0, removing $nextpnr_ibuf clk25_0__io.
Info: pin 'pin_clk25_0.clk25_0_0' constrained to Bel 'X0/Y47/PIOA'.
Info: pin 'button_up_0__io$tr_io' constrained to Bel 'X126/Y89/PIOB'.
Info: button_right_0__io feeds TRELLIS_IO pin_button_right_0.button_right_0_0, removing $nextpnr_ibuf button_right_0__io.
Info: pin 'pin_button_right_0.button_right_0_0' constrained to Bel 'X126/Y17/PIOD'.
Info: button_pwr_0__io feeds TRELLIS_IO pin_button_pwr_0.button_pwr_0_0, removing $nextpnr_ibuf button_pwr_0__io.
Info: pin 'pin_button_pwr_0.button_pwr_0_0' constrained to Bel 'X6/Y0/PIOB'.
Info: pin 'button_left_0__io$tr_io' constrained to Bel 'X6/Y95/PIOA'.
Info: pin 'button_fire_1__io$tr_io' constrained to Bel 'X4/Y95/PIOB'.
Info: pin 'button_fire_0__io$tr_io' constrained to Bel 'X4/Y95/PIOA'.
Info: pin 'button_down_0__io$tr_io' constrained to Bel 'X6/Y95/PIOB'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk to global network
Info: Checksum: 0x174c2ada

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x166b77cc

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:    22/41820     0%
Info: 	          TRELLIS_IO:    28/  365     7%
Info: 	                DCCA:     1/   56     1%
Info: 	              DP16KD:     0/  208     0%
Info: 	          MULT18X18D:     0/  156     0%
Info: 	              ALU54B:     0/   78     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  224     0%
Info: 	            SIOLOGIC:     0/  141     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   14     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Placed 28 cells based on constraints.
Info: Creating initial analytic placement for 17 cells, random placement wirelen = 2881.
Info:     at initial placer iter 0, wirelen = 399
Info:     at initial placer iter 1, wirelen = 399
Info:     at initial placer iter 2, wirelen = 403
Info:     at initial placer iter 3, wirelen = 401
Info: Running main analytical placer.
Info:     at iteration #1, type TRELLIS_SLICE: wirelen solved = 400, spread = 416, legal = 463; time = 0.01s
Info: HeAP Placer Time: 0.04s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 10, wirelen = 463
Info:   at iteration #5: temp = 0.000000, timing cost = 10, wirelen = 441
Info:   at iteration #6: temp = 0.000000, timing cost = 10, wirelen = 440 
Info: SA placement time 0.01s

Info: Max frequency for clock '$glbnet$clk': 330.25 MHz (PASS at 25.00 MHz)

Info: Max delay <async>             -> <async>            : 12.36 ns
Info: Max delay <async>             -> posedge $glbnet$clk: 18.96 ns
Info: Max delay posedge $glbnet$clk -> <async>            : 3.64 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 21044,  24123) |** 
Info: [ 24123,  27202) | 
Info: [ 27202,  30281) | 
Info: [ 30281,  33360) | 
Info: [ 33360,  36439) | 
Info: [ 36439,  39518) |*********************** 
Info: [ 39518,  42597) | 
Info: [ 42597,  45676) | 
Info: [ 45676,  48755) | 
Info: [ 48755,  51834) | 
Info: [ 51834,  54913) | 
Info: [ 54913,  57992) | 
Info: [ 57992,  61071) | 
Info: [ 61071,  64150) | 
Info: [ 64150,  67229) | 
Info: [ 67229,  70308) | 
Info: [ 70308,  73387) |** 
Info: [ 73387,  76466) | 
Info: [ 76466,  79545) |* 
Info: [ 79545,  82624) |********* 
Info: Checksum: 0x589f08d4
Info: Routing globals...
Info:     routing clock net $glbnet$clk using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 62 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         64 |        2         62 |    2    62 |         0|       0.04       0.04|
Info: Routing complete.
Info: Router1 time 0.04s
Info: Checksum: 0x05111ffb

Info: Critical path report for clock '$glbnet$clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source pin_led_0_led_0__o$next_CCU2C_B0$CCU2_SLICE.Q0
Info:  0.8  1.4    Net tb_leds[0] budget 19.205999 ns (2,33) -> (2,33)
Info:                Sink pin_led_0_led_0__o$next_CCU2C_B0$CCU2_SLICE.B0
Info:                Defined in:
Info:                  tests/ulx3s_gui_test/fpga_gateware/feb17_restructure_tests/test1_amlib_timers.py:68
Info:  0.4  1.8  Source pin_led_0_led_0__o$next_CCU2C_B0$CCU2_SLICE.FCO
Info:  0.0  1.8    Net pin_led_0_led_0__o$next_CCU2C_B0_COUT[2] budget 0.000000 ns (2,33) -> (2,33)
Info:                Sink pin_led_2_led_2__o$next_CCU2C_B0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  tests/ulx3s_gui_test/fpga_gateware/feb17_restructure_tests/test1_amlib_timers.py:86
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.1  1.9  Source pin_led_2_led_2__o$next_CCU2C_B0$CCU2_SLICE.FCO
Info:  0.0  1.9    Net pin_led_0_led_0__o$next_CCU2C_B0_COUT[4] budget 0.000000 ns (2,33) -> (2,33)
Info:                Sink pin_led_4_led_4__o$next_CCU2C_B0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  tests/ulx3s_gui_test/fpga_gateware/feb17_restructure_tests/test1_amlib_timers.py:86
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.1  1.9  Source pin_led_4_led_4__o$next_CCU2C_B0$CCU2_SLICE.FCO
Info:  0.0  1.9    Net pin_led_0_led_0__o$next_CCU2C_B0_COUT[6] budget 0.000000 ns (2,33) -> (3,33)
Info:                Sink pin_led_6_led_6__o$next_CCU2C_B0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  tests/ulx3s_gui_test/fpga_gateware/feb17_restructure_tests/test1_amlib_timers.py:86
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.5  2.4  Source pin_led_6_led_6__o$next_CCU2C_B0$CCU2_SLICE.F1
Info:  0.1  2.6    Net pin_led_0_led_0__o$next_CCU2C_B0_S0[7] budget 19.205999 ns (3,33) -> (3,33)
Info:                Sink pin_led_6_led_6__o$next_CCU2C_B0$CCU2_SLICE.DI1
Info:                Defined in:
Info:                  tests/ulx3s_gui_test/fpga_gateware/feb17_restructure_tests/test1_amlib_timers.py:86
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:34.26-34.27
Info:  0.0  2.6  Setup pin_led_6_led_6__o$next_CCU2C_B0$CCU2_SLICE.DI1
Info: 1.6 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source pin_button_pwr_0.button_pwr_0_0.O
Info:  4.4  4.4    Net pin_button_pwr_0.button_pwr_0__i_n budget 41.549000 ns (6,0) -> (2,57)
Info:                Sink pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0__o_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464
Info:  0.2  4.6  Source pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0__o_LUT4_Z_SLICE.F1
Info:  1.6  6.2    Net pin_esp32_spi_0__en_esp32_spi_0__en__o budget 41.548000 ns (2,57) -> (0,47)
Info:                Sink pin_esp32_spi_0__en.esp32_spi_0__en_0.I
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143
Info: 0.2 ns logic, 6.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk':
Info: curr total
Info:  0.0  0.0  Source pin_button_right_0.button_right_0_0.O
Info:  7.3  7.3    Net pin_button_right_0_button_right_0__i budget 19.882000 ns (126,17) -> (3,28)
Info:                Sink sim_test_io__reset$next_LUT4_Z_SLICE.C1
Info:                Defined in:
Info:                  tests/ulx3s_gui_test/fpga_gateware/feb17_restructure_tests/test1_amlib_timers.py:276
Info:  0.2  7.5  Source sim_test_io__reset$next_LUT4_Z_SLICE.F1
Info:  0.1  7.7    Net sim_test_io__reset$next budget 19.618999 ns (3,28) -> (3,28)
Info:                Sink sim_test_io__reset$next_LUT4_Z_SLICE.DI1
Info:                Defined in:
Info:                  tests/ulx3s_gui_test/fpga_gateware/feb17_restructure_tests/test1_amlib_timers.py:259
Info:  0.0  7.7  Setup sim_test_io__reset$next_LUT4_Z_SLICE.DI1
Info: 0.2 ns logic, 7.4 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source pin_led_7_led_7__o_TRELLIS_FF_Q_SLICE.Q0
Info:  1.6  2.1    Net pin_led_7_led_7__o budget 82.807999 ns (3,32) -> (0,41)
Info:                Sink pin_led_7.led_7_0.I
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143
Info: 0.5 ns logic, 1.6 ns routing

Info: Max frequency for clock '$glbnet$clk': 391.85 MHz (PASS at 25.00 MHz)

Info: Max delay <async>             -> <async>            : 6.22 ns
Info: Max delay <async>             -> posedge $glbnet$clk: 7.66 ns
Info: Max delay posedge $glbnet$clk -> <async>            : 2.10 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 32337,  34870) |** 
Info: [ 34870,  37403) | 
Info: [ 37403,  39936) |*********************** 
Info: [ 39936,  42469) | 
Info: [ 42469,  45002) | 
Info: [ 45002,  47535) | 
Info: [ 47535,  50068) | 
Info: [ 50068,  52601) | 
Info: [ 52601,  55134) | 
Info: [ 55134,  57667) | 
Info: [ 57667,  60200) | 
Info: [ 60200,  62733) | 
Info: [ 62733,  65266) | 
Info: [ 65266,  67799) | 
Info: [ 67799,  70332) | 
Info: [ 70332,  72865) | 
Info: [ 72865,  75398) | 
Info: [ 75398,  77931) |** 
Info: [ 77931,  80464) |* 
Info: [ 80464,  82997) |********* 

Info: Program finished normally.
