# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/facultad/arqui/alu {D:/facultad/arqui/alu/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:04 on Aug 24,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/facultad/arqui/alu" D:/facultad/arqui/alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:25:04 on Aug 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.alu
# vsim rtl_work.alu 
# Start time: 16:25:10 on Aug 24,2024
# Loading sv_std.std
# Loading rtl_work.alu
# End time: 16:25:17 on Aug 24,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
