{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591167171121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591167171121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 14:52:50 2020 " "Processing started: Wed Jun 03 14:52:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591167171121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591167171121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectClock -c projectClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectClock -c projectClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591167171121 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591167173310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_clock-a " "Found design unit 1: shift_clock-a" {  } { { "shift_clock.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/shift_clock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174091 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_clock " "Found entity 1: shift_clock" {  } { { "shift_clock.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/shift_clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-arch " "Found design unit 1: buzzer-arch" {  } { { "buzzer.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/buzzer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174138 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/buzzer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer3to6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demultiplexer3to6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demultiplexer3to6-a " "Found design unit 1: demultiplexer3to6-a" {  } { { "demultiplexer3to6.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/demultiplexer3to6.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174184 ""} { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer3to6 " "Found entity 1: demultiplexer3to6" {  } { { "demultiplexer3to6.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/demultiplexer3to6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectClock " "Found entity 1: projectClock" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countersecond_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countersecond_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSecond_1-a " "Found design unit 1: counterSecond_1-a" {  } { { "counterSecond_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174324 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSecond_1 " "Found entity 1: counterSecond_1" {  } { { "counterSecond_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-a " "Found design unit 1: display-a" {  } { { "display.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174371 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputsix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputsix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputsix-a " "Found design unit 1: outputsix-a" {  } { { "outputsix.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/outputsix.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174418 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputsix " "Found entity 1: outputsix" {  } { { "outputsix.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/outputsix.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countersecond_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countersecond_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterSecond_10-a " "Found design unit 1: counterSecond_10-a" {  } { { "counterSecond_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174465 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterSecond_10 " "Found entity 1: counterSecond_10" {  } { { "counterSecond_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectorand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectorand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorAND-a " "Found design unit 1: vectorAND-a" {  } { { "vectorAND.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorAND.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174513 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorAND " "Found entity 1: vectorAND" {  } { { "vectorAND.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorAND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectoror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vectoror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorOR-a " "Found design unit 1: vectorOR-a" {  } { { "vectorOR.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174558 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorOR " "Found entity 1: vectorOR" {  } { { "vectorOR.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterhour_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterhour_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterHour_1-a " "Found design unit 1: counterHour_1-a" {  } { { "counterHour_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174605 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterHour_1 " "Found entity 1: counterHour_1" {  } { { "counterHour_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterhour_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterhour_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterHour_10-a " "Found design unit 1: counterHour_10-a" {  } { { "counterHour_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174652 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterHour_10 " "Found entity 1: counterHour_10" {  } { { "counterHour_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypaddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keypaddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadDecoder-a " "Found design unit 1: keypadDecoder-a" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174699 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadDecoder " "Found entity 1: keypadDecoder" {  } { { "keypadDecoder.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/keypadDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypaddecoderwithdebounce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keypaddecoderwithdebounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keypadDecoderWithdebounce " "Found entity 1: keypadDecoderWithdebounce" {  } { { "keypadDecoderWithdebounce.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/keypadDecoderWithdebounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitRegister-a " "Found design unit 1: digitRegister-a" {  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174840 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitRegister " "Found entity 1: digitRegister" {  } { { "digitRegister.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/digitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_saver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_saver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_saver-a " "Found design unit 1: register_saver-a" {  } { { "register_saver.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/register_saver.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174966 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_saver " "Found entity 1: register_saver" {  } { { "register_saver.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/register_saver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167174966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167174966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_gndvhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vector_gndvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vector_gnd-a " "Found design unit 1: vector_gnd-a" {  } { { "vector_gndvhd.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vector_gndvhd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167175011 ""} { "Info" "ISGN_ENTITY_NAME" "1 vector_gnd " "Found entity 1: vector_gnd" {  } { { "vector_gndvhd.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vector_gndvhd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167175011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591167175011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectClock " "Elaborating entity \"projectClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591167175278 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst18 " "Block or symbol \"VCC\" of instance \"inst18\" overlaps another block or symbol" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 192 920 952 208 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1591167175294 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "counterSecond_1 inst7 " "Block or symbol \"counterSecond_1\" of instance \"inst7\" overlaps another block or symbol" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 304 192 376 416 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1591167175294 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "counterSecond_1 inst8 " "Block or symbol \"counterSecond_1\" of instance \"inst8\" overlaps another block or symbol" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 504 200 384 616 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1591167175294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vectortest.vhd 2 1 " "Using design file vectortest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectortest-a " "Found design unit 1: vectortest-a" {  } { { "vectortest.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectortest.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167175481 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectortest " "Found entity 1: vectortest" {  } { { "vectortest.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectortest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167175481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1591167175481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectortest vectortest:inst3 " "Elaborating entity \"vectortest\" for hierarchy \"vectortest:inst3\"" {  } { { "projectClock.bdf" "inst3" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 496 1392 1568 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167175496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputsix outputsix:inst2 " "Elaborating entity \"outputsix\" for hierarchy \"outputsix:inst2\"" {  } { { "projectClock.bdf" "inst2" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 264 512 664 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167175528 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIN outputsix.vhd(15) " "VHDL Process Statement warning at outputsix.vhd(15): signal \"SIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "outputsix.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/outputsix.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591167175528 "|projectClock|outputsix:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167175793 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1591167175793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst1 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst1\"" {  } { { "projectClock.bdf" "inst1" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 208 -576 -456 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167175824 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167176046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1591167176046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst1\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst1\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "Z:/VHDL/VHDLClock/projectClock/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst " "Elaborating entity \"display\" for hierarchy \"display:inst\"" {  } { { "projectClock.bdf" "inst" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 208 248 392 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorOR vectorOR:inst12 " "Elaborating entity \"vectorOR\" for hierarchy \"vectorOR:inst12\"" {  } { { "projectClock.bdf" "inst12" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 496 1104 1360 640 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorAND vectorAND:inst4 " "Elaborating entity \"vectorAND\" for hierarchy \"vectorAND:inst4\"" {  } { { "projectClock.bdf" "inst4" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 416 768 1016 496 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176231 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGNALIN vectorAND.vhd(15) " "VHDL Process Statement warning at vectorAND.vhd(15): signal \"SIGNALIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vectorAND.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorAND.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591167176246 "|projectClock|vectorAND:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIGNALIN vectorAND.vhd(17) " "VHDL Process Statement warning at vectorAND.vhd(17): signal \"SIGNALIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vectorAND.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/vectorAND.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591167176246 "|projectClock|vectorAND:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSecond_1 counterSecond_1:inst7 " "Elaborating entity \"counterSecond_1\" for hierarchy \"counterSecond_1:inst7\"" {  } { { "projectClock.bdf" "inst7" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 304 192 376 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176262 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_input counterSecond_1.vhd(17) " "VHDL Process Statement warning at counterSecond_1.vhd(17): signal \"edit_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterSecond_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591167176262 "|projectClock|counterSecond_1:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexer3to6 demultiplexer3to6:inst22 " "Elaborating entity \"demultiplexer3to6\" for hierarchy \"demultiplexer3to6:inst22\"" {  } { { "projectClock.bdf" "inst22" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 512 -360 -224 656 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_clock shift_clock:inst23 " "Elaborating entity \"shift_clock\" for hierarchy \"shift_clock:inst23\"" {  } { { "projectClock.bdf" "inst23" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 512 -536 -376 592 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_g.bdf 1 1 " "Using design file debounce_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_g " "Found entity 1: debounce_g" {  } { { "debounce_g.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/debounce_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591167176513 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1591167176513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_g debounce_g:inst27 " "Elaborating entity \"debounce_g\" for hierarchy \"debounce_g:inst27\"" {  } { { "projectClock.bdf" "inst27" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 512 -672 -536 608 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_gnd vector_gnd:inst37 " "Elaborating entity \"vector_gnd\" for hierarchy \"vector_gnd:inst37\"" {  } { { "projectClock.bdf" "inst37" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 376 -384 -256 456 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterSecond_10 counterSecond_10:inst5 " "Elaborating entity \"counterSecond_10\" for hierarchy \"counterSecond_10:inst5\"" {  } { { "projectClock.bdf" "inst5" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 408 200 400 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176590 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_input counterSecond_10.vhd(18) " "VHDL Process Statement warning at counterSecond_10.vhd(18): signal \"edit_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterSecond_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterSecond_10.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591167176590 "|projectClock|counterSecond_10:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterHour_1 counterHour_1:inst13 " "Elaborating entity \"counterHour_1\" for hierarchy \"counterHour_1:inst13\"" {  } { { "projectClock.bdf" "inst13" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 736 200 384 848 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176652 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit counterHour_1.vhd(19) " "VHDL Process Statement warning at counterHour_1.vhd(19): signal \"edit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterHour_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591167176652 "|projectClock|counterHour_1:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_in counterHour_1.vhd(20) " "VHDL Process Statement warning at counterHour_1.vhd(20): signal \"edit_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterHour_1.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591167176652 "|projectClock|counterHour_1:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterHour_10 counterHour_10:inst15 " "Elaborating entity \"counterHour_10\" for hierarchy \"counterHour_10:inst15\"" {  } { { "projectClock.bdf" "inst15" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 856 208 392 968 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591167176669 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit counterHour_10.vhd(17) " "VHDL Process Statement warning at counterHour_10.vhd(17): signal \"edit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterHour_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591167176684 "|projectClock|counterHour_10:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edit_input counterHour_10.vhd(18) " "VHDL Process Statement warning at counterHour_10.vhd(18): signal \"edit_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterHour_10.vhd" "" { Text "Z:/VHDL/VHDLClock/projectClock/counterHour_10.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591167176684 "|projectClock|counterHour_10:inst15"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COM VCC " "Pin \"COM\" is stuck at VCC" {  } { { "projectClock.bdf" "" { Schematic "Z:/VHDL/VHDLClock/projectClock/projectClock.bdf" { { 200 936 1112 216 "COM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1591167177699 "|projectClock|COM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1591167177699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591167177841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591167178980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591167178980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591167179216 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591167179216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591167179216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591167179216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591167179326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 14:52:59 2020 " "Processing ended: Wed Jun 03 14:52:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591167179326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591167179326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591167179326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591167179326 ""}
