

================================================================
== Vitis HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s'
================================================================
* Date:           Mon Oct 21 14:06:18 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.234 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3"   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_conv_stream.h:237]   --->   Operation 3 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_conv_stream.h:237]   --->   Operation 4 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.61ns)   --->   "%shift_buffer_V_1_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 %p_read_8, i1 1"   --->   Operation 5 'memshiftread' 'shift_buffer_V_1_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 14> <ShiftMem>
ST_1 : Operation 6 [1/1] (1.61ns)   --->   "%shift_buffer_V_0_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 %shift_buffer_V_1_0, i1 1"   --->   Operation 6 'memshiftread' 'shift_buffer_V_0_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 14> <ShiftMem>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%shift_buffer_V_1_1 = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 0, i1 0"   --->   Operation 7 'memshiftread' 'shift_buffer_V_1_1' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 14> <ShiftMem>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%empty = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 %p_read_7, i1 1"   --->   Operation 8 'memshiftread' 'empty' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 14> <ShiftMem>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%p_0_i = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 0, i1 0"   --->   Operation 9 'memshiftread' 'p_0_i' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 14> <ShiftMem>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%empty_57 = memshiftread i16 @_ssdm_op_MemShiftRead.[14 x i16]P0A, i16 13, i16 %shift_buffer_V_1_1, i1 1"   --->   Operation 10 'memshiftread' 'empty_57' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 14> <ShiftMem>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_data_V_5_2_load = load i16 %kernel_data_V_5_2" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 11 'load' 'kernel_data_V_5_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_5_2_load, i16 %kernel_data_V_5_0" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 12 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_data_V_5_8_load = load i16 %kernel_data_V_5_8" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 13 'load' 'kernel_data_V_5_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_5_8_load, i16 %kernel_data_V_5_6" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 14 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_data_V_5_9_load = load i16 %kernel_data_V_5_9" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 15 'load' 'kernel_data_V_5_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_5_9_load, i16 %kernel_data_V_5_7" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 16 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_5_14_load = load i16 %kernel_data_V_5_14" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 17 'load' 'kernel_data_V_5_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_5_14_load, i16 %kernel_data_V_5_12" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 18 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_5_4_load = load i16 %kernel_data_V_5_4" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 19 'load' 'kernel_data_V_5_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_5_4_load, i16 %kernel_data_V_5_2" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 20 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_5_5_load = load i16 %kernel_data_V_5_5" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 21 'load' 'kernel_data_V_5_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_5_5_load, i16 %kernel_data_V_5_3" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 22 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_5_10_load = load i16 %kernel_data_V_5_10" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 23 'load' 'kernel_data_V_5_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_5_10_load, i16 %kernel_data_V_5_8" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 24 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_5_11_load = load i16 %kernel_data_V_5_11" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 25 'load' 'kernel_data_V_5_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_5_11_load, i16 %kernel_data_V_5_9" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 26 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_5_16_load = load i16 %kernel_data_V_5_16" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 27 'load' 'kernel_data_V_5_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_5_16_load, i16 %kernel_data_V_5_14" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 28 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_5_17_load = load i16 %kernel_data_V_5_17" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 29 'load' 'kernel_data_V_5_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_5_17_load, i16 %kernel_data_V_5_15" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 30 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_0_0, i16 %kernel_data_V_5_4" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 31 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_0_i, i16 %kernel_data_V_5_5" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 32 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_0, i16 %kernel_data_V_5_10" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 33 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_1, i16 %kernel_data_V_5_11" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 34 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_read_8, i16 %kernel_data_V_5_16" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 35 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_read_7, i16 %kernel_data_V_5_17" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 36 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.23ns
The critical path consists of the following:
	wire read on port 'p_read' (firmware/nnet_utils/nnet_conv_stream.h:237) [22]  (0 ns)
	'memshiftread' operation ('shift_buffer.V[1][0]') [23]  (1.62 ns)
	'memshiftread' operation ('shift_buffer.V[0][0]') [24]  (1.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
