{
    "benchmark_name": "CLK-FPGA02",
    "benchmark_format": "bookshelf",
    "architecture_name": "ultrascale",
    "aux_input": "benchmarks/ispd2017/CLK-FPGA02/design.aux",
    "routing_architecture_input": "benchmarks/arch/ultrascale/x_arch.xml",
    "gpu": 1,
    "target_density": 1.0,
    "random_seed": 1000,
    "max_global_place_iters": 2000,
    "lambda_iters": 1,
    "gamma_iters": 1,
    "sub_iters": 1,
    "global_place_flag": 1,
    "legalize_flag": 1,
    "detailed_place_flag": 1,
    "stop_overflow": 0.1,
    "dtype": "float64",
    "plot_flag": 0,
    "plot_dir": "plot/CLK-FPGA02",
    "plot_target_at_names": ["LUT", "FF", "DSP48E2", "RAMB36E2"],
    "io_at_names": [],
    "random_center_init_flag": 1,
    "num_threads": 8,
    "gp_model2area_types_map": {
        "LUT1": {"LUT": ["sqrt(1/16)","sqrt(1/16)"], "isLUT": 1,"isFF": 0},
        "LUT2": {"LUT": ["sqrt(1/16)","sqrt(1/16)"], "isLUT": 2, "isFF": 0},
        "LUT3": {"LUT": ["sqrt(1/16)","sqrt(1/16)"],"isLUT": 3,"isFF": 0},
        "LUT4": {"LUT": ["sqrt(1/16*2)","sqrt(1/16*2)"],"isLUT": 4,"isFF": 0},
        "LUT5": {"LUT": ["sqrt(1/16*2)","sqrt(1/16*2)"],"isLUT": 5,"isFF": 0},
        "LUT6": {"LUT": ["sqrt(1/16*2)","sqrt(1/16*2)"],"isLUT": 6,"isFF": 0},
        "FDRE": {"FF": ["sqrt(1/16)","sqrt(1/16)"],"isLUT": 0,"isFF": 1},
        "CARRY8": {"CARRY8": [1,1],"isLUT": 0,"isFF": 0},
        "DSP48E2": {"DSP48E2": [1,2.5],"isLUT": 0,"isFF": 0},
        "RAMB36E2": {"RAMB36E2": [1,5],"isLUT": 0,"isFF": 0},
        "IBUF": {"IO": ["sqrt(1/64)","sqrt(1/64)"],"isLUT": 0,"isFF": 0},
        "OBUF": {"IO": ["sqrt(1/64)","sqrt(1/64)"],"isLUT": 0,"isFF": 0},
        "BUFGCE": {"IO": ["sqrt(1/64)","sqrt(1/64)"],"isLUT": 0,"isFF": 0,"isClockSource": 1}
    },
    "gp_resource2area_types_map": {
        "LUT": "LUT",
        "FF": "FF",
        "CARRY8": "CARRY8",
        "DSP48E2": "DSP48E2",
        "RAMB36E2": "RAMB36E2",
        "IO": "IO"
    },
    "resource_categories": {
        "LUT": "LUTL",
        "FF": "FF",
        "CARRY8": "Carry",
        "DSP48E2": "SSSIR",
        "RAMB36E2": "SSSIR",
        "IO": "SSMIR"
    },
    "CLB_capacity": 16,
    "BLE_capacity": 2,
    "num_ControlSets_per_CLB": 2,
    "gp_adjust_area": 1,
    "gp_adjust_area_types" : ["LUT", "FF"],
    "gp_max_adjust_area_iters": 6,
    "gp_adjust_route_area": 1,
    "gp_adjust_area_route_opt_adjust_exponent": 2.0,
    "gp_adjust_area_max_route_opt_adjust_rate": 2.0,
    "gp_adjust_pin_area": 1,
    "gp_adjust_area_max_pin_opt_adjust_rate": 1.6,
    "confine_clock_region_flag": 1,
    "honor_clock_region_constraints": 1,
    "honor_half_column_constraints": 1,
    "dump_before_clock_refinement_flag": 0,
    "dump_before_ssir_legalization_flag": 0,
    "load_global_place_init_file": "",
    "dump_global_place_solution_flag": 0,
    "load_global_place_solution_file": "",
    "dump_legalize_solution_flag": 0,
    "load_legalize_solution_file": "",
    "result_dir": "clkresults/CLK-FPGA02",
    "visualization_flag": 0
}
