# do lab_8_3.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:27:14 on May 28,2023
# vlog -work work lab_8_3.vo 
# -- Compiling module lab_8_3
# 
# Top level modules:
# 	lab_8_3
# End time: 17:27:14 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:27:14 on May 28,2023
# vlog -work work lab_8_3.vwf.vt 
# -- Compiling module lab_8_3_vlg_vec_tst
# 
# Top level modules:
# 	lab_8_3_vlg_vec_tst
# End time: 17:27:14 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lab_8_3_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 17:27:14 on May 28,2023
# Loading work.lab_8_3_vlg_vec_tst
# Loading work.lab_8_3
# ** Warning: (vsim-3017) lab_8_3.vo(437): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /lab_8_3_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) lab_8_3.vo(437): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) lab_8_3.vo(460): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /lab_8_3_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: nofile
# ** Warning: (vsim-3722) lab_8_3.vo(460): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Note: $finish    : lab_8_3.vwf.vt(55)
#    Time: 1 us  Iteration: 0  Instance: /lab_8_3_vlg_vec_tst
# End time: 17:27:14 on May 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
