 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: H-2013.03-SP5
Date   : Sun Sep  6 23:01:17 2020
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counterRead_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: convTemp_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  counterRead_reg[3]/CK (DFFRHQX8)                        0.00       0.50 r
  counterRead_reg[3]/Q (DFFRHQX8)                         0.26       0.76 f
  U497/Y (INVXL)                                          0.28       1.04 r
  U496/Y (BUFX6)                                          0.21       1.25 r
  U567/Y (NAND2X6)                                        0.09       1.34 f
  U566/Y (CLKINVX8)                                       0.09       1.43 r
  U501/Y (NAND2X1)                                        0.25       1.69 f
  U492/Y (OAI211X4)                                       0.57       2.25 r
  mult_266/a[2] (CONV_DW_mult_tc_2)                       0.00       2.25 r
  mult_266/U1808/Y (XNOR2X1)                              0.36       2.61 f
  mult_266/U1314/Y (OAI22X1)                              0.38       2.99 r
  mult_266/U1429/CO (ADDHX1)                              0.29       3.28 r
  mult_266/U1728/ICO (CMPR42X1)                           0.28       3.57 r
  mult_266/U1738/CO (CMPR42X1)                            0.61       4.17 r
  mult_266/U1333/S (CMPR42X1)                             0.43       4.60 r
  mult_266/U1612/CO (CMPR42X1)                            0.70       5.30 r
  mult_266/U1164/Y (NOR2X1)                               0.24       5.54 f
  mult_266/U1525/Y (NOR2X1)                               0.43       5.97 r
  mult_266/U1524/Y (NAND2X1)                              0.28       6.25 f
  mult_266/U1390/Y (OAI21X4)                              0.24       6.49 r
  mult_266/U1218/Y (INVX8)                                0.16       6.65 f
  mult_266/U1277/Y (OA21XL)                               0.42       7.07 f
  mult_266/U1276/Y (XOR2X4)                               0.21       7.28 f
  mult_266/product[20] (CONV_DW_mult_tc_2)                0.00       7.28 f
  r362/B[20] (CONV_DW01_add_5)                            0.00       7.28 f
  r362/U503/Y (NOR2X2)                                    0.32       7.60 r
  r362/U423/Y (NOR2X1)                                    0.26       7.86 f
  r362/U418/Y (AOI21X1)                                   0.37       8.23 r
  r362/U573/Y (OAI21X4)                                   0.17       8.40 f
  r362/U568/Y (AOI21X2)                                   0.32       8.72 r
  r362/U628/Y (OAI21X4)                                   0.15       8.87 f
  r362/U545/Y (AND2X2)                                    0.24       9.11 f
  r362/U472/Y (NOR2X6)                                    0.16       9.28 r
  r362/U495/Y (OAI21X1)                                   0.16       9.43 f
  r362/U442/Y (XNOR2X1)                                   0.23       9.67 f
  r362/SUM[42] (CONV_DW01_add_5)                          0.00       9.67 f
  U743/Y (AOI2BB2X1)                                      0.29       9.95 r
  U741/Y (NAND3BX1)                                       0.20      10.16 f
  convTemp_reg[42]/D (DFFRX1)                             0.00      10.16 f
  data arrival time                                                 10.16

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  convTemp_reg[42]/CK (DFFRX1)                            0.00      10.40 r
  library setup time                                     -0.24      10.16
  data required time                                                10.16
  --------------------------------------------------------------------------
  data required time                                                10.16
  data arrival time                                                -10.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
