

================================================================
== Vivado HLS Report for 'RosenbrockSimulator'
================================================================
* Date:           Thu Dec 20 14:43:46 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        GeneticAlgoHlsRosenbrock
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.378|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|   87|    0|   87|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (RosenbrockSimulator_s)
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.5>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !144"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !148"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %startSimulation), !map !152"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %simulationDone), !map !156"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %a), !map !160"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %b), !map !164"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %chromosome_in), !map !168"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %fitness), !map !172"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @p_str, [20 x i8]* @p_str) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:20]   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%RosenbrockSimulator_s = load i1* @RosenbrockSimulator_ssdm_thread_M_simulateRosenbrock, align 1" [../RosenbrockSimulator/RosenbrockSimulator.h:21]   --->   Operation 12 'load' 'RosenbrockSimulator_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %RosenbrockSimulator_s, label %1, label %2" [../RosenbrockSimulator/RosenbrockSimulator.h:21]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([20 x i8]* @p_str, i32 2, [19 x i8]* @p_str12) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:21]   --->   Operation 14 'specprocessdecl' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str12, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:22]   --->   Operation 15 'specsensitive' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str12, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:23]   --->   Operation 16 'specsensitive' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:24]   --->   Operation 17 'specport' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:25]   --->   Operation 18 'specport' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startSimulation) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:26]   --->   Operation 19 'specport' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %simulationDone) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:27]   --->   Operation 20 'specport' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [2 x i8]* @p_str7, i32 0, i32 0, i32* %a) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:28]   --->   Operation 21 'specport' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [2 x i8]* @p_str8, i32 0, i32 0, i32* %b) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:29]   --->   Operation 22 'specport' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str9, [14 x i8]* @p_str10, i32 0, i32 0, i64* %chromosome_in) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:30]   --->   Operation 23 'specport' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [8 x i8]* @p_str11, i32 0, i32 0, i32* %fitness) nounwind" [../RosenbrockSimulator/RosenbrockSimulator.h:31]   --->   Operation 24 'specport' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [../RosenbrockSimulator/RosenbrockSimulator.h:22]   --->   Operation 25 'ret' <Predicate = (!RosenbrockSimulator_s)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (10.5ns)   --->   "call void @"RosenbrockSimulator::simulateRosenbrock"(i1* %clk, i1* %reset, i1* %startSimulation, i1* %simulationDone, i32* %a, i32* %b, i64* %chromosome_in, i32* %fitness)" [../RosenbrockSimulator/RosenbrockSimulator.h:21]   --->   Operation 26 'call' <Predicate = (RosenbrockSimulator_s)> <Delay = 10.5> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 27 [1/2] (6.94ns)   --->   "call void @"RosenbrockSimulator::simulateRosenbrock"(i1* %clk, i1* %reset, i1* %startSimulation, i1* %simulationDone, i32* %a, i32* %b, i64* %chromosome_in, i32* %fitness)" [../RosenbrockSimulator/RosenbrockSimulator.h:21]   --->   Operation 27 'call' <Predicate = true> <Delay = 6.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "unreachable"   --->   Operation 28 'unreachable' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 10.5ns
The critical path consists of the following:
	'call' operation (../RosenbrockSimulator/RosenbrockSimulator.h:21) to 'RosenbrockSimulator::simulateRosenbrock' [47]  (10.5 ns)

 <State 2>: 6.95ns
The critical path consists of the following:
	'call' operation (../RosenbrockSimulator/RosenbrockSimulator.h:21) to 'RosenbrockSimulator::simulateRosenbrock' [47]  (6.95 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
