# TCL File Generated by Component Editor 17.1
# Thu May 23 22:51:07 BRT 2019
# DO NOT MODIFY


# 
# audioProcessor "audioProcessor" v1.0
#  2019.05.23.22:51:07
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module audioProcessor
# 
set_module_property DESCRIPTION ""
set_module_property NAME audioProcessor
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME audioProcessor
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL audioProcessor
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file audioprocessor.v VERILOG PATH audioprocessor.v TOP_LEVEL_FILE
add_fileset_file codecInterface.v VERILOG PATH codecInterface.v
add_fileset_file memoController.v VERILOG PATH memoController.v
add_fileset_file romMemory.v VERILOG PATH romMemory.v


# 
# parameters
# 
add_parameter IDLE STD_LOGIC_VECTOR 0
set_parameter_property IDLE DEFAULT_VALUE 0
set_parameter_property IDLE DISPLAY_NAME IDLE
set_parameter_property IDLE WIDTH 5
set_parameter_property IDLE TYPE STD_LOGIC_VECTOR
set_parameter_property IDLE UNITS None
set_parameter_property IDLE ALLOWED_RANGES 0:31
set_parameter_property IDLE HDL_PARAMETER true
add_parameter FETCH_MEMORY STD_LOGIC_VECTOR 1
set_parameter_property FETCH_MEMORY DEFAULT_VALUE 1
set_parameter_property FETCH_MEMORY DISPLAY_NAME FETCH_MEMORY
set_parameter_property FETCH_MEMORY WIDTH 5
set_parameter_property FETCH_MEMORY TYPE STD_LOGIC_VECTOR
set_parameter_property FETCH_MEMORY UNITS None
set_parameter_property FETCH_MEMORY ALLOWED_RANGES 0:31
set_parameter_property FETCH_MEMORY HDL_PARAMETER true
add_parameter WAITING_MEMORY_1 STD_LOGIC_VECTOR 3
set_parameter_property WAITING_MEMORY_1 DEFAULT_VALUE 3
set_parameter_property WAITING_MEMORY_1 DISPLAY_NAME WAITING_MEMORY_1
set_parameter_property WAITING_MEMORY_1 WIDTH 5
set_parameter_property WAITING_MEMORY_1 TYPE STD_LOGIC_VECTOR
set_parameter_property WAITING_MEMORY_1 UNITS None
set_parameter_property WAITING_MEMORY_1 ALLOWED_RANGES 0:31
set_parameter_property WAITING_MEMORY_1 HDL_PARAMETER true
add_parameter WAITING_DONE_1 STD_LOGIC_VECTOR 2
set_parameter_property WAITING_DONE_1 DEFAULT_VALUE 2
set_parameter_property WAITING_DONE_1 DISPLAY_NAME WAITING_DONE_1
set_parameter_property WAITING_DONE_1 WIDTH 5
set_parameter_property WAITING_DONE_1 TYPE STD_LOGIC_VECTOR
set_parameter_property WAITING_DONE_1 UNITS None
set_parameter_property WAITING_DONE_1 ALLOWED_RANGES 0:31
set_parameter_property WAITING_DONE_1 HDL_PARAMETER true
add_parameter SEND_CODEC_1 STD_LOGIC_VECTOR 4
set_parameter_property SEND_CODEC_1 DEFAULT_VALUE 4
set_parameter_property SEND_CODEC_1 DISPLAY_NAME SEND_CODEC_1
set_parameter_property SEND_CODEC_1 WIDTH 5
set_parameter_property SEND_CODEC_1 TYPE STD_LOGIC_VECTOR
set_parameter_property SEND_CODEC_1 UNITS None
set_parameter_property SEND_CODEC_1 ALLOWED_RANGES 0:31
set_parameter_property SEND_CODEC_1 HDL_PARAMETER true
add_parameter WAITING_MEMORY_2 STD_LOGIC_VECTOR 5
set_parameter_property WAITING_MEMORY_2 DEFAULT_VALUE 5
set_parameter_property WAITING_MEMORY_2 DISPLAY_NAME WAITING_MEMORY_2
set_parameter_property WAITING_MEMORY_2 WIDTH 5
set_parameter_property WAITING_MEMORY_2 TYPE STD_LOGIC_VECTOR
set_parameter_property WAITING_MEMORY_2 UNITS None
set_parameter_property WAITING_MEMORY_2 ALLOWED_RANGES 0:31
set_parameter_property WAITING_MEMORY_2 HDL_PARAMETER true
add_parameter WAITING_DONE_2 STD_LOGIC_VECTOR 6
set_parameter_property WAITING_DONE_2 DEFAULT_VALUE 6
set_parameter_property WAITING_DONE_2 DISPLAY_NAME WAITING_DONE_2
set_parameter_property WAITING_DONE_2 WIDTH 5
set_parameter_property WAITING_DONE_2 TYPE STD_LOGIC_VECTOR
set_parameter_property WAITING_DONE_2 UNITS None
set_parameter_property WAITING_DONE_2 ALLOWED_RANGES 0:31
set_parameter_property WAITING_DONE_2 HDL_PARAMETER true
add_parameter WAITING_CODEC STD_LOGIC_VECTOR 7
set_parameter_property WAITING_CODEC DEFAULT_VALUE 7
set_parameter_property WAITING_CODEC DISPLAY_NAME WAITING_CODEC
set_parameter_property WAITING_CODEC WIDTH 5
set_parameter_property WAITING_CODEC TYPE STD_LOGIC_VECTOR
set_parameter_property WAITING_CODEC UNITS None
set_parameter_property WAITING_CODEC ALLOWED_RANGES 0:31
set_parameter_property WAITING_CODEC HDL_PARAMETER true
add_parameter SEND_CODEC_2 STD_LOGIC_VECTOR 8
set_parameter_property SEND_CODEC_2 DEFAULT_VALUE 8
set_parameter_property SEND_CODEC_2 DISPLAY_NAME SEND_CODEC_2
set_parameter_property SEND_CODEC_2 WIDTH 5
set_parameter_property SEND_CODEC_2 TYPE STD_LOGIC_VECTOR
set_parameter_property SEND_CODEC_2 UNITS None
set_parameter_property SEND_CODEC_2 ALLOWED_RANGES 0:31
set_parameter_property SEND_CODEC_2 HDL_PARAMETER true


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 writedata writedata Input 32
add_interface_port avalon_slave_0 read read Input 1
add_interface_port avalon_slave_0 write write Input 1
add_interface_port avalon_slave_0 readdata readdata Output 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock
set_interface_property conduit_end associatedReset reset
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""

add_interface_port conduit_end bclk bclk Output 1
add_interface_port conduit_end codecSerialData codecserialdata Output 1
add_interface_port conduit_end lrck lrck Output 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink bitclock clk Input 1

