
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.10.0.111.2

// ldbanno -n Verilog -o lab4_impl1_mapvo.vo -w -neg -gui -msgset C:/Users/70735/Desktop/lab4/promote.xml lab4_impl1_map.ncd 
// Netlist created on Wed Dec 09 21:50:54 2020
// Netlist written on Wed Dec 09 21:51:08 2020
// Design is for device LCMXO2-4000HC
// Design is for package CSBGA132
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module TOP ( Clock_top, Rst1, Mod1, led, row1, column1, rclk_out1, sclk_out1, 
             ser_out1 );
  input  Clock_top, Rst1, Mod1;
  input  [3:0] column1;
  output [7:0] led;
  output [3:0] row1;
  output rclk_out1, sclk_out1, ser_out1;
  wire   \U2/one_sec_cnt_14 , \U2/one_sec_cnt_13 , \U2/n111 , \U2/n112 , 
         \U2/one_sec_cnt_23__N_407 , Clock_top_c, \U2/n5776 , \U2/n5777 , 
         \U2/one_sec_cnt_12 , \U2/one_sec_cnt_11 , \U2/n113 , \U2/n114 , 
         \U2/n5775 , \U2/one_sec_cnt_10 , \U2/one_sec_cnt_9 , \U2/n115 , 
         \U2/n116 , \U2/n5774 , \U2/one_sec_cnt_8 , \U2/one_sec_cnt_7 , 
         \U2/n117 , \U2/n118 , \U2/n5773 , \U2/one_sec_cnt_6 , 
         \U2/one_sec_cnt_5 , \U2/n119 , \U2/n120 , \U2/n5772 , 
         \U2/one_sec_cnt_4 , \U2/one_sec_cnt_3 , \U2/n121 , \U2/n122 , 
         \U2/n5771 , \U2/mode_14 , \U2/mode_13 , \U2/n151 , \U2/n152 , 
         \U2/clr , \U2/n2537 , \U2/n5736 , \U2/n5737 , \U2/one_sec_cnt_2 , 
         \U2/one_sec_cnt_1 , \U2/n123 , \U2/n124 , \U2/n5770 , 
         \U2/one_sec_cnt_0 , \U2/n125 , \U2/COUNT1_10 , \U2/COUNT1_9 , 
         \U2/COUNT1_17_N_278_10 , \U2/COUNT1_17_N_278_9 , Mod1_c, \U2/n5725 , 
         \U2/n5726 , \U2/mode_12 , \U2/mode_11 , \U2/n153 , \U2/n154 , 
         \U2/n5735 , \U2/mode_31 , \U2/n5830 , \U2/n1247 , \U2/mode_30 , 
         \U2/mode_29 , \U2/n5829 , \U2/mode_28 , \U2/mode_27 , \U2/n5828 , 
         \U2/mode_26 , \U2/mode_25 , \U2/n5827 , \U2/mode_24 , \U2/mode_23 , 
         \U2/n5826 , \U2/mode_22 , \U2/mode_21 , \U2/n5825 , \U2/mode_20 , 
         \U2/mode_19 , \U2/n5824 , \U2/mode_18 , \U2/mode_17 , \U2/n5823 , 
         \U2/mode_16 , \U2/mode_15 , \U2/mode_1 , \U2/mode_0 , 
         \U2/Clock_top_c_enable_95 , \U2/n5822 , \U2/Clock_status_0 , 
         Clock_status_1, \U2/mode_10 , \U2/mode_9 , \U2/n155 , \U2/n156 , 
         \U2/n5734 , \U1/key_get_temp_4 , \U1/Clock_top_c_enable_98 , 
         \U1/n1481 , \U2/n5821 , Keyout1_4, \U2/mode_8 , \U2/mode_7 , 
         \U2/n157 , \U2/n158 , \U2/n5733 , \U1/key_get_temp_3 , 
         \U1/key_get_temp_2 , \U2/n5820 , Keyout1_2, Keyout1_3, \U2/COUNT1_8 , 
         \U2/COUNT1_7 , \U2/COUNT1_17_N_278_8 , \U2/COUNT1_17_N_278_7 , 
         \U2/n5724 , \U1/key_get_temp_1 , \U1/key_get_temp_0 , \U2/n5819 , 
         Keyout1_0, Keyout1_1, \U2/n5818 , \U2/mode_6 , \U2/mode_5 , 
         \U2/n5817 , \U2/mode_4 , \U2/mode_3 , \U2/n5816 , \U2/n159 , 
         \U2/n160 , \U2/n5732 , \U2/mode_2 , \U2/n5815 , \U2/n161 , \U2/n162 , 
         \U2/n5731 , \U2/COUNT1_6 , \U2/COUNT1_5 , \U2/COUNT1_17_N_278_6 , 
         \U2/COUNT1_17_N_278_5 , \U2/n5723 , \U1/key_get_4 , 
         \U1/key_get_temp_4__N_122 , \U2/n163 , \U2/n164 , \U2/n5730 , 
         \U2/one_sec_cnt_23 , \U2/n102 , \U2/n5781 , \U2/one_sec_cnt_22 , 
         \U2/one_sec_cnt_21 , \U2/n103 , \U2/n104 , \U2/n5780 , \U2/COUNT1_4 , 
         \U2/COUNT1_3 , \U2/COUNT1_17_N_278_4 , \U2/COUNT1_17_N_278_3 , 
         \U2/n5722 , \U2/n165 , \U2/one_sec_cnt_20 , \U2/one_sec_cnt_19 , 
         \U2/n105 , \U2/n106 , \U2/n5779 , \U2/one_sec_cnt_18 , 
         \U2/one_sec_cnt_17 , \U2/n107 , \U2/n108 , \U2/n5778 , \U2/COUNT1_17 , 
         \U2/COUNT1_17_N_278_17 , \U2/n5729 , \U2/COUNT1_2 , \U2/COUNT1_1 , 
         \U2/COUNT1_17_N_278_2 , \U2/COUNT1_17_N_278_1 , \U2/n5721 , 
         \U2/COUNT1_16 , \U2/COUNT1_15 , \U2/COUNT1_17_N_278_16 , 
         \U2/COUNT1_17_N_278_15 , \U2/n5728 , \U2/n134 , \U2/n5745 , \U2/n135 , 
         \U2/n136 , \U2/n5744 , \U2/n137 , \U2/n138 , \U2/n5743 , \U2/n139 , 
         \U2/n140 , \U2/n5742 , \U2/COUNT1_14 , \U2/COUNT1_13 , 
         \U2/COUNT1_17_N_278_14 , \U2/COUNT1_17_N_278_13 , \U2/n5727 , 
         \U2/n141 , \U2/n142 , \U2/n5741 , \U2/n143 , \U2/n144 , \U2/n5740 , 
         \U2/n145 , \U2/n146 , \U2/n5739 , \U2/COUNT1_0 , \U2/n5857 , 
         \U2/n4070 , \U2/COUNT1_17_N_278_0 , \U2/COUNT1_12 , \U2/COUNT1_11 , 
         \U2/COUNT1_17_N_278_12 , \U2/COUNT1_17_N_278_11 , \U2/one_sec_cnt_16 , 
         \U2/one_sec_cnt_15 , \U2/n109 , \U2/n110 , \U2/n147 , \U2/n148 , 
         \U2/n5738 , \U2/n149 , \U2/n150 , \U5/cnt_200_13 , \U5/n62 , n2519, 
         \U5/n5769 , \U5/cnt_200_12 , \U5/cnt_200_11 , \U5/n63 , \U5/n64 , 
         \U5/n5768 , \U5/cnt_200_10 , \U5/cnt_200_9 , \U5/n65 , \U5/n66 , 
         \U5/n5767 , \U5/cnt_200_8 , \U5/cnt_200_7 , \U5/n67 , \U5/n68 , 
         \U5/n5766 , \U5/cnt_200_6 , \U5/cnt_200_5 , \U5/n69 , \U5/n70 , 
         \U5/n5765 , \U5/cnt_200_4 , \U5/cnt_200_3 , \U5/n71 , \U5/n72 , 
         \U5/n5764 , \U5/cnt_200_2 , \U5/cnt_200_1 , \U5/n73 , \U5/n74 , 
         \U5/n5763 , \U5/cnt_200_0 , \U5/n75 , \U1/Delay_cnt_19 , \U1/n86 , 
         Rst1_c, \U1/n2527 , \U1/n5762 , \U1/Delay_cnt_18 , \U1/Delay_cnt_17 , 
         \U1/n87 , \U1/n88 , \U1/n5761 , \U1/Delay_cnt_16 , \U1/Delay_cnt_15 , 
         \U1/n89 , \U1/n90 , \U1/n5760 , \U1/Delay_cnt_14 , \U1/Delay_cnt_13 , 
         \U1/n91 , \U1/n92 , \U1/n5759 , \U1/Delay_cnt_12 , \U1/Delay_cnt_11 , 
         \U1/n93 , \U1/n94 , \U1/n5758 , \U1/Delay_cnt_10 , \U1/Delay_cnt_9 , 
         \U1/n95 , \U1/n96 , \U1/n5757 , \U1/Delay_cnt_8 , \U1/Delay_cnt_7 , 
         \U1/n97 , \U1/n98 , \U1/n5756 , \U1/Delay_cnt_6 , \U1/Delay_cnt_5 , 
         \U1/n99 , \U1/n100 , \U1/n5755 , \U1/Delay_cnt_4 , \U1/Delay_cnt_3 , 
         \U1/n101 , \U1/n102 , \U1/n5754 , \U1/Delay_cnt_2 , \U1/Delay_cnt_1 , 
         \U1/n103 , \U1/n104 , \U1/n5753 , \U1/Delay_cnt_0 , \U1/n105 , 
         \U1/Clk_cnt_13 , \U1/n62 , \U1/n5752 , \U1/Clk_cnt_12 , 
         \U1/Clk_cnt_11 , \U1/n63 , \U1/n64 , \U1/n5751 , \U1/Clk_cnt_10 , 
         \U1/Clk_cnt_9 , \U1/n65 , \U1/n66 , \U1/n5750 , \U1/Clk_cnt_8 , 
         \U1/Clk_cnt_7 , \U1/n67 , \U1/n68 , \U1/n5749 , \U1/Clk_cnt_6 , 
         \U1/Clk_cnt_5 , \U1/n69 , \U1/n70 , \U1/n5748 , \U1/Clk_cnt_4 , 
         \U1/Clk_cnt_3 , \U1/n71 , \U1/n72 , \U1/n5747 , \U1/Clk_cnt_2 , 
         \U1/Clk_cnt_1 , \U1/n73 , \U1/n74 , \U1/n5746 , \U1/Clk_cnt_0 , 
         \U1/n75 , Clkout200, \U5/Clk2_N_558 , \U5/n12 , n288, n7, Clkout1M, 
         \U5/Clk1_N_557 , Clock_top_c_enable_83, \U1/n6632 , \U1/R_cache_2 , 
         \U1/n52 , \U1/R_cache_0 , \U1/n6654 , \U1/R_cache_3 , \U1/n24 , 
         \U1/R_cache_6 , \U1/key_get_4_N_116_1 , \U1/key_get_4_N_116_0 , 
         \U1/key_get_4__N_121 , \U1/key_get_0 , \U1/key_get_1 , \U1/n6634 , 
         \U1/n7373 , \U1/n6557 , \U1/n6656 , \U1/n4 , \U1/n33 , \U1/n6550 , 
         \U1/R_cache_8 , \U1/key_get_4_N_116_3 , \U1/key_get_4_N_116_2 , 
         \U1/key_get_2 , \U1/key_get_3 , \U1/R_cache_9 , 
         \U1/key_get_4_N_116_4 , \U1/n7336 , \U1/n6815 , \U1/n11 , \U1/n13 , 
         \U1/num_cnt_2__N_115 , \U1/num_cnt_0 , \U1/n6838 , \U1/n1483 , 
         \U1/num_cnt_2 , \U1/num_cnt_1 , \U1/n6453 , \U1/n6487 , 
         \U1/n6_adj_571 , \U1/n7_adj_570 , \U1/n9 , \U1/n7318 , 
         \U1/refresh_flag_N_170 , \U1/Clock_top_c_enable_56 , 
         \U1/refresh_flag , \U2/n6807 , \U2/n6809 , \U2/n6863 , \U2/clr_N_409 , 
         \U2/n12_adj_598 , \U2/n13 , \U2/n5896 , \U2/n6685 , \U2/n5846 , 
         \U2/n6870 , \U2/one_sec_flag , n9, sclk_out_N_515, \U4/n298 , 
         \U4/n285 , Clock_top_c_enable_73, \U4/Clkout1M_enable_1 , 
         \U4/number_reg_1 , \U4/data_reg_2 , \U4/number_reg_0 , 
         \U4/data_reg_1 , \U4/n619 , \U4/n618 , Clock_top_c_enable_57, 
         \U4/data_reg_0 , \U4/number_reg_3 , \U4/data_reg_4 , 
         \U4/number_reg_2 , \U4/data_reg_3 , \U4/n621 , \U4/n620 , 
         \U4/number_reg_5 , \U4/data_reg_6 , \U4/number_reg_4 , 
         \U4/data_reg_5 , \U4/n623 , \U4/n622 , \U4/number_reg_7 , 
         \U4/data_reg_8 , \U4/number_reg_6 , \U4/data_reg_7 , \U4/n625 , 
         \U4/n624 , \U4/digit_reg_3 , \U4/data_reg_12 , \U4/digit_reg_2 , 
         \U4/data_reg_11 , \U4/n629 , \U4/n628 , \U4/data_reg_10 , 
         \U4/digit_reg_5 , \U4/data_reg_14 , \U4/digit_reg_4 , 
         \U4/data_reg_13 , \U4/n631 , \U4/n630 , \U4/digit_reg_7 , 
         \U4/digit_reg_6 , \U4/data_reg_15 , \U4/n633 , \U4/n632 , \U4/n7313 , 
         \U4/write_times_counter_1 , \U4/write_times_counter_0 , \U4/n29 , 
         \U4/n30 , \U4/Clock_top_c_enable_52 , \U4/n2551 , 
         \U4/write_times_counter_2 , \U4/write_times_counter_3 , \U4/n7364 , 
         \U4/n27 , \U4/n28 , \U4/write_times_counter_4 , \U4/n7334 , \U4/n26 , 
         \U5/cnt_1M_0 , \U5/cnt_1M_1 , \U5/n24 , \U5/n25 , \U5/cnt_1M_3 , 
         \U5/cnt_1M_2 , \U5/n22 , \U5/n23 , segstate_2, segstate_1, segstate_0, 
         digit1_7_N_6_3, digit1_7_N_6_2, Clock_top_c_enable_92, digit1_2, 
         digit1_3, digit1_7_N_6_4, digit1_4, \U1/n520 , digit1_7_N_6_5, 
         Clock_top_c_enable_49, digit1_5, digit1_7_N_6_7, digit1_7_N_6_6, 
         Clock_top_c_enable_89, digit1_6, digit1_7, h11_0, h11_1, 
         \U2/n6_adj_574 , \U2/Clock_top_c_enable_103 , \U2/n2955 , \U2/n7 , 
         \U2/n4_adj_576 , h21_2, \U2/n7323 , \U2/n40 , \U2/n5969 , n38, 
         \U2/n1441 , \U2/n2009 , \U2/n7365 , h11_2, \U2/n1066 , h11_3, 
         \U2/n7157 , \U2/n5968 , \U2/n4_adj_596 , \U2/n898 , \U2/n991 , h21_1, 
         \U2/n7300 , h21_0, \U2/n30 , \U2/n31 , \U2/Clock_top_c_enable_85 , 
         h21_3, n7299, \U2/n4 , \U2/n5954 , \U2/n2590 , \U2/n7321 , \U2/n7297 , 
         \U2/n7091 , \U2/n1511 , \U2/n1136 , ledstate_0, ledstate_1, 
         \U2/n1510 , ledstate_2, \U2/n7356 , \U2/n7354 , m11_3, m11_0, \U2/n2 , 
         \U2/Clock_top_c_enable_87 , \U2/n10_adj_575 , \U2/n5953 , m11_1, 
         \U2/n5978 , \U2/n2815 , \U2/n5869 , n4_adj_599, n4, n4487, m11_2, 
         n2006, \U2/n7295 , \U2/n7088 , m21_2, m21_1, m21_3, m21_0, \U2/n1431 , 
         n6627, \U2/n7380 , \U2/Clock_top_c_enable_86 , \U2/n961 , \U2/n5967 , 
         \U2/n5970 , \U2/n2591 , \U2/n4_adj_586 , n1, \U2/n2004 , n7235, n7386, 
         n7247, n7383, number_in1_3_N_14_1, number_in1_3_N_14_0, number_in1_0, 
         number_in1_1, n7229, n7389, n7253, n7379, number_in1_3_N_14_3, 
         number_in1_3_N_14_2, number_in1_2, number_in1_3, rclk_out1_c, 
         \U4/n2513 , \U1/n7367 , row1_c_0, \U1/ROW_3_N_36_2 , \U1/n7362 , 
         row1_c_1, row1_c_2, \U1/n7322 , row1_c_3, s11_3, s11_0, s11_1, 
         \U2/n6573 , s11_2, \U2/n2_adj_573 , \U2/Clock_top_c_enable_76 , 
         \U2/n6_adj_578 , s21_2, s21_1, \U2/n5942 , \U2/n5974 , \U2/n2553 , 
         \U2/n6609 , \U2/n4_adj_593 , \U2/n1403 , \U2/n1_adj_592 , \U2/n2002 , 
         \U2/n7294 , \U2/n6996 , s21_0, s21_3, \U2/n6511 , \U2/n2_adj_577 , 
         \U2/Clock_top_c_enable_61 , \U2/n3683 , \U2/n1054 , \U2/n5958 , 
         \U2/n5959 , \U2/n2521 , n7310, \U2/n7324 , \U2/n6_adj_591 , 
         \U2/n4_adj_579 , \U2/n955 , \U2/n1898 , \U1/R_cache_13 , sclk_out1_c, 
         \U4/n2516 , \U1/n25 , \U1/n10 , \U1/n6794 , seg_number_out_7_N_424_0, 
         seg_number_out1_0, \U5/n6784 , \U3/number_in_reg_0 , 
         \U3/number_in_reg_2 , \U3/number_in_reg_3 , \U3/number_in_reg_1 , 
         \U3/seg_number_out_7_N_424_1 , seg_number_out1_1, \U3/n3894 , 
         \U3/n2588 , seg_number_out1_2, \U2/n3844 , 
         \U3/seg_number_out_7_N_424_3 , seg_number_out1_3, \U2/n52 , \U3/n7 , 
         seg_number_out1_4, \U2/n48 , \U3/seg_number_out_7_N_424_6 , 
         \U3/seg_number_out_7_N_424_5 , seg_number_out1_5, seg_number_out1_6, 
         \U3/seg_number_out_7_N_424_7 , seg_number_out1_7, n7368, n3878, n6840, 
         segstate_2_N_1_2, segstate_2_N_1_1, Clock_top_c_enable_59, \U2/n6790 , 
         ser_out1_c, \U2/n49 , n7311, \U2/n7309 , \U2/n7329 , \U2/n6999 , 
         \U2/n7357 , \U2/n7376 , \U2/n14 , \U2/n7328 , \U2/n7341 , \U2/n12 , 
         \U2/n7352 , \U2/n7361 , \U2/n6658 , \U2/n5307 , \U2/n7097 , 
         \U2/n7_adj_590 , \U2/n7_adj_583 , \U1/n6581 , \U1/n6638 , \U1/n6582 , 
         \U1/R_cache_4 , \U1/n7298 , \U1/n7366 , \U1/R_cache_1 , 
         \U1/n4_adj_566 , \U1/n6579 , \U1/n32_adj_562 , \U1/n26_adj_565 , 
         \U1/n7372 , \U1/n7370 , \U1/n7338 , \U1/R_cache_11 , \U1/n35 , 
         \U1/n6591 , \U1/R_cache_7 , \U1/n7316 , \U1/n29 , \U1/n6645 , 
         \U1/n6593 , \U1/n7371 , \U1/n26 , n7342, \U2/n6606 , \U2/n16 , n7246, 
         n7228, n7252, n7234, \U2/n7307 , n7346, \U2/n7358 , n6549, \U2/n61 , 
         n7314, n7325, \U2/n7359 , \U2/n7214 , \U2/n3 , \U2/n6 , 
         \U2/n7_adj_597 , \U1/n6648 , \U1/R_cache_5 , \U1/R_cache_14 , 
         \U1/n6567 , \U1/n6599 , \U1/R_cache_15 , \U1/n28 , \U2/n17 , n6615, 
         n7308, n7344, \U4/n7 , n7317, \U5/n6805 , n3634, n2387, \U2/n7327 , 
         \U2/n10 , n11, \U1/n7347 , n6687, n7343, n6544, \U2/n6729 , 
         \U2/n6731 , \U2/n3711 , \U2/n7348 , n6680, \U2/n7350 , \U2/n7351 , 
         \U2/n7312 , \U2/n7315 , n7330, \U2/n2362 , \U2/n33 , \U2/n6679 , 
         \U2/n7_adj_588 , \U2/n9 , n8, n7_adj_601, n9_adj_600, n7333, 
         \U2/n7355 , \U2/n7_adj_582 , \U2/n7331 , \U2/n5308 , \U2/n7_adj_584 , 
         \U2/n7332 , n7340, n3677, \U2/n6_adj_594 , \U2/n5949 , \U2/n50 , 
         \U2/n56 , \U2/n6877 , \U2/n46 , \U2/n54 , \U2/n42 , \U2/n34 , n7431, 
         \U2/n2_adj_595 , \U2/n3978 , \U2/n5895 , \U5/n6723 , \U1/n6803 , 
         \U1/n6811 , \U1/n6813 , column1_c_3, column1_c_2, 
         \U1/Clock_top_c_enable_60 , \U1/R_cache_10 , \U1/n6798 , \U1/n6743 , 
         \U1/n6 , \U1/n7335 , \U1/n32 , \U1/R_cache_12 , \U1/n7303 , \U1/n7 , 
         \U1/n7369 , \U1/n7304 , \U1/n6653 , \U1/n6651 , \U1/n20 , \U1/n7337 , 
         \U1/n7185 , \U1/n7186 , \U1/n27 , \U1/n20_adj_560 , \U1/n6600 , 
         \U1/n7339 , \U1/n4_adj_561 , \U1/n3884 , \U1/Clock_top_c_enable_33 , 
         \U1/n7296 , column1_c_1, column1_c_0, \U1/Clock_top_c_enable_12 , 
         \U1/n6650 , \U1/n7301 , \U1/n22 , \U1/n6583 , 
         \U1/Clock_top_c_enable_102 , n1593, n1591, n1589, led_c, 
         \U4/data_reg_9 , VCCI;

  U2_SLICE_0 \U2/SLICE_0 ( .A1(\U2/one_sec_cnt_14 ), .A0(\U2/one_sec_cnt_13 ), 
    .DI1(\U2/n111 ), .DI0(\U2/n112 ), .LSR(\U2/one_sec_cnt_23__N_407 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5776 ), .F0(\U2/n112 ), 
    .Q0(\U2/one_sec_cnt_13 ), .F1(\U2/n111 ), .Q1(\U2/one_sec_cnt_14 ), 
    .FCO(\U2/n5777 ));
  U2_SLICE_1 \U2/SLICE_1 ( .A1(\U2/one_sec_cnt_12 ), .A0(\U2/one_sec_cnt_11 ), 
    .DI1(\U2/n113 ), .DI0(\U2/n114 ), .LSR(\U2/one_sec_cnt_23__N_407 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5775 ), .F0(\U2/n114 ), 
    .Q0(\U2/one_sec_cnt_11 ), .F1(\U2/n113 ), .Q1(\U2/one_sec_cnt_12 ), 
    .FCO(\U2/n5776 ));
  U2_SLICE_2 \U2/SLICE_2 ( .A1(\U2/one_sec_cnt_10 ), .A0(\U2/one_sec_cnt_9 ), 
    .DI1(\U2/n115 ), .DI0(\U2/n116 ), .LSR(\U2/one_sec_cnt_23__N_407 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5774 ), .F0(\U2/n116 ), 
    .Q0(\U2/one_sec_cnt_9 ), .F1(\U2/n115 ), .Q1(\U2/one_sec_cnt_10 ), 
    .FCO(\U2/n5775 ));
  U2_SLICE_3 \U2/SLICE_3 ( .A1(\U2/one_sec_cnt_8 ), .A0(\U2/one_sec_cnt_7 ), 
    .DI1(\U2/n117 ), .DI0(\U2/n118 ), .LSR(\U2/one_sec_cnt_23__N_407 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5773 ), .F0(\U2/n118 ), 
    .Q0(\U2/one_sec_cnt_7 ), .F1(\U2/n117 ), .Q1(\U2/one_sec_cnt_8 ), 
    .FCO(\U2/n5774 ));
  U2_SLICE_4 \U2/SLICE_4 ( .A1(\U2/one_sec_cnt_6 ), .A0(\U2/one_sec_cnt_5 ), 
    .DI1(\U2/n119 ), .DI0(\U2/n120 ), .LSR(\U2/one_sec_cnt_23__N_407 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5772 ), .F0(\U2/n120 ), 
    .Q0(\U2/one_sec_cnt_5 ), .F1(\U2/n119 ), .Q1(\U2/one_sec_cnt_6 ), 
    .FCO(\U2/n5773 ));
  U2_SLICE_5 \U2/SLICE_5 ( .A1(\U2/one_sec_cnt_4 ), .A0(\U2/one_sec_cnt_3 ), 
    .DI1(\U2/n121 ), .DI0(\U2/n122 ), .LSR(\U2/one_sec_cnt_23__N_407 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5771 ), .F0(\U2/n122 ), 
    .Q0(\U2/one_sec_cnt_3 ), .F1(\U2/n121 ), .Q1(\U2/one_sec_cnt_4 ), 
    .FCO(\U2/n5772 ));
  U2_SLICE_6 \U2/SLICE_6 ( .A1(\U2/mode_14 ), .A0(\U2/mode_13 ), 
    .DI1(\U2/n151 ), .DI0(\U2/n152 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5736 ), .F0(\U2/n152 ), .Q0(\U2/mode_13 ), 
    .F1(\U2/n151 ), .Q1(\U2/mode_14 ), .FCO(\U2/n5737 ));
  U2_SLICE_7 \U2/SLICE_7 ( .A1(\U2/one_sec_cnt_2 ), .A0(\U2/one_sec_cnt_1 ), 
    .DI1(\U2/n123 ), .DI0(\U2/n124 ), .LSR(\U2/one_sec_cnt_23__N_407 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5770 ), .F0(\U2/n124 ), 
    .Q0(\U2/one_sec_cnt_1 ), .F1(\U2/n123 ), .Q1(\U2/one_sec_cnt_2 ), 
    .FCO(\U2/n5771 ));
  U2_SLICE_8 \U2/SLICE_8 ( .A1(\U2/one_sec_cnt_0 ), .DI1(\U2/n125 ), 
    .LSR(\U2/one_sec_cnt_23__N_407 ), .CLK(Clock_top_c), .F1(\U2/n125 ), 
    .Q1(\U2/one_sec_cnt_0 ), .FCO(\U2/n5770 ));
  U2_SLICE_9 \U2/SLICE_9 ( .A1(\U2/COUNT1_10 ), .A0(\U2/COUNT1_9 ), 
    .DI1(\U2/COUNT1_17_N_278_10 ), .DI0(\U2/COUNT1_17_N_278_9 ), .LSR(Mod1_c), 
    .CLK(Clock_top_c), .FCI(\U2/n5725 ), .F0(\U2/COUNT1_17_N_278_9 ), 
    .Q0(\U2/COUNT1_9 ), .F1(\U2/COUNT1_17_N_278_10 ), .Q1(\U2/COUNT1_10 ), 
    .FCO(\U2/n5726 ));
  U2_SLICE_10 \U2/SLICE_10 ( .A1(\U2/mode_12 ), .A0(\U2/mode_11 ), 
    .DI1(\U2/n153 ), .DI0(\U2/n154 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5735 ), .F0(\U2/n154 ), .Q0(\U2/mode_11 ), 
    .F1(\U2/n153 ), .Q1(\U2/mode_12 ), .FCO(\U2/n5736 ));
  U2_SLICE_11 \U2/SLICE_11 ( .A0(\U2/mode_31 ), .FCI(\U2/n5830 ), 
    .F1(\U2/n1247 ));
  U2_SLICE_12 \U2/SLICE_12 ( .A1(\U2/mode_30 ), .A0(\U2/mode_29 ), 
    .FCI(\U2/n5829 ), .FCO(\U2/n5830 ));
  U2_SLICE_13 \U2/SLICE_13 ( .A1(\U2/mode_28 ), .A0(\U2/mode_27 ), 
    .FCI(\U2/n5828 ), .FCO(\U2/n5829 ));
  U2_SLICE_14 \U2/SLICE_14 ( .A1(\U2/mode_26 ), .A0(\U2/mode_25 ), 
    .FCI(\U2/n5827 ), .FCO(\U2/n5828 ));
  U2_SLICE_15 \U2/SLICE_15 ( .A1(\U2/mode_24 ), .A0(\U2/mode_23 ), 
    .FCI(\U2/n5826 ), .FCO(\U2/n5827 ));
  U2_SLICE_16 \U2/SLICE_16 ( .A1(\U2/mode_22 ), .A0(\U2/mode_21 ), 
    .FCI(\U2/n5825 ), .FCO(\U2/n5826 ));
  U2_SLICE_17 \U2/SLICE_17 ( .A1(\U2/mode_20 ), .A0(\U2/mode_19 ), 
    .FCI(\U2/n5824 ), .FCO(\U2/n5825 ));
  U2_SLICE_18 \U2/SLICE_18 ( .A1(\U2/mode_18 ), .A0(\U2/mode_17 ), 
    .FCI(\U2/n5823 ), .FCO(\U2/n5824 ));
  U2_SLICE_19 \U2/SLICE_19 ( .A1(\U2/mode_16 ), .A0(\U2/mode_15 ), 
    .M1(\U2/mode_1 ), .M0(\U2/mode_0 ), .CE(\U2/Clock_top_c_enable_95 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5822 ), .Q0(\U2/Clock_status_0 ), 
    .Q1(Clock_status_1), .FCO(\U2/n5823 ));
  U2_SLICE_20 \U2/SLICE_20 ( .A1(\U2/mode_10 ), .A0(\U2/mode_9 ), 
    .DI1(\U2/n155 ), .DI0(\U2/n156 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5734 ), .F0(\U2/n156 ), .Q0(\U2/mode_9 ), 
    .F1(\U2/n155 ), .Q1(\U2/mode_10 ), .FCO(\U2/n5735 ));
  SLICE_21 SLICE_21( .A1(\U2/mode_14 ), .A0(\U2/mode_13 ), 
    .M0(\U1/key_get_temp_4 ), .CE(\U1/Clock_top_c_enable_98 ), 
    .LSR(\U1/n1481 ), .CLK(Clock_top_c), .FCI(\U2/n5821 ), .Q0(Keyout1_4), 
    .FCO(\U2/n5822 ));
  U2_SLICE_22 \U2/SLICE_22 ( .A1(\U2/mode_8 ), .A0(\U2/mode_7 ), 
    .DI1(\U2/n157 ), .DI0(\U2/n158 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5733 ), .F0(\U2/n158 ), .Q0(\U2/mode_7 ), 
    .F1(\U2/n157 ), .Q1(\U2/mode_8 ), .FCO(\U2/n5734 ));
  SLICE_23 SLICE_23( .A1(\U2/mode_12 ), .A0(\U2/mode_11 ), 
    .M1(\U1/key_get_temp_3 ), .M0(\U1/key_get_temp_2 ), 
    .CE(\U1/Clock_top_c_enable_98 ), .LSR(\U1/n1481 ), .CLK(Clock_top_c), 
    .FCI(\U2/n5820 ), .Q0(Keyout1_2), .Q1(Keyout1_3), .FCO(\U2/n5821 ));
  U2_SLICE_24 \U2/SLICE_24 ( .A1(\U2/COUNT1_8 ), .A0(\U2/COUNT1_7 ), 
    .DI1(\U2/COUNT1_17_N_278_8 ), .DI0(\U2/COUNT1_17_N_278_7 ), .LSR(Mod1_c), 
    .CLK(Clock_top_c), .FCI(\U2/n5724 ), .F0(\U2/COUNT1_17_N_278_7 ), 
    .Q0(\U2/COUNT1_7 ), .F1(\U2/COUNT1_17_N_278_8 ), .Q1(\U2/COUNT1_8 ), 
    .FCO(\U2/n5725 ));
  SLICE_25 SLICE_25( .A1(\U2/mode_10 ), .A0(\U2/mode_9 ), 
    .M1(\U1/key_get_temp_1 ), .M0(\U1/key_get_temp_0 ), 
    .CE(\U1/Clock_top_c_enable_98 ), .LSR(\U1/n1481 ), .CLK(Clock_top_c), 
    .FCI(\U2/n5819 ), .Q0(Keyout1_0), .Q1(Keyout1_1), .FCO(\U2/n5820 ));
  U2_SLICE_26 \U2/SLICE_26 ( .A1(\U2/mode_8 ), .A0(\U2/mode_7 ), 
    .FCI(\U2/n5818 ), .FCO(\U2/n5819 ));
  U2_SLICE_27 \U2/SLICE_27 ( .A1(\U2/mode_6 ), .A0(\U2/mode_5 ), 
    .FCI(\U2/n5817 ), .FCO(\U2/n5818 ));
  U2_SLICE_28 \U2/SLICE_28 ( .A1(\U2/mode_4 ), .A0(\U2/mode_3 ), 
    .FCI(\U2/n5816 ), .FCO(\U2/n5817 ));
  U2_SLICE_29 \U2/SLICE_29 ( .A1(\U2/mode_6 ), .A0(\U2/mode_5 ), 
    .DI1(\U2/n159 ), .DI0(\U2/n160 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5732 ), .F0(\U2/n160 ), .Q0(\U2/mode_5 ), 
    .F1(\U2/n159 ), .Q1(\U2/mode_6 ), .FCO(\U2/n5733 ));
  U2_SLICE_30 \U2/SLICE_30 ( .A1(\U2/mode_2 ), .A0(\U2/mode_1 ), 
    .FCI(\U2/n5815 ), .FCO(\U2/n5816 ));
  U2_SLICE_31 \U2/SLICE_31 ( .A1(\U2/mode_4 ), .A0(\U2/mode_3 ), 
    .DI1(\U2/n161 ), .DI0(\U2/n162 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5731 ), .F0(\U2/n162 ), .Q0(\U2/mode_3 ), 
    .F1(\U2/n161 ), .Q1(\U2/mode_4 ), .FCO(\U2/n5732 ));
  U2_SLICE_32 \U2/SLICE_32 ( .A1(\U2/COUNT1_6 ), .A0(\U2/COUNT1_5 ), 
    .DI1(\U2/COUNT1_17_N_278_6 ), .DI0(\U2/COUNT1_17_N_278_5 ), .LSR(Mod1_c), 
    .CLK(Clock_top_c), .FCI(\U2/n5723 ), .F0(\U2/COUNT1_17_N_278_5 ), 
    .Q0(\U2/COUNT1_5 ), .F1(\U2/COUNT1_17_N_278_6 ), .Q1(\U2/COUNT1_6 ), 
    .FCO(\U2/n5724 ));
  SLICE_33 SLICE_33( .A1(\U2/mode_0 ), .M0(\U1/key_get_4 ), 
    .LSR(\U1/key_get_temp_4__N_122 ), .CLK(Clock_top_c), 
    .Q0(\U1/key_get_temp_4 ), .FCO(\U2/n5815 ));
  U2_SLICE_34 \U2/SLICE_34 ( .A1(\U2/mode_2 ), .A0(\U2/mode_1 ), 
    .DI1(\U2/n163 ), .DI0(\U2/n164 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5730 ), .F0(\U2/n164 ), .Q0(\U2/mode_1 ), 
    .F1(\U2/n163 ), .Q1(\U2/mode_2 ), .FCO(\U2/n5731 ));
  U2_SLICE_35 \U2/SLICE_35 ( .A0(\U2/one_sec_cnt_23 ), .DI0(\U2/n102 ), 
    .LSR(\U2/one_sec_cnt_23__N_407 ), .CLK(Clock_top_c), .FCI(\U2/n5781 ), 
    .F0(\U2/n102 ), .Q0(\U2/one_sec_cnt_23 ));
  U2_SLICE_36 \U2/SLICE_36 ( .A1(\U2/one_sec_cnt_22 ), 
    .A0(\U2/one_sec_cnt_21 ), .DI1(\U2/n103 ), .DI0(\U2/n104 ), 
    .LSR(\U2/one_sec_cnt_23__N_407 ), .CLK(Clock_top_c), .FCI(\U2/n5780 ), 
    .F0(\U2/n104 ), .Q0(\U2/one_sec_cnt_21 ), .F1(\U2/n103 ), 
    .Q1(\U2/one_sec_cnt_22 ), .FCO(\U2/n5781 ));
  U2_SLICE_37 \U2/SLICE_37 ( .A1(\U2/COUNT1_4 ), .A0(\U2/COUNT1_3 ), 
    .DI1(\U2/COUNT1_17_N_278_4 ), .DI0(\U2/COUNT1_17_N_278_3 ), .LSR(Mod1_c), 
    .CLK(Clock_top_c), .FCI(\U2/n5722 ), .F0(\U2/COUNT1_17_N_278_3 ), 
    .Q0(\U2/COUNT1_3 ), .F1(\U2/COUNT1_17_N_278_4 ), .Q1(\U2/COUNT1_4 ), 
    .FCO(\U2/n5723 ));
  U2_SLICE_38 \U2/SLICE_38 ( .A1(\U2/mode_0 ), .DI1(\U2/n165 ), .CE(\U2/clr ), 
    .LSR(\U2/n2537 ), .CLK(Clock_top_c), .F1(\U2/n165 ), .Q1(\U2/mode_0 ), 
    .FCO(\U2/n5730 ));
  U2_SLICE_39 \U2/SLICE_39 ( .A1(\U2/one_sec_cnt_20 ), 
    .A0(\U2/one_sec_cnt_19 ), .DI1(\U2/n105 ), .DI0(\U2/n106 ), 
    .LSR(\U2/one_sec_cnt_23__N_407 ), .CLK(Clock_top_c), .FCI(\U2/n5779 ), 
    .F0(\U2/n106 ), .Q0(\U2/one_sec_cnt_19 ), .F1(\U2/n105 ), 
    .Q1(\U2/one_sec_cnt_20 ), .FCO(\U2/n5780 ));
  U2_SLICE_40 \U2/SLICE_40 ( .A1(\U2/one_sec_cnt_18 ), 
    .A0(\U2/one_sec_cnt_17 ), .DI1(\U2/n107 ), .DI0(\U2/n108 ), 
    .LSR(\U2/one_sec_cnt_23__N_407 ), .CLK(Clock_top_c), .FCI(\U2/n5778 ), 
    .F0(\U2/n108 ), .Q0(\U2/one_sec_cnt_17 ), .F1(\U2/n107 ), 
    .Q1(\U2/one_sec_cnt_18 ), .FCO(\U2/n5779 ));
  U2_SLICE_41 \U2/SLICE_41 ( .A0(\U2/COUNT1_17 ), 
    .DI0(\U2/COUNT1_17_N_278_17 ), .LSR(Mod1_c), .CLK(Clock_top_c), 
    .FCI(\U2/n5729 ), .F0(\U2/COUNT1_17_N_278_17 ), .Q0(\U2/COUNT1_17 ));
  U2_SLICE_42 \U2/SLICE_42 ( .A1(\U2/COUNT1_2 ), .A0(\U2/COUNT1_1 ), 
    .DI1(\U2/COUNT1_17_N_278_2 ), .DI0(\U2/COUNT1_17_N_278_1 ), .LSR(Mod1_c), 
    .CLK(Clock_top_c), .FCI(\U2/n5721 ), .F0(\U2/COUNT1_17_N_278_1 ), 
    .Q0(\U2/COUNT1_1 ), .F1(\U2/COUNT1_17_N_278_2 ), .Q1(\U2/COUNT1_2 ), 
    .FCO(\U2/n5722 ));
  U2_SLICE_43 \U2/SLICE_43 ( .A1(\U2/COUNT1_16 ), .A0(\U2/COUNT1_15 ), 
    .DI1(\U2/COUNT1_17_N_278_16 ), .DI0(\U2/COUNT1_17_N_278_15 ), .LSR(Mod1_c), 
    .CLK(Clock_top_c), .FCI(\U2/n5728 ), .F0(\U2/COUNT1_17_N_278_15 ), 
    .Q0(\U2/COUNT1_15 ), .F1(\U2/COUNT1_17_N_278_16 ), .Q1(\U2/COUNT1_16 ), 
    .FCO(\U2/n5729 ));
  U2_SLICE_44 \U2/SLICE_44 ( .A0(\U2/mode_31 ), .DI0(\U2/n134 ), .CE(\U2/clr ), 
    .LSR(\U2/n2537 ), .CLK(Clock_top_c), .FCI(\U2/n5745 ), .F0(\U2/n134 ), 
    .Q0(\U2/mode_31 ));
  U2_SLICE_45 \U2/SLICE_45 ( .A1(\U2/mode_30 ), .A0(\U2/mode_29 ), 
    .DI1(\U2/n135 ), .DI0(\U2/n136 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5744 ), .F0(\U2/n136 ), .Q0(\U2/mode_29 ), 
    .F1(\U2/n135 ), .Q1(\U2/mode_30 ), .FCO(\U2/n5745 ));
  U2_SLICE_46 \U2/SLICE_46 ( .A1(\U2/mode_28 ), .A0(\U2/mode_27 ), 
    .DI1(\U2/n137 ), .DI0(\U2/n138 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5743 ), .F0(\U2/n138 ), .Q0(\U2/mode_27 ), 
    .F1(\U2/n137 ), .Q1(\U2/mode_28 ), .FCO(\U2/n5744 ));
  U2_SLICE_47 \U2/SLICE_47 ( .A1(\U2/mode_26 ), .A0(\U2/mode_25 ), 
    .DI1(\U2/n139 ), .DI0(\U2/n140 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5742 ), .F0(\U2/n140 ), .Q0(\U2/mode_25 ), 
    .F1(\U2/n139 ), .Q1(\U2/mode_26 ), .FCO(\U2/n5743 ));
  U2_SLICE_48 \U2/SLICE_48 ( .A1(\U2/COUNT1_14 ), .A0(\U2/COUNT1_13 ), 
    .DI1(\U2/COUNT1_17_N_278_14 ), .DI0(\U2/COUNT1_17_N_278_13 ), .LSR(Mod1_c), 
    .CLK(Clock_top_c), .FCI(\U2/n5727 ), .F0(\U2/COUNT1_17_N_278_13 ), 
    .Q0(\U2/COUNT1_13 ), .F1(\U2/COUNT1_17_N_278_14 ), .Q1(\U2/COUNT1_14 ), 
    .FCO(\U2/n5728 ));
  U2_SLICE_49 \U2/SLICE_49 ( .A1(\U2/mode_24 ), .A0(\U2/mode_23 ), 
    .DI1(\U2/n141 ), .DI0(\U2/n142 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5741 ), .F0(\U2/n142 ), .Q0(\U2/mode_23 ), 
    .F1(\U2/n141 ), .Q1(\U2/mode_24 ), .FCO(\U2/n5742 ));
  U2_SLICE_50 \U2/SLICE_50 ( .A1(\U2/mode_22 ), .A0(\U2/mode_21 ), 
    .DI1(\U2/n143 ), .DI0(\U2/n144 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5740 ), .F0(\U2/n144 ), .Q0(\U2/mode_21 ), 
    .F1(\U2/n143 ), .Q1(\U2/mode_22 ), .FCO(\U2/n5741 ));
  U2_SLICE_51 \U2/SLICE_51 ( .A1(\U2/mode_20 ), .A0(\U2/mode_19 ), 
    .DI1(\U2/n145 ), .DI0(\U2/n146 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5739 ), .F0(\U2/n146 ), .Q0(\U2/mode_19 ), 
    .F1(\U2/n145 ), .Q1(\U2/mode_20 ), .FCO(\U2/n5740 ));
  U2_SLICE_52 \U2/SLICE_52 ( .C1(\U2/COUNT1_0 ), .B1(\U2/n5857 ), 
    .A1(\U2/n4070 ), .DI1(\U2/COUNT1_17_N_278_0 ), .LSR(Mod1_c), 
    .CLK(Clock_top_c), .F1(\U2/COUNT1_17_N_278_0 ), .Q1(\U2/COUNT1_0 ), 
    .FCO(\U2/n5721 ));
  U2_SLICE_53 \U2/SLICE_53 ( .A1(\U2/COUNT1_12 ), .A0(\U2/COUNT1_11 ), 
    .DI1(\U2/COUNT1_17_N_278_12 ), .DI0(\U2/COUNT1_17_N_278_11 ), .LSR(Mod1_c), 
    .CLK(Clock_top_c), .FCI(\U2/n5726 ), .F0(\U2/COUNT1_17_N_278_11 ), 
    .Q0(\U2/COUNT1_11 ), .F1(\U2/COUNT1_17_N_278_12 ), .Q1(\U2/COUNT1_12 ), 
    .FCO(\U2/n5727 ));
  U2_SLICE_54 \U2/SLICE_54 ( .A1(\U2/one_sec_cnt_16 ), 
    .A0(\U2/one_sec_cnt_15 ), .DI1(\U2/n109 ), .DI0(\U2/n110 ), 
    .LSR(\U2/one_sec_cnt_23__N_407 ), .CLK(Clock_top_c), .FCI(\U2/n5777 ), 
    .F0(\U2/n110 ), .Q0(\U2/one_sec_cnt_15 ), .F1(\U2/n109 ), 
    .Q1(\U2/one_sec_cnt_16 ), .FCO(\U2/n5778 ));
  U2_SLICE_55 \U2/SLICE_55 ( .A1(\U2/mode_18 ), .A0(\U2/mode_17 ), 
    .DI1(\U2/n147 ), .DI0(\U2/n148 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5738 ), .F0(\U2/n148 ), .Q0(\U2/mode_17 ), 
    .F1(\U2/n147 ), .Q1(\U2/mode_18 ), .FCO(\U2/n5739 ));
  U2_SLICE_56 \U2/SLICE_56 ( .A1(\U2/mode_16 ), .A0(\U2/mode_15 ), 
    .DI1(\U2/n149 ), .DI0(\U2/n150 ), .CE(\U2/clr ), .LSR(\U2/n2537 ), 
    .CLK(Clock_top_c), .FCI(\U2/n5737 ), .F0(\U2/n150 ), .Q0(\U2/mode_15 ), 
    .F1(\U2/n149 ), .Q1(\U2/mode_16 ), .FCO(\U2/n5738 ));
  U5_SLICE_57 \U5/SLICE_57 ( .A0(\U5/cnt_200_13 ), .DI0(\U5/n62 ), .LSR(n2519), 
    .CLK(Clock_top_c), .FCI(\U5/n5769 ), .F0(\U5/n62 ), .Q0(\U5/cnt_200_13 ));
  U5_SLICE_58 \U5/SLICE_58 ( .A1(\U5/cnt_200_12 ), .A0(\U5/cnt_200_11 ), 
    .DI1(\U5/n63 ), .DI0(\U5/n64 ), .LSR(n2519), .CLK(Clock_top_c), 
    .FCI(\U5/n5768 ), .F0(\U5/n64 ), .Q0(\U5/cnt_200_11 ), .F1(\U5/n63 ), 
    .Q1(\U5/cnt_200_12 ), .FCO(\U5/n5769 ));
  U5_SLICE_59 \U5/SLICE_59 ( .A1(\U5/cnt_200_10 ), .A0(\U5/cnt_200_9 ), 
    .DI1(\U5/n65 ), .DI0(\U5/n66 ), .LSR(n2519), .CLK(Clock_top_c), 
    .FCI(\U5/n5767 ), .F0(\U5/n66 ), .Q0(\U5/cnt_200_9 ), .F1(\U5/n65 ), 
    .Q1(\U5/cnt_200_10 ), .FCO(\U5/n5768 ));
  U5_SLICE_60 \U5/SLICE_60 ( .A1(\U5/cnt_200_8 ), .A0(\U5/cnt_200_7 ), 
    .DI1(\U5/n67 ), .DI0(\U5/n68 ), .LSR(n2519), .CLK(Clock_top_c), 
    .FCI(\U5/n5766 ), .F0(\U5/n68 ), .Q0(\U5/cnt_200_7 ), .F1(\U5/n67 ), 
    .Q1(\U5/cnt_200_8 ), .FCO(\U5/n5767 ));
  U5_SLICE_61 \U5/SLICE_61 ( .A1(\U5/cnt_200_6 ), .A0(\U5/cnt_200_5 ), 
    .DI1(\U5/n69 ), .DI0(\U5/n70 ), .LSR(n2519), .CLK(Clock_top_c), 
    .FCI(\U5/n5765 ), .F0(\U5/n70 ), .Q0(\U5/cnt_200_5 ), .F1(\U5/n69 ), 
    .Q1(\U5/cnt_200_6 ), .FCO(\U5/n5766 ));
  U5_SLICE_62 \U5/SLICE_62 ( .A1(\U5/cnt_200_4 ), .A0(\U5/cnt_200_3 ), 
    .DI1(\U5/n71 ), .DI0(\U5/n72 ), .LSR(n2519), .CLK(Clock_top_c), 
    .FCI(\U5/n5764 ), .F0(\U5/n72 ), .Q0(\U5/cnt_200_3 ), .F1(\U5/n71 ), 
    .Q1(\U5/cnt_200_4 ), .FCO(\U5/n5765 ));
  U5_SLICE_63 \U5/SLICE_63 ( .A1(\U5/cnt_200_2 ), .A0(\U5/cnt_200_1 ), 
    .DI1(\U5/n73 ), .DI0(\U5/n74 ), .LSR(n2519), .CLK(Clock_top_c), 
    .FCI(\U5/n5763 ), .F0(\U5/n74 ), .Q0(\U5/cnt_200_1 ), .F1(\U5/n73 ), 
    .Q1(\U5/cnt_200_2 ), .FCO(\U5/n5764 ));
  U5_SLICE_64 \U5/SLICE_64 ( .A1(\U5/cnt_200_0 ), .DI1(\U5/n75 ), .LSR(n2519), 
    .CLK(Clock_top_c), .F1(\U5/n75 ), .Q1(\U5/cnt_200_0 ), .FCO(\U5/n5763 ));
  U1_SLICE_65 \U1/SLICE_65 ( .A0(\U1/Delay_cnt_19 ), .DI0(\U1/n86 ), 
    .CE(Rst1_c), .LSR(\U1/n2527 ), .CLK(Clock_top_c), .FCI(\U1/n5762 ), 
    .F0(\U1/n86 ), .Q0(\U1/Delay_cnt_19 ));
  U1_SLICE_66 \U1/SLICE_66 ( .A1(\U1/Delay_cnt_18 ), .A0(\U1/Delay_cnt_17 ), 
    .DI1(\U1/n87 ), .DI0(\U1/n88 ), .CE(Rst1_c), .LSR(\U1/n2527 ), 
    .CLK(Clock_top_c), .FCI(\U1/n5761 ), .F0(\U1/n88 ), .Q0(\U1/Delay_cnt_17 ), 
    .F1(\U1/n87 ), .Q1(\U1/Delay_cnt_18 ), .FCO(\U1/n5762 ));
  U1_SLICE_67 \U1/SLICE_67 ( .A1(\U1/Delay_cnt_16 ), .A0(\U1/Delay_cnt_15 ), 
    .DI1(\U1/n89 ), .DI0(\U1/n90 ), .CE(Rst1_c), .LSR(\U1/n2527 ), 
    .CLK(Clock_top_c), .FCI(\U1/n5760 ), .F0(\U1/n90 ), .Q0(\U1/Delay_cnt_15 ), 
    .F1(\U1/n89 ), .Q1(\U1/Delay_cnt_16 ), .FCO(\U1/n5761 ));
  U1_SLICE_68 \U1/SLICE_68 ( .A1(\U1/Delay_cnt_14 ), .A0(\U1/Delay_cnt_13 ), 
    .DI1(\U1/n91 ), .DI0(\U1/n92 ), .CE(Rst1_c), .LSR(\U1/n2527 ), 
    .CLK(Clock_top_c), .FCI(\U1/n5759 ), .F0(\U1/n92 ), .Q0(\U1/Delay_cnt_13 ), 
    .F1(\U1/n91 ), .Q1(\U1/Delay_cnt_14 ), .FCO(\U1/n5760 ));
  U1_SLICE_69 \U1/SLICE_69 ( .A1(\U1/Delay_cnt_12 ), .A0(\U1/Delay_cnt_11 ), 
    .DI1(\U1/n93 ), .DI0(\U1/n94 ), .CE(Rst1_c), .LSR(\U1/n2527 ), 
    .CLK(Clock_top_c), .FCI(\U1/n5758 ), .F0(\U1/n94 ), .Q0(\U1/Delay_cnt_11 ), 
    .F1(\U1/n93 ), .Q1(\U1/Delay_cnt_12 ), .FCO(\U1/n5759 ));
  U1_SLICE_70 \U1/SLICE_70 ( .A1(\U1/Delay_cnt_10 ), .A0(\U1/Delay_cnt_9 ), 
    .DI1(\U1/n95 ), .DI0(\U1/n96 ), .CE(Rst1_c), .LSR(\U1/n2527 ), 
    .CLK(Clock_top_c), .FCI(\U1/n5757 ), .F0(\U1/n96 ), .Q0(\U1/Delay_cnt_9 ), 
    .F1(\U1/n95 ), .Q1(\U1/Delay_cnt_10 ), .FCO(\U1/n5758 ));
  U1_SLICE_71 \U1/SLICE_71 ( .A1(\U1/Delay_cnt_8 ), .A0(\U1/Delay_cnt_7 ), 
    .DI1(\U1/n97 ), .DI0(\U1/n98 ), .CE(Rst1_c), .LSR(\U1/n2527 ), 
    .CLK(Clock_top_c), .FCI(\U1/n5756 ), .F0(\U1/n98 ), .Q0(\U1/Delay_cnt_7 ), 
    .F1(\U1/n97 ), .Q1(\U1/Delay_cnt_8 ), .FCO(\U1/n5757 ));
  U1_SLICE_72 \U1/SLICE_72 ( .A1(\U1/Delay_cnt_6 ), .A0(\U1/Delay_cnt_5 ), 
    .DI1(\U1/n99 ), .DI0(\U1/n100 ), .CE(Rst1_c), .LSR(\U1/n2527 ), 
    .CLK(Clock_top_c), .FCI(\U1/n5755 ), .F0(\U1/n100 ), .Q0(\U1/Delay_cnt_5 ), 
    .F1(\U1/n99 ), .Q1(\U1/Delay_cnt_6 ), .FCO(\U1/n5756 ));
  U1_SLICE_73 \U1/SLICE_73 ( .A1(\U1/Delay_cnt_4 ), .A0(\U1/Delay_cnt_3 ), 
    .DI1(\U1/n101 ), .DI0(\U1/n102 ), .CE(Rst1_c), .LSR(\U1/n2527 ), 
    .CLK(Clock_top_c), .FCI(\U1/n5754 ), .F0(\U1/n102 ), .Q0(\U1/Delay_cnt_3 ), 
    .F1(\U1/n101 ), .Q1(\U1/Delay_cnt_4 ), .FCO(\U1/n5755 ));
  U1_SLICE_74 \U1/SLICE_74 ( .A1(\U1/Delay_cnt_2 ), .A0(\U1/Delay_cnt_1 ), 
    .DI1(\U1/n103 ), .DI0(\U1/n104 ), .CE(Rst1_c), .LSR(\U1/n2527 ), 
    .CLK(Clock_top_c), .FCI(\U1/n5753 ), .F0(\U1/n104 ), .Q0(\U1/Delay_cnt_1 ), 
    .F1(\U1/n103 ), .Q1(\U1/Delay_cnt_2 ), .FCO(\U1/n5754 ));
  U1_SLICE_75 \U1/SLICE_75 ( .A1(\U1/Delay_cnt_0 ), .DI1(\U1/n105 ), 
    .CE(Rst1_c), .LSR(\U1/n2527 ), .CLK(Clock_top_c), .F1(\U1/n105 ), 
    .Q1(\U1/Delay_cnt_0 ), .FCO(\U1/n5753 ));
  U1_SLICE_76 \U1/SLICE_76 ( .A0(\U1/Clk_cnt_13 ), .DI0(\U1/n62 ), 
    .CLK(Clock_top_c), .FCI(\U1/n5752 ), .F0(\U1/n62 ), .Q0(\U1/Clk_cnt_13 ));
  U1_SLICE_77 \U1/SLICE_77 ( .A1(\U1/Clk_cnt_12 ), .A0(\U1/Clk_cnt_11 ), 
    .DI1(\U1/n63 ), .DI0(\U1/n64 ), .CLK(Clock_top_c), .FCI(\U1/n5751 ), 
    .F0(\U1/n64 ), .Q0(\U1/Clk_cnt_11 ), .F1(\U1/n63 ), .Q1(\U1/Clk_cnt_12 ), 
    .FCO(\U1/n5752 ));
  U1_SLICE_78 \U1/SLICE_78 ( .A1(\U1/Clk_cnt_10 ), .A0(\U1/Clk_cnt_9 ), 
    .DI1(\U1/n65 ), .DI0(\U1/n66 ), .CLK(Clock_top_c), .FCI(\U1/n5750 ), 
    .F0(\U1/n66 ), .Q0(\U1/Clk_cnt_9 ), .F1(\U1/n65 ), .Q1(\U1/Clk_cnt_10 ), 
    .FCO(\U1/n5751 ));
  U1_SLICE_79 \U1/SLICE_79 ( .A1(\U1/Clk_cnt_8 ), .A0(\U1/Clk_cnt_7 ), 
    .DI1(\U1/n67 ), .DI0(\U1/n68 ), .CLK(Clock_top_c), .FCI(\U1/n5749 ), 
    .F0(\U1/n68 ), .Q0(\U1/Clk_cnt_7 ), .F1(\U1/n67 ), .Q1(\U1/Clk_cnt_8 ), 
    .FCO(\U1/n5750 ));
  U1_SLICE_80 \U1/SLICE_80 ( .A1(\U1/Clk_cnt_6 ), .A0(\U1/Clk_cnt_5 ), 
    .DI1(\U1/n69 ), .DI0(\U1/n70 ), .CLK(Clock_top_c), .FCI(\U1/n5748 ), 
    .F0(\U1/n70 ), .Q0(\U1/Clk_cnt_5 ), .F1(\U1/n69 ), .Q1(\U1/Clk_cnt_6 ), 
    .FCO(\U1/n5749 ));
  U1_SLICE_81 \U1/SLICE_81 ( .A1(\U1/Clk_cnt_4 ), .A0(\U1/Clk_cnt_3 ), 
    .DI1(\U1/n71 ), .DI0(\U1/n72 ), .CLK(Clock_top_c), .FCI(\U1/n5747 ), 
    .F0(\U1/n72 ), .Q0(\U1/Clk_cnt_3 ), .F1(\U1/n71 ), .Q1(\U1/Clk_cnt_4 ), 
    .FCO(\U1/n5748 ));
  U1_SLICE_82 \U1/SLICE_82 ( .A1(\U1/Clk_cnt_2 ), .A0(\U1/Clk_cnt_1 ), 
    .DI1(\U1/n73 ), .DI0(\U1/n74 ), .CLK(Clock_top_c), .FCI(\U1/n5746 ), 
    .F0(\U1/n74 ), .Q0(\U1/Clk_cnt_1 ), .F1(\U1/n73 ), .Q1(\U1/Clk_cnt_2 ), 
    .FCO(\U1/n5747 ));
  U1_SLICE_83 \U1/SLICE_83 ( .A1(\U1/Clk_cnt_0 ), .DI1(\U1/n75 ), 
    .CLK(Clock_top_c), .F1(\U1/n75 ), .Q1(\U1/Clk_cnt_0 ), .FCO(\U1/n5746 ));
  U5_SLICE_84 \U5/SLICE_84 ( .D1(\U5/cnt_200_6 ), .C1(\U5/cnt_200_12 ), 
    .B1(\U5/cnt_200_5 ), .A1(\U5/cnt_200_11 ), .B0(n2519), .A0(Clkout200), 
    .DI0(\U5/Clk2_N_558 ), .CLK(Clock_top_c), .F0(\U5/Clk2_N_558 ), 
    .Q0(Clkout200), .F1(\U5/n12 ));
  SLICE_85 SLICE_85( .D1(Rst1_c), .C1(n288), .B1(n7), .A1(Clkout1M), .B0(n7), 
    .A0(Clkout1M), .DI0(\U5/Clk1_N_557 ), .CLK(Clock_top_c), 
    .F0(\U5/Clk1_N_557 ), .Q0(Clkout1M), .F1(Clock_top_c_enable_83));
  U1_SLICE_98 \U1/SLICE_98 ( .D1(\U1/n6632 ), .C1(\U1/R_cache_2 ), 
    .B1(\U1/n52 ), .A1(\U1/R_cache_0 ), .D0(\U1/n6654 ), .C0(\U1/R_cache_3 ), 
    .B0(\U1/n24 ), .A0(\U1/R_cache_6 ), .DI1(\U1/key_get_4_N_116_1 ), 
    .DI0(\U1/key_get_4_N_116_0 ), .CE(\U1/key_get_4__N_121 ), 
    .CLK(Clock_top_c), .F0(\U1/key_get_4_N_116_0 ), .Q0(\U1/key_get_0 ), 
    .F1(\U1/key_get_4_N_116_1 ), .Q1(\U1/key_get_1 ));
  U1_SLICE_99 \U1/SLICE_99 ( .D1(\U1/n6634 ), .C1(\U1/n7373 ), .B1(\U1/n6557 ), 
    .A1(\U1/n6656 ), .D0(\U1/n4 ), .C0(\U1/n33 ), .B0(\U1/n6550 ), 
    .A0(\U1/R_cache_8 ), .DI1(\U1/key_get_4_N_116_3 ), 
    .DI0(\U1/key_get_4_N_116_2 ), .CE(\U1/key_get_4__N_121 ), 
    .CLK(Clock_top_c), .F0(\U1/key_get_4_N_116_2 ), .Q0(\U1/key_get_2 ), 
    .F1(\U1/key_get_4_N_116_3 ), .Q1(\U1/key_get_3 ));
  U1_SLICE_100 \U1/SLICE_100 ( .C1(\U1/R_cache_8 ), .B1(\U1/R_cache_0 ), 
    .A1(\U1/R_cache_9 ), .C0(\U1/R_cache_0 ), .B0(\U1/n6632 ), 
    .A0(\U1/R_cache_2 ), .DI0(\U1/key_get_4_N_116_4 ), 
    .CE(\U1/key_get_4__N_121 ), .CLK(Clock_top_c), .F0(\U1/key_get_4_N_116_4 ), 
    .Q0(\U1/key_get_4 ), .F1(\U1/n7336 ));
  U1_SLICE_104 \U1/SLICE_104 ( .D1(\U1/n6815 ), .C1(\U1/Clk_cnt_1 ), 
    .B1(\U1/n11 ), .A1(\U1/n13 ), .B0(\U1/num_cnt_2__N_115 ), 
    .A0(\U1/num_cnt_0 ), .DI0(\U1/n6838 ), .LSR(\U1/n1483 ), .CLK(Clock_top_c), 
    .F0(\U1/n6838 ), .Q0(\U1/num_cnt_0 ), .F1(\U1/num_cnt_2__N_115 ));
  U1_SLICE_105 \U1/SLICE_105 ( .C1(\U1/num_cnt_2 ), .B1(\U1/num_cnt_1 ), 
    .A1(\U1/num_cnt_0 ), .B0(\U1/num_cnt_1 ), .A0(\U1/num_cnt_0 ), 
    .DI1(\U1/n6453 ), .DI0(\U1/n6487 ), .CE(\U1/num_cnt_2__N_115 ), 
    .LSR(\U1/n1483 ), .CLK(Clock_top_c), .F0(\U1/n6487 ), .Q0(\U1/num_cnt_1 ), 
    .F1(\U1/n6453 ), .Q1(\U1/num_cnt_2 ));
  U1_SLICE_106 \U1/SLICE_106 ( .D1(\U1/key_get_temp_2 ), .C1(\U1/n6_adj_571 ), 
    .B1(\U1/key_get_2 ), .A1(\U1/n7_adj_570 ), .B0(\U1/n9 ), .A0(\U1/n7318 ), 
    .DI0(\U1/refresh_flag_N_170 ), .CE(\U1/Clock_top_c_enable_56 ), 
    .CLK(Clock_top_c), .F0(\U1/refresh_flag_N_170 ), .Q0(\U1/refresh_flag ), 
    .F1(\U1/n9 ));
  U2_SLICE_108 \U2/SLICE_108 ( .D1(\U2/COUNT1_17_N_278_10 ), 
    .C1(\U2/COUNT1_17_N_278_9 ), .B1(\U2/COUNT1_17_N_278_14 ), 
    .A1(\U2/COUNT1_17_N_278_7 ), .D0(\U2/n6807 ), .C0(\U2/n6809 ), 
    .B0(\U2/n6863 ), .A0(\U2/COUNT1_17_N_278_12 ), .DI0(\U2/clr_N_409 ), 
    .CE(Mod1_c), .CLK(Clock_top_c), .F0(\U2/clr_N_409 ), .Q0(\U2/clr ), 
    .F1(\U2/n6863 ));
  U2_SLICE_109 \U2/SLICE_109 ( .D1(\U2/one_sec_cnt_13 ), .C1(\U2/n12_adj_598 ), 
    .B1(\U2/one_sec_cnt_19 ), .A1(\U2/n13 ), .D0(\U2/n5896 ), .C0(\U2/n6685 ), 
    .B0(\U2/n5846 ), .A0(\U2/n6870 ), .DI0(\U2/one_sec_cnt_23__N_407 ), 
    .CLK(Clock_top_c), .F0(\U2/one_sec_cnt_23__N_407 ), .Q0(\U2/one_sec_flag ), 
    .F1(\U2/n6870 ));
  U4_SLICE_112 \U4/SLICE_112 ( .C0(n288), .B0(n9), .A0(sclk_out_N_515), 
    .DI0(\U4/n298 ), .M1(\U4/n285 ), .CE(Clock_top_c_enable_73), 
    .CLK(Clock_top_c), .F0(\U4/n298 ), .Q0(\U4/Clkout1M_enable_1 ), .Q1(n288));
  U4_SLICE_113 \U4/SLICE_113 ( .D1(\U4/number_reg_1 ), .C1(\U4/data_reg_2 ), 
    .B1(n9), .A1(sclk_out_N_515), .D0(\U4/number_reg_0 ), .C0(\U4/data_reg_1 ), 
    .B0(n9), .A0(sclk_out_N_515), .DI1(\U4/n619 ), .DI0(\U4/n618 ), 
    .CE(Clock_top_c_enable_57), .CLK(Clock_top_c), .F0(\U4/n618 ), 
    .Q0(\U4/data_reg_0 ), .F1(\U4/n619 ), .Q1(\U4/data_reg_1 ));
  U4_SLICE_114 \U4/SLICE_114 ( .D1(\U4/number_reg_3 ), .C1(\U4/data_reg_4 ), 
    .B1(n9), .A1(sclk_out_N_515), .D0(\U4/number_reg_2 ), .C0(\U4/data_reg_3 ), 
    .B0(n9), .A0(sclk_out_N_515), .DI1(\U4/n621 ), .DI0(\U4/n620 ), 
    .CE(Clock_top_c_enable_57), .CLK(Clock_top_c), .F0(\U4/n620 ), 
    .Q0(\U4/data_reg_2 ), .F1(\U4/n621 ), .Q1(\U4/data_reg_3 ));
  U4_SLICE_115 \U4/SLICE_115 ( .D1(\U4/number_reg_5 ), .C1(\U4/data_reg_6 ), 
    .B1(n9), .A1(sclk_out_N_515), .D0(\U4/number_reg_4 ), .C0(\U4/data_reg_5 ), 
    .B0(n9), .A0(sclk_out_N_515), .DI1(\U4/n623 ), .DI0(\U4/n622 ), 
    .CE(Clock_top_c_enable_57), .CLK(Clock_top_c), .F0(\U4/n622 ), 
    .Q0(\U4/data_reg_4 ), .F1(\U4/n623 ), .Q1(\U4/data_reg_5 ));
  U4_SLICE_116 \U4/SLICE_116 ( .D1(\U4/number_reg_7 ), .C1(\U4/data_reg_8 ), 
    .B1(n9), .A1(sclk_out_N_515), .D0(\U4/number_reg_6 ), .C0(\U4/data_reg_7 ), 
    .B0(n9), .A0(sclk_out_N_515), .DI1(\U4/n625 ), .DI0(\U4/n624 ), 
    .CE(Clock_top_c_enable_57), .CLK(Clock_top_c), .F0(\U4/n624 ), 
    .Q0(\U4/data_reg_6 ), .F1(\U4/n625 ), .Q1(\U4/data_reg_7 ));
  U4_SLICE_118 \U4/SLICE_118 ( .D1(\U4/digit_reg_3 ), .C1(\U4/data_reg_12 ), 
    .B1(n9), .A1(sclk_out_N_515), .D0(\U4/digit_reg_2 ), .C0(\U4/data_reg_11 ), 
    .B0(n9), .A0(sclk_out_N_515), .DI1(\U4/n629 ), .DI0(\U4/n628 ), 
    .CE(Clock_top_c_enable_57), .CLK(Clock_top_c), .F0(\U4/n628 ), 
    .Q0(\U4/data_reg_10 ), .F1(\U4/n629 ), .Q1(\U4/data_reg_11 ));
  U4_SLICE_119 \U4/SLICE_119 ( .D1(\U4/digit_reg_5 ), .C1(\U4/data_reg_14 ), 
    .B1(n9), .A1(sclk_out_N_515), .D0(\U4/digit_reg_4 ), .C0(\U4/data_reg_13 ), 
    .B0(n9), .A0(sclk_out_N_515), .DI1(\U4/n631 ), .DI0(\U4/n630 ), 
    .CE(Clock_top_c_enable_57), .CLK(Clock_top_c), .F0(\U4/n630 ), 
    .Q0(\U4/data_reg_12 ), .F1(\U4/n631 ), .Q1(\U4/data_reg_13 ));
  U4_SLICE_120 \U4/SLICE_120 ( .D1(\U4/digit_reg_7 ), .C1(\U4/data_reg_0 ), 
    .B1(n9), .A1(sclk_out_N_515), .D0(\U4/digit_reg_6 ), .C0(\U4/data_reg_15 ), 
    .B0(n9), .A0(sclk_out_N_515), .DI1(\U4/n633 ), .DI0(\U4/n632 ), 
    .CE(Clock_top_c_enable_57), .CLK(Clock_top_c), .F0(\U4/n632 ), 
    .Q0(\U4/data_reg_14 ), .F1(\U4/n633 ), .Q1(\U4/data_reg_15 ));
  U4_SLICE_124 \U4/SLICE_124 ( .B0(sclk_out_N_515), .A0(n9), .DI0(\U4/n7313 ), 
    .CE(Clock_top_c_enable_73), .CLK(Clock_top_c), .F0(\U4/n7313 ), 
    .Q0(\U4/n285 ));
  U4_SLICE_129 \U4/SLICE_129 ( .C1(\U4/write_times_counter_1 ), 
    .B1(\U4/write_times_counter_0 ), .A1(\U4/Clkout1M_enable_1 ), 
    .B0(\U4/write_times_counter_0 ), .A0(\U4/Clkout1M_enable_1 ), 
    .DI1(\U4/n29 ), .DI0(\U4/n30 ), .CE(\U4/Clock_top_c_enable_52 ), 
    .LSR(\U4/n2551 ), .CLK(Clock_top_c), .F0(\U4/n30 ), 
    .Q0(\U4/write_times_counter_0 ), .F1(\U4/n29 ), 
    .Q1(\U4/write_times_counter_1 ));
  U4_SLICE_130 \U4/SLICE_130 ( .D1(\U4/write_times_counter_2 ), 
    .C1(\U4/write_times_counter_3 ), .B1(\U4/n7364 ), 
    .A1(\U4/write_times_counter_1 ), .D0(\U4/write_times_counter_1 ), 
    .C0(\U4/write_times_counter_2 ), .B0(\U4/write_times_counter_0 ), 
    .A0(\U4/Clkout1M_enable_1 ), .DI1(\U4/n27 ), .DI0(\U4/n28 ), 
    .CE(\U4/Clock_top_c_enable_52 ), .LSR(\U4/n2551 ), .CLK(Clock_top_c), 
    .F0(\U4/n28 ), .Q0(\U4/write_times_counter_2 ), .F1(\U4/n27 ), 
    .Q1(\U4/write_times_counter_3 ));
  U4_SLICE_131 \U4/SLICE_131 ( .C1(\U4/write_times_counter_1 ), 
    .B1(\U4/write_times_counter_0 ), .A1(\U4/Clkout1M_enable_1 ), 
    .D0(\U4/write_times_counter_4 ), .C0(\U4/write_times_counter_3 ), 
    .B0(\U4/n7334 ), .A0(\U4/write_times_counter_2 ), .DI0(\U4/n26 ), 
    .CE(\U4/Clock_top_c_enable_52 ), .LSR(\U4/n2551 ), .CLK(Clock_top_c), 
    .F0(\U4/n26 ), .Q0(\U4/write_times_counter_4 ), .F1(\U4/n7334 ));
  U5_SLICE_132 \U5/SLICE_132 ( .B1(\U5/cnt_1M_0 ), .A1(\U5/cnt_1M_1 ), 
    .A0(\U5/cnt_1M_0 ), .DI1(\U5/n24 ), .DI0(\U5/n25 ), .LSR(n7), 
    .CLK(Clock_top_c), .F0(\U5/n25 ), .Q0(\U5/cnt_1M_0 ), .F1(\U5/n24 ), 
    .Q1(\U5/cnt_1M_1 ));
  U5_SLICE_133 \U5/SLICE_133 ( .D1(\U5/cnt_1M_3 ), .C1(\U5/cnt_1M_2 ), 
    .B1(\U5/cnt_1M_0 ), .A1(\U5/cnt_1M_1 ), .C0(\U5/cnt_1M_2 ), 
    .B0(\U5/cnt_1M_0 ), .A0(\U5/cnt_1M_1 ), .DI1(\U5/n22 ), .DI0(\U5/n23 ), 
    .LSR(n7), .CLK(Clock_top_c), .F0(\U5/n23 ), .Q0(\U5/cnt_1M_2 ), 
    .F1(\U5/n22 ), .Q1(\U5/cnt_1M_3 ));
  SLICE_134 SLICE_134( .D1(segstate_2), .C1(Rst1_c), .B1(segstate_1), 
    .A1(segstate_0), .D0(segstate_0), .C0(segstate_1), .B0(Rst1_c), 
    .A0(segstate_2), .DI1(digit1_7_N_6_3), .DI0(digit1_7_N_6_2), 
    .CE(Clock_top_c_enable_92), .CLK(Clock_top_c), .F0(digit1_7_N_6_2), 
    .Q0(digit1_2), .F1(digit1_7_N_6_3), .Q1(digit1_3));
  SLICE_135 SLICE_135( .D0(segstate_1), .C0(segstate_0), .B0(Rst1_c), 
    .A0(segstate_2), .DI0(digit1_7_N_6_4), .CE(Clock_top_c_enable_92), 
    .CLK(Clock_top_c), .F0(digit1_7_N_6_4), .Q0(digit1_4));
  SLICE_136 SLICE_136( .B1(\U1/n520 ), .A1(Rst1_c), .D0(segstate_2), 
    .C0(segstate_0), .B0(Rst1_c), .A0(segstate_1), .DI0(digit1_7_N_6_5), 
    .CE(Clock_top_c_enable_49), .CLK(Clock_top_c), .F0(digit1_7_N_6_5), 
    .Q0(digit1_5), .F1(\U1/n1481 ));
  SLICE_137 SLICE_137( .D1(segstate_2), .C1(segstate_0), .B1(Rst1_c), 
    .A1(segstate_1), .D0(segstate_1), .C0(Rst1_c), .B0(segstate_2), 
    .A0(segstate_0), .DI1(digit1_7_N_6_7), .DI0(digit1_7_N_6_6), 
    .CE(Clock_top_c_enable_89), .CLK(Clock_top_c), .F0(digit1_7_N_6_6), 
    .Q0(digit1_6), .F1(digit1_7_N_6_7), .Q1(digit1_7));
  U2_SLICE_138 \U2/SLICE_138 ( .B1(h11_0), .A1(h11_1), .A0(h11_0), 
    .DI0(\U2/n6_adj_574 ), .CE(\U2/Clock_top_c_enable_103 ), .LSR(\U2/n2955 ), 
    .CLK(Clock_top_c), .F0(\U2/n6_adj_574 ), .Q0(h11_0), .F1(\U2/n7 ));
  U2_SLICE_139 \U2/SLICE_139 ( .D1(\U2/n7 ), .C1(\U2/n4_adj_576 ), .B1(h21_2), 
    .A1(\U2/n7323 ), .D0(\U2/n40 ), .C0(\U2/n5969 ), .B0(n38), .A0(\U2/n1441 ), 
    .DI0(\U2/n2009 ), .CE(\U2/Clock_top_c_enable_103 ), .CLK(Clock_top_c), 
    .F0(\U2/n2009 ), .Q0(h11_1), .F1(\U2/n40 ));
  U2_SLICE_140 \U2/SLICE_140 ( .D1(\U2/n7365 ), .C1(h11_2), .B1(\U2/n1066 ), 
    .A1(h11_3), .D0(h11_2), .C0(\U2/n1066 ), .B0(h11_0), .A0(h11_1), 
    .DI1(\U2/n7157 ), .DI0(\U2/n5968 ), .CE(\U2/Clock_top_c_enable_103 ), 
    .LSR(\U2/n2955 ), .CLK(Clock_top_c), .F0(\U2/n5968 ), .Q0(h11_2), 
    .F1(\U2/n7157 ), .Q1(h11_3));
  U2_SLICE_141 \U2/SLICE_141 ( .D1(\U2/n4_adj_596 ), .C1(\U2/n898 ), 
    .B1(\U2/n991 ), .A1(h21_1), .C0(\U2/n898 ), .B0(\U2/n7300 ), .A0(h21_0), 
    .DI1(\U2/n30 ), .DI0(\U2/n31 ), .CE(\U2/Clock_top_c_enable_85 ), 
    .CLK(Clock_top_c), .F0(\U2/n31 ), .Q0(h21_0), .F1(\U2/n30 ), .Q1(h21_1));
  U2_SLICE_142 \U2/SLICE_142 ( .C1(h21_3), .B1(h21_0), .A1(h21_1), .D0(n7299), 
    .C0(\U2/n4 ), .B0(\U2/n7323 ), .A0(h21_2), .DI0(\U2/n5954 ), 
    .CE(\U2/Clock_top_c_enable_85 ), .LSR(\U2/n2590 ), .CLK(Clock_top_c), 
    .F0(\U2/n5954 ), .Q0(h21_2), .F1(\U2/n7323 ));
  U2_SLICE_143 \U2/SLICE_143 ( .C1(\U2/n7321 ), .B1(\U2/n7300 ), .A1(h11_1), 
    .D0(h21_2), .C0(h21_3), .B0(\U2/n4 ), .A0(\U2/n7297 ), .DI0(\U2/n7091 ), 
    .M0(\U2/n898 ), .CE(\U2/Clock_top_c_enable_85 ), .CLK(Clock_top_c), 
    .OFX0(\U2/n7091 ), .Q0(h21_3));
  U2_SLICE_144 \U2/SLICE_144 ( .B1(\U2/mode_1 ), .A1(\U2/mode_0 ), 
    .A0(\U2/mode_0 ), .DI1(\U2/n1511 ), .DI0(\U2/n1136 ), 
    .CE(\U2/Clock_top_c_enable_95 ), .CLK(Clock_top_c), .F0(\U2/n1136 ), 
    .Q0(ledstate_0), .F1(\U2/n1511 ), .Q1(ledstate_1));
  U2_SLICE_145 \U2/SLICE_145 ( .B0(\U2/mode_1 ), .A0(\U2/mode_0 ), 
    .DI0(\U2/n1510 ), .CE(\U2/Clock_top_c_enable_95 ), .CLK(Clock_top_c), 
    .F0(\U2/n1510 ), .Q0(ledstate_2));
  U2_SLICE_146 \U2/SLICE_146 ( .B1(\U2/Clock_status_0 ), .A1(Clock_status_1), 
    .D0(\U2/n7356 ), .C0(\U2/n7354 ), .B0(m11_3), .A0(m11_0), .DI0(\U2/n2 ), 
    .CE(\U2/Clock_top_c_enable_87 ), .CLK(Clock_top_c), .F0(\U2/n2 ), 
    .Q0(m11_0), .F1(\U2/n7354 ));
  U2_SLICE_147 \U2/SLICE_147 ( .D1(\U2/n7356 ), .C1(\U2/n10_adj_575 ), 
    .B1(m11_3), .A1(m11_0), .C0(m11_0), .B0(\U2/n5953 ), .A0(m11_1), 
    .DI0(\U2/n5978 ), .CE(\U2/Clock_top_c_enable_87 ), .LSR(\U2/n2815 ), 
    .CLK(Clock_top_c), .F0(\U2/n5978 ), .Q0(m11_1), .F1(\U2/n5869 ));
  SLICE_148 SLICE_148( .C1(\U2/n5953 ), .B1(m11_0), .A1(m11_1), 
    .D0(n4_adj_599), .C0(n4), .B0(n4487), .A0(m11_2), .DI0(n2006), 
    .CE(\U2/Clock_top_c_enable_87 ), .CLK(Clock_top_c), .F0(n2006), .Q0(m11_2), 
    .F1(n4_adj_599));
  U2_SLICE_149 \U2/SLICE_149 ( .C1(\U2/n5953 ), .B1(m11_0), .A1(m11_1), 
    .D0(\U2/n7295 ), .C0(m11_2), .B0(\U2/n5953 ), .A0(m11_3), .DI0(\U2/n7088 ), 
    .CE(\U2/Clock_top_c_enable_87 ), .LSR(\U2/n2815 ), .CLK(Clock_top_c), 
    .F0(\U2/n7088 ), .Q0(m11_3), .F1(\U2/n7295 ));
  U2_SLICE_150 \U2/SLICE_150 ( .D1(\U2/n7354 ), .C1(m21_2), .B1(m21_1), 
    .A1(m21_3), .C0(m21_0), .B0(\U2/n1431 ), .A0(n6627), .DI0(\U2/n7380 ), 
    .CE(\U2/Clock_top_c_enable_86 ), .CLK(Clock_top_c), .F0(\U2/n7380 ), 
    .Q0(m21_0), .F1(n6627));
  U2_SLICE_151 \U2/SLICE_151 ( .D1(m21_2), .C1(\U2/n961 ), .B1(m21_0), 
    .A1(m21_1), .C0(m21_0), .B0(\U2/n961 ), .A0(m21_1), .DI1(\U2/n5967 ), 
    .DI0(\U2/n5970 ), .CE(\U2/Clock_top_c_enable_86 ), .LSR(\U2/n2591 ), 
    .CLK(Clock_top_c), .F0(\U2/n5970 ), .Q0(m21_1), .F1(\U2/n5967 ), 
    .Q1(m21_2));
  U2_SLICE_152 \U2/SLICE_152 ( .D1(m21_2), .C1(\U2/n961 ), .B1(m21_0), 
    .A1(m21_1), .D0(\U2/n4_adj_586 ), .C0(m21_3), .B0(\U2/n1431 ), .A0(n1), 
    .DI0(\U2/n2004 ), .CE(\U2/Clock_top_c_enable_86 ), .CLK(Clock_top_c), 
    .F0(\U2/n2004 ), .Q0(m21_3), .F1(\U2/n4_adj_586 ));
  SLICE_154 SLICE_154( .D1(n7235), .C1(n7386), .B1(Rst1_c), .A1(segstate_2), 
    .D0(n7247), .C0(n7383), .B0(Rst1_c), .A0(segstate_1), 
    .DI1(number_in1_3_N_14_1), .DI0(number_in1_3_N_14_0), 
    .CE(Clock_top_c_enable_89), .CLK(Clock_top_c), .F0(number_in1_3_N_14_0), 
    .Q0(number_in1_0), .F1(number_in1_3_N_14_1), .Q1(number_in1_1));
  SLICE_155 SLICE_155( .D1(n7229), .C1(n7389), .B1(Rst1_c), .A1(segstate_1), 
    .D0(n7253), .C0(n7379), .B0(Rst1_c), .A0(segstate_2), 
    .DI1(number_in1_3_N_14_3), .DI0(number_in1_3_N_14_2), 
    .CE(Clock_top_c_enable_89), .CLK(Clock_top_c), .F0(number_in1_3_N_14_2), 
    .Q0(number_in1_2), .F1(number_in1_3_N_14_3), .Q1(number_in1_3));
  SLICE_156 SLICE_156( .D1(\U1/key_get_temp_0 ), .C1(\U1/key_get_temp_3 ), 
    .B1(\U1/key_get_0 ), .A1(\U1/key_get_3 ), .D0(\U4/n285 ), .C0(rclk_out1_c), 
    .B0(sclk_out_N_515), .A0(n9), .DI0(\U4/n2513 ), .CLK(Clkout1M), 
    .F0(\U4/n2513 ), .Q0(rclk_out1_c), .F1(\U1/n7_adj_570 ));
  U1_SLICE_157 \U1/SLICE_157 ( .D1(\U1/num_cnt_2 ), .C1(\U1/num_cnt_2__N_115 ), 
    .B1(\U1/num_cnt_0 ), .A1(\U1/num_cnt_1 ), .B0(\U1/num_cnt_1 ), 
    .A0(\U1/num_cnt_0 ), .DI0(\U1/n7367 ), .LSR(\U1/num_cnt_2 ), 
    .CLK(Clock_top_c), .F0(\U1/n7367 ), .Q0(row1_c_0), .F1(\U1/n1483 ));
  U1_SLICE_158 \U1/SLICE_158 ( .C1(\U1/num_cnt_0 ), .B1(\U1/num_cnt_1 ), 
    .A1(\U1/num_cnt_2 ), .C0(\U1/num_cnt_0 ), .B0(\U1/num_cnt_1 ), 
    .A0(\U1/num_cnt_2 ), .DI1(\U1/ROW_3_N_36_2 ), .DI0(\U1/n7362 ), 
    .CLK(Clock_top_c), .F0(\U1/n7362 ), .Q0(row1_c_1), .F1(\U1/ROW_3_N_36_2 ), 
    .Q1(row1_c_2));
  U1_SLICE_159 \U1/SLICE_159 ( .C1(\U1/num_cnt_2 ), .B1(\U1/num_cnt_0 ), 
    .A1(\U1/num_cnt_1 ), .C0(\U1/num_cnt_0 ), .B0(\U1/num_cnt_1 ), 
    .A0(\U1/num_cnt_2 ), .DI0(\U1/n7322 ), .CLK(Clock_top_c), .F0(\U1/n7322 ), 
    .Q0(row1_c_3), .F1(\U1/key_get_4__N_121 ));
  U2_SLICE_160 \U2/SLICE_160 ( .D1(s11_3), .C1(s11_0), .B1(\U2/n7354 ), 
    .A1(s11_1), .C0(\U2/n6573 ), .B0(s11_0), .A0(s11_2), .DI0(\U2/n2_adj_573 ), 
    .CE(\U2/Clock_top_c_enable_76 ), .CLK(Clock_top_c), .F0(\U2/n2_adj_573 ), 
    .Q0(s11_0), .F1(\U2/n6573 ));
  U2_SLICE_161 \U2/SLICE_161 ( .D1(\U2/n6_adj_578 ), .C1(\U2/Clock_status_0 ), 
    .B1(s21_2), .A1(s21_1), .C0(s11_0), .B0(\U2/n5942 ), .A0(s11_1), 
    .DI0(\U2/n5974 ), .CE(\U2/Clock_top_c_enable_76 ), .LSR(\U2/n2553 ), 
    .CLK(Clock_top_c), .F0(\U2/n5974 ), .Q0(s11_1), .F1(\U2/n5942 ));
  U2_SLICE_162 \U2/SLICE_162 ( .C1(\U2/n6609 ), .B1(\U2/n6573 ), .A1(s11_2), 
    .D0(\U2/n4_adj_593 ), .C0(s11_2), .B0(\U2/n1403 ), .A0(\U2/n1_adj_592 ), 
    .DI0(\U2/n2002 ), .CE(\U2/Clock_top_c_enable_76 ), .CLK(Clock_top_c), 
    .F0(\U2/n2002 ), .Q0(s11_2), .F1(\U2/n1_adj_592 ));
  U2_SLICE_163 \U2/SLICE_163 ( .C1(\U2/n5942 ), .B1(s11_0), .A1(s11_1), 
    .D0(\U2/n7294 ), .C0(s11_2), .B0(\U2/n5942 ), .A0(s11_3), .DI0(\U2/n6996 ), 
    .CE(\U2/Clock_top_c_enable_76 ), .LSR(\U2/n2553 ), .CLK(Clock_top_c), 
    .F0(\U2/n6996 ), .Q0(s11_3), .F1(\U2/n7294 ));
  U2_SLICE_164 \U2/SLICE_164 ( .B1(s21_0), .A1(s21_3), .C0(s21_3), .B0(s21_0), 
    .A0(\U2/n6511 ), .DI0(\U2/n2_adj_577 ), .CE(\U2/Clock_top_c_enable_61 ), 
    .CLK(Clock_top_c), .F0(\U2/n2_adj_577 ), .Q0(s21_0), .F1(\U2/n3683 ));
  U2_SLICE_165 \U2/SLICE_165 ( .D1(s21_2), .C1(\U2/n1054 ), .B1(s21_0), 
    .A1(s21_1), .C0(s21_0), .B0(\U2/n1054 ), .A0(s21_1), .DI1(\U2/n5958 ), 
    .DI0(\U2/n5959 ), .CE(\U2/Clock_top_c_enable_61 ), .LSR(\U2/n2521 ), 
    .CLK(Clock_top_c), .F0(\U2/n5959 ), .Q0(s21_1), .F1(\U2/n5958 ), 
    .Q1(s21_2));
  U2_SLICE_166 \U2/SLICE_166 ( .D1(s21_0), .C1(n7310), .B1(s21_3), 
    .A1(\U2/n7324 ), .D0(\U2/n6_adj_591 ), .C0(\U2/n4_adj_579 ), 
    .B0(\U2/n955 ), .A0(s21_3), .DI0(\U2/n1898 ), 
    .CE(\U2/Clock_top_c_enable_61 ), .CLK(Clock_top_c), .F0(\U2/n1898 ), 
    .Q0(s21_3), .F1(\U2/n955 ));
  SLICE_167 SLICE_167( .B1(\U1/R_cache_13 ), .A1(\U1/R_cache_9 ), 
    .C0(sclk_out1_c), .B0(sclk_out_N_515), .A0(\U4/Clkout1M_enable_1 ), 
    .DI0(\U4/n2516 ), .CLK(Clkout1M), .F0(\U4/n2516 ), .Q0(sclk_out1_c), 
    .F1(\U1/n25 ));
  SLICE_168 SLICE_168( .D1(\U1/Delay_cnt_15 ), .C1(\U1/Delay_cnt_8 ), 
    .B1(\U1/Delay_cnt_17 ), .A1(\U1/Delay_cnt_4 ), .D0(\U1/Delay_cnt_11 ), 
    .C0(\U1/Delay_cnt_12 ), .B0(\U1/Delay_cnt_16 ), .A0(\U1/Delay_cnt_9 ), 
    .M0(\U4/Clkout1M_enable_1 ), .CE(Clock_top_c_enable_73), .CLK(Clock_top_c), 
    .F0(\U1/n10 ), .Q0(sclk_out_N_515), .F1(\U1/n6794 ));
  SLICE_169 SLICE_169( .D1(\U5/cnt_200_13 ), .C1(\U5/cnt_200_2 ), 
    .B1(\U5/cnt_200_10 ), .A1(\U5/cnt_200_9 ), .B0(\U2/n1247 ), .A0(\U2/clr ), 
    .M1(number_in1_0), .M0(seg_number_out_7_N_424_0), .CE(Rst1_c), 
    .CLK(Clock_top_c), .F0(\U2/n2537 ), .Q0(seg_number_out1_0), 
    .F1(\U5/n6784 ), .Q1(\U3/number_in_reg_0 ));
  SLICE_170 SLICE_170( .C1(\U2/COUNT1_15 ), .B1(\U2/COUNT1_16 ), 
    .A1(\U2/COUNT1_17 ), .D0(\U3/number_in_reg_2 ), .C0(\U3/number_in_reg_3 ), 
    .B0(\U3/number_in_reg_1 ), .A0(\U3/number_in_reg_0 ), 
    .DI0(\U3/seg_number_out_7_N_424_1 ), .M1(number_in1_1), .CE(Rst1_c), 
    .CLK(Clock_top_c), .F0(\U3/seg_number_out_7_N_424_1 ), 
    .Q0(seg_number_out1_1), .F1(\U2/n5857 ), .Q1(\U3/number_in_reg_1 ));
  SLICE_171 SLICE_171( .B1(\U2/COUNT1_8 ), .A1(\U2/COUNT1_7 ), 
    .C0(\U3/number_in_reg_2 ), .B0(\U3/number_in_reg_1 ), 
    .A0(\U3/number_in_reg_0 ), .DI0(\U3/n3894 ), .CE(Rst1_c), .LSR(\U3/n2588 ), 
    .CLK(Clock_top_c), .F0(\U3/n3894 ), .Q0(seg_number_out1_2), 
    .F1(\U2/n3844 ));
  SLICE_172 SLICE_172( .D1(\U2/mode_9 ), .C1(\U2/mode_24 ), .B1(\U2/mode_18 ), 
    .A1(\U2/mode_2 ), .D0(\U3/number_in_reg_2 ), .C0(\U3/number_in_reg_1 ), 
    .B0(\U3/number_in_reg_3 ), .A0(\U3/number_in_reg_0 ), 
    .DI0(\U3/seg_number_out_7_N_424_3 ), .M1(number_in1_2), .CE(Rst1_c), 
    .CLK(Clock_top_c), .F0(\U3/seg_number_out_7_N_424_3 ), 
    .Q0(seg_number_out1_3), .F1(\U2/n52 ), .Q1(\U3/number_in_reg_2 ));
  SLICE_173 SLICE_173( .D1(\U2/mode_30 ), .C1(\U2/mode_13 ), .B1(\U2/mode_7 ), 
    .A1(\U2/mode_25 ), .C0(\U3/number_in_reg_2 ), .B0(\U3/number_in_reg_1 ), 
    .A0(\U3/number_in_reg_0 ), .DI0(\U3/n7 ), .CE(Rst1_c), .LSR(\U3/n2588 ), 
    .CLK(Clock_top_c), .F0(\U3/n7 ), .Q0(seg_number_out1_4), .F1(\U2/n48 ));
  U3_SLICE_174 \U3/SLICE_174 ( .D1(\U3/number_in_reg_3 ), 
    .C1(\U3/number_in_reg_2 ), .B1(\U3/number_in_reg_1 ), 
    .A1(\U3/number_in_reg_0 ), .D0(\U3/number_in_reg_3 ), 
    .C0(\U3/number_in_reg_2 ), .B0(\U3/number_in_reg_1 ), 
    .A0(\U3/number_in_reg_0 ), .DI1(\U3/seg_number_out_7_N_424_6 ), 
    .DI0(\U3/seg_number_out_7_N_424_5 ), .CE(Rst1_c), .CLK(Clock_top_c), 
    .F0(\U3/seg_number_out_7_N_424_5 ), .Q0(seg_number_out1_5), 
    .F1(\U3/seg_number_out_7_N_424_6 ), .Q1(seg_number_out1_6));
  U3_SLICE_175 \U3/SLICE_175 ( .B1(\U3/number_in_reg_3 ), .A1(Rst1_c), 
    .D0(\U3/number_in_reg_2 ), .C0(\U3/number_in_reg_1 ), 
    .B0(\U3/number_in_reg_0 ), .A0(\U3/number_in_reg_3 ), 
    .DI0(\U3/seg_number_out_7_N_424_7 ), .M1(number_in1_3), .CE(Rst1_c), 
    .CLK(Clock_top_c), .F0(\U3/seg_number_out_7_N_424_7 ), 
    .Q0(seg_number_out1_7), .F1(\U3/n2588 ), .Q1(\U3/number_in_reg_3 ));
  SLICE_176 SLICE_176( .C1(\U2/n1_adj_592 ), .B1(\U2/n1403 ), 
    .A1(\U2/Clock_top_c_enable_76 ), .A0(segstate_0), .DI0(n7368), 
    .CLK(Clkout200), .F0(n7368), .Q0(seg_number_out_7_N_424_0), 
    .F1(\U2/n2553 ));
  SLICE_177 SLICE_177( .D1(n3878), .C1(Rst1_c), .B1(n2519), .A1(Clkout200), 
    .C0(segstate_0), .B0(n2519), .A0(Clkout200), .DI0(n6840), 
    .CLK(Clock_top_c), .F0(n6840), .Q0(segstate_0), .F1(Clock_top_c_enable_89));
  SLICE_178 SLICE_178( .C1(segstate_0), .B1(segstate_2), .A1(segstate_1), 
    .C0(segstate_2), .B0(segstate_0), .A0(segstate_1), .DI1(segstate_2_N_1_2), 
    .DI0(segstate_2_N_1_1), .CE(Clock_top_c_enable_59), .CLK(Clock_top_c), 
    .F0(segstate_2_N_1_1), .Q0(segstate_1), .F1(segstate_2_N_1_2), 
    .Q1(segstate_2));
  SLICE_179 SLICE_179( .D1(\U2/mode_17 ), .C1(\U2/mode_15 ), .B1(\U2/mode_20 ), 
    .A1(\U2/mode_23 ), .D0(\U2/COUNT1_17_N_278_13 ), 
    .C0(\U2/COUNT1_17_N_278_8 ), .B0(\U2/COUNT1_17_N_278_6 ), 
    .A0(\U2/COUNT1_17_N_278_17 ), .M0(\U4/data_reg_0 ), 
    .CE(\U4/Clkout1M_enable_1 ), .CLK(Clkout1M), .F0(\U2/n6790 ), 
    .Q0(ser_out1_c), .F1(\U2/n49 ));
  U2_i6206_SLICE_180 \U2/i6206/SLICE_180 ( .D1(n7311), .C1(s21_3), .B1(s21_0), 
    .A1(\U2/n7309 ), .D0(s21_3), .C0(s21_0), .B0(\U2/n7309 ), .A0(\U2/n7329 ), 
    .M0(Keyout1_1), .OFX0(\U2/n6999 ));
  U2_i6359_SLICE_181 \U2/i6359/SLICE_181 ( .D1(\U2/n7357 ), .C1(Keyout1_1), 
    .B1(Keyout1_0), .A1(s21_0), .D0(\U2/n7357 ), .C0(Keyout1_1), 
    .B0(Keyout1_0), .A0(s21_0), .M0(s21_3), .OFX0(\U2/n7376 ));
  U2_i27_SLICE_182 \U2/i27/SLICE_182 ( .C1(h21_0), .B1(\U2/n14 ), .A1(h21_2), 
    .D0(h21_2), .C0(\U2/n7328 ), .B0(\U2/n7341 ), .A0(h21_3), .M0(\U2/n7309 ), 
    .OFX0(\U2/n12 ));
  U2_i4700_SLICE_183 \U2/i4700/SLICE_183 ( .D1(\U2/n7352 ), .C1(m21_0), 
    .B1(\U2/n7361 ), .A1(\U2/n7357 ), .D0(\U2/n6658 ), .C0(Keyout1_1), 
    .B0(Keyout1_0), .A0(\U2/n7357 ), .M0(m21_3), .OFX0(\U2/n5307 ));
  U2_i6265_SLICE_184 \U2/i6265/SLICE_184 ( .D1(\U2/n7097 ), .C1(s21_2), 
    .B1(s21_1), .A1(Clock_status_1), .C0(\U2/n7_adj_590 ), 
    .B0(\U2/n7_adj_583 ), .A0(Clock_status_1), .M0(\U2/Clock_status_0 ), 
    .OFX0(\U2/Clock_top_c_enable_76 ));
  i6367_SLICE_185 \i6367/SLICE_185 ( .D1(s21_3), .C1(segstate_0), .B1(h21_3), 
    .A1(Rst1_c), .D0(segstate_0), .C0(h21_3), .B0(Rst1_c), .A0(m11_3), 
    .M0(segstate_2), .OFX0(n7389));
  i6365_SLICE_186 \i6365/SLICE_186 ( .D1(s21_1), .C1(segstate_0), .B1(m21_1), 
    .A1(Rst1_c), .D0(segstate_0), .C0(m21_1), .B0(Rst1_c), .A0(s11_1), 
    .M0(segstate_1), .OFX0(n7386));
  i6363_SLICE_187 \i6363/SLICE_187 ( .D1(s21_0), .C1(segstate_0), .B1(h21_0), 
    .A1(Rst1_c), .D0(segstate_0), .C0(h21_0), .B0(Rst1_c), .A0(m11_0), 
    .M0(segstate_2), .OFX0(n7383));
  U1_i55_SLICE_188 \U1/i55/SLICE_188 ( .D1(\U1/n6581 ), .C1(\U1/n6638 ), 
    .B1(\U1/n6582 ), .A1(\U1/R_cache_4 ), .D0(\U1/n7298 ), .C0(\U1/R_cache_4 ), 
    .B0(\U1/n7366 ), .A0(\U1/R_cache_2 ), .M0(\U1/R_cache_1 ), .OFX0(\U1/n52 ));
  U1_i56_SLICE_189 \U1/i56/SLICE_189 ( .D1(\U1/n4_adj_566 ), .C1(\U1/n6579 ), 
    .B1(\U1/n32_adj_562 ), .A1(\U1/n26_adj_565 ), .D0(\U1/n7372 ), 
    .C0(\U1/n7370 ), .B0(\U1/n7338 ), .A0(\U1/R_cache_11 ), 
    .M0(\U1/R_cache_9 ), .OFX0(\U1/n35 ));
  U1_i61_SLICE_190 \U1/i61/SLICE_190 ( .D1(\U1/n6591 ), .C1(\U1/n7338 ), 
    .B1(\U1/R_cache_7 ), .A1(\U1/n7366 ), .D0(\U1/n7372 ), .C0(\U1/R_cache_0 ), 
    .B0(\U1/R_cache_9 ), .A0(\U1/n7316 ), .M0(\U1/R_cache_2 ), .OFX0(\U1/n29 ));
  U1_i62_SLICE_191 \U1/i62/SLICE_191 ( .D1(\U1/n6645 ), .C1(\U1/n6593 ), 
    .B1(\U1/n7338 ), .A1(\U1/R_cache_9 ), .D0(\U1/n7371 ), .C0(\U1/R_cache_9 ), 
    .B0(\U1/n7316 ), .A0(\U1/n7370 ), .M0(\U1/R_cache_2 ), .OFX0(\U1/n26 ));
  i6361_SLICE_192 \i6361/SLICE_192 ( .D1(s21_2), .C1(segstate_0), .B1(m21_2), 
    .A1(Rst1_c), .D0(segstate_0), .C0(m21_2), .B0(Rst1_c), .A0(s11_2), 
    .M0(segstate_1), .OFX0(n7379));
  U2_SLICE_193 \U2/SLICE_193 ( .D1(\U2/n7 ), .C1(h21_1), .B1(h21_2), 
    .A1(n7342), .D0(\U2/n6606 ), .C0(h21_3), .B0(h21_1), .A0(h21_2), 
    .F0(\U2/n16 ), .F1(\U2/n6606 ));
  U1_SLICE_194 \U1/SLICE_194 ( .D1(\U1/n7318 ), .C1(\U1/refresh_flag ), 
    .B1(\U1/key_get_temp_4__N_122 ), .A1(\U1/n9 ), .D0(\U1/refresh_flag ), 
    .C0(\U1/n520 ), .B0(Rst1_c), .A0(\U1/n7318 ), 
    .F0(\U1/Clock_top_c_enable_98 ), .F1(\U1/n520 ));
  SLICE_195 SLICE_195( .D1(m21_0), .C1(s11_0), .B1(Rst1_c), .A1(segstate_0), 
    .D0(h11_0), .C0(n7246), .B0(Rst1_c), .A0(segstate_2), .M1(digit1_7), 
    .M0(digit1_6), .CE(Clock_top_c_enable_83), .CLK(Clock_top_c), .F0(n7247), 
    .Q0(\U4/digit_reg_6 ), .F1(n7246), .Q1(\U4/digit_reg_7 ));
  SLICE_196 SLICE_196( .D1(m21_3), .C1(s11_3), .B1(Rst1_c), .A1(segstate_0), 
    .D0(h11_3), .C0(n7228), .B0(Rst1_c), .A0(segstate_2), 
    .M1(seg_number_out1_1), .M0(seg_number_out1_0), .CE(Clock_top_c_enable_83), 
    .CLK(Clock_top_c), .F0(n7229), .Q0(\U4/number_reg_0 ), .F1(n7228), 
    .Q1(\U4/number_reg_1 ));
  SLICE_197 SLICE_197( .D1(h11_2), .C1(n7252), .B1(Rst1_c), .A1(segstate_1), 
    .D0(h21_2), .C0(m11_2), .B0(Rst1_c), .A0(segstate_0), .F0(n7252), 
    .F1(n7253));
  SLICE_198 SLICE_198( .D1(h11_1), .C1(n7234), .B1(Rst1_c), .A1(segstate_1), 
    .D0(h21_1), .C0(m11_1), .B0(Rst1_c), .A0(segstate_0), .F0(n7234), 
    .F1(n7235));
  U2_SLICE_199 \U2/SLICE_199 ( .D1(\U2/n7307 ), .C1(h21_0), .B1(n7310), 
    .A1(n7346), .D0(h21_3), .C0(h21_2), .B0(h21_0), .A0(h21_1), 
    .F0(\U2/n7307 ), .F1(\U2/n4_adj_596 ));
  U2_SLICE_200 \U2/SLICE_200 ( .D1(\U2/n7309 ), .C1(\U2/n7358 ), .B1(n6549), 
    .A1(Keyout1_1), .C0(\U2/n7357 ), .B0(Keyout1_1), .A0(Keyout1_0), 
    .F0(\U2/n7309 ), .F1(\U2/n61 ));
  SLICE_201 SLICE_201( .D1(m21_0), .C1(n6627), .B1(n7314), .A1(n7325), 
    .D0(\U2/n7361 ), .C0(\U2/n7359 ), .B0(m21_0), .A0(m21_3), .F0(n7314), 
    .F1(n1));
  U2_SLICE_202 \U2/SLICE_202 ( .D1(Clock_status_1), .C1(\U2/n7214 ), 
    .B1(\U2/Clock_status_0 ), .A1(\U2/n3 ), .C0(\U2/one_sec_flag ), 
    .B0(\U2/n7_adj_590 ), .A0(\U2/Clock_status_0 ), .F0(\U2/n7214 ), 
    .F1(\U2/Clock_top_c_enable_61 ));
  U2_SLICE_203 \U2/SLICE_203 ( .D1(h21_2), .C1(h21_0), .B1(h21_1), .A1(h21_3), 
    .D0(h11_1), .C0(\U2/n6 ), .B0(\U2/n7_adj_597 ), .A0(h21_2), 
    .F0(\U2/n10_adj_575 ), .F1(\U2/n7_adj_597 ));
  U1_SLICE_204 \U1/SLICE_204 ( .D1(\U1/n6648 ), .C1(\U1/R_cache_5 ), 
    .B1(\U1/R_cache_13 ), .A1(\U1/n7316 ), .D0(\U1/R_cache_14 ), 
    .C0(\U1/R_cache_11 ), .B0(\U1/R_cache_3 ), .A0(\U1/R_cache_13 ), 
    .F0(\U1/n7316 ), .F1(\U1/n26_adj_565 ));
  U1_SLICE_205 \U1/SLICE_205 ( .D1(\U1/n6567 ), .C1(\U1/R_cache_14 ), 
    .B1(\U1/R_cache_6 ), .A1(\U1/n6599 ), .D0(\U1/R_cache_7 ), 
    .C0(\U1/R_cache_15 ), .B0(\U1/R_cache_5 ), .A0(\U1/R_cache_6 ), 
    .F0(\U1/n6599 ), .F1(\U1/n28 ));
  SLICE_206 SLICE_206( .D1(\U2/n7 ), .C1(n7342), .B1(h21_3), .A1(h21_1), 
    .B0(h11_2), .A0(h11_3), .F0(n7342), .F1(\U2/n17 ));
  SLICE_207 SLICE_207( .D1(n6615), .C1(n7308), .B1(\U2/n7323 ), .A1(h21_2), 
    .D0(h11_0), .C0(h11_1), .B0(h11_2), .A0(h11_3), .M1(seg_number_out1_7), 
    .M0(seg_number_out1_6), .CE(Clock_top_c_enable_83), .CLK(Clock_top_c), 
    .F0(n7308), .Q0(\U4/number_reg_6 ), .F1(\U2/n1066 ), 
    .Q1(\U4/number_reg_7 ));
  SLICE_208 SLICE_208( .D1(n7344), .C1(segstate_2), .B1(Clock_top_c_enable_59), 
    .A1(Rst1_c), .B0(segstate_1), .A0(segstate_0), .M1(seg_number_out1_3), 
    .M0(seg_number_out1_2), .CE(Clock_top_c_enable_83), .CLK(Clock_top_c), 
    .F0(n7344), .Q0(\U4/number_reg_2 ), .F1(Clock_top_c_enable_92), 
    .Q1(\U4/number_reg_3 ));
  SLICE_209 SLICE_209( .D1(\U4/write_times_counter_4 ), 
    .C1(\U4/write_times_counter_1 ), .B1(\U4/write_times_counter_2 ), 
    .A1(\U4/n7 ), .D0(sclk_out_N_515), .C0(n9), .B0(n7317), .A0(n288), 
    .F0(Clock_top_c_enable_57), .F1(n9));
  SLICE_210 SLICE_210( .D1(\U5/cnt_200_7 ), .C1(\U5/cnt_200_4 ), .B1(\U5/n12 ), 
    .A1(\U5/n6805 ), .B0(n2519), .A0(Clkout200), .F0(Clock_top_c_enable_59), 
    .F1(n2519));
  SLICE_211 SLICE_211( .C1(segstate_1), .B1(segstate_0), .A1(segstate_2), 
    .D0(Rst1_c), .C0(n3878), .B0(n2519), .A0(Clkout200), 
    .F0(Clock_top_c_enable_49), .F1(n3878));
  SLICE_212 SLICE_212( .D1(\U5/cnt_1M_0 ), .C1(\U5/cnt_1M_1 ), 
    .B1(\U5/cnt_1M_2 ), .A1(\U5/cnt_1M_3 ), .B0(n7), .A0(Clkout1M), 
    .F0(Clock_top_c_enable_73), .F1(n7));
  SLICE_213 SLICE_213( .C1(sclk_out_N_515), .B1(n7317), .A1(n288), .C0(Rst1_c), 
    .B0(n7), .A0(Clkout1M), .F0(n7317), .F1(n3634));
  U2_SLICE_214 \U2/SLICE_214 ( .B1(h21_0), .A1(h21_1), .D0(h11_0), .C0(n7342), 
    .B0(\U2/n7341 ), .A0(h21_3), .F0(\U2/n6 ), .F1(\U2/n7341 ));
  U2_SLICE_215 \U2/SLICE_215 ( .D1(n7346), .C1(n7310), .B1(\U2/n7323 ), 
    .A1(h21_2), .C0(\U2/n7297 ), .B0(h21_0), .A0(h21_1), .F0(\U2/n4 ), 
    .F1(\U2/n7297 ));
  U2_SLICE_216 \U2/SLICE_216 ( .C1(\U2/n7357 ), .B1(Keyout1_1), .A1(Keyout1_0), 
    .D0(s21_0), .C0(s21_3), .B0(\U2/n7328 ), .A0(\U2/n7309 ), .F0(\U2/n7097 ), 
    .F1(\U2/n7328 ));
  U2_SLICE_217 \U2/SLICE_217 ( .D1(Keyout1_1), .C1(\U2/Clock_status_0 ), 
    .B1(Keyout1_0), .A1(n2387), .D0(\U2/n7327 ), .C0(\U2/n7307 ), 
    .B0(\U2/n10 ), .A0(Clock_status_1), .F0(\U2/n991 ), .F1(\U2/n10 ));
  U2_SLICE_218 \U2/SLICE_218 ( .D1(\U2/n1441 ), .C1(n38), .B1(\U2/n40 ), 
    .A1(\U2/Clock_top_c_enable_103 ), .D0(\U2/Clock_status_0 ), .C0(\U2/n12 ), 
    .B0(\U2/n10_adj_575 ), .A0(Clock_status_1), 
    .F0(\U2/Clock_top_c_enable_103 ), .F1(\U2/n2955 ));
  SLICE_219 SLICE_219( .D1(n11), .C1(n7346), .B1(\U1/n7347 ), .A1(Keyout1_0), 
    .D0(n7299), .C0(\U2/n7307 ), .B0(\U2/n7321 ), .A0(h11_1), .F0(\U2/n1441 ), 
    .F1(n7299));
  SLICE_220 SLICE_220( .D1(n6687), .C1(n7343), .B1(n6544), .A1(h11_1), 
    .B0(h21_1), .A0(h21_2), .F0(n7343), .F1(n38));
  U2_SLICE_221 \U2/SLICE_221 ( .B1(\U2/COUNT1_17_N_278_4 ), 
    .A1(\U2/COUNT1_17_N_278_11 ), .D0(\U2/COUNT1_17_N_278_2 ), 
    .C0(\U2/COUNT1_17_N_278_16 ), .B0(\U2/COUNT1_17_N_278_15 ), 
    .A0(\U2/n6729 ), .F0(\U2/n6809 ), .F1(\U2/n6729 ));
  U2_SLICE_222 \U2/SLICE_222 ( .B1(\U2/COUNT1_17_N_278_5 ), 
    .A1(\U2/COUNT1_17_N_278_3 ), .D0(\U2/COUNT1_17_N_278_0 ), .C0(\U2/n6731 ), 
    .B0(\U2/COUNT1_17_N_278_1 ), .A0(\U2/n6790 ), .F0(\U2/n6807 ), 
    .F1(\U2/n6731 ));
  SLICE_223 SLICE_223( .D1(n7346), .C1(n11), .B1(Keyout1_0), .A1(\U1/n7347 ), 
    .B0(\U2/Clock_status_0 ), .A0(Clock_status_1), .F0(n7346), .F1(n6615));
  SLICE_224 SLICE_224( .D1(\U1/n7347 ), .C1(Keyout1_2), .B1(Keyout1_1), 
    .A1(Keyout1_0), .D0(n7325), .C0(h21_0), .B0(\U2/Clock_status_0 ), 
    .A0(Clock_status_1), .F0(n6544), .F1(n7325));
  U2_SLICE_225 \U2/SLICE_225 ( .B1(s11_2), .A1(s11_0), .D0(\U2/n3711 ), 
    .C0(\U2/n6999 ), .B0(\U2/n7348 ), .A0(\U2/n7324 ), .F0(\U2/n1403 ), 
    .F1(\U2/n3711 ));
  U2_SLICE_226 \U2/SLICE_226 ( .D1(\U2/n3711 ), .C1(\U2/n7376 ), .B1(n6680), 
    .A1(\U2/n7348 ), .B0(s11_3), .A0(s11_1), .F0(\U2/n7348 ), 
    .F1(\U2/n6_adj_578 ));
  U2_SLICE_227 \U2/SLICE_227 ( .B1(\U2/Clock_status_0 ), .A1(Clock_status_1), 
    .D0(\U2/n7350 ), .C0(\U2/n7351 ), .B0(s11_3), .A0(s11_1), .F0(\U2/n7312 ), 
    .F1(\U2/n7351 ));
  U2_SLICE_228 \U2/SLICE_228 ( .D1(s21_1), .C1(s21_2), 
    .B1(\U2/Clock_status_0 ), .A1(Clock_status_1), .C0(s21_3), .B0(s21_0), 
    .A0(\U2/n6511 ), .F0(\U2/n7315 ), .F1(\U2/n6511 ));
  U2_SLICE_229 \U2/SLICE_229 ( .D1(h11_1), .C1(h21_1), .B1(\U2/n7321 ), 
    .A1(h21_3), .C0(h11_0), .B0(h11_2), .A0(h11_3), .F0(\U2/n7321 ), 
    .F1(\U2/n14 ));
  SLICE_230 SLICE_230( .C1(n2387), .B1(Keyout1_1), .A1(Keyout1_0), 
    .D0(\U2/n7312 ), .C0(s11_0), .B0(n7330), .A0(\U2/n2362 ), .F0(\U2/n6609 ), 
    .F1(n7330));
  U2_SLICE_231 \U2/SLICE_231 ( .D1(\U2/n3683 ), .C1(n7310), .B1(\U2/n7350 ), 
    .A1(\U2/n7351 ), .B0(s21_2), .A0(s21_1), .F0(\U2/n7350 ), .F1(\U2/n1054 ));
  U2_SLICE_232 \U2/SLICE_232 ( .D1(m21_0), .C1(\U2/n33 ), .B1(\U2/n6679 ), 
    .A1(\U2/n7361 ), .D0(m21_3), .C0(Keyout1_0), .B0(Keyout1_1), 
    .A0(\U2/n7357 ), .F0(\U2/n6679 ), .F1(\U2/n7_adj_588 ));
  U2_SLICE_233 \U2/SLICE_233 ( .D1(\U2/n7324 ), .C1(s21_0), .B1(n7325), 
    .A1(\U2/n6511 ), .D0(s21_1), .C0(s21_2), .B0(\U2/Clock_status_0 ), 
    .A0(Clock_status_1), .F0(\U2/n7324 ), .F1(\U2/n6_adj_591 ));
  U2_SLICE_234 \U2/SLICE_234 ( .D1(s21_0), .C1(s21_3), .B1(n7325), .A1(n7310), 
    .D0(\U2/n9 ), .C0(\U2/n7324 ), .B0(\U2/n7315 ), 
    .A0(\U2/Clock_top_c_enable_61 ), .F0(\U2/n2521 ), .F1(\U2/n9 ));
  U2_SLICE_235 \U2/SLICE_235 ( .D1(\U2/n7352 ), .C1(s21_3), .B1(s21_0), 
    .A1(\U2/n7357 ), .B0(Keyout1_1), .A0(Keyout1_0), .F0(\U2/n7352 ), 
    .F1(\U2/n2362 ));
  SLICE_236 SLICE_236( .D1(n8), .C1(n7_adj_601), .B1(n9_adj_600), .A1(n7333), 
    .D0(\U2/n7357 ), .C0(m11_2), .B0(Keyout1_1), .A0(Keyout1_0), 
    .F0(n7_adj_601), .F1(n4));
  U2_SLICE_237 \U2/SLICE_237 ( .C1(Keyout1_2), .B1(Keyout1_3), .A1(Keyout1_4), 
    .D0(\U2/n7357 ), .C0(m21_3), .B0(Keyout1_1), .A0(Keyout1_0), .F0(\U2/n33 ), 
    .F1(\U2/n7357 ));
  U2_SLICE_238 \U2/SLICE_238 ( .D1(\U2/Clock_status_0 ), .C1(\U2/n3 ), 
    .B1(\U2/n5869 ), .A1(Clock_status_1), .C0(\U2/n7357 ), .B0(Keyout1_1), 
    .A0(Keyout1_0), .F0(\U2/n3 ), .F1(\U2/Clock_top_c_enable_85 ));
  U2_SLICE_239 \U2/SLICE_239 ( .B1(m11_2), .A1(m11_1), .D0(\U2/n7356 ), 
    .C0(\U2/n7355 ), .B0(\U2/Clock_status_0 ), .A0(Clock_status_1), .F0(n7333), 
    .F1(\U2/n7356 ));
  U2_SLICE_240 \U2/SLICE_240 ( .D1(\U2/n7_adj_582 ), .C1(Clock_status_1), 
    .B1(\U2/n5307 ), .A1(\U2/n7331 ), .D0(m11_0), .C0(m11_3), .B0(m11_2), 
    .A0(m11_1), .F0(\U2/n7331 ), .F1(\U2/n5308 ));
  U2_SLICE_241 \U2/SLICE_241 ( .D1(m21_3), .C1(m21_1), .B1(m21_2), .A1(m21_0), 
    .B0(\U2/n7_adj_583 ), .A0(\U2/n7_adj_582 ), .F0(\U2/n7_adj_584 ), 
    .F1(\U2/n7_adj_582 ));
  U2_SLICE_242 \U2/SLICE_242 ( .D1(\U2/n7332 ), .C1(\U2/n7358 ), .B1(n7340), 
    .A1(n2387), .B0(m21_0), .A0(m21_3), .F0(\U2/n7358 ), .F1(n9_adj_600));
  U2_SLICE_243 \U2/SLICE_243 ( .D1(n7310), .C1(n3677), .B1(\U2/n7359 ), 
    .A1(\U2/n7361 ), .C0(n1), .B0(\U2/n1431 ), .A0(\U2/Clock_top_c_enable_86 ), 
    .F0(\U2/n2591 ), .F1(\U2/n1431 ));
  SLICE_244 SLICE_244( .D1(Keyout1_0), .C1(n11), .B1(Keyout1_3), 
    .A1(Keyout1_4), .D0(\U2/n6658 ), .C0(n7310), .B0(m21_3), .A0(\U2/n7359 ), 
    .F0(\U2/n961 ), .F1(n7310));
  U2_SLICE_245 \U2/SLICE_245 ( .D1(h21_0), .C1(\U2/n16 ), .B1(\U2/n6_adj_594 ), 
    .A1(\U2/n7354 ), .B0(\U2/n898 ), .A0(\U2/Clock_top_c_enable_85 ), 
    .F0(\U2/n2590 ), .F1(\U2/n898 ));
  U2_SLICE_246 \U2/SLICE_246 ( .C1(\U2/n61 ), .B1(\U2/n7332 ), .A1(\U2/n5949 ), 
    .D0(Clock_status_1), .C0(\U2/Clock_status_0 ), .B0(m21_2), .A0(m21_1), 
    .F0(\U2/n7332 ), .F1(n4487));
  U2_SLICE_247 \U2/SLICE_247 ( .D1(\U2/mode_28 ), .C1(\U2/mode_6 ), 
    .B1(\U2/mode_5 ), .A1(\U2/mode_12 ), .D0(\U2/n50 ), .C0(\U2/n56 ), 
    .B0(\U2/n49 ), .A0(\U2/n6877 ), .F0(\U2/Clock_top_c_enable_95 ), 
    .F1(\U2/n50 ));
  U2_SLICE_248 \U2/SLICE_248 ( .D1(\U2/n5949 ), .C1(\U2/Clock_status_0 ), 
    .B1(n6680), .A1(\U2/n7_adj_588 ), .D0(m11_2), .C0(m11_0), .B0(m11_3), 
    .A0(m11_1), .F0(\U2/n5949 ), .F1(\U2/n5953 ));
  U2_SLICE_249 \U2/SLICE_249 ( .D1(\U2/mode_31 ), .C1(\U2/mode_22 ), 
    .B1(\U2/mode_29 ), .A1(\U2/mode_8 ), .D0(\U2/mode_4 ), .C0(\U2/n46 ), 
    .B0(\U2/n54 ), .A0(\U2/mode_21 ), .F0(\U2/n6877 ), .F1(\U2/n46 ));
  U2_SLICE_250 \U2/SLICE_250 ( .B1(\U2/mode_27 ), .A1(\U2/mode_11 ), 
    .D0(\U2/mode_14 ), .C0(\U2/n42 ), .B0(\U2/n52 ), .A0(\U2/mode_19 ), 
    .F0(\U2/n56 ), .F1(\U2/n42 ));
  U2_SLICE_251 \U2/SLICE_251 ( .B1(\U2/mode_26 ), .A1(\U2/mode_3 ), 
    .D0(\U2/mode_10 ), .C0(\U2/n34 ), .B0(\U2/n48 ), .A0(\U2/mode_16 ), 
    .F0(\U2/n54 ), .F1(\U2/n34 ));
  SLICE_252 SLICE_252( .D1(Keyout1_2), .C1(n3677), .B1(\U1/n7347 ), 
    .A1(Keyout1_0), .B0(m21_0), .A0(m21_3), .F0(n3677), .F1(n6549));
  SLICE_253 SLICE_253( .D1(n7346), .C1(n11), .B1(\U1/n7347 ), .A1(Keyout1_0), 
    .B0(Keyout1_1), .A0(Keyout1_2), .F0(n11), .F1(n7431));
  U2_SLICE_254 \U2/SLICE_254 ( .D1(h21_0), .C1(h21_3), .B1(h21_1), .A1(n7431), 
    .D0(n6544), .C0(\U2/n2_adj_595 ), .B0(\U2/n17 ), .A0(h21_2), 
    .F0(\U2/n6_adj_594 ), .F1(\U2/n2_adj_595 ));
  U2_SLICE_255 \U2/SLICE_255 ( .D1(\U2/COUNT1_9 ), .C1(\U2/n3844 ), 
    .B1(\U2/COUNT1_11 ), .A1(\U2/COUNT1_10 ), .D0(\U2/COUNT1_12 ), 
    .C0(\U2/COUNT1_13 ), .B0(\U2/COUNT1_14 ), .A0(\U2/n3978 ), .F0(\U2/n4070 ), 
    .F1(\U2/n3978 ));
  U2_SLICE_256 \U2/SLICE_256 ( .D1(\U2/one_sec_cnt_2 ), 
    .C1(\U2/one_sec_cnt_4 ), .B1(\U2/one_sec_cnt_7 ), .A1(\U2/one_sec_cnt_9 ), 
    .C0(\U2/one_sec_cnt_18 ), .B0(\U2/one_sec_cnt_1 ), .A0(\U2/n5895 ), 
    .F0(\U2/n6685 ), .F1(\U2/n5895 ));
  SLICE_257 SLICE_257( .B1(\U5/cnt_200_3 ), .A1(\U5/cnt_200_1 ), 
    .D0(\U5/cnt_200_8 ), .C0(\U5/n6723 ), .B0(\U5/n6784 ), .A0(\U5/cnt_200_0 ), 
    .M1(digit1_5), .M0(digit1_4), .CE(Clock_top_c_enable_83), 
    .CLK(Clock_top_c), .F0(\U5/n6805 ), .Q0(\U4/digit_reg_4 ), .F1(\U5/n6723 ), 
    .Q1(\U4/digit_reg_5 ));
  U1_SLICE_258 \U1/SLICE_258 ( .D1(\U1/Clk_cnt_8 ), .C1(\U1/Clk_cnt_12 ), 
    .B1(\U1/Clk_cnt_4 ), .A1(\U1/Clk_cnt_10 ), .D0(\U1/Clk_cnt_5 ), 
    .C0(\U1/Clk_cnt_6 ), .B0(\U1/n6803 ), .A0(\U1/Clk_cnt_9 ), .F0(\U1/n6815 ), 
    .F1(\U1/n6803 ));
  U1_SLICE_259 \U1/SLICE_259 ( .D1(\U1/n6811 ), .C1(\U1/n6813 ), .B1(\U1/n10 ), 
    .A1(\U1/Delay_cnt_14 ), .C0(\U1/key_get_temp_4__N_122 ), .B0(\U1/n7318 ), 
    .A0(Rst1_c), .M1(column1_c_3), .M0(column1_c_2), 
    .CE(\U1/Clock_top_c_enable_60 ), .CLK(Clock_top_c), .F0(\U1/n2527 ), 
    .Q0(\U1/R_cache_10 ), .F1(\U1/n7318 ), .Q1(\U1/R_cache_11 ));
  U1_SLICE_260 \U1/SLICE_260 ( .D1(\U1/Delay_cnt_3 ), .C1(\U1/Delay_cnt_0 ), 
    .B1(\U1/Delay_cnt_13 ), .A1(\U1/Delay_cnt_5 ), .D0(\U1/Delay_cnt_7 ), 
    .C0(\U1/Delay_cnt_19 ), .B0(\U1/n6798 ), .A0(\U1/Delay_cnt_18 ), 
    .F0(\U1/n6813 ), .F1(\U1/n6798 ));
  U1_SLICE_261 \U1/SLICE_261 ( .B1(\U1/Delay_cnt_10 ), .A1(\U1/Delay_cnt_2 ), 
    .D0(\U1/Delay_cnt_1 ), .C0(\U1/n6743 ), .B0(\U1/n6794 ), 
    .A0(\U1/Delay_cnt_6 ), .F0(\U1/n6811 ), .F1(\U1/n6743 ));
  U1_SLICE_262 \U1/SLICE_262 ( .B1(Rst1_c), .A1(\U1/key_get_temp_4__N_122 ), 
    .D0(\U1/n6 ), .C0(\U1/key_get_0 ), .B0(\U1/key_get_2 ), 
    .A0(\U1/key_get_3 ), .F0(\U1/key_get_temp_4__N_122 ), 
    .F1(\U1/Clock_top_c_enable_56 ));
  U1_SLICE_263 \U1/SLICE_263 ( .D1(Clock_status_1), .C1(Keyout1_2), 
    .B1(\U1/n7347 ), .A1(n7340), .B0(Keyout1_3), .A0(Keyout1_4), 
    .F0(\U1/n7347 ), .F1(n6680));
  U1_SLICE_264 \U1/SLICE_264 ( .B1(\U1/R_cache_15 ), .A1(\U1/R_cache_7 ), 
    .D0(\U1/n7335 ), .C0(\U1/n32 ), .B0(\U1/n7336 ), .A0(\U1/n7372 ), 
    .F0(\U1/n6656 ), .F1(\U1/n7372 ));
  U1_SLICE_265 \U1/SLICE_265 ( .D1(\U1/R_cache_11 ), .C1(\U1/n7338 ), 
    .B1(\U1/n7366 ), .A1(\U1/R_cache_2 ), .D0(\U1/R_cache_12 ), 
    .C0(\U1/n7372 ), .B0(\U1/n7303 ), .A0(\U1/n7 ), .F0(\U1/n6557 ), 
    .F1(\U1/n7303 ));
  U1_SLICE_266 \U1/SLICE_266 ( .D1(\U1/R_cache_11 ), .C1(\U1/n7370 ), 
    .B1(\U1/n7369 ), .A1(\U1/R_cache_14 ), .D0(\U1/R_cache_4 ), 
    .C0(\U1/n7304 ), .B0(\U1/R_cache_1 ), .A0(\U1/n6653 ), .F0(\U1/n32 ), 
    .F1(\U1/n7304 ));
  U1_SLICE_267 \U1/SLICE_267 ( .B1(\U1/R_cache_1 ), .A1(\U1/R_cache_4 ), 
    .D0(\U1/n6651 ), .C0(\U1/n20 ), .B0(\U1/n7373 ), .A0(\U1/R_cache_5 ), 
    .F0(\U1/n6653 ), .F1(\U1/n7373 ));
  U1_SLICE_268 \U1/SLICE_268 ( .C1(\U1/R_cache_14 ), .B1(\U1/R_cache_3 ), 
    .A1(\U1/R_cache_13 ), .D0(\U1/n7337 ), .C0(\U1/n7185 ), .B0(\U1/n7338 ), 
    .A0(\U1/R_cache_11 ), .M1(\U1/key_get_1 ), .M0(\U1/key_get_0 ), 
    .LSR(\U1/key_get_temp_4__N_122 ), .CLK(Clock_top_c), .F0(\U1/n7186 ), 
    .Q0(\U1/key_get_temp_0 ), .F1(\U1/n7338 ), .Q1(\U1/key_get_temp_1 ));
  U1_SLICE_269 \U1/SLICE_269 ( .C1(\U1/R_cache_0 ), .B1(\U1/R_cache_1 ), 
    .A1(\U1/n26 ), .D0(\U1/R_cache_4 ), .C0(\U1/n27 ), .B0(\U1/n7372 ), 
    .A0(\U1/n7186 ), .F0(\U1/n33 ), .F1(\U1/n27 ));
  U1_SLICE_270 \U1/SLICE_270 ( .B1(\U1/R_cache_0 ), .A1(\U1/R_cache_9 ), 
    .D0(\U1/n20_adj_560 ), .C0(\U1/n7372 ), .B0(\U1/n6600 ), .A0(\U1/n7366 ), 
    .F0(\U1/n4 ), .F1(\U1/n7366 ));
  U1_SLICE_271 \U1/SLICE_271 ( .D1(\U1/R_cache_9 ), .C1(\U1/n7298 ), 
    .B1(\U1/R_cache_1 ), .A1(\U1/R_cache_4 ), .D0(\U1/n7339 ), .C0(\U1/n7372 ), 
    .B0(\U1/n7316 ), .A0(\U1/n7370 ), .F0(\U1/n7298 ), .F1(\U1/n6632 ));
  U1_SLICE_272 \U1/SLICE_272 ( .C1(\U1/R_cache_3 ), .B1(\U1/R_cache_5 ), 
    .A1(\U1/R_cache_6 ), .D0(\U1/n4_adj_561 ), .C0(\U1/R_cache_4 ), 
    .B0(\U1/n6651 ), .A0(\U1/n7304 ), .F0(\U1/n20_adj_560 ), 
    .F1(\U1/n4_adj_561 ));
  U1_SLICE_273 \U1/SLICE_273 ( .B1(\U1/R_cache_5 ), .A1(\U1/R_cache_6 ), 
    .D0(\U1/R_cache_1 ), .C0(\U1/R_cache_10 ), .B0(\U1/R_cache_12 ), 
    .A0(\U1/n7370 ), .M1(\U1/key_get_3 ), .M0(\U1/key_get_2 ), 
    .LSR(\U1/key_get_temp_4__N_122 ), .CLK(Clock_top_c), .F0(\U1/n7185 ), 
    .Q0(\U1/key_get_temp_2 ), .F1(\U1/n7370 ), .Q1(\U1/key_get_temp_3 ));
  U1_SLICE_274 \U1/SLICE_274 ( .D1(\U1/n7369 ), .C1(\U1/n28 ), .B1(\U1/n6593 ), 
    .A1(\U1/R_cache_9 ), .B0(\U1/R_cache_10 ), .A0(\U1/R_cache_11 ), 
    .F0(\U1/n6593 ), .F1(\U1/n6638 ));
  U1_SLICE_275 \U1/SLICE_275 ( .D1(\U1/n3884 ), .C1(\U1/n6567 ), 
    .B1(\U1/n6550 ), .A1(\U1/n6651 ), .D0(\U1/R_cache_8 ), .C0(\U1/R_cache_4 ), 
    .B0(\U1/R_cache_0 ), .A0(\U1/R_cache_9 ), .M1(column1_c_3), 
    .M0(column1_c_2), .CE(\U1/Clock_top_c_enable_33 ), .CLK(Clock_top_c), 
    .F0(\U1/n3884 ), .Q0(\U1/R_cache_2 ), .F1(\U1/n6654 ), .Q1(\U1/R_cache_3 ));
  U1_SLICE_276 \U1/SLICE_276 ( .D1(\U1/n7337 ), .C1(\U1/n7304 ), 
    .B1(\U1/n7372 ), .A1(\U1/n7339 ), .C0(\U1/R_cache_2 ), .B0(\U1/R_cache_0 ), 
    .A0(\U1/R_cache_9 ), .F0(\U1/n7337 ), .F1(\U1/n7296 ));
  U1_SLICE_277 \U1/SLICE_277 ( .D1(\U1/n6648 ), .C1(\U1/R_cache_5 ), 
    .B1(\U1/n25 ), .A1(\U1/R_cache_10 ), .C0(\U1/R_cache_3 ), 
    .B0(\U1/R_cache_14 ), .A0(\U1/R_cache_11 ), .M1(column1_c_1), 
    .M0(column1_c_0), .CE(\U1/Clock_top_c_enable_12 ), .CLK(Clock_top_c), 
    .F0(\U1/n6648 ), .Q0(\U1/R_cache_4 ), .F1(\U1/n6650 ), .Q1(\U1/R_cache_5 ));
  U1_SLICE_278 \U1/SLICE_278 ( .D1(\U1/R_cache_11 ), .C1(\U1/R_cache_9 ), 
    .B1(\U1/n7369 ), .A1(\U1/R_cache_14 ), .B0(\U1/R_cache_3 ), 
    .A0(\U1/R_cache_13 ), .F0(\U1/n7369 ), .F1(\U1/n7301 ));
  U1_SLICE_279 \U1/SLICE_279 ( .D1(\U1/n7370 ), .C1(\U1/n29 ), .B1(\U1/n7371 ), 
    .A1(\U1/R_cache_8 ), .B0(\U1/R_cache_10 ), .A0(\U1/R_cache_12 ), 
    .F0(\U1/n7371 ), .F1(\U1/n6634 ));
  U1_SLICE_280 \U1/SLICE_280 ( .D1(\U1/n7301 ), .C1(\U1/n6650 ), 
    .B1(\U1/n6579 ), .A1(\U1/n22 ), .C0(\U1/R_cache_6 ), .B0(\U1/R_cache_15 ), 
    .A0(\U1/R_cache_7 ), .M1(column1_c_1), .M0(column1_c_0), 
    .CE(\U1/Clock_top_c_enable_60 ), .CLK(Clock_top_c), .F0(\U1/n6579 ), 
    .Q0(\U1/R_cache_8 ), .F1(\U1/n6581 ), .Q1(\U1/R_cache_9 ));
  U1_SLICE_281 \U1/SLICE_281 ( .C1(\U1/n35 ), .B1(\U1/R_cache_10 ), 
    .A1(\U1/n6582 ), .D0(\U1/R_cache_8 ), .C0(\U1/R_cache_0 ), 
    .B0(\U1/R_cache_12 ), .A0(\U1/R_cache_2 ), .F0(\U1/n6582 ), 
    .F1(\U1/n6583 ));
  SLICE_282 SLICE_282( .D1(Keyout1_0), .C1(Keyout1_2), .B1(Keyout1_3), 
    .A1(Keyout1_4), .D0(Keyout1_0), .C0(Keyout1_2), .B0(Keyout1_3), 
    .A0(Keyout1_4), .F0(\U2/n7329 ), .F1(n7311));
  U4_SLICE_283 \U4/SLICE_283 ( .D1(Rst1_c), .C1(Clock_top_c_enable_73), 
    .B1(n9), .A1(sclk_out_N_515), .D0(Rst1_c), .C0(Clock_top_c_enable_73), 
    .B0(n9), .A0(sclk_out_N_515), .M1(digit1_3), .M0(digit1_2), 
    .CE(Clock_top_c_enable_83), .CLK(Clock_top_c), 
    .F0(\U4/Clock_top_c_enable_52 ), .Q0(\U4/digit_reg_2 ), .F1(\U4/n2551 ), 
    .Q1(\U4/digit_reg_3 ));
  U1_SLICE_284 \U1/SLICE_284 ( .D1(\U1/num_cnt_0 ), .C1(Rst1_c), 
    .B1(\U1/num_cnt_1 ), .A1(\U1/num_cnt_2 ), .D0(\U1/num_cnt_0 ), .C0(Rst1_c), 
    .B0(\U1/num_cnt_1 ), .A0(\U1/num_cnt_2 ), .F0(\U1/Clock_top_c_enable_60 ), 
    .F1(\U1/Clock_top_c_enable_102 ));
  U1_SLICE_285 \U1/SLICE_285 ( .D1(\U1/num_cnt_2 ), .C1(Rst1_c), 
    .B1(\U1/num_cnt_1 ), .A1(\U1/num_cnt_0 ), .D0(Rst1_c), .C0(\U1/num_cnt_0 ), 
    .B0(\U1/num_cnt_1 ), .A0(\U1/num_cnt_2 ), .M1(column1_c_1), 
    .M0(column1_c_0), .CE(\U1/Clock_top_c_enable_33 ), .CLK(Clock_top_c), 
    .F0(\U1/Clock_top_c_enable_12 ), .Q0(\U1/R_cache_0 ), 
    .F1(\U1/Clock_top_c_enable_33 ), .Q1(\U1/R_cache_1 ));
  SLICE_286 SLICE_286( .C1(ledstate_0), .B1(ledstate_2), .A1(ledstate_1), 
    .C0(ledstate_1), .B0(ledstate_0), .A0(ledstate_2), .F0(n1593), .F1(n1591));
  SLICE_287 SLICE_287( .C1(ledstate_2), .B1(ledstate_1), .A1(ledstate_0), 
    .C0(ledstate_2), .B0(ledstate_0), .A0(ledstate_1), .M1(seg_number_out1_5), 
    .M0(seg_number_out1_4), .CE(Clock_top_c_enable_83), .CLK(Clock_top_c), 
    .F0(n1589), .Q0(\U4/number_reg_4 ), .F1(led_c), .Q1(\U4/number_reg_5 ));
  U2_SLICE_288 \U2/SLICE_288 ( .D1(h21_3), .C1(h11_0), .B1(h11_2), .A1(h11_3), 
    .D0(h11_1), .C0(h11_0), .B0(h11_2), .A0(h11_3), .F0(\U2/n7327 ), 
    .F1(n6687));
  U2_SLICE_289 \U2/SLICE_289 ( .D1(s21_3), .C1(s21_1), .B1(s21_2), .A1(s21_0), 
    .D0(s21_2), .C0(\U2/n1054 ), .B0(s21_0), .A0(s21_1), .F0(\U2/n4_adj_579 ), 
    .F1(\U2/n7_adj_590 ));
  U2_SLICE_290 \U2/SLICE_290 ( .C1(h11_0), .B1(\U2/n1066 ), .A1(h11_1), 
    .C0(\U2/n1066 ), .B0(h11_0), .A0(h11_1), .F0(\U2/n7365 ), .F1(\U2/n5969 ));
  U1_SLICE_291 \U1/SLICE_291 ( .D1(\U1/R_cache_2 ), .C1(\U1/R_cache_1 ), 
    .B1(\U1/R_cache_10 ), .A1(\U1/R_cache_12 ), .C0(\U1/R_cache_2 ), 
    .B0(\U1/R_cache_10 ), .A0(\U1/R_cache_12 ), .F0(\U1/n7335 ), 
    .F1(\U1/n6550 ));
  U2_SLICE_292 \U2/SLICE_292 ( .D1(Clock_status_1), .C1(\U2/n3 ), 
    .B1(\U2/n7_adj_584 ), .A1(\U2/Clock_status_0 ), .D0(h11_3), .C0(h11_2), 
    .B0(\U2/Clock_status_0 ), .A0(Clock_status_1), .F0(\U2/n4_adj_576 ), 
    .F1(\U2/Clock_top_c_enable_86 ));
  U2_SLICE_293 \U2/SLICE_293 ( .C1(m11_0), .B1(m11_3), .A1(m11_1), .B0(m11_3), 
    .A0(m11_0), .F0(\U2/n7355 ), .F1(n8));
  U2_SLICE_294 \U2/SLICE_294 ( .C1(m21_0), .B1(m21_2), .A1(m21_1), .B0(m21_2), 
    .A0(m21_1), .F0(\U2/n7361 ), .F1(\U2/n6658 ));
  U2_SLICE_295 \U2/SLICE_295 ( .B1(\U2/n5308 ), .A1(\U2/Clock_status_0 ), 
    .D0(n4), .C0(n4487), .B0(\U2/Clock_status_0 ), .A0(\U2/n5308 ), 
    .F0(\U2/n2815 ), .F1(\U2/Clock_top_c_enable_87 ));
  U2_SLICE_296 \U2/SLICE_296 ( .C1(\U2/n5942 ), .B1(s11_0), .A1(s11_1), 
    .D0(s11_3), .C0(s11_2), .B0(s11_0), .A0(s11_1), .F0(\U2/n7_adj_583 ), 
    .F1(\U2/n4_adj_593 ));
  U1_SLICE_297 \U1/SLICE_297 ( .D1(\U1/key_get_temp_4 ), 
    .C1(\U1/key_get_temp_1 ), .B1(\U1/key_get_4 ), .A1(\U1/key_get_1 ), 
    .B0(\U1/key_get_4 ), .A0(\U1/key_get_1 ), .M1(column1_c_1), 
    .M0(column1_c_0), .CE(\U1/Clock_top_c_enable_102 ), .CLK(Clock_top_c), 
    .F0(\U1/n6 ), .Q0(\U1/R_cache_12 ), .F1(\U1/n6_adj_571 ), 
    .Q1(\U1/R_cache_13 ));
  U1_SLICE_298 \U1/SLICE_298 ( .B1(\U1/R_cache_10 ), .A1(\U1/R_cache_5 ), 
    .D0(\U1/R_cache_8 ), .C0(\U1/R_cache_5 ), .B0(\U1/R_cache_6 ), 
    .A0(\U1/R_cache_10 ), .F0(\U1/n7 ), .F1(\U1/n22 ));
  U1_SLICE_299 \U1/SLICE_299 ( .B1(\U1/R_cache_15 ), .A1(\U1/R_cache_11 ), 
    .C0(\U1/R_cache_7 ), .B0(\U1/R_cache_11 ), .A0(\U1/R_cache_15 ), 
    .F0(\U1/n32_adj_562 ), .F1(\U1/n6591 ));
  U1_SLICE_300 \U1/SLICE_300 ( .D1(\U1/R_cache_14 ), .C1(\U1/n7370 ), 
    .B1(\U1/R_cache_3 ), .A1(\U1/R_cache_13 ), .C0(\U1/R_cache_13 ), 
    .B0(\U1/R_cache_14 ), .A0(\U1/R_cache_11 ), .M1(column1_c_3), 
    .M0(column1_c_2), .CE(\U1/Clock_top_c_enable_102 ), .CLK(Clock_top_c), 
    .F0(\U1/n6651 ), .Q0(\U1/R_cache_14 ), .F1(\U1/n4_adj_566 ), 
    .Q1(\U1/R_cache_15 ));
  U2_SLICE_301 \U2/SLICE_301 ( .D1(Clock_status_1), .C1(\U2/n10 ), 
    .B1(\U2/n7323 ), .A1(h21_2), .B0(\U2/Clock_status_0 ), .A0(Clock_status_1), 
    .F0(\U2/n7359 ), .F1(\U2/n7300 ));
  U4_SLICE_302 \U4/SLICE_302 ( .B1(\U4/write_times_counter_0 ), 
    .A1(\U4/Clkout1M_enable_1 ), .B0(\U4/write_times_counter_0 ), 
    .A0(\U4/write_times_counter_3 ), .M1(\U4/data_reg_10 ), 
    .M0(\U4/data_reg_9 ), .CE(Clock_top_c_enable_57), .LSR(n3634), 
    .CLK(Clock_top_c), .F0(\U4/n7 ), .Q0(\U4/data_reg_8 ), .F1(\U4/n7364 ), 
    .Q1(\U4/data_reg_9 ));
  U1_SLICE_303 \U1/SLICE_303 ( .C1(\U1/R_cache_12 ), .B1(\U1/R_cache_5 ), 
    .A1(\U1/R_cache_6 ), .B0(\U1/R_cache_6 ), .A0(\U1/R_cache_3 ), 
    .F0(\U1/n20 ), .F1(\U1/n6645 ));
  U1_SLICE_304 \U1/SLICE_304 ( .D1(\U1/R_cache_1 ), .C1(\U1/n6583 ), 
    .B1(\U1/n7296 ), .A1(\U1/R_cache_4 ), .D0(\U1/n6599 ), .C0(\U1/n7338 ), 
    .B0(\U1/R_cache_11 ), .A0(\U1/R_cache_4 ), .F0(\U1/n6600 ), .F1(\U1/n24 ));
  U1_SLICE_305 \U1/SLICE_305 ( .D1(\U1/Clk_cnt_7 ), .C1(\U1/Clk_cnt_2 ), 
    .B1(\U1/Clk_cnt_3 ), .A1(\U1/Clk_cnt_0 ), .B0(\U1/Clk_cnt_11 ), 
    .A0(\U1/Clk_cnt_13 ), .F0(\U1/n11 ), .F1(\U1/n13 ));
  U2_SLICE_306 \U2/SLICE_306 ( .D1(\U2/one_sec_cnt_15 ), 
    .C1(\U2/one_sec_cnt_8 ), .B1(\U2/one_sec_cnt_22 ), 
    .A1(\U2/one_sec_cnt_10 ), .D0(\U2/one_sec_cnt_21 ), 
    .C0(\U2/one_sec_cnt_5 ), .B0(\U2/one_sec_cnt_16 ), 
    .A0(\U2/one_sec_cnt_14 ), .F0(\U2/n12_adj_598 ), .F1(\U2/n13 ));
  U2_SLICE_307 \U2/SLICE_307 ( .D1(\U2/one_sec_cnt_3 ), 
    .C1(\U2/one_sec_cnt_6 ), .B1(\U2/one_sec_cnt_12 ), .A1(\U2/one_sec_cnt_0 ), 
    .D0(\U2/one_sec_cnt_23 ), .C0(\U2/one_sec_cnt_11 ), 
    .B0(\U2/one_sec_cnt_17 ), .A0(\U2/one_sec_cnt_20 ), .F0(\U2/n5896 ), 
    .F1(\U2/n5846 ));
  SLICE_308 SLICE_308( .B1(Keyout1_1), .A1(Keyout1_0), .C0(Keyout1_2), 
    .B0(Keyout1_4), .A0(Keyout1_3), .F0(n2387), .F1(n7340));
  U1_SLICE_309 \U1/SLICE_309 ( .C1(\U1/R_cache_8 ), .B1(\U1/R_cache_10 ), 
    .A1(\U1/R_cache_12 ), .C0(\U1/R_cache_5 ), .B0(\U1/R_cache_15 ), 
    .A0(\U1/R_cache_7 ), .M1(column1_c_3), .M0(column1_c_2), 
    .CE(\U1/Clock_top_c_enable_12 ), .CLK(Clock_top_c), .F0(\U1/n6567 ), 
    .Q0(\U1/R_cache_6 ), .F1(\U1/n7339 ), .Q1(\U1/R_cache_7 ));
  rclk_out1 rclk_out1_I( .PADDO(rclk_out1_c), .rclk_out1(rclk_out1));
  row1_0_ \row1[0]_I ( .PADDO(row1_c_0), .row10(row1[0]));
  row1_1_ \row1[1]_I ( .PADDO(row1_c_1), .row11(row1[1]));
  row1_2_ \row1[2]_I ( .PADDO(row1_c_2), .row12(row1[2]));
  row1_3_ \row1[3]_I ( .PADDO(row1_c_3), .row13(row1[3]));
  led_0_ \led[0]_I ( .PADDO(n1593), .led0(led[0]));
  led_1_ \led[1]_I ( .PADDO(n1593), .led1(led[1]));
  led_2_ \led[2]_I ( .PADDO(n1591), .led2(led[2]));
  led_3_ \led[3]_I ( .PADDO(n1591), .led3(led[3]));
  led_4_ \led[4]_I ( .PADDO(n1589), .led4(led[4]));
  led_5_ \led[5]_I ( .PADDO(n1589), .led5(led[5]));
  led_6_ \led[6]_I ( .PADDO(led_c), .led6(led[6]));
  led_7_ \led[7]_I ( .PADDO(led_c), .led7(led[7]));
  sclk_out1 sclk_out1_I( .PADDO(sclk_out1_c), .sclk_out1(sclk_out1));
  ser_out1 ser_out1_I( .PADDO(ser_out1_c), .ser_out1(ser_out1));
  Clock_top Clock_top_I( .PADDI(Clock_top_c), .Clock_top(Clock_top));
  Rst1 Rst1_I( .PADDI(Rst1_c), .Rst1(Rst1));
  Mod1 Mod1_I( .PADDI(Mod1_c), .Mod1(Mod1));
  column1_3_ \column1[3]_I ( .PADDI(column1_c_3), .column13(column1[3]));
  column1_2_ \column1[2]_I ( .PADDI(column1_c_2), .column12(column1[2]));
  column1_1_ \column1[1]_I ( .PADDI(column1_c_1), .column11(column1[1]));
  column1_0_ \column1[0]_I ( .PADDI(column1_c_0), .column10(column1[0]));
  GSR_INST GSR_INST( .GSRNET(Rst1_c));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
endmodule

module U2_SLICE_0 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module U2_SLICE_1 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_2 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_3 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_4 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_5 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_6 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0001 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module U2_SLICE_7 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_8 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20002 \U2/one_sec_cnt_808_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module U2_SLICE_9 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \U2/COUNT1_i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U2/COUNT1_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20004 \U2/add_8_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0003 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module U2_SLICE_10 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_11 ( input A0, FCI, output F1 );
  wire   GNDI;

  ccu20005 \U2/add_4810_33 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module U2_SLICE_12 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \U2/add_4810_31 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf555;
  defparam inst1.INIT1 = 16'hf555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module U2_SLICE_13 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \U2/add_4810_29 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_14 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \U2/add_4810_27 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_15 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \U2/add_4810_25 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_16 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \U2/add_4810_23 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_17 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \U2/add_4810_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_18 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \U2/add_4810_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_19 ( input A1, A0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0007 \U2/Clock_status_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \U2/Clock_status_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \U2/add_4810_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0007 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module U2_SLICE_20 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_21 ( input A1, A0, M0, CE, LSR, CLK, FCI, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/key_out__i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20006 \U2/add_4810_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_22 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_23 ( input A1, A0, M1, M0, CE, LSR, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/key_out__i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \U1/key_out__i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20006 \U2/add_4810_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_24 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \U2/COUNT1_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U2/COUNT1_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20004 \U2/add_8_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_25 ( input A1, A0, M1, M0, CE, LSR, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/key_out__i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \U1/key_out__i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20006 \U2/add_4810_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_26 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \U2/add_4810_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_27 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \U2/add_4810_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_28 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20006 \U2/add_4810_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_29 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_30 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20008 \U2/add_4810_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0aaa;
  defparam inst1.INIT1 = 16'hf555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module U2_SLICE_31 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_32 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \U2/COUNT1_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U2/COUNT1_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20004 \U2/add_8_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_33 ( input A1, M0, LSR, CLK, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre \U1/key_get_temp__i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20009 \U2/add_4810_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module U2_SLICE_34 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_35 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i23 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \U2/one_sec_cnt_808_add_4_25 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module U2_SLICE_36 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i22 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i21 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_23 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_37 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \U2/COUNT1_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U2/COUNT1_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20004 \U2/add_8_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_38 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20002 \U2/mode_802_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_39 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i20 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i19 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_40 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i18 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_41 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre0003 \U2/COUNT1_i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20011 \U2/add_8_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module U2_SLICE_42 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \U2/COUNT1_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U2/COUNT1_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20004 \U2/add_8_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_43 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \U2/COUNT1_i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U2/COUNT1_i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20004 \U2/add_8_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_44 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i31 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \U2/mode_802_add_4_33 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_45 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i30 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i29 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_31 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_46 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i28 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i27 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_29 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_47 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i26 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i25 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_27 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_48 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \U2/COUNT1_i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U2/COUNT1_i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20004 \U2/add_8_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_49 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i24 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i23 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_25 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_50 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i22 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i21 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_23 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_51 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i20 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i19 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_52 ( input C1, B1, A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0003 \U2/COUNT1_i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20012 \U2/add_8_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h8787;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module U2_SLICE_53 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \U2/COUNT1_i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U2/COUNT1_i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20004 \U2/add_8_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_54 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U2/one_sec_cnt_808__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/one_sec_cnt_808__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/one_sec_cnt_808_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_55 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i18 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_56 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U2/mode_802__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U2/mode_802__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U2/mode_802_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U5_SLICE_57 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \U5/cnt_200_811__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \U5/cnt_200_811_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U5_SLICE_58 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U5/cnt_200_811__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U5/cnt_200_811__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U5/cnt_200_811_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U5_SLICE_59 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U5/cnt_200_811__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U5/cnt_200_811__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U5/cnt_200_811_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U5_SLICE_60 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U5/cnt_200_811__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U5/cnt_200_811__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U5/cnt_200_811_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U5_SLICE_61 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U5/cnt_200_811__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U5/cnt_200_811__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U5/cnt_200_811_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U5_SLICE_62 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U5/cnt_200_811__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U5/cnt_200_811__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U5/cnt_200_811_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U5_SLICE_63 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \U5/cnt_200_811__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U5/cnt_200_811__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U5/cnt_200_811_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U5_SLICE_64 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \U5/cnt_200_811__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20002 \U5/cnt_200_811_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_65 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i19 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \U1/Delay_cnt_800_add_4_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_66 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i18 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U1/Delay_cnt_800__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U1/Delay_cnt_800_add_4_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_67 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U1/Delay_cnt_800__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U1/Delay_cnt_800_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_68 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U1/Delay_cnt_800__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U1/Delay_cnt_800_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_69 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U1/Delay_cnt_800__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U1/Delay_cnt_800_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_70 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U1/Delay_cnt_800__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U1/Delay_cnt_800_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_71 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U1/Delay_cnt_800__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U1/Delay_cnt_800_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_72 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U1/Delay_cnt_800__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U1/Delay_cnt_800_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_73 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U1/Delay_cnt_800__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U1/Delay_cnt_800_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_74 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U1/Delay_cnt_800__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \U1/Delay_cnt_800_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_75 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0001 \U1/Delay_cnt_800__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20002 \U1/Delay_cnt_800_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_76 ( input A0, DI0, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre0003 \U1/Clk_cnt_798__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20010 \U1/Clk_cnt_798_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_77 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \U1/Clk_cnt_798__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/Clk_cnt_798__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \U1/Clk_cnt_798_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_78 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \U1/Clk_cnt_798__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/Clk_cnt_798__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \U1/Clk_cnt_798_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_79 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \U1/Clk_cnt_798__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/Clk_cnt_798__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \U1/Clk_cnt_798_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_80 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \U1/Clk_cnt_798__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/Clk_cnt_798__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \U1/Clk_cnt_798_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_81 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \U1/Clk_cnt_798__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/Clk_cnt_798__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \U1/Clk_cnt_798_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_82 ( input A1, A0, DI1, DI0, CLK, FCI, output F0, Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0003 \U1/Clk_cnt_798__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/Clk_cnt_798__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \U1/Clk_cnt_798_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_83 ( input A1, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0003 \U1/Clk_cnt_798__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20002 \U1/Clk_cnt_798_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U5_SLICE_84 ( input D1, C1, B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \U5/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \U5/i1_2_lut_adj_48 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \U5/Clk2_22 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_85 ( input D1, C1, B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40014 i276_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \U5/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \U5/Clk1_20 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40015 \U1/i1_4_lut_adj_12 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \U1/i1_4_lut_adj_33 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U1/key_get_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \U1/key_get_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCECC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40016 \U1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40017 \U1/i1_4_lut_adj_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U1/key_get_i0_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \U1/key_get_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_100 ( input C1, B1, A1, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40018 \U1/i1_2_lut_rep_92_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \U1/i6124_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 \U1/key_get_i0_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_104 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40020 \U1/i6187_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \U1/i6096_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \U1/num_cnt__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_105 ( input C1, B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40021 \U1/i15_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \U1/i15_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0001 \U1/num_cnt__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U1/num_cnt__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_106 ( input D1, C1, B1, A1, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40022 \U1/i4_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \U1/i6174_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/refresh_flag_92 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, CE_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40024 \U2/i6121_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \U2/i6122_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U2/clr_179 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module U2_SLICE_109 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40024 \U2/i6128_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \U2/i6129_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U2/one_sec_flag_190 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U4_SLICE_112 ( input C0, B0, A0, DI0, M1, CE, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40026 \U4/reduce_or_88_i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0027 \U4/data_state_FSM_i0_i0 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \U4/data_state_FSM_i0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0027 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module U4_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \U4/mux_289_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \U4/mux_289_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U4/data_reg__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/data_reg__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF780) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U4_SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \U4/mux_289_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \U4/mux_289_i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U4/data_reg__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/data_reg__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U4_SLICE_115 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \U4/mux_289_i6_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \U4/mux_289_i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U4/data_reg__i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/data_reg__i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U4_SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \U4/mux_289_i8_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \U4/mux_289_i7_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U4/data_reg__i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/data_reg__i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U4_SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \U4/mux_289_i12_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \U4/mux_289_i11_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \U4/data_reg__i11 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/data_reg__i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U4_SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \U4/mux_289_i14_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \U4/mux_289_i13_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \U4/data_reg__i13 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/data_reg__i12 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U4_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 \U4/mux_289_i16_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \U4/mux_289_i15_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \U4/data_reg__i15 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/data_reg__i14 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U4_SLICE_124 ( input B0, A0, DI0, CE, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40029 \U4/i91_2_lut_rep_69 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \U4/data_state_FSM_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U4_SLICE_129 ( input C1, B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40021 \U4/i5009_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \U4/i5001_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0001 \U4/write_times_counter_809__i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U4/write_times_counter_809__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U4_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40030 \U4/i5023_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \U4/i5016_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0001 \U4/write_times_counter_809__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U4/write_times_counter_809__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h78F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U4_SLICE_131 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40018 \U4/i5012_2_lut_rep_90_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \U4/i5030_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0001 \U4/write_times_counter_809__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U5_SLICE_132 ( input B1, A1, A0, DI1, DI0, LSR, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \U5/i4981_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \U5/i4979_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \U5/cnt_1M_810__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U5/cnt_1M_810__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U5_SLICE_133 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40031 \U5/i4995_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \U5/i4988_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \U5/cnt_1M_810__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U5/cnt_1M_810__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40033 mux_5_Mux_3_i7_3_lut_4_lut_4_lut_4_lut_4_lut( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40034 mux_5_Mux_2_i7_3_lut_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0003 digit1_i0_i3( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 digit1_i0_i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h50E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4C48) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_135 ( input D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40035 Rst1_c_bdd_4_lut_6284_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 digit1_i0_i4( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4CC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_136 ( input B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40036 \U1/i6171_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 Rst1_c_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 digit1_i0_i5( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40037 mux_5_Mux_7_i7_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 i3197_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 digit1_i0_i7( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 digit1_i0_i6( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4C88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_138 ( input B1, A1, A0, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \U2/i2_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \U2/i8_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \U2/h1_807__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40039 \U2/i1_4_lut_adj_49 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \U2/i1_4_lut_adj_91 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U2/h1_807__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAABA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40041 \U2/h11_3__bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \U2/i2_3_lut_4_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \U2/h1_807__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/h1_807__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9AA6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE718) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_141 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40043 \U2/h2_806_mux_6_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \U2/h2_806_mux_6_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \U2/h2_806__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 \U2/h2_806__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5C5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_142 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40045 \U2/i2_2_lut_rep_79_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \U2/i2_3_lut_4_lut_4_lut_adj_87 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \U2/h2_806__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB45A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_143 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   GNDI, \U2/SLICE_143/U2/SLICE_143_K1_H1 , 
         \U2/SLICE_143/U2/i6260/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40047 \U2/SLICE_143_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\U2/SLICE_143/U2/SLICE_143_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40048 \U2/i6260/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\U2/SLICE_143/U2/i6260/GATE_H0 ));
  vmuxregsre0007 \U2/h2_806__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \U2/SLICE_143_K0K1MUX ( .D0(\U2/SLICE_143/U2/i6260/GATE_H0 ), 
    .D1(\U2/SLICE_143/U2/SLICE_143_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB4D2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module U2_SLICE_144 ( input B1, A1, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40013 \U2/i1276_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \U2/i599_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0007 \U2/state_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0027 \U2/state_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_145 ( input B0, A0, DI0, CE, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40049 \U2/i3234_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \U2/state_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_146 ( input B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40050 \U2/i2998_2_lut_rep_110 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \U2/i6183_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0007 \U2/m1_804__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5455) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_147 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40052 \U2/i2_2_lut_3_lut_4_lut_adj_54 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \U2/i2_3_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \U2/m1_804__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6969) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_148 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40054 \U2/i1_2_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \U1/i1_4_lut_adj_45 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U2/m1_804__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7E7E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCECD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_149 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40056 \U2/i4826_4_lut_rep_51_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \U2/m11_3__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \U2/m1_804__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8E8E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AA9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_150 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40058 \U2/i3_4_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \U2/n6627_bdd_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \U2/m2_805__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDCD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_151 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40042 \U2/i2_3_lut_4_lut_adj_57 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \U2/i2_3_lut_adj_73 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \U2/m2_805__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/m2_805__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9696) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40061 \U2/i1_4_lut_3_lut_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \U2/i1395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U2/m2_805__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0810) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 n7235_bdd_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 n7247_bdd_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 number_in1_i0_i1( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 number_in1_i0_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40028 n7229_bdd_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 n7253_bdd_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 number_in1_i0_i3( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 number_in1_i0_i2( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, 
    Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40063 \U1/i2_4_lut_adj_38 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \U4/i1879_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U4/rclk_out_32 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7BDE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFB0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_157 ( input D1, C1, B1, A1, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40065 \U1/i2_3_lut_4_lut_adj_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \U1/i6163_2_lut_rep_123 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0001 \U1/ROW_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_158 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40067 \U1/i1_2_lut_3_lut_adj_47 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \U1/i2_3_lut_rep_118 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0003 \U1/ROW_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  vmuxregsre0003 \U1/ROW_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_159 ( input C1, B1, A1, C0, B0, A0, DI0, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly;

  lut40069 \U1/i2_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \U1/i1_2_lut_rep_78_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \U1/ROW_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_160 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40070 \U2/i3_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \U2/i6204_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0007 \U2/s1_803__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1313) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_161 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40072 \U2/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \U2/i2_3_lut_adj_63 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \U2/s1_803__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_162 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40073 \U2/i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \U2/i1393_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U2/s1_803__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCCD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_163 ( input C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40056 \U2/i4922_4_lut_rep_50_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \U2/s11_3__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \U2/s1_803__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_164 ( input B1, A1, C0, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40050 \U2/i3061_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \U2/i6153_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 \U2/s2_812__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_165 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40042 \U2/i2_3_lut_4_lut_adj_51 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \U2/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \U2/s2_812__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U2/s2_812__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40075 \U2/i2_4_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \U2/i1293_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U2/s2_812__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCDE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_167 ( input B1, A1, C0, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40013 \U1/i66_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \U4/i1882_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 \U4/sclk_out_33 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40025 \U1/i6032_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \U1/i4_4_lut_adj_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U4/data_state_FSM_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_169 ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40025 \U5/i6022_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \U2/i1902_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U3/number_in_reg_i0_i0 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U3/seg_number_out_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_170 ( input C1, B1, A1, D0, C0, B0, A0, DI0, M1, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40018 \U2/i2_3_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \U3/mux_4_Mux_1_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U3/number_in_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U3/seg_number_out_i0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h073C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_171 ( input B1, A1, C0, B0, A0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40049 \U2/i3222_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \U3/mux_4_Mux_2_i7_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0080 \U3/seg_number_out_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7171) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0080 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut4 \U2/i22_4_lut_adj_69 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \U3/number_in_reg_0__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \U3/number_in_reg_i0_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U3/seg_number_out_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCD5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_173 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \U2/i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \U3/mux_5_Mux_4_i7_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0080 \U3/seg_number_out_i0_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6D6D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U3_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40083 \U3/i6199_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \U3/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U3/seg_number_out_i0_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U3/seg_number_out_i0_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF9F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U3_SLICE_175 ( input B1, A1, D0, C0, B0, A0, DI0, M1, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40049 \U3/i1953_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \U3/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U3/number_in_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U3/seg_number_out_i0_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_176 ( input C1, B1, A1, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40073 \U2/i1918_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 segstate_0__I_0_1_lut_rep_124( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0007 leddot_20( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_177 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40014 i2_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 i6098_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0027 segstate_i0_i0( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB4B4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_178 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40087 i12_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 i900_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0007 segstate_i0_i2( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0007 segstate_i0_i1( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6464) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4646) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut4 \U2/i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \U2/i6028_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0007 \U4/ser_out_34 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_i6206_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \U2/i6206/SLICE_180/U2/i6206/SLICE_180_K1_H1 , 
         \U2/i6206/SLICE_180/U2/i6206/GATE_H0 ;

  lut40089 \U2/i6206/SLICE_180_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\U2/i6206/SLICE_180/U2/i6206/SLICE_180_K1_H1 ));
  lut40090 \U2/i6206/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\U2/i6206/SLICE_180/U2/i6206/GATE_H0 ));
  selmux2 \U2/i6206/SLICE_180_K0K1MUX ( 
    .D0(\U2/i6206/SLICE_180/U2/i6206/GATE_H0 ), 
    .D1(\U2/i6206/SLICE_180/U2/i6206/SLICE_180_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8180) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_i6359_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \U2/i6359/SLICE_181/U2/i6359/SLICE_181_K1_H1 , 
         \U2/i6359/SLICE_181/U2/i6359/GATE_H0 ;

  lut40091 \U2/i6359/SLICE_181_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\U2/i6359/SLICE_181/U2/i6359/SLICE_181_K1_H1 ));
  lut40092 \U2/i6359/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\U2/i6359/SLICE_181/U2/i6359/GATE_H0 ));
  selmux2 \U2/i6359/SLICE_181_K0K1MUX ( 
    .D0(\U2/i6359/SLICE_181/U2/i6359/GATE_H0 ), 
    .D1(\U2/i6359/SLICE_181/U2/i6359/SLICE_181_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_i27_SLICE_182 ( input C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \U2/i27/SLICE_182/U2/i27/SLICE_182_K1_H1 , 
         \U2/i27/SLICE_182/U2/i27/GATE_H0 ;

  lut40093 \U2/i27/SLICE_182_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\U2/i27/SLICE_182/U2/i27/SLICE_182_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \U2/i27/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\U2/i27/SLICE_182/U2/i27/GATE_H0 ));
  selmux2 \U2/i27/SLICE_182_K0K1MUX ( .D0(\U2/i27/SLICE_182/U2/i27/GATE_H0 ), 
    .D1(\U2/i27/SLICE_182/U2/i27/SLICE_182_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_i4700_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \U2/i4700/SLICE_183/U2/i4700/SLICE_183_K1_H1 , 
         \U2/i4700/SLICE_183/U2/i4700/GATE_H0 ;

  lut40095 \U2/i4700/SLICE_183_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\U2/i4700/SLICE_183/U2/i4700/SLICE_183_K1_H1 ));
  lut40096 \U2/i4700/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\U2/i4700/SLICE_183/U2/i4700/GATE_H0 ));
  selmux2 \U2/i4700/SLICE_183_K0K1MUX ( 
    .D0(\U2/i4700/SLICE_183/U2/i4700/GATE_H0 ), 
    .D1(\U2/i4700/SLICE_183/U2/i4700/SLICE_183_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_i6265_SLICE_184 ( input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   \U2/i6265/SLICE_184/U2/i6265/SLICE_184_K1_H1 , GNDI, 
         \U2/i6265/SLICE_184/U2/i6265/GATE_H0 ;

  lut40097 \U2/i6265/SLICE_184_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\U2/i6265/SLICE_184/U2/i6265/SLICE_184_K1_H1 ));
  lut40098 \U2/i6265/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\U2/i6265/SLICE_184/U2/i6265/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \U2/i6265/SLICE_184_K0K1MUX ( 
    .D0(\U2/i6265/SLICE_184/U2/i6265/GATE_H0 ), 
    .D1(\U2/i6265/SLICE_184/U2/i6265/SLICE_184_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1515) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i6367_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   \i6367/SLICE_185/i6367/SLICE_185_K1_H1 , 
         \i6367/SLICE_185/i6367/GATE_H0 ;

  lut40099 \i6367/SLICE_185_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i6367/SLICE_185/i6367/SLICE_185_K1_H1 ));
  lut40100 \i6367/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i6367/SLICE_185/i6367/GATE_H0 ));
  selmux2 \i6367/SLICE_185_K0K1MUX ( .D0(\i6367/SLICE_185/i6367/GATE_H0 ), 
    .D1(\i6367/SLICE_185/i6367/SLICE_185_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4E44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i6365_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   \i6365/SLICE_186/i6365/SLICE_186_K1_H1 , 
         \i6365/SLICE_186/i6365/GATE_H0 ;

  lut40101 \i6365/SLICE_186_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i6365/SLICE_186/i6365/SLICE_186_K1_H1 ));
  lut40100 \i6365/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i6365/SLICE_186/i6365/GATE_H0 ));
  selmux2 \i6365/SLICE_186_K0K1MUX ( .D0(\i6365/SLICE_186/i6365/GATE_H0 ), 
    .D1(\i6365/SLICE_186/i6365/SLICE_186_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4E44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i6363_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   \i6363/SLICE_187/i6363/SLICE_187_K1_H1 , 
         \i6363/SLICE_187/i6363/GATE_H0 ;

  lut40099 \i6363/SLICE_187_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i6363/SLICE_187/i6363/SLICE_187_K1_H1 ));
  lut40100 \i6363/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i6363/SLICE_187/i6363/GATE_H0 ));
  selmux2 \i6363/SLICE_187_K0K1MUX ( .D0(\i6363/SLICE_187/i6363/GATE_H0 ), 
    .D1(\i6363/SLICE_187/i6363/SLICE_187_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_i55_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \U1/i55/SLICE_188/U1/i55/SLICE_188_K1_H1 , 
         \U1/i55/SLICE_188/U1/i55/GATE_H0 ;

  lut40102 \U1/i55/SLICE_188_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\U1/i55/SLICE_188/U1/i55/SLICE_188_K1_H1 ));
  lut40090 \U1/i55/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\U1/i55/SLICE_188/U1/i55/GATE_H0 ));
  selmux2 \U1/i55/SLICE_188_K0K1MUX ( .D0(\U1/i55/SLICE_188/U1/i55/GATE_H0 ), 
    .D1(\U1/i55/SLICE_188/U1/i55/SLICE_188_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_i56_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \U1/i56/SLICE_189/U1/i56/SLICE_189_K1_H1 , 
         \U1/i56/SLICE_189/U1/i56/GATE_H0 ;

  lut40103 \U1/i56/SLICE_189_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\U1/i56/SLICE_189/U1/i56/SLICE_189_K1_H1 ));
  lut40090 \U1/i56/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\U1/i56/SLICE_189/U1/i56/GATE_H0 ));
  selmux2 \U1/i56/SLICE_189_K0K1MUX ( .D0(\U1/i56/SLICE_189/U1/i56/GATE_H0 ), 
    .D1(\U1/i56/SLICE_189/U1/i56/SLICE_189_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_i61_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \U1/i61/SLICE_190/U1/i61/SLICE_190_K1_H1 , 
         \U1/i61/SLICE_190/U1/i61/GATE_H0 ;

  lut40104 \U1/i61/SLICE_190_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\U1/i61/SLICE_190/U1/i61/SLICE_190_K1_H1 ));
  lut40090 \U1/i61/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\U1/i61/SLICE_190/U1/i61/GATE_H0 ));
  selmux2 \U1/i61/SLICE_190_K0K1MUX ( .D0(\U1/i61/SLICE_190/U1/i61/GATE_H0 ), 
    .D1(\U1/i61/SLICE_190/U1/i61/SLICE_190_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_i62_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \U1/i62/SLICE_191/U1/i62/SLICE_191_K1_H1 , 
         \U1/i62/SLICE_191/U1/i62/GATE_H0 ;

  lut40105 \U1/i62/SLICE_191_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\U1/i62/SLICE_191/U1/i62/SLICE_191_K1_H1 ));
  lut40090 \U1/i62/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\U1/i62/SLICE_191/U1/i62/GATE_H0 ));
  selmux2 \U1/i62/SLICE_191_K0K1MUX ( .D0(\U1/i62/SLICE_191/U1/i62/GATE_H0 ), 
    .D1(\U1/i62/SLICE_191/U1/i62/SLICE_191_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i6361_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   \i6361/SLICE_192/i6361/SLICE_192_K1_H1 , 
         \i6361/SLICE_192/i6361/GATE_H0 ;

  lut40101 \i6361/SLICE_192_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i6361/SLICE_192/i6361/SLICE_192_K1_H1 ));
  lut40100 \i6361/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i6361/SLICE_192/i6361/GATE_H0 ));
  selmux2 \i6361/SLICE_192_K0K1MUX ( .D0(\i6361/SLICE_192/i6361/GATE_H0 ), 
    .D1(\i6361/SLICE_192/i6361/SLICE_192_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 \U2/i1_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \U2/i2334_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4F40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40107 \U1/i204_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \U1/i6134_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0311) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC4C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40028 n183_bdd_3_lut_6340_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 h11_0__bdd_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U4/digit_reg_i0_i7 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/digit_reg_i0_i6 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40028 n183_bdd_3_lut_6327_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 h11_3__bdd_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U4/number_reg_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/number_reg_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40028 h11_2__bdd_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 n183_bdd_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40028 h11_1__bdd_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 n183_bdd_3_lut_6335_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 \U2/i1_2_lut_3_lut_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut4 \U2/i5964_2_lut_rep_63_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_200 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \U2/i1_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \U2/i6180_2_lut_rep_65_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40111 \U1/reduce_or_478_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \U2/i1_2_lut_rep_70_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_202 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \U2/n3_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \U2/n3_bdd_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h44F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5151) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 \U2/i3_4_lut_adj_89 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \U2/i1_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC4CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \U1/i55_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \U1/i1_2_lut_rep_72_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \U1/i59_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \U1/i2_3_lut_4_lut_adj_24 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_206 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \U2/i28_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 i1_2_lut_rep_98( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4644) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40065 \U2/i2_3_lut_4_lut_adj_98 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 i1_2_lut_rep_64_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U4/number_reg_i0_i7 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/number_reg_i0_i6 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_208 ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40118 i6139_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 i1348_2_lut_rep_100( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/number_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U4/number_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \U4/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 i6147_4_lut_rep_130( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_210 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \U5/i6111_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 i6167_2_lut_rep_61( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_211 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 i3057_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 i6197_2_lut_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_212 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \U5/i6193_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 i6106_2_lut_rep_75( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_213 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 i6127_2_lut_2_lut_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 i283_2_lut_rep_73_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_214 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \U2/i4889_2_lut_rep_97 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \U2/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_215 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40123 \U2/i1_2_lut_rep_53_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \U2/i4890_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE8E8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_216 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \U2/i1_2_lut_rep_84_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \U2/n374_bdd_4_lut_6267 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \U2/i4_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \U2/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40127 \U2/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \U2/i6132_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0511) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40014 \U1/i1_2_lut_rep_55_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40020 \U2/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_220 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40129 \U1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \U2/i1_2_lut_rep_99 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_221 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \U2/i5968_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \U2/i6047_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_222 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \U2/i5970_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \U2/i6045_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_223 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \U1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \U2/i1_2_lut_rep_102 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \U1/i2_3_lut_rep_81_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \U2/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_225 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \U2/i3089_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \U2/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_226 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \U2/i2_4_lut_adj_79 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \U2/i3101_2_lut_rep_104 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_227 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \U2/i1_2_lut_rep_107 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \U2/i1_2_lut_rep_68_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_228 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40020 \U2/i2_3_lut_4_lut_adj_53 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 \U2/i2_3_lut_rep_71 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_229 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 \U2/i25_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \U2/i2_3_lut_rep_105 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_230 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 \U1/i1_2_lut_rep_86_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \U2/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_231 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \U2/i2_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \U2/i1_2_lut_rep_106 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \U2/i2_4_lut_adj_62 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \U2/i1_2_lut_4_lut_adj_50 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5DD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40136 \U2/i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \U2/i1_2_lut_rep_80_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 \U2/i22_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \U2/i1886_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC00A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_235 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \U2/i2_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \U2/equal_84_i6_2_lut_rep_108 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 \U1/i1_4_lut_adj_18 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \U2/i1_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_237 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \U2/i1_3_lut_rep_113 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \U2/i1_2_lut_3_lut_3_lut_4_lut_adj_52 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_238 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \U2/i6142_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \U2/i1334_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF9F9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_239 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \U2/i5934_2_lut_rep_112 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \U2/i3_3_lut_rep_89_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40144 \U2/i4701_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \U2/i2_2_lut_rep_87_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5CF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_241 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \U2/i3_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \U2/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_242 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \U2/i3_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \U2/i1_2_lut_rep_114 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_243 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \U2/i2_3_lut_4_lut_adj_68 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \U2/i1956_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \U1/i1_2_lut_rep_66_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \U2/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_245 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 \U2/i1_4_lut_adj_82 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \U2/i1955_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_246 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \U2/i2_4_lut_adj_65 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \U2/i1_2_lut_rep_88_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut4 \U2/i20_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \U2/i6137_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \U2/i4_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \U2/i2_3_lut_4_lut_adj_56 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut4 \U2/i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \U2/i6135_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_250 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \U2/i12_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \U2/i26_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_251 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \U2/i4_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \U2/i24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_252 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \U1/i1_2_lut_3_lut_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \U2/i3055_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_253 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40014 \U1/Keyout1_0__bdd_4_lut_6527 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \U2/i3_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 \U2/i3_4_lut_adj_84 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \U2/i1_4_lut_adj_83 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5450) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 \U2/i3352_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 \U2/i3444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_256 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \U2/i3_4_lut_adj_95 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \U2/i5925_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_257 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40049 \U5/i5962_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \U5/i6043_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U4/digit_reg_i0_i5 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U4/digit_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \U1/i6041_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \U1/i6053_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_259 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40145 \U1/i5_4_lut_rep_74 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \U1/i1914_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/R_cache_i0_i11 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U1/R_cache_i0_i10 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA2A2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \U1/i6036_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \U1/i6051_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_261 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \U1/i5982_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \U1/i6049_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_262 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 \U1/i1287_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \U1/i6117_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_263 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40153 \U1/i1_2_lut_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \U1/i1_2_lut_rep_103 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_264 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \U1/i3107_2_lut_rep_128 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \U1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \U1/i1_2_lut_rep_59_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \U1/i4_4_lut_adj_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \U1/i1_2_lut_rep_60_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \U1/i1_4_lut_adj_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBAEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_267 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \U1/i1_2_lut_rep_129 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \U1/i3_4_lut_adj_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_268 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40018 \U1/i1_2_lut_rep_94_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \U1/n160_bdd_2_lut_6299_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \U1/key_get_temp__i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U1/key_get_temp__i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_269 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \U1/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \U1/i2_4_lut_adj_9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_270 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \U1/i3047_2_lut_rep_122 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \U1/i1_4_lut_adj_10 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \U1/i2_3_lut_4_lut_adj_29 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \U1/i2_3_lut_rep_54_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_272 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \U1/i1_2_lut_3_lut_adj_23 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \U1/i60_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_273 ( input B1, A1, D0, C0, B0, A0, M1, M0, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, LSR_dly;

  lut40049 \U1/i3115_2_lut_rep_126 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \U1/n6555_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \U1/key_get_temp__i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \U1/key_get_temp__i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_274 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \U1/i3_4_lut_adj_31 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \U1/i1_2_lut_adj_16 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40025 \U1/i2_4_lut_adj_36 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \U1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U1/R_cache_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/R_cache_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_276 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \U1/i1_2_lut_rep_52_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \U1/i1_2_lut_rep_93_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_277 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40025 \U1/i3_4_lut_adj_32 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \U1/i1_2_lut_3_lut_adj_20 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/R_cache_i0_i5 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U1/R_cache_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_278 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \U1/i1_2_lut_rep_57_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \U1/i1_2_lut_rep_125 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_279 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \U1/i2_3_lut_4_lut_adj_43 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \U1/i3091_2_lut_rep_127 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_280 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40157 \U1/i1_4_lut_adj_39 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \U1/i1_2_lut_3_lut_adj_28 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/R_cache_i0_i9 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U1/R_cache_i0_i8 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_281 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \U1/i2_3_lut_adj_46 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \U1/i3_4_lut_adj_30 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \U1/i1_2_lut_rep_67_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \U2/i1_2_lut_rep_85_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U4_SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40121 \U4/i1916_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \U4/i6144_3_lut_rep_62_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \U4/digit_reg_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U4/digit_reg_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \U1/i1362_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \U1/i2_4_lut_adj_15 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40129 \U1/i1317_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \U1/i1378_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \U1/R_cache_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/R_cache_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_286 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 i24_4_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 i1_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1616) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5454) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_287 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40162 i13_3_lut_adj_99( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 i13_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0003 \U4/number_reg_i0_i5 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U4/number_reg_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1C1C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut4 \U2/i5927_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \U2/i3290_2_lut_rep_83_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 \U2/i3_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \U2/i1_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_290 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \U2/i2_3_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \U2/i5050_4_lut_3_lut_rep_121 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_291 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \U1/i1_2_lut_3_lut_4_lut_adj_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \U1/i1_2_lut_rep_91_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40128 \U2/i6150_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \U2/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_293 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \U2/i2_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \U2/i1_2_lut_rep_111 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_294 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \U2/i1_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \U2/i6158_2_lut_rep_117 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_295 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 \U2/i1_2_lut_adj_70 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 \U2/i2_4_lut_adj_59 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2220) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U2_SLICE_296 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \U2/i1_2_lut_4_lut_3_lut_adj_86 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \U2/i2_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_297 ( input D1, C1, B1, A1, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40063 \U1/i1_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \U1/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/R_cache_i0_i13 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U1/R_cache_i0_i12 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_298 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40013 \U1/i67_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \U1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_299 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \U1/i1_2_lut_adj_41 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \U1/i58_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6868) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module U1_SLICE_300 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40025 \U1/i1_2_lut_3_lut_4_lut_adj_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \U1/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \U1/R_cache_i0_i15 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U1/R_cache_i0_i14 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U2_SLICE_301 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \U2/i5_3_lut_rep_56_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \U2/i1_2_lut_rep_115 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U4_SLICE_302 ( input B1, A1, B0, A0, M1, M0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40049 \U4/i5003_2_lut_rep_120 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \U4/i2_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0001 \U4/data_reg__i9 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0001 \U4/data_reg__i8 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module U1_SLICE_303 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \U1/i1_2_lut_3_lut_adj_25 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \U1/i68_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_304 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \U1/i1_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \U1/i3_4_lut_adj_11 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_305 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \U1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \U1/i3_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut4 \U2/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 \U2/i4_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U2_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \U2/i3_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \U2/i3_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_308 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 \U1/i1_2_lut_rep_96 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \U2/i2_3_lut_adj_55 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module U1_SLICE_309 ( input C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40018 \U1/i1_2_lut_rep_95_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \U1/i1_2_lut_3_lut_adj_27 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \U1/R_cache_i0_i7 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \U1/R_cache_i0_i6 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module rclk_out1 ( input PADDO, output rclk_out1 );
  wire   GNDI;

  xo2iobuf rclk_out1_pad( .I(PADDO), .T(GNDI), .PAD(rclk_out1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => rclk_out1) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module row1_0_ ( input PADDO, output row10 );
  wire   GNDI;

  xo2iobuf row1_pad_0( .I(PADDO), .T(GNDI), .PAD(row10));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row10) = (0:0:0,0:0:0);
  endspecify

endmodule

module row1_1_ ( input PADDO, output row11 );
  wire   GNDI;

  xo2iobuf row1_pad_1( .I(PADDO), .T(GNDI), .PAD(row11));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row11) = (0:0:0,0:0:0);
  endspecify

endmodule

module row1_2_ ( input PADDO, output row12 );
  wire   GNDI;

  xo2iobuf row1_pad_2( .I(PADDO), .T(GNDI), .PAD(row12));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row12) = (0:0:0,0:0:0);
  endspecify

endmodule

module row1_3_ ( input PADDO, output row13 );
  wire   GNDI;

  xo2iobuf row1_pad_3( .I(PADDO), .T(GNDI), .PAD(row13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row13) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_0_ ( input PADDO, output led0 );
  wire   GNDI;

  xo2iobuf led_pad_0( .I(PADDO), .T(GNDI), .PAD(led0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led0) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_1_ ( input PADDO, output led1 );
  wire   GNDI;

  xo2iobuf led_pad_1( .I(PADDO), .T(GNDI), .PAD(led1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led1) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_2_ ( input PADDO, output led2 );
  wire   GNDI;

  xo2iobuf led_pad_2( .I(PADDO), .T(GNDI), .PAD(led2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led2) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_3_ ( input PADDO, output led3 );
  wire   GNDI;

  xo2iobuf led_pad_3( .I(PADDO), .T(GNDI), .PAD(led3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led3) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_4_ ( input PADDO, output led4 );
  wire   GNDI;

  xo2iobuf led_pad_4( .I(PADDO), .T(GNDI), .PAD(led4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led4) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_5_ ( input PADDO, output led5 );
  wire   GNDI;

  xo2iobuf led_pad_5( .I(PADDO), .T(GNDI), .PAD(led5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led5) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_6_ ( input PADDO, output led6 );
  wire   GNDI;

  xo2iobuf led_pad_6( .I(PADDO), .T(GNDI), .PAD(led6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led6) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_7_ ( input PADDO, output led7 );
  wire   GNDI;

  xo2iobuf led_pad_7( .I(PADDO), .T(GNDI), .PAD(led7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led7) = (0:0:0,0:0:0);
  endspecify

endmodule

module sclk_out1 ( input PADDO, output sclk_out1 );
  wire   GNDI;

  xo2iobuf sclk_out1_pad( .I(PADDO), .T(GNDI), .PAD(sclk_out1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => sclk_out1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ser_out1 ( input PADDO, output ser_out1 );
  wire   GNDI;

  xo2iobuf ser_out1_pad( .I(PADDO), .T(GNDI), .PAD(ser_out1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => ser_out1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Clock_top ( output PADDI, input Clock_top );

  xo2iobuf0166 Clock_top_pad( .Z(PADDI), .PAD(Clock_top));

  specify
    (Clock_top => PADDI) = (0:0:0,0:0:0);
    $width (posedge Clock_top, 0:0:0);
    $width (negedge Clock_top, 0:0:0);
  endspecify

endmodule

module xo2iobuf0166 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module Rst1 ( output PADDI, input Rst1 );

  xo2iobuf0166 Rst1_pad( .Z(PADDI), .PAD(Rst1));

  specify
    (Rst1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge Rst1, 0:0:0);
    $width (negedge Rst1, 0:0:0);
  endspecify

endmodule

module Mod1 ( output PADDI, input Mod1 );

  xo2iobuf0166 Mod1_pad( .Z(PADDI), .PAD(Mod1));

  specify
    (Mod1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge Mod1, 0:0:0);
    $width (negedge Mod1, 0:0:0);
  endspecify

endmodule

module column1_3_ ( output PADDI, input column13 );

  xo2iobuf0166 column1_pad_3( .Z(PADDI), .PAD(column13));

  specify
    (column13 => PADDI) = (0:0:0,0:0:0);
    $width (posedge column13, 0:0:0);
    $width (negedge column13, 0:0:0);
  endspecify

endmodule

module column1_2_ ( output PADDI, input column12 );

  xo2iobuf0166 column1_pad_2( .Z(PADDI), .PAD(column12));

  specify
    (column12 => PADDI) = (0:0:0,0:0:0);
    $width (posedge column12, 0:0:0);
    $width (negedge column12, 0:0:0);
  endspecify

endmodule

module column1_1_ ( output PADDI, input column11 );

  xo2iobuf0166 column1_pad_1( .Z(PADDI), .PAD(column11));

  specify
    (column11 => PADDI) = (0:0:0,0:0:0);
    $width (posedge column11, 0:0:0);
    $width (negedge column11, 0:0:0);
  endspecify

endmodule

module column1_0_ ( output PADDI, input column10 );

  xo2iobuf0166 column1_pad_0( .Z(PADDI), .PAD(column10));

  specify
    (column10 => PADDI) = (0:0:0,0:0:0);
    $width (posedge column10, 0:0:0);
    $width (negedge column10, 0:0:0);
  endspecify

endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule
