Classic Timing Analyzer report for LAB6
Mon May 06 11:09:36 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.541 ns                                       ; D2      ; SS[1]     ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.101 ns                                       ; Cntr[1] ; CarNum[1] ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.826 ns                                      ; D1      ; SS[2]     ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[2]   ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.968 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; SS[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.948 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; SS[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; SS[2]   ; Clk        ; Clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.827 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.675 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.486 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; SS[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.377 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[3] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[0]   ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.321 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[1] ; Cntr[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[2] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.277 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[2] ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; SS[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.211 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; SS[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[1] ; Cntr[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.070 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; SS[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.066 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[2]   ; SS[0]   ; Clk        ; Clk      ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[1] ; Cntr[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.063 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SS[1]   ; SS[2]   ; Clk        ; Clk      ; None                        ; None                      ; 0.913 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; Cntr[0] ; Cntr[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.884 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 6.541 ns   ; D2   ; SS[1] ; Clk      ;
; N/A   ; None         ; 6.337 ns   ; D2   ; SS[0] ; Clk      ;
; N/A   ; None         ; 6.336 ns   ; D1   ; SS[1] ; Clk      ;
; N/A   ; None         ; 6.205 ns   ; D1   ; SS[0] ; Clk      ;
; N/A   ; None         ; 5.995 ns   ; D2   ; SS[2] ; Clk      ;
; N/A   ; None         ; 5.878 ns   ; D1   ; SS[2] ; Clk      ;
+-------+--------------+------------+------+-------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+---------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To        ; From Clock ;
+-------+--------------+------------+---------+-----------+------------+
; N/A   ; None         ; 8.101 ns   ; Cntr[1] ; CarNum[1] ; Clk        ;
; N/A   ; None         ; 8.085 ns   ; Cntr[2] ; CarNum[2] ; Clk        ;
; N/A   ; None         ; 7.656 ns   ; Cntr[0] ; CarNum[0] ; Clk        ;
; N/A   ; None         ; 7.452 ns   ; Cntr[3] ; CarNum[3] ; Clk        ;
+-------+--------------+------------+---------+-----------+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -5.826 ns ; D1   ; SS[2] ; Clk      ;
; N/A           ; None        ; -5.943 ns ; D2   ; SS[2] ; Clk      ;
; N/A           ; None        ; -6.153 ns ; D1   ; SS[0] ; Clk      ;
; N/A           ; None        ; -6.284 ns ; D1   ; SS[1] ; Clk      ;
; N/A           ; None        ; -6.285 ns ; D2   ; SS[0] ; Clk      ;
; N/A           ; None        ; -6.489 ns ; D2   ; SS[1] ; Clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon May 06 11:09:36 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB6 -c LAB6 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 275.03 MHz between source register "SS[0]" and destination register "Cntr[2]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.969 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y8_N9; Fanout = 5; REG Node = 'SS[0]'
            Info: 2: + IC(0.585 ns) + CELL(0.590 ns) = 1.175 ns; Loc. = LC_X15_Y8_N5; Fanout = 3; COMB Node = 'Cntr[1]~1'
            Info: 3: + IC(0.485 ns) + CELL(0.309 ns) = 1.969 ns; Loc. = LC_X15_Y8_N1; Fanout = 3; REG Node = 'Cntr[2]'
            Info: Total cell delay = 0.899 ns ( 45.66 % )
            Info: Total interconnect delay = 1.070 ns ( 54.34 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.782 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
                Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N1; Fanout = 3; REG Node = 'Cntr[2]'
                Info: Total cell delay = 2.180 ns ( 78.36 % )
                Info: Total interconnect delay = 0.602 ns ( 21.64 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.782 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
                Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N9; Fanout = 5; REG Node = 'SS[0]'
                Info: Total cell delay = 2.180 ns ( 78.36 % )
                Info: Total interconnect delay = 0.602 ns ( 21.64 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "SS[1]" (data pin = "D2", clock pin = "Clk") is 6.541 ns
    Info: + Longest pin to register delay is 9.286 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 3; PIN Node = 'D2'
        Info: 2: + IC(6.528 ns) + CELL(0.292 ns) = 8.289 ns; Loc. = LC_X16_Y8_N9; Fanout = 1; COMB Node = 'Mux1~0'
        Info: 3: + IC(0.688 ns) + CELL(0.309 ns) = 9.286 ns; Loc. = LC_X15_Y8_N0; Fanout = 5; REG Node = 'SS[1]'
        Info: Total cell delay = 2.070 ns ( 22.29 % )
        Info: Total interconnect delay = 7.216 ns ( 77.71 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N0; Fanout = 5; REG Node = 'SS[1]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
Info: tco from clock "Clk" to destination pin "CarNum[1]" through register "Cntr[1]" is 8.101 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N2; Fanout = 4; REG Node = 'Cntr[1]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.095 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y8_N2; Fanout = 4; REG Node = 'Cntr[1]'
        Info: 2: + IC(2.971 ns) + CELL(2.124 ns) = 5.095 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'CarNum[1]'
        Info: Total cell delay = 2.124 ns ( 41.69 % )
        Info: Total interconnect delay = 2.971 ns ( 58.31 % )
Info: th for register "SS[2]" (data pin = "D1", clock pin = "Clk") is -5.826 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 7; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N4; Fanout = 5; REG Node = 'SS[2]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 8.623 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 3; PIN Node = 'D1'
        Info: 2: + IC(6.547 ns) + CELL(0.607 ns) = 8.623 ns; Loc. = LC_X15_Y8_N4; Fanout = 5; REG Node = 'SS[2]'
        Info: Total cell delay = 2.076 ns ( 24.08 % )
        Info: Total interconnect delay = 6.547 ns ( 75.92 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Mon May 06 11:09:36 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


