
           Lattice Mapping Report File for Design Module 'signo00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     signo00_signo0.ngd -o signo00_signo0_map.ncd -pr signo00_signo0.prf -mp
     signo00_signo0.mrp -lpf C:/Users/FAROL/Documents/ArquitecturaDeComputadoras
     3CM1/signo00/signo0/signo00_signo0_synplify.lpf -lpf C:/Users/FAROL/Documen
     ts/ArquitecturaDeComputadoras3CM1/signo00/signo00.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  11/20/19  16:27:41

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         0 out of  3432 (0%)
      SLICEs as Logic/ROM:      0 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          0 out of  6864 (0%)
      Number used as logic LUTs:          0
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 48 + 4(JTAG) out of 115 (45%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0

                                    Page 1




Design:  signo00                                       Date:  11/20/19  16:27:41

Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
     Net entrada_c[15]: 17 loads
     Net entrada_c[0]: 1 loads
     Net entrada_c[10]: 1 loads
     Net entrada_c[11]: 1 loads
     Net entrada_c[12]: 1 loads
     Net entrada_c[13]: 1 loads
     Net entrada_c[14]: 1 loads
     Net entrada_c[7]: 1 loads
     Net entrada_c[8]: 1 loads
     Net entrada_c[9]: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| salida[0]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[31]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[30]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[29]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[28]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[27]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[26]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[25]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[24]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[23]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[22]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[21]          | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  signo00                                       Date:  11/20/19  16:27:41

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| salida[20]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[19]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[18]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[17]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[16]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[15]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[14]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[13]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[12]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[11]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[10]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[9]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[8]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[7]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[6]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[5]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[4]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[3]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[2]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| salida[1]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[15]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[14]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[13]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[12]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[11]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[10]         | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[9]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[8]          | INPUT     | LVCMOS25  |            |

                                    Page 3




Design:  signo00                                       Date:  11/20/19  16:27:41

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| entrada[7]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[6]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[5]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| entrada[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        
























                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
