{"auto_keywords": [{"score": 0.04858132305104682, "phrase": "disturbance_inputs"}, {"score": 0.04641494111758786, "phrase": "control_scheme"}, {"score": 0.03893330274663628, "phrase": "corrective_controller"}, {"score": 0.00481495049065317, "phrase": "feedback_control"}, {"score": 0.004739056045644449, "phrase": "asynchronous_sequential_machines"}, {"score": 0.004173244935967375, "phrase": "unobservable_and_uncontrollable_disturbance_input"}, {"score": 0.004042635935882651, "phrase": "asynchronous_machines"}, {"score": 0.003947358102140903, "phrase": "unauthorized_state_transitions"}, {"score": 0.0037935066882208235, "phrase": "existence_condition"}, {"score": 0.0034208822062692127, "phrase": "desirable_behavior"}, {"score": 0.0033402088717816446, "phrase": "controlled_machine"}, {"score": 0.0031342307827666675, "phrase": "machine's_state"}, {"score": 0.002988101395789399, "phrase": "control_procedure"}, {"score": 0.0028037753646260937, "phrase": "state_observation"}, {"score": 0.0027594936602962075, "phrase": "fault_detection_modules"}, {"score": 0.00267301171407926, "phrase": "case_study"}, {"score": 0.002548331088496964, "phrase": "asynchronous_clock_divider"}, {"score": 0.0024101837218440834, "phrase": "experimental_verification"}, {"score": 0.002372177621422362, "phrase": "fpga"}, {"score": 0.002208035721125305, "phrase": "proposed_controller"}, {"score": 0.0021049977753042253, "phrase": "elsevier_inc."}], "paper_keywords": ["Asynchronous sequential machine", " Corrective control", " Fault-tolerance", " Input/output control", " Disturbance input"], "paper_abstract": "This paper presents a control scheme for input/output asynchronous sequential machines with disturbance inputs. An unobservable and uncontrollable disturbance input can infiltrate into asynchronous machines and provoke unauthorized state transitions. We present the existence condition for a corrective controller that automatically counteracts the effects of disturbance inputs and restores desirable behavior to the controlled machine. Unlike input/state asynchronous machines, access to the machine's state is not available in the control procedure of input/output machines, so the control scheme requires state observation and fault detection modules. As a case study, the architecture of an asynchronous clock divider with the corrective controller is implemented and experimental verification on FPGA is provided for showing the applicability of the proposed controller. (C) 2013 Elsevier Inc. All rights reserved.", "paper_title": "Output feedback control of asynchronous sequential machines with disturbance inputs", "paper_id": "WOS:000329597200007"}