$date
  Sat Jul 11 16:42:03 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module reg_tb $end
$var reg 32 ! d[31:0] $end
$var reg 32 " q[31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % ce $end
$var reg 1 & simulating $end
$scope module uut $end
$var reg 32 ' d[31:0] $end
$var reg 32 ( q[31:0] $end
$var reg 1 ) clk $end
$var reg 1 * ce $end
$var reg 1 + rst $end
$var reg 32 , qi[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000010101011 !
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "
0#
0$
1%
1&
b00000000000000000000000010101011 '
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU (
0)
1*
0+
b00000000000000000000000000000000 ,
#1000000
b00000000000000000000000000000000 "
b00000000000000000000000000000000 (
#5000000
1#
1)
b00000000000000000000000010101011 ,
#6000000
b00000000000000000000000010101011 "
b00000000000000000000000010101011 (
#10000000
0#
0)
#14000000
#14850000
b00000000000000001111111111111111 !
b00000000000000001111111111111111 '
#15000000
1#
1)
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ,
#16000000
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX "
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX (
#20000000
0#
0)
#25000000
1#
1)
b00000000000000001111111111111111 ,
#26000000
b00000000000000001111111111111111 "
b00000000000000001111111111111111 (
#30000000
0#
0&
0)
#35000000
1#
1)
#40000000
