<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: L1 Cache Management API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">L1 Cache Management API<div class="ingroups"><a class="el" href="group__RTEMSBSPs.html">Board Support Packages</a> &raquo; <a class="el" href="group__RTEMSBSPsARM.html">ARM</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycV.html">Intel Cyclone V</a> &raquo; <a class="el" href="group__RTEMSBSPsARMCycVContrib.html">Contributed Code</a> &raquo; <a class="el" href="group__CACHE__MGR.html">Cache Management API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf7e077788e68609d50abf4876fab8a45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#gaf7e077788e68609d50abf4876fab8a45">alt_cache_l1_enable_all</a> (void)</td></tr>
<tr class="separator:gaf7e077788e68609d50abf4876fab8a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fb57c30d7d0db631d968f235da2683"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga11fb57c30d7d0db631d968f235da2683">alt_cache_l1_disable_all</a> (void)</td></tr>
<tr class="separator:ga11fb57c30d7d0db631d968f235da2683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b3e61800effdf4f2c116a91b552cfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga42b3e61800effdf4f2c116a91b552cfc">alt_cache_l1_instruction_enable</a> (void)</td></tr>
<tr class="separator:ga42b3e61800effdf4f2c116a91b552cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e68dac4309b352d857e6013f53c405e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga6e68dac4309b352d857e6013f53c405e">alt_cache_l1_instruction_disable</a> (void)</td></tr>
<tr class="separator:ga6e68dac4309b352d857e6013f53c405e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29dc9df650120525447542d61753bf48"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga29dc9df650120525447542d61753bf48">alt_cache_l1_instruction_is_enabled</a> (void)</td></tr>
<tr class="separator:ga29dc9df650120525447542d61753bf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c91159bfa1efb23f5f8b1c1a633050"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#gac7c91159bfa1efb23f5f8b1c1a633050">alt_cache_l1_instruction_invalidate</a> (void)</td></tr>
<tr class="separator:gac7c91159bfa1efb23f5f8b1c1a633050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf879a94e789a076a0ba1f8b53ba24c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga7cf879a94e789a076a0ba1f8b53ba24c">alt_cache_l1_data_enable</a> (void)</td></tr>
<tr class="separator:ga7cf879a94e789a076a0ba1f8b53ba24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64fca494fa175a89b253ab031d4bb87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#gae64fca494fa175a89b253ab031d4bb87">alt_cache_l1_data_disable</a> (void)</td></tr>
<tr class="separator:gae64fca494fa175a89b253ab031d4bb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8079ba3d6940005661269af5a04113"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga1b8079ba3d6940005661269af5a04113">alt_cache_l1_data_is_enabled</a> (void)</td></tr>
<tr class="separator:ga1b8079ba3d6940005661269af5a04113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb15e1f4ec7c3a3d90e377093e6e343"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga5cb15e1f4ec7c3a3d90e377093e6e343">alt_cache_l1_data_invalidate</a> (void *vaddress, size_t length)</td></tr>
<tr class="separator:ga5cb15e1f4ec7c3a3d90e377093e6e343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6392aea5f21e92ba6cee7ddc442e778e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga6392aea5f21e92ba6cee7ddc442e778e">alt_cache_l1_data_invalidate_all</a> (void)</td></tr>
<tr class="separator:ga6392aea5f21e92ba6cee7ddc442e778e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaada93137c48ec5389a2440f051db1614"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#gaada93137c48ec5389a2440f051db1614">alt_cache_l1_data_clean</a> (void *vaddress, size_t length)</td></tr>
<tr class="separator:gaada93137c48ec5389a2440f051db1614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7933a103d85385e4e78f8d280ceefc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga6d7933a103d85385e4e78f8d280ceefc">alt_cache_l1_data_clean_all</a> (void)</td></tr>
<tr class="separator:ga6d7933a103d85385e4e78f8d280ceefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17913c31c50609b13379653e920152f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#gae17913c31c50609b13379653e920152f">alt_cache_l1_data_purge</a> (void *vaddress, size_t length)</td></tr>
<tr class="separator:gae17913c31c50609b13379653e920152f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc52db59c88f6ce2d8d85c8ed6b959cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#gabc52db59c88f6ce2d8d85c8ed6b959cc">alt_cache_l1_data_purge_all</a> (void)</td></tr>
<tr class="separator:gabc52db59c88f6ce2d8d85c8ed6b959cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e8125772688d09fefba728efc544e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga53e8125772688d09fefba728efc544e2">alt_cache_l1_parity_enable</a> (void)</td></tr>
<tr class="separator:ga53e8125772688d09fefba728efc544e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ccd83744fcb82e586c02f0d959a35a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga5ccd83744fcb82e586c02f0d959a35a5">alt_cache_l1_parity_disable</a> (void)</td></tr>
<tr class="separator:ga5ccd83744fcb82e586c02f0d959a35a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40b8b1929d205fcaf4b213db7c80454"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#gac40b8b1929d205fcaf4b213db7c80454">alt_cache_l1_parity_is_enabled</a> (void)</td></tr>
<tr class="separator:gac40b8b1929d205fcaf4b213db7c80454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc796e78302b0717838a92a0a922678"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga4fc796e78302b0717838a92a0a922678">alt_cache_l1_branch_enable</a> (void)</td></tr>
<tr class="separator:ga4fc796e78302b0717838a92a0a922678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1dad3fa0be0a3b73b6d1b1709c6c968"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#gaf1dad3fa0be0a3b73b6d1b1709c6c968">alt_cache_l1_branch_disable</a> (void)</td></tr>
<tr class="separator:gaf1dad3fa0be0a3b73b6d1b1709c6c968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga832720675bd1ff338b73479cf94b244c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga832720675bd1ff338b73479cf94b244c">alt_cache_l1_branch_is_enabled</a> (void)</td></tr>
<tr class="separator:ga832720675bd1ff338b73479cf94b244c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad63482f604077274c24e6210885dc83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#gaad63482f604077274c24e6210885dc83">alt_cache_l1_branch_invalidate</a> (void)</td></tr>
<tr class="separator:gaad63482f604077274c24e6210885dc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796ec973ccc04f01e496485fed4aa59b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga796ec973ccc04f01e496485fed4aa59b">alt_cache_l1_prefetch_enable</a> (void)</td></tr>
<tr class="separator:ga796ec973ccc04f01e496485fed4aa59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00810e67920610f7da017ff65a5c9c2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga00810e67920610f7da017ff65a5c9c2c">alt_cache_l1_prefetch_disable</a> (void)</td></tr>
<tr class="separator:ga00810e67920610f7da017ff65a5c9c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315c6618b5e9d4f6505ac9836db83d44"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CACHE__L1.html#ga315c6618b5e9d4f6505ac9836db83d44">alt_cache_l1_prefetch_is_enabled</a> (void)</td></tr>
<tr class="separator:ga315c6618b5e9d4f6505ac9836db83d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This API group provides functions to interact with various components of the L1 cache on the SoCFPGA. This includes the following cache components:</p><ul>
<li>Instruction Cache</li>
<li>Data Cache</li>
<li>Parity error detection</li>
<li>Dynamic branch prediction</li>
<li>Data prefetching</li>
</ul>
<p>The API within this group only affects the L1 cache on the current CPU. To interact the L1 cache on another CPU, the API must be called from that other CPU.</p>
<p>With respect to bring-up, the L1 and L2 cache controller setups are fully independent. The L2 can be setup at any time, before or after the L1 is setup. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaf1dad3fa0be0a3b73b6d1b1709c6c968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1dad3fa0be0a3b73b6d1b1709c6c968">&#9670;&nbsp;</a></span>alt_cache_l1_branch_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_branch_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the dynamic branch predictor features on the current CPU core.</p>
<p>This operation disables both the Branch Target Address Cache (BTAC) and the Global History Buffer (GHB).</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4fc796e78302b0717838a92a0a922678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fc796e78302b0717838a92a0a922678">&#9670;&nbsp;</a></span>alt_cache_l1_branch_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_branch_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the dynamic branch predictor features on the current CPU core.</p>
<p>This operation enables both the Branch Target Address Cache (BTAC) and the Global History Buffer (GHB). Affected caches are automatically invalidated before use.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaad63482f604077274c24e6210885dc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad63482f604077274c24e6210885dc83">&#9670;&nbsp;</a></span>alt_cache_l1_branch_invalidate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_branch_invalidate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Invalidates the dynamic branch predictor feature caches on the current CPU core.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga832720675bd1ff338b73479cf94b244c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga832720675bd1ff338b73479cf94b244c">&#9670;&nbsp;</a></span>alt_cache_l1_branch_is_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_cache_l1_branch_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns <b>true</b> when both the dynamic predictor features are enabled and <b>false</b> when they are disabled on the current CPU core.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The L1 branch predictor caches are all enabled. </td></tr>
    <tr><td class="paramname">false</td><td>Some or all L1 branch predictor caches are disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaada93137c48ec5389a2440f051db1614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaada93137c48ec5389a2440f051db1614">&#9670;&nbsp;</a></span>alt_cache_l1_data_clean()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_data_clean </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>vaddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cleans the specified contents of the L1 data cache on the current CPU core for the given memory segment.</p>
<p>The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the <b>ALT_CACHE_LINE_SIZE</b> macro.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vaddress</td><td>The virtual address of the memory segment to be cleaned.</td></tr>
    <tr><td class="paramname">length</td><td>The length of the memory segment to be cleaned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The memory segment is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6d7933a103d85385e4e78f8d280ceefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d7933a103d85385e4e78f8d280ceefc">&#9670;&nbsp;</a></span>alt_cache_l1_data_clean_all()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_data_clean_all </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cleans the entire L1 data cache for the current CPU core.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae64fca494fa175a89b253ab031d4bb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae64fca494fa175a89b253ab031d4bb87">&#9670;&nbsp;</a></span>alt_cache_l1_data_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_data_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the L1 data cache on the current CPU core.</p>
<p>If the cache is already disabled nothing is done. Otherwise the data cache is first cleaned before being disabled.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7cf879a94e789a076a0ba1f8b53ba24c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cf879a94e789a076a0ba1f8b53ba24c">&#9670;&nbsp;</a></span>alt_cache_l1_data_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_data_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the L1 data cache on the current CPU core.</p>
<p>If the cache is already enabled nothing is done. Otherwise the data cache is first invalidated before being enabled.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5cb15e1f4ec7c3a3d90e377093e6e343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cb15e1f4ec7c3a3d90e377093e6e343">&#9670;&nbsp;</a></span>alt_cache_l1_data_invalidate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_data_invalidate </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>vaddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Invalidates the specified contents of the L1 data cache on the current CPU core for the given memory segment.</p>
<p>The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the <b>ALT_CACHE_LINE_SIZE</b> macro.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vaddress</td><td>The virtual address of the memory segment to be invalidated.</td></tr>
    <tr><td class="paramname">length</td><td>The length of the memory segment to be invalidated.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The memory segment is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6392aea5f21e92ba6cee7ddc442e778e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6392aea5f21e92ba6cee7ddc442e778e">&#9670;&nbsp;</a></span>alt_cache_l1_data_invalidate_all()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_data_invalidate_all </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Invalidates the entire contents of the L1 data cache on the current CPU core.</p>
<p>Normally this is done automatically as part of <a class="el" href="group__CACHE__L1.html#ga7cf879a94e789a076a0ba1f8b53ba24c">alt_cache_l1_data_enable()</a>, but in certain circumstances it may be necessary to invalidate it manually. An example of this situation is when the address space is remapped and the processor accesses memory from the new memory area.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1b8079ba3d6940005661269af5a04113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b8079ba3d6940005661269af5a04113">&#9670;&nbsp;</a></span>alt_cache_l1_data_is_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_cache_l1_data_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns <b>true</b> when the L1 data cache is enabled and <b>false</b> when it is disabled on the current CPU core.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The L1 data cache is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>The L1 data cache is disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae17913c31c50609b13379653e920152f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae17913c31c50609b13379653e920152f">&#9670;&nbsp;</a></span>alt_cache_l1_data_purge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_data_purge </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>vaddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cleans and invalidates the specified contents of the L1 data cache on the current CPU core for the given memory segment.</p>
<p>The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the <b>ALT_CACHE_LINE_SIZE</b> macro.</p>
<p>Normally this is done automatically as part of <a class="el" href="group__CACHE__L1.html#gae64fca494fa175a89b253ab031d4bb87">alt_cache_l1_data_disable()</a>, but in certain circumstances it may be necessary to purged it manually. An example of this situation is when the address space is remapped and the processor accesses memory from the new memory area.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">vaddress</td><td>The virtual address of the memory segment to be purged.</td></tr>
    <tr><td class="paramname">length</td><td>The length of the memory segment to be purged.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The memory segment is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabc52db59c88f6ce2d8d85c8ed6b959cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc52db59c88f6ce2d8d85c8ed6b959cc">&#9670;&nbsp;</a></span>alt_cache_l1_data_purge_all()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_data_purge_all </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cleans and invalidates the entire L1 data cache for the current CPU core.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga11fb57c30d7d0db631d968f235da2683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11fb57c30d7d0db631d968f235da2683">&#9670;&nbsp;</a></span>alt_cache_l1_disable_all()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_disable_all </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables all L1 caches and features on the current CPU core. This includes the instruction cache, data cache, parity error detection, branch target address cache, global history buffer, and data prefetching. All necessary maintenance tasks will be taken care of.</p>
<p>This function should not be mixed with other L1 cache related functions which enable or disable caches individually.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf7e077788e68609d50abf4876fab8a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7e077788e68609d50abf4876fab8a45">&#9670;&nbsp;</a></span>alt_cache_l1_enable_all()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_enable_all </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables all L1 caches and features on the current CPU core. This includes the instruction cache, data cache, parity error detection, branch target address cache, global history buffer, and data prefetching. All necessary maintenance tasks will be taken care of.</p>
<p>This function should not be mixed with other L1 cache related functions which enable or disable caches individually.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6e68dac4309b352d857e6013f53c405e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e68dac4309b352d857e6013f53c405e">&#9670;&nbsp;</a></span>alt_cache_l1_instruction_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_instruction_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the L1 instruction cache on the current CPU core.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga42b3e61800effdf4f2c116a91b552cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42b3e61800effdf4f2c116a91b552cfc">&#9670;&nbsp;</a></span>alt_cache_l1_instruction_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_instruction_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the L1 instruction cache on the current CPU core. If the cache is already enabled, nothing is done. Otherwise the instruction cache is first invalidated before being enabled.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac7c91159bfa1efb23f5f8b1c1a633050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7c91159bfa1efb23f5f8b1c1a633050">&#9670;&nbsp;</a></span>alt_cache_l1_instruction_invalidate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_instruction_invalidate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Invalidates the contents of the L1 instruction cache on the current CPU core.</p>
<p>Normally this is done automatically as part of <a class="el" href="group__CACHE__L1.html#ga42b3e61800effdf4f2c116a91b552cfc">alt_cache_l1_instruction_enable()</a>, but in certain circumstances it may be necessary to invalidate it manually. An example of this situation is when the address space is remapped and the processor executes instructions from the new memory area.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga29dc9df650120525447542d61753bf48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29dc9df650120525447542d61753bf48">&#9670;&nbsp;</a></span>alt_cache_l1_instruction_is_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_cache_l1_instruction_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns <b>true</b> when the L1 instruction cache is enabled and <b>false</b> when it is disabled on the current CPU core.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The L1 instruction cache is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>The L1 instruction cache is disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5ccd83744fcb82e586c02f0d959a35a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ccd83744fcb82e586c02f0d959a35a5">&#9670;&nbsp;</a></span>alt_cache_l1_parity_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_parity_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables parity error detection in the L1 caches.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga53e8125772688d09fefba728efc544e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e8125772688d09fefba728efc544e2">&#9670;&nbsp;</a></span>alt_cache_l1_parity_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_parity_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the parity error detection feature in the L1 caches on the current CPU core.</p>
<p>Ideally parity should be enabled before any L1 caches are enabled. If the instruction, data, and / or dynamic branch predictor caches are already enabled, they will first be cleaned (if needed) and disabled before parity is enabled in hardware. Afterwards, the affected caches will be invalidated and enabled.</p>
<p>Parity and TLB interaction deserves special attention. The TLB is considered to be a L1 cache but is enabled when the MMU, which is grouped in another API, is enabled. Due to the system-wide influence of the MMU, it cannot be disabled and enabled with impunity as the other L1 caches, which are designed to operate as transparently as possible. Thus parity error detection must be enabled before the L1 TLB cache, and by extension the MMU, is enabled.</p>
<p>For a parity error to be reported, the appropriate CPU PARITYFAIL interrupt for the current CPU core must be enabled using the interrupt controller API. For CPU0, ALT_INT_INTERRUPT_CPU0_PARITYFAIL is asserted if any parity error is detected while the other PARITYFAIL interrupts are for parity errors in a specific memory. Refer to the interrupt controller API for more details about programming the interrupt controller.</p>
<p>In the event of a parity error is detected, the appropriate CPU parity interrupt will be raised. CPU parity interrupts are all edge triggered and are cleared by acknowledging them in the interrupt controller API.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac40b8b1929d205fcaf4b213db7c80454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40b8b1929d205fcaf4b213db7c80454">&#9670;&nbsp;</a></span>alt_cache_l1_parity_is_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_cache_l1_parity_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns <b>true</b> when parity error detection is enabled and <b>false</b> when it is disabled on the current CPU core.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Parity error detection for L1 caches is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>Parity error detection for L1 caches is disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga00810e67920610f7da017ff65a5c9c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00810e67920610f7da017ff65a5c9c2c">&#9670;&nbsp;</a></span>alt_cache_l1_prefetch_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_prefetch_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the L1 cache data prefetch feature on the current CPU core.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga796ec973ccc04f01e496485fed4aa59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga796ec973ccc04f01e496485fed4aa59b">&#9670;&nbsp;</a></span>alt_cache_l1_prefetch_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="hwlib_8h.html#abdb0d369f069723ca55d6c94bcaaaa12">ALT_STATUS_CODE</a> alt_cache_l1_prefetch_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the L1 cache data prefetch feature on the current CPU core.</p>
<p>This allows data to be prefetched into the data cache before it is to be used. For example in a loop the current iteration may want to preload the data which will be used in the next teration. This is done by using the PLD instructions.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga315c6618b5e9d4f6505ac9836db83d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315c6618b5e9d4f6505ac9836db83d44">&#9670;&nbsp;</a></span>alt_cache_l1_prefetch_is_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_cache_l1_prefetch_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns <b>true</b> if the L1 cache data prefetch feature is enabled and <b>false</b> if it is disabled on the current CPU core.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The L1 data cache prefetch feature is enabled. </td></tr>
    <tr><td class="paramname">false</td><td>The L1 data cache prefetch feature is disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
