// This program was cloned from: https://github.com/lnis-uofu/OpenFPGA
// License: MIT License

//-------------------------------------------
//	FPGA Synthesizable Verilog Netlist
//	Description: Preprocessing flags to enable/disable features in FPGA Verilog modules
//	Author: Xifan TANG
//	Organization: University of Utah
//-------------------------------------------
`define ENABLE_TIMING 1

