-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
-- Date        : Thu Jun  1 22:46:32 2017
-- Host        : DESKTOP-Q08U40I running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_design_vsi_control_0_0_sim_netlist.vhdl
-- Design      : top_design_vsi_control_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_AXILiteS_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    params_vRef : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ARESET : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    params_Kp : out STD_LOGIC_VECTOR ( 31 downto 0 );
    params_Ki2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    params_Kd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    params_y_max : out STD_LOGIC_VECTOR ( 31 downto 0 );
    params_y_min : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    rstIntN : out STD_LOGIC;
    ctrlByp : out STD_LOGIC;
    thrdHarmEna : out STD_LOGIC;
    outEna : out STD_LOGIC;
    \ap_CS_fsm_reg[42]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_362_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[54]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_4\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_5\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_6\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_7\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_8\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_9\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_10\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_11\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_12\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_13\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_14\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_15\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_16\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_17\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_18\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_19\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_20\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_21\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_22\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_23\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_24\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_25\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_26\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_27\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_28\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_29\ : in STD_LOGIC;
    \ap_CS_fsm_reg[54]_30\ : in STD_LOGIC;
    \reg_371_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_356_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_AXILiteS_s_axi is
  signal \^areset\ : STD_LOGIC;
  signal \^ctrlbyp\ : STD_LOGIC;
  signal \din0_buf1[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \int_ctrlByp[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ctrlByp[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_outEna[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_outEna[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_params_Kd[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[10]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[11]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[12]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[13]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[14]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[15]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[16]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[17]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[18]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[19]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[20]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[21]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[22]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[23]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[24]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[25]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[26]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[27]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[28]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[29]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[30]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[31]_i_2_n_0\ : STD_LOGIC;
  signal \int_params_Kd[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[6]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Kd[9]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[10]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[11]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[12]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[13]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[14]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[15]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[16]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[17]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[18]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[19]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[20]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[21]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[22]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[23]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[24]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[25]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[26]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[27]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[28]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[29]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[30]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[31]_i_2_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[6]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_Ki2[9]_i_1_n_0\ : STD_LOGIC;
  signal \int_params_vRef[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_rstIntN[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_rstIntN[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_thrdHarmEna[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_thrdHarmEna[0]_i_2_n_0\ : STD_LOGIC;
  signal \or\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or3_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or4_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^outena\ : STD_LOGIC;
  signal p_0_in11_out : STD_LOGIC;
  signal p_0_in13_out : STD_LOGIC;
  signal p_0_in15_out : STD_LOGIC;
  signal p_0_in17_out : STD_LOGIC;
  signal p_0_in19_out : STD_LOGIC;
  signal p_0_in9_out : STD_LOGIC;
  signal \^params_kd\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^params_ki2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^params_kp\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^params_vref\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^params_y_max\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^params_y_min\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdata_data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rdata_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \^rstintn\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^thrdharmena\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \int_ctrlByp[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_outEna[0]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_params_Kd[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_params_Kd[10]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_params_Kd[11]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_params_Kd[12]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_params_Kd[13]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_params_Kd[14]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_params_Kd[15]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_params_Kd[16]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_params_Kd[17]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_params_Kd[18]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_params_Kd[19]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_params_Kd[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_params_Kd[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_params_Kd[21]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_params_Kd[22]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_params_Kd[23]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_params_Kd[24]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_params_Kd[25]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_params_Kd[26]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_params_Kd[27]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_params_Kd[28]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_params_Kd[29]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_params_Kd[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_params_Kd[30]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_params_Kd[31]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_params_Kd[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_params_Kd[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_params_Kd[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_params_Kd[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_params_Kd[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_params_Kd[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_params_Kd[9]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_params_Ki2[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_params_Ki2[10]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_params_Ki2[11]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_params_Ki2[12]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_params_Ki2[13]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_params_Ki2[14]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_params_Ki2[15]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_params_Ki2[16]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_params_Ki2[17]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_params_Ki2[18]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_params_Ki2[19]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_params_Ki2[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_params_Ki2[20]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_params_Ki2[21]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_params_Ki2[22]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_params_Ki2[23]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_params_Ki2[24]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_params_Ki2[25]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_params_Ki2[26]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_params_Ki2[27]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_params_Ki2[28]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_params_Ki2[29]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_params_Ki2[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_params_Ki2[30]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_params_Ki2[31]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_params_Ki2[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_params_Ki2[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_params_Ki2[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_params_Ki2[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_params_Ki2[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_params_Ki2[8]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_params_Ki2[9]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_params_Kp[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_params_Kp[10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_params_Kp[11]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_params_Kp[12]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_params_Kp[13]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_params_Kp[14]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_params_Kp[15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_params_Kp[16]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_params_Kp[17]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_params_Kp[18]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_params_Kp[19]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_params_Kp[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_params_Kp[20]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_params_Kp[21]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_params_Kp[22]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_params_Kp[23]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_params_Kp[24]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_params_Kp[25]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_params_Kp[26]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_params_Kp[27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_params_Kp[28]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_params_Kp[29]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_params_Kp[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_params_Kp[30]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_params_Kp[31]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_params_Kp[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_params_Kp[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_params_Kp[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_params_Kp[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_params_Kp[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_params_Kp[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_params_Kp[9]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_params_vRef[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_params_vRef[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_params_vRef[11]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_params_vRef[12]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_params_vRef[13]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_params_vRef[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_params_vRef[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_params_vRef[16]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_params_vRef[17]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_params_vRef[18]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_params_vRef[19]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_params_vRef[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_params_vRef[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_params_vRef[21]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_params_vRef[22]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_params_vRef[23]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_params_vRef[24]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_params_vRef[25]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_params_vRef[26]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_params_vRef[27]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_params_vRef[28]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_params_vRef[29]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_params_vRef[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_params_vRef[30]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_params_vRef[31]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_params_vRef[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_params_vRef[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_params_vRef[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_params_vRef[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_params_vRef[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_params_vRef[8]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_params_vRef[9]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_params_y_max[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_params_y_max[10]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_params_y_max[11]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_params_y_max[12]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_params_y_max[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_params_y_max[14]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_params_y_max[15]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_params_y_max[16]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_params_y_max[17]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_params_y_max[18]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_params_y_max[19]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_params_y_max[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_params_y_max[20]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_params_y_max[21]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_params_y_max[22]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_params_y_max[23]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_params_y_max[24]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_params_y_max[25]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_params_y_max[26]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_params_y_max[27]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_params_y_max[28]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_params_y_max[29]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_params_y_max[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_params_y_max[30]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_params_y_max[31]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_params_y_max[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_params_y_max[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_params_y_max[5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_params_y_max[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_params_y_max[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_params_y_max[8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_params_y_max[9]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_params_y_min[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_params_y_min[10]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_params_y_min[11]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_params_y_min[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_params_y_min[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_params_y_min[14]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_params_y_min[15]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_params_y_min[16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_params_y_min[17]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_params_y_min[18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_params_y_min[19]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_params_y_min[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_params_y_min[20]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_params_y_min[21]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_params_y_min[22]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_params_y_min[23]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_params_y_min[24]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_params_y_min[25]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_params_y_min[26]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_params_y_min[27]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_params_y_min[28]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_params_y_min[29]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_params_y_min[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_params_y_min[30]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_params_y_min[31]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_params_y_min[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_params_y_min[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_params_y_min[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_params_y_min[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_params_y_min[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_params_y_min[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_params_y_min[9]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_rstIntN[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_thrdHarmEna[0]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata_data[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_ARREADY_INST_0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_AWREADY_INST_0 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_BVALID_INST_0 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_RVALID_INST_0 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair3";
begin
  ARESET <= \^areset\;
  ctrlByp <= \^ctrlbyp\;
  outEna <= \^outena\;
  params_Kd(31 downto 0) <= \^params_kd\(31 downto 0);
  params_Ki2(31 downto 0) <= \^params_ki2\(31 downto 0);
  params_Kp(31 downto 0) <= \^params_kp\(31 downto 0);
  params_vRef(31 downto 0) <= \^params_vref\(31 downto 0);
  params_y_max(31 downto 0) <= \^params_y_max\(31 downto 0);
  params_y_min(31 downto 0) <= \^params_y_min\(31 downto 0);
  rstIntN <= \^rstintn\;
  s_axi_AXILiteS_RDATA(31 downto 0) <= \^s_axi_axilites_rdata\(31 downto 0);
  thrdHarmEna <= \^thrdharmena\;
\ap_CS_fsm[66]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^areset\
    );
\din0_buf1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[0]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_30\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(0),
      O => D(0)
    );
\din0_buf1[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(0),
      I2 => \reg_356_reg[31]\(0),
      I3 => Q(1),
      I4 => \^params_vref\(0),
      O => \din0_buf1[0]_i_2__1_n_0\
    );
\din0_buf1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[10]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_20\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(10),
      O => D(10)
    );
\din0_buf1[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(10),
      I2 => \reg_356_reg[31]\(10),
      I3 => Q(1),
      I4 => \^params_vref\(10),
      O => \din0_buf1[10]_i_2__1_n_0\
    );
\din0_buf1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[11]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_19\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(11),
      O => D(11)
    );
\din0_buf1[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(11),
      I2 => \reg_356_reg[31]\(11),
      I3 => Q(1),
      I4 => \^params_vref\(11),
      O => \din0_buf1[11]_i_2__1_n_0\
    );
\din0_buf1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[12]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_18\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(12),
      O => D(12)
    );
\din0_buf1[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(12),
      I2 => \reg_356_reg[31]\(12),
      I3 => Q(1),
      I4 => \^params_vref\(12),
      O => \din0_buf1[12]_i_2__1_n_0\
    );
\din0_buf1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[13]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_17\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(13),
      O => D(13)
    );
\din0_buf1[13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(13),
      I2 => \reg_356_reg[31]\(13),
      I3 => Q(1),
      I4 => \^params_vref\(13),
      O => \din0_buf1[13]_i_2__1_n_0\
    );
\din0_buf1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[14]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_16\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(14),
      O => D(14)
    );
\din0_buf1[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(14),
      I2 => \reg_356_reg[31]\(14),
      I3 => Q(1),
      I4 => \^params_vref\(14),
      O => \din0_buf1[14]_i_2__1_n_0\
    );
\din0_buf1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[15]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_15\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(15),
      O => D(15)
    );
\din0_buf1[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(15),
      I2 => \reg_356_reg[31]\(15),
      I3 => Q(1),
      I4 => \^params_vref\(15),
      O => \din0_buf1[15]_i_2__1_n_0\
    );
\din0_buf1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[16]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_14\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(16),
      O => D(16)
    );
\din0_buf1[16]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(16),
      I2 => \reg_356_reg[31]\(16),
      I3 => Q(1),
      I4 => \^params_vref\(16),
      O => \din0_buf1[16]_i_2__1_n_0\
    );
\din0_buf1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[17]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_13\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(17),
      O => D(17)
    );
\din0_buf1[17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(17),
      I2 => \reg_356_reg[31]\(17),
      I3 => Q(1),
      I4 => \^params_vref\(17),
      O => \din0_buf1[17]_i_2__1_n_0\
    );
\din0_buf1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[18]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_12\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(18),
      O => D(18)
    );
\din0_buf1[18]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(18),
      I2 => \reg_356_reg[31]\(18),
      I3 => Q(1),
      I4 => \^params_vref\(18),
      O => \din0_buf1[18]_i_2__1_n_0\
    );
\din0_buf1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[19]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_11\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(19),
      O => D(19)
    );
\din0_buf1[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(19),
      I2 => \reg_356_reg[31]\(19),
      I3 => Q(1),
      I4 => \^params_vref\(19),
      O => \din0_buf1[19]_i_2__1_n_0\
    );
\din0_buf1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[1]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_29\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(1),
      O => D(1)
    );
\din0_buf1[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(1),
      I2 => \reg_356_reg[31]\(1),
      I3 => Q(1),
      I4 => \^params_vref\(1),
      O => \din0_buf1[1]_i_2__1_n_0\
    );
\din0_buf1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[20]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_10\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(20),
      O => D(20)
    );
\din0_buf1[20]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(20),
      I2 => \reg_356_reg[31]\(20),
      I3 => Q(1),
      I4 => \^params_vref\(20),
      O => \din0_buf1[20]_i_2__1_n_0\
    );
\din0_buf1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[21]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_9\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(21),
      O => D(21)
    );
\din0_buf1[21]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(21),
      I2 => \reg_356_reg[31]\(21),
      I3 => Q(1),
      I4 => \^params_vref\(21),
      O => \din0_buf1[21]_i_2__1_n_0\
    );
\din0_buf1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[22]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_8\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(22),
      O => D(22)
    );
\din0_buf1[22]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(22),
      I2 => \reg_356_reg[31]\(22),
      I3 => Q(1),
      I4 => \^params_vref\(22),
      O => \din0_buf1[22]_i_2__1_n_0\
    );
\din0_buf1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[23]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_7\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(23),
      O => D(23)
    );
\din0_buf1[23]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(23),
      I2 => \reg_356_reg[31]\(23),
      I3 => Q(1),
      I4 => \^params_vref\(23),
      O => \din0_buf1[23]_i_2__1_n_0\
    );
\din0_buf1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[24]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_6\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(24),
      O => D(24)
    );
\din0_buf1[24]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(24),
      I2 => \reg_356_reg[31]\(24),
      I3 => Q(1),
      I4 => \^params_vref\(24),
      O => \din0_buf1[24]_i_2__1_n_0\
    );
\din0_buf1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[25]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_5\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(25),
      O => D(25)
    );
\din0_buf1[25]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(25),
      I2 => \reg_356_reg[31]\(25),
      I3 => Q(1),
      I4 => \^params_vref\(25),
      O => \din0_buf1[25]_i_2__1_n_0\
    );
\din0_buf1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[26]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_4\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(26),
      O => D(26)
    );
\din0_buf1[26]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(26),
      I2 => \reg_356_reg[31]\(26),
      I3 => Q(1),
      I4 => \^params_vref\(26),
      O => \din0_buf1[26]_i_2__1_n_0\
    );
\din0_buf1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[27]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_3\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(27),
      O => D(27)
    );
\din0_buf1[27]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(27),
      I2 => \reg_356_reg[31]\(27),
      I3 => Q(1),
      I4 => \^params_vref\(27),
      O => \din0_buf1[27]_i_2__1_n_0\
    );
\din0_buf1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[28]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_2\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(28),
      O => D(28)
    );
\din0_buf1[28]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(28),
      I2 => \reg_356_reg[31]\(28),
      I3 => Q(1),
      I4 => \^params_vref\(28),
      O => \din0_buf1[28]_i_2__1_n_0\
    );
\din0_buf1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[29]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_1\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(29),
      O => D(29)
    );
\din0_buf1[29]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(29),
      I2 => \reg_356_reg[31]\(29),
      I3 => Q(1),
      I4 => \^params_vref\(29),
      O => \din0_buf1[29]_i_2__1_n_0\
    );
\din0_buf1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[2]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_28\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(2),
      O => D(2)
    );
\din0_buf1[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(2),
      I2 => \reg_356_reg[31]\(2),
      I3 => Q(1),
      I4 => \^params_vref\(2),
      O => \din0_buf1[2]_i_2__1_n_0\
    );
\din0_buf1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[30]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_0\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(30),
      O => D(30)
    );
\din0_buf1[30]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(30),
      I2 => \reg_356_reg[31]\(30),
      I3 => Q(1),
      I4 => \^params_vref\(30),
      O => \din0_buf1[30]_i_2__1_n_0\
    );
\din0_buf1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[31]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(31),
      O => D(31)
    );
\din0_buf1[31]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(31),
      I2 => \reg_356_reg[31]\(31),
      I3 => Q(1),
      I4 => \^params_vref\(31),
      O => \din0_buf1[31]_i_2__1_n_0\
    );
\din0_buf1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[3]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_27\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(3),
      O => D(3)
    );
\din0_buf1[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(3),
      I2 => \reg_356_reg[31]\(3),
      I3 => Q(1),
      I4 => \^params_vref\(3),
      O => \din0_buf1[3]_i_2__1_n_0\
    );
\din0_buf1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[4]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_26\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(4),
      O => D(4)
    );
\din0_buf1[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(4),
      I2 => \reg_356_reg[31]\(4),
      I3 => Q(1),
      I4 => \^params_vref\(4),
      O => \din0_buf1[4]_i_2__1_n_0\
    );
\din0_buf1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[5]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_25\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(5),
      O => D(5)
    );
\din0_buf1[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(5),
      I2 => \reg_356_reg[31]\(5),
      I3 => Q(1),
      I4 => \^params_vref\(5),
      O => \din0_buf1[5]_i_2__1_n_0\
    );
\din0_buf1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[6]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_24\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(6),
      O => D(6)
    );
\din0_buf1[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(6),
      I2 => \reg_356_reg[31]\(6),
      I3 => Q(1),
      I4 => \^params_vref\(6),
      O => \din0_buf1[6]_i_2__1_n_0\
    );
\din0_buf1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[7]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_23\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(7),
      O => D(7)
    );
\din0_buf1[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(7),
      I2 => \reg_356_reg[31]\(7),
      I3 => Q(1),
      I4 => \^params_vref\(7),
      O => \din0_buf1[7]_i_2__1_n_0\
    );
\din0_buf1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[8]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_22\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(8),
      O => D(8)
    );
\din0_buf1[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(8),
      I2 => \reg_356_reg[31]\(8),
      I3 => Q(1),
      I4 => \^params_vref\(8),
      O => \din0_buf1[8]_i_2__1_n_0\
    );
\din0_buf1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE2E2E2"
    )
        port map (
      I0 => \din0_buf1[9]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[42]\,
      I2 => \ap_CS_fsm_reg[54]_21\,
      I3 => Q(2),
      I4 => \reg_362_reg[31]\(9),
      O => D(9)
    );
\din0_buf1[9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_371_reg[31]\(9),
      I2 => \reg_356_reg[31]\(9),
      I3 => Q(1),
      I4 => \^params_vref\(9),
      O => \din0_buf1[9]_i_2__1_n_0\
    );
\int_ctrlByp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0080"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => s_axi_AXILiteS_WDATA(0),
      I2 => \int_ctrlByp[0]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \^ctrlbyp\,
      O => \int_ctrlByp[0]_i_1_n_0\
    );
\int_ctrlByp[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \int_params_vRef[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[6]\,
      O => \int_ctrlByp[0]_i_2_n_0\
    );
\int_ctrlByp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ctrlByp[0]_i_1_n_0\,
      Q => \^ctrlbyp\,
      R => '0'
    );
\int_outEna[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00008000"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => s_axi_AXILiteS_WDATA(0),
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \int_outEna[0]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \^outena\,
      O => \int_outEna[0]_i_1_n_0\
    );
\int_outEna[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_params_vRef[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_outEna[0]_i_2_n_0\
    );
\int_outEna_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_outEna[0]_i_1_n_0\,
      Q => \^outena\,
      R => '0'
    );
\int_params_Kd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(0),
      O => \int_params_Kd[0]_i_1_n_0\
    );
\int_params_Kd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(10),
      O => \int_params_Kd[10]_i_1_n_0\
    );
\int_params_Kd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(11),
      O => \int_params_Kd[11]_i_1_n_0\
    );
\int_params_Kd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(12),
      O => \int_params_Kd[12]_i_1_n_0\
    );
\int_params_Kd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(13),
      O => \int_params_Kd[13]_i_1_n_0\
    );
\int_params_Kd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(14),
      O => \int_params_Kd[14]_i_1_n_0\
    );
\int_params_Kd[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(15),
      O => \int_params_Kd[15]_i_1_n_0\
    );
\int_params_Kd[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(16),
      O => \int_params_Kd[16]_i_1_n_0\
    );
\int_params_Kd[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(17),
      O => \int_params_Kd[17]_i_1_n_0\
    );
\int_params_Kd[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(18),
      O => \int_params_Kd[18]_i_1_n_0\
    );
\int_params_Kd[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(19),
      O => \int_params_Kd[19]_i_1_n_0\
    );
\int_params_Kd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(1),
      O => \int_params_Kd[1]_i_1_n_0\
    );
\int_params_Kd[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(20),
      O => \int_params_Kd[20]_i_1_n_0\
    );
\int_params_Kd[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(21),
      O => \int_params_Kd[21]_i_1_n_0\
    );
\int_params_Kd[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(22),
      O => \int_params_Kd[22]_i_1_n_0\
    );
\int_params_Kd[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(23),
      O => \int_params_Kd[23]_i_1_n_0\
    );
\int_params_Kd[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(24),
      O => \int_params_Kd[24]_i_1_n_0\
    );
\int_params_Kd[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(25),
      O => \int_params_Kd[25]_i_1_n_0\
    );
\int_params_Kd[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(26),
      O => \int_params_Kd[26]_i_1_n_0\
    );
\int_params_Kd[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(27),
      O => \int_params_Kd[27]_i_1_n_0\
    );
\int_params_Kd[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(28),
      O => \int_params_Kd[28]_i_1_n_0\
    );
\int_params_Kd[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(29),
      O => \int_params_Kd[29]_i_1_n_0\
    );
\int_params_Kd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(2),
      O => \int_params_Kd[2]_i_1_n_0\
    );
\int_params_Kd[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(30),
      O => \int_params_Kd[30]_i_1_n_0\
    );
\int_params_Kd[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_params_vRef[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => p_0_in13_out
    );
\int_params_Kd[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(31),
      O => \int_params_Kd[31]_i_2_n_0\
    );
\int_params_Kd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(3),
      O => \int_params_Kd[3]_i_1_n_0\
    );
\int_params_Kd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(4),
      O => \int_params_Kd[4]_i_1_n_0\
    );
\int_params_Kd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(5),
      O => \int_params_Kd[5]_i_1_n_0\
    );
\int_params_Kd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(6),
      O => \int_params_Kd[6]_i_1_n_0\
    );
\int_params_Kd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(7),
      O => \int_params_Kd[7]_i_1_n_0\
    );
\int_params_Kd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(8),
      O => \int_params_Kd[8]_i_1_n_0\
    );
\int_params_Kd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kd\(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(9),
      O => \int_params_Kd[9]_i_1_n_0\
    );
\int_params_Kd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[0]_i_1_n_0\,
      Q => \^params_kd\(0),
      R => '0'
    );
\int_params_Kd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[10]_i_1_n_0\,
      Q => \^params_kd\(10),
      R => '0'
    );
\int_params_Kd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[11]_i_1_n_0\,
      Q => \^params_kd\(11),
      R => '0'
    );
\int_params_Kd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[12]_i_1_n_0\,
      Q => \^params_kd\(12),
      R => '0'
    );
\int_params_Kd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[13]_i_1_n_0\,
      Q => \^params_kd\(13),
      R => '0'
    );
\int_params_Kd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[14]_i_1_n_0\,
      Q => \^params_kd\(14),
      R => '0'
    );
\int_params_Kd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[15]_i_1_n_0\,
      Q => \^params_kd\(15),
      R => '0'
    );
\int_params_Kd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[16]_i_1_n_0\,
      Q => \^params_kd\(16),
      R => '0'
    );
\int_params_Kd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[17]_i_1_n_0\,
      Q => \^params_kd\(17),
      R => '0'
    );
\int_params_Kd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[18]_i_1_n_0\,
      Q => \^params_kd\(18),
      R => '0'
    );
\int_params_Kd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[19]_i_1_n_0\,
      Q => \^params_kd\(19),
      R => '0'
    );
\int_params_Kd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[1]_i_1_n_0\,
      Q => \^params_kd\(1),
      R => '0'
    );
\int_params_Kd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[20]_i_1_n_0\,
      Q => \^params_kd\(20),
      R => '0'
    );
\int_params_Kd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[21]_i_1_n_0\,
      Q => \^params_kd\(21),
      R => '0'
    );
\int_params_Kd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[22]_i_1_n_0\,
      Q => \^params_kd\(22),
      R => '0'
    );
\int_params_Kd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[23]_i_1_n_0\,
      Q => \^params_kd\(23),
      R => '0'
    );
\int_params_Kd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[24]_i_1_n_0\,
      Q => \^params_kd\(24),
      R => '0'
    );
\int_params_Kd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[25]_i_1_n_0\,
      Q => \^params_kd\(25),
      R => '0'
    );
\int_params_Kd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[26]_i_1_n_0\,
      Q => \^params_kd\(26),
      R => '0'
    );
\int_params_Kd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[27]_i_1_n_0\,
      Q => \^params_kd\(27),
      R => '0'
    );
\int_params_Kd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[28]_i_1_n_0\,
      Q => \^params_kd\(28),
      R => '0'
    );
\int_params_Kd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[29]_i_1_n_0\,
      Q => \^params_kd\(29),
      R => '0'
    );
\int_params_Kd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[2]_i_1_n_0\,
      Q => \^params_kd\(2),
      R => '0'
    );
\int_params_Kd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[30]_i_1_n_0\,
      Q => \^params_kd\(30),
      R => '0'
    );
\int_params_Kd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[31]_i_2_n_0\,
      Q => \^params_kd\(31),
      R => '0'
    );
\int_params_Kd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[3]_i_1_n_0\,
      Q => \^params_kd\(3),
      R => '0'
    );
\int_params_Kd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[4]_i_1_n_0\,
      Q => \^params_kd\(4),
      R => '0'
    );
\int_params_Kd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[5]_i_1_n_0\,
      Q => \^params_kd\(5),
      R => '0'
    );
\int_params_Kd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[6]_i_1_n_0\,
      Q => \^params_kd\(6),
      R => '0'
    );
\int_params_Kd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[7]_i_1_n_0\,
      Q => \^params_kd\(7),
      R => '0'
    );
\int_params_Kd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[8]_i_1_n_0\,
      Q => \^params_kd\(8),
      R => '0'
    );
\int_params_Kd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => \int_params_Kd[9]_i_1_n_0\,
      Q => \^params_kd\(9),
      R => '0'
    );
\int_params_Ki2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(0),
      O => \int_params_Ki2[0]_i_1_n_0\
    );
\int_params_Ki2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(10),
      O => \int_params_Ki2[10]_i_1_n_0\
    );
\int_params_Ki2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(11),
      O => \int_params_Ki2[11]_i_1_n_0\
    );
\int_params_Ki2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(12),
      O => \int_params_Ki2[12]_i_1_n_0\
    );
\int_params_Ki2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(13),
      O => \int_params_Ki2[13]_i_1_n_0\
    );
\int_params_Ki2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(14),
      O => \int_params_Ki2[14]_i_1_n_0\
    );
\int_params_Ki2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(15),
      O => \int_params_Ki2[15]_i_1_n_0\
    );
\int_params_Ki2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(16),
      O => \int_params_Ki2[16]_i_1_n_0\
    );
\int_params_Ki2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(17),
      O => \int_params_Ki2[17]_i_1_n_0\
    );
\int_params_Ki2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(18),
      O => \int_params_Ki2[18]_i_1_n_0\
    );
\int_params_Ki2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(19),
      O => \int_params_Ki2[19]_i_1_n_0\
    );
\int_params_Ki2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(1),
      O => \int_params_Ki2[1]_i_1_n_0\
    );
\int_params_Ki2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(20),
      O => \int_params_Ki2[20]_i_1_n_0\
    );
\int_params_Ki2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(21),
      O => \int_params_Ki2[21]_i_1_n_0\
    );
\int_params_Ki2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(22),
      O => \int_params_Ki2[22]_i_1_n_0\
    );
\int_params_Ki2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(23),
      O => \int_params_Ki2[23]_i_1_n_0\
    );
\int_params_Ki2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(24),
      O => \int_params_Ki2[24]_i_1_n_0\
    );
\int_params_Ki2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(25),
      O => \int_params_Ki2[25]_i_1_n_0\
    );
\int_params_Ki2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(26),
      O => \int_params_Ki2[26]_i_1_n_0\
    );
\int_params_Ki2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(27),
      O => \int_params_Ki2[27]_i_1_n_0\
    );
\int_params_Ki2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(28),
      O => \int_params_Ki2[28]_i_1_n_0\
    );
\int_params_Ki2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(29),
      O => \int_params_Ki2[29]_i_1_n_0\
    );
\int_params_Ki2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(2),
      O => \int_params_Ki2[2]_i_1_n_0\
    );
\int_params_Ki2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(30),
      O => \int_params_Ki2[30]_i_1_n_0\
    );
\int_params_Ki2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_params_vRef[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => p_0_in15_out
    );
\int_params_Ki2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(31),
      O => \int_params_Ki2[31]_i_2_n_0\
    );
\int_params_Ki2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(3),
      O => \int_params_Ki2[3]_i_1_n_0\
    );
\int_params_Ki2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(4),
      O => \int_params_Ki2[4]_i_1_n_0\
    );
\int_params_Ki2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(5),
      O => \int_params_Ki2[5]_i_1_n_0\
    );
\int_params_Ki2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(6),
      O => \int_params_Ki2[6]_i_1_n_0\
    );
\int_params_Ki2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(7),
      O => \int_params_Ki2[7]_i_1_n_0\
    );
\int_params_Ki2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(8),
      O => \int_params_Ki2[8]_i_1_n_0\
    );
\int_params_Ki2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_ki2\(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(9),
      O => \int_params_Ki2[9]_i_1_n_0\
    );
\int_params_Ki2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[0]_i_1_n_0\,
      Q => \^params_ki2\(0),
      R => '0'
    );
\int_params_Ki2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[10]_i_1_n_0\,
      Q => \^params_ki2\(10),
      R => '0'
    );
\int_params_Ki2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[11]_i_1_n_0\,
      Q => \^params_ki2\(11),
      R => '0'
    );
\int_params_Ki2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[12]_i_1_n_0\,
      Q => \^params_ki2\(12),
      R => '0'
    );
\int_params_Ki2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[13]_i_1_n_0\,
      Q => \^params_ki2\(13),
      R => '0'
    );
\int_params_Ki2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[14]_i_1_n_0\,
      Q => \^params_ki2\(14),
      R => '0'
    );
\int_params_Ki2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[15]_i_1_n_0\,
      Q => \^params_ki2\(15),
      R => '0'
    );
\int_params_Ki2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[16]_i_1_n_0\,
      Q => \^params_ki2\(16),
      R => '0'
    );
\int_params_Ki2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[17]_i_1_n_0\,
      Q => \^params_ki2\(17),
      R => '0'
    );
\int_params_Ki2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[18]_i_1_n_0\,
      Q => \^params_ki2\(18),
      R => '0'
    );
\int_params_Ki2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[19]_i_1_n_0\,
      Q => \^params_ki2\(19),
      R => '0'
    );
\int_params_Ki2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[1]_i_1_n_0\,
      Q => \^params_ki2\(1),
      R => '0'
    );
\int_params_Ki2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[20]_i_1_n_0\,
      Q => \^params_ki2\(20),
      R => '0'
    );
\int_params_Ki2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[21]_i_1_n_0\,
      Q => \^params_ki2\(21),
      R => '0'
    );
\int_params_Ki2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[22]_i_1_n_0\,
      Q => \^params_ki2\(22),
      R => '0'
    );
\int_params_Ki2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[23]_i_1_n_0\,
      Q => \^params_ki2\(23),
      R => '0'
    );
\int_params_Ki2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[24]_i_1_n_0\,
      Q => \^params_ki2\(24),
      R => '0'
    );
\int_params_Ki2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[25]_i_1_n_0\,
      Q => \^params_ki2\(25),
      R => '0'
    );
\int_params_Ki2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[26]_i_1_n_0\,
      Q => \^params_ki2\(26),
      R => '0'
    );
\int_params_Ki2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[27]_i_1_n_0\,
      Q => \^params_ki2\(27),
      R => '0'
    );
\int_params_Ki2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[28]_i_1_n_0\,
      Q => \^params_ki2\(28),
      R => '0'
    );
\int_params_Ki2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[29]_i_1_n_0\,
      Q => \^params_ki2\(29),
      R => '0'
    );
\int_params_Ki2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[2]_i_1_n_0\,
      Q => \^params_ki2\(2),
      R => '0'
    );
\int_params_Ki2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[30]_i_1_n_0\,
      Q => \^params_ki2\(30),
      R => '0'
    );
\int_params_Ki2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[31]_i_2_n_0\,
      Q => \^params_ki2\(31),
      R => '0'
    );
\int_params_Ki2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[3]_i_1_n_0\,
      Q => \^params_ki2\(3),
      R => '0'
    );
\int_params_Ki2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[4]_i_1_n_0\,
      Q => \^params_ki2\(4),
      R => '0'
    );
\int_params_Ki2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[5]_i_1_n_0\,
      Q => \^params_ki2\(5),
      R => '0'
    );
\int_params_Ki2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[6]_i_1_n_0\,
      Q => \^params_ki2\(6),
      R => '0'
    );
\int_params_Ki2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[7]_i_1_n_0\,
      Q => \^params_ki2\(7),
      R => '0'
    );
\int_params_Ki2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[8]_i_1_n_0\,
      Q => \^params_ki2\(8),
      R => '0'
    );
\int_params_Ki2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => \int_params_Ki2[9]_i_1_n_0\,
      Q => \^params_ki2\(9),
      R => '0'
    );
\int_params_Kp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(0),
      O => or3_out(0)
    );
\int_params_Kp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(10),
      O => or3_out(10)
    );
\int_params_Kp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(11),
      O => or3_out(11)
    );
\int_params_Kp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(12),
      O => or3_out(12)
    );
\int_params_Kp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(13),
      O => or3_out(13)
    );
\int_params_Kp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(14),
      O => or3_out(14)
    );
\int_params_Kp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(15),
      O => or3_out(15)
    );
\int_params_Kp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(16),
      O => or3_out(16)
    );
\int_params_Kp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(17),
      O => or3_out(17)
    );
\int_params_Kp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(18),
      O => or3_out(18)
    );
\int_params_Kp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(19),
      O => or3_out(19)
    );
\int_params_Kp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(1),
      O => or3_out(1)
    );
\int_params_Kp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(20),
      O => or3_out(20)
    );
\int_params_Kp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(21),
      O => or3_out(21)
    );
\int_params_Kp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(22),
      O => or3_out(22)
    );
\int_params_Kp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(23),
      O => or3_out(23)
    );
\int_params_Kp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(24),
      O => or3_out(24)
    );
\int_params_Kp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(25),
      O => or3_out(25)
    );
\int_params_Kp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(26),
      O => or3_out(26)
    );
\int_params_Kp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(27),
      O => or3_out(27)
    );
\int_params_Kp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(28),
      O => or3_out(28)
    );
\int_params_Kp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(29),
      O => or3_out(29)
    );
\int_params_Kp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(2),
      O => or3_out(2)
    );
\int_params_Kp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(30),
      O => or3_out(30)
    );
\int_params_Kp[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_params_vRef[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => p_0_in17_out
    );
\int_params_Kp[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(31),
      O => or3_out(31)
    );
\int_params_Kp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(3),
      O => or3_out(3)
    );
\int_params_Kp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(4),
      O => or3_out(4)
    );
\int_params_Kp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(5),
      O => or3_out(5)
    );
\int_params_Kp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(6),
      O => or3_out(6)
    );
\int_params_Kp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(7),
      O => or3_out(7)
    );
\int_params_Kp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(8),
      O => or3_out(8)
    );
\int_params_Kp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_kp\(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(9),
      O => or3_out(9)
    );
\int_params_Kp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(0),
      Q => \^params_kp\(0),
      R => '0'
    );
\int_params_Kp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(10),
      Q => \^params_kp\(10),
      R => '0'
    );
\int_params_Kp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(11),
      Q => \^params_kp\(11),
      R => '0'
    );
\int_params_Kp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(12),
      Q => \^params_kp\(12),
      R => '0'
    );
\int_params_Kp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(13),
      Q => \^params_kp\(13),
      R => '0'
    );
\int_params_Kp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(14),
      Q => \^params_kp\(14),
      R => '0'
    );
\int_params_Kp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(15),
      Q => \^params_kp\(15),
      R => '0'
    );
\int_params_Kp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(16),
      Q => \^params_kp\(16),
      R => '0'
    );
\int_params_Kp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(17),
      Q => \^params_kp\(17),
      R => '0'
    );
\int_params_Kp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(18),
      Q => \^params_kp\(18),
      R => '0'
    );
\int_params_Kp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(19),
      Q => \^params_kp\(19),
      R => '0'
    );
\int_params_Kp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(1),
      Q => \^params_kp\(1),
      R => '0'
    );
\int_params_Kp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(20),
      Q => \^params_kp\(20),
      R => '0'
    );
\int_params_Kp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(21),
      Q => \^params_kp\(21),
      R => '0'
    );
\int_params_Kp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(22),
      Q => \^params_kp\(22),
      R => '0'
    );
\int_params_Kp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(23),
      Q => \^params_kp\(23),
      R => '0'
    );
\int_params_Kp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(24),
      Q => \^params_kp\(24),
      R => '0'
    );
\int_params_Kp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(25),
      Q => \^params_kp\(25),
      R => '0'
    );
\int_params_Kp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(26),
      Q => \^params_kp\(26),
      R => '0'
    );
\int_params_Kp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(27),
      Q => \^params_kp\(27),
      R => '0'
    );
\int_params_Kp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(28),
      Q => \^params_kp\(28),
      R => '0'
    );
\int_params_Kp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(29),
      Q => \^params_kp\(29),
      R => '0'
    );
\int_params_Kp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(2),
      Q => \^params_kp\(2),
      R => '0'
    );
\int_params_Kp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(30),
      Q => \^params_kp\(30),
      R => '0'
    );
\int_params_Kp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(31),
      Q => \^params_kp\(31),
      R => '0'
    );
\int_params_Kp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(3),
      Q => \^params_kp\(3),
      R => '0'
    );
\int_params_Kp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(4),
      Q => \^params_kp\(4),
      R => '0'
    );
\int_params_Kp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(5),
      Q => \^params_kp\(5),
      R => '0'
    );
\int_params_Kp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(6),
      Q => \^params_kp\(6),
      R => '0'
    );
\int_params_Kp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(7),
      Q => \^params_kp\(7),
      R => '0'
    );
\int_params_Kp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(8),
      Q => \^params_kp\(8),
      R => '0'
    );
\int_params_Kp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or3_out(9),
      Q => \^params_kp\(9),
      R => '0'
    );
\int_params_vRef[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(0),
      O => or4_out(0)
    );
\int_params_vRef[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(10),
      O => or4_out(10)
    );
\int_params_vRef[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(11),
      O => or4_out(11)
    );
\int_params_vRef[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(12),
      O => or4_out(12)
    );
\int_params_vRef[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(13),
      O => or4_out(13)
    );
\int_params_vRef[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(14),
      O => or4_out(14)
    );
\int_params_vRef[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(15),
      O => or4_out(15)
    );
\int_params_vRef[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(16),
      O => or4_out(16)
    );
\int_params_vRef[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(17),
      O => or4_out(17)
    );
\int_params_vRef[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(18),
      O => or4_out(18)
    );
\int_params_vRef[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(19),
      O => or4_out(19)
    );
\int_params_vRef[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(1),
      O => or4_out(1)
    );
\int_params_vRef[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(20),
      O => or4_out(20)
    );
\int_params_vRef[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(21),
      O => or4_out(21)
    );
\int_params_vRef[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(22),
      O => or4_out(22)
    );
\int_params_vRef[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(23),
      O => or4_out(23)
    );
\int_params_vRef[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(24),
      O => or4_out(24)
    );
\int_params_vRef[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(25),
      O => or4_out(25)
    );
\int_params_vRef[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(26),
      O => or4_out(26)
    );
\int_params_vRef[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(27),
      O => or4_out(27)
    );
\int_params_vRef[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(28),
      O => or4_out(28)
    );
\int_params_vRef[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(29),
      O => or4_out(29)
    );
\int_params_vRef[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(2),
      O => or4_out(2)
    );
\int_params_vRef[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(30),
      O => or4_out(30)
    );
\int_params_vRef[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_params_vRef[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => p_0_in19_out
    );
\int_params_vRef[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(31),
      O => or4_out(31)
    );
\int_params_vRef[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => wstate(1),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => wstate(0),
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \waddr_reg_n_0_[0]\,
      O => \int_params_vRef[31]_i_3_n_0\
    );
\int_params_vRef[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(3),
      O => or4_out(3)
    );
\int_params_vRef[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(4),
      O => or4_out(4)
    );
\int_params_vRef[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(5),
      O => or4_out(5)
    );
\int_params_vRef[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(6),
      O => or4_out(6)
    );
\int_params_vRef[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(7),
      O => or4_out(7)
    );
\int_params_vRef[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(8),
      O => or4_out(8)
    );
\int_params_vRef[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_vref\(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(9),
      O => or4_out(9)
    );
\int_params_vRef_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(0),
      Q => \^params_vref\(0),
      R => '0'
    );
\int_params_vRef_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(10),
      Q => \^params_vref\(10),
      R => '0'
    );
\int_params_vRef_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(11),
      Q => \^params_vref\(11),
      R => '0'
    );
\int_params_vRef_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(12),
      Q => \^params_vref\(12),
      R => '0'
    );
\int_params_vRef_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(13),
      Q => \^params_vref\(13),
      R => '0'
    );
\int_params_vRef_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(14),
      Q => \^params_vref\(14),
      R => '0'
    );
\int_params_vRef_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(15),
      Q => \^params_vref\(15),
      R => '0'
    );
\int_params_vRef_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(16),
      Q => \^params_vref\(16),
      R => '0'
    );
\int_params_vRef_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(17),
      Q => \^params_vref\(17),
      R => '0'
    );
\int_params_vRef_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(18),
      Q => \^params_vref\(18),
      R => '0'
    );
\int_params_vRef_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(19),
      Q => \^params_vref\(19),
      R => '0'
    );
\int_params_vRef_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(1),
      Q => \^params_vref\(1),
      R => '0'
    );
\int_params_vRef_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(20),
      Q => \^params_vref\(20),
      R => '0'
    );
\int_params_vRef_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(21),
      Q => \^params_vref\(21),
      R => '0'
    );
\int_params_vRef_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(22),
      Q => \^params_vref\(22),
      R => '0'
    );
\int_params_vRef_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(23),
      Q => \^params_vref\(23),
      R => '0'
    );
\int_params_vRef_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(24),
      Q => \^params_vref\(24),
      R => '0'
    );
\int_params_vRef_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(25),
      Q => \^params_vref\(25),
      R => '0'
    );
\int_params_vRef_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(26),
      Q => \^params_vref\(26),
      R => '0'
    );
\int_params_vRef_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(27),
      Q => \^params_vref\(27),
      R => '0'
    );
\int_params_vRef_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(28),
      Q => \^params_vref\(28),
      R => '0'
    );
\int_params_vRef_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(29),
      Q => \^params_vref\(29),
      R => '0'
    );
\int_params_vRef_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(2),
      Q => \^params_vref\(2),
      R => '0'
    );
\int_params_vRef_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(30),
      Q => \^params_vref\(30),
      R => '0'
    );
\int_params_vRef_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(31),
      Q => \^params_vref\(31),
      R => '0'
    );
\int_params_vRef_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(3),
      Q => \^params_vref\(3),
      R => '0'
    );
\int_params_vRef_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(4),
      Q => \^params_vref\(4),
      R => '0'
    );
\int_params_vRef_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(5),
      Q => \^params_vref\(5),
      R => '0'
    );
\int_params_vRef_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(6),
      Q => \^params_vref\(6),
      R => '0'
    );
\int_params_vRef_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(7),
      Q => \^params_vref\(7),
      R => '0'
    );
\int_params_vRef_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(8),
      Q => \^params_vref\(8),
      R => '0'
    );
\int_params_vRef_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or4_out(9),
      Q => \^params_vref\(9),
      R => '0'
    );
\int_params_y_max[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(0),
      O => or0_out(0)
    );
\int_params_y_max[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(10),
      O => or0_out(10)
    );
\int_params_y_max[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(11),
      O => or0_out(11)
    );
\int_params_y_max[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(12),
      O => or0_out(12)
    );
\int_params_y_max[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(13),
      O => or0_out(13)
    );
\int_params_y_max[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(14),
      O => or0_out(14)
    );
\int_params_y_max[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(15),
      O => or0_out(15)
    );
\int_params_y_max[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(16),
      O => or0_out(16)
    );
\int_params_y_max[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(17),
      O => or0_out(17)
    );
\int_params_y_max[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(18),
      O => or0_out(18)
    );
\int_params_y_max[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(19),
      O => or0_out(19)
    );
\int_params_y_max[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(1),
      O => or0_out(1)
    );
\int_params_y_max[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(20),
      O => or0_out(20)
    );
\int_params_y_max[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(21),
      O => or0_out(21)
    );
\int_params_y_max[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(22),
      O => or0_out(22)
    );
\int_params_y_max[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(23),
      O => or0_out(23)
    );
\int_params_y_max[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(24),
      O => or0_out(24)
    );
\int_params_y_max[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(25),
      O => or0_out(25)
    );
\int_params_y_max[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(26),
      O => or0_out(26)
    );
\int_params_y_max[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(27),
      O => or0_out(27)
    );
\int_params_y_max[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(28),
      O => or0_out(28)
    );
\int_params_y_max[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(29),
      O => or0_out(29)
    );
\int_params_y_max[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(2),
      O => or0_out(2)
    );
\int_params_y_max[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(30),
      O => or0_out(30)
    );
\int_params_y_max[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_params_vRef[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => p_0_in11_out
    );
\int_params_y_max[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(31),
      O => or0_out(31)
    );
\int_params_y_max[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(3),
      O => or0_out(3)
    );
\int_params_y_max[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(4),
      O => or0_out(4)
    );
\int_params_y_max[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(5),
      O => or0_out(5)
    );
\int_params_y_max[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(6),
      O => or0_out(6)
    );
\int_params_y_max[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(7),
      O => or0_out(7)
    );
\int_params_y_max[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(8),
      O => or0_out(8)
    );
\int_params_y_max[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_max\(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(9),
      O => or0_out(9)
    );
\int_params_y_max_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(0),
      Q => \^params_y_max\(0),
      R => '0'
    );
\int_params_y_max_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(10),
      Q => \^params_y_max\(10),
      R => '0'
    );
\int_params_y_max_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(11),
      Q => \^params_y_max\(11),
      R => '0'
    );
\int_params_y_max_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(12),
      Q => \^params_y_max\(12),
      R => '0'
    );
\int_params_y_max_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(13),
      Q => \^params_y_max\(13),
      R => '0'
    );
\int_params_y_max_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(14),
      Q => \^params_y_max\(14),
      R => '0'
    );
\int_params_y_max_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(15),
      Q => \^params_y_max\(15),
      R => '0'
    );
\int_params_y_max_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(16),
      Q => \^params_y_max\(16),
      R => '0'
    );
\int_params_y_max_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(17),
      Q => \^params_y_max\(17),
      R => '0'
    );
\int_params_y_max_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(18),
      Q => \^params_y_max\(18),
      R => '0'
    );
\int_params_y_max_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(19),
      Q => \^params_y_max\(19),
      R => '0'
    );
\int_params_y_max_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(1),
      Q => \^params_y_max\(1),
      R => '0'
    );
\int_params_y_max_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(20),
      Q => \^params_y_max\(20),
      R => '0'
    );
\int_params_y_max_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(21),
      Q => \^params_y_max\(21),
      R => '0'
    );
\int_params_y_max_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(22),
      Q => \^params_y_max\(22),
      R => '0'
    );
\int_params_y_max_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(23),
      Q => \^params_y_max\(23),
      R => '0'
    );
\int_params_y_max_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(24),
      Q => \^params_y_max\(24),
      R => '0'
    );
\int_params_y_max_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(25),
      Q => \^params_y_max\(25),
      R => '0'
    );
\int_params_y_max_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(26),
      Q => \^params_y_max\(26),
      R => '0'
    );
\int_params_y_max_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(27),
      Q => \^params_y_max\(27),
      R => '0'
    );
\int_params_y_max_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(28),
      Q => \^params_y_max\(28),
      R => '0'
    );
\int_params_y_max_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(29),
      Q => \^params_y_max\(29),
      R => '0'
    );
\int_params_y_max_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(2),
      Q => \^params_y_max\(2),
      R => '0'
    );
\int_params_y_max_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(30),
      Q => \^params_y_max\(30),
      R => '0'
    );
\int_params_y_max_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(31),
      Q => \^params_y_max\(31),
      R => '0'
    );
\int_params_y_max_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(3),
      Q => \^params_y_max\(3),
      R => '0'
    );
\int_params_y_max_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(4),
      Q => \^params_y_max\(4),
      R => '0'
    );
\int_params_y_max_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(5),
      Q => \^params_y_max\(5),
      R => '0'
    );
\int_params_y_max_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(6),
      Q => \^params_y_max\(6),
      R => '0'
    );
\int_params_y_max_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(7),
      Q => \^params_y_max\(7),
      R => '0'
    );
\int_params_y_max_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(8),
      Q => \^params_y_max\(8),
      R => '0'
    );
\int_params_y_max_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => or0_out(9),
      Q => \^params_y_max\(9),
      R => '0'
    );
\int_params_y_min[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(0),
      O => \or\(0)
    );
\int_params_y_min[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(10),
      O => \or\(10)
    );
\int_params_y_min[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(11),
      O => \or\(11)
    );
\int_params_y_min[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(12),
      O => \or\(12)
    );
\int_params_y_min[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(13),
      O => \or\(13)
    );
\int_params_y_min[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(14),
      O => \or\(14)
    );
\int_params_y_min[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(15),
      O => \or\(15)
    );
\int_params_y_min[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(16),
      O => \or\(16)
    );
\int_params_y_min[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(17),
      O => \or\(17)
    );
\int_params_y_min[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(18),
      O => \or\(18)
    );
\int_params_y_min[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(19),
      O => \or\(19)
    );
\int_params_y_min[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(1),
      O => \or\(1)
    );
\int_params_y_min[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(20),
      O => \or\(20)
    );
\int_params_y_min[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(21),
      O => \or\(21)
    );
\int_params_y_min[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(22),
      O => \or\(22)
    );
\int_params_y_min[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => s_axi_AXILiteS_WDATA(23),
      O => \or\(23)
    );
\int_params_y_min[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(24),
      O => \or\(24)
    );
\int_params_y_min[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(25),
      O => \or\(25)
    );
\int_params_y_min[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(26),
      O => \or\(26)
    );
\int_params_y_min[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(27),
      O => \or\(27)
    );
\int_params_y_min[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(28),
      O => \or\(28)
    );
\int_params_y_min[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(29),
      O => \or\(29)
    );
\int_params_y_min[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(2),
      O => \or\(2)
    );
\int_params_y_min[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(30),
      O => \or\(30)
    );
\int_params_y_min[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_params_vRef[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => p_0_in9_out
    );
\int_params_y_min[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => s_axi_AXILiteS_WDATA(31),
      O => \or\(31)
    );
\int_params_y_min[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(3),
      O => \or\(3)
    );
\int_params_y_min[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(4),
      O => \or\(4)
    );
\int_params_y_min[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(5),
      O => \or\(5)
    );
\int_params_y_min[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(6),
      O => \or\(6)
    );
\int_params_y_min[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => s_axi_AXILiteS_WDATA(7),
      O => \or\(7)
    );
\int_params_y_min[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(8),
      O => \or\(8)
    );
\int_params_y_min[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^params_y_min\(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => s_axi_AXILiteS_WDATA(9),
      O => \or\(9)
    );
\int_params_y_min_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(0),
      Q => \^params_y_min\(0),
      R => '0'
    );
\int_params_y_min_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(10),
      Q => \^params_y_min\(10),
      R => '0'
    );
\int_params_y_min_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(11),
      Q => \^params_y_min\(11),
      R => '0'
    );
\int_params_y_min_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(12),
      Q => \^params_y_min\(12),
      R => '0'
    );
\int_params_y_min_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(13),
      Q => \^params_y_min\(13),
      R => '0'
    );
\int_params_y_min_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(14),
      Q => \^params_y_min\(14),
      R => '0'
    );
\int_params_y_min_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(15),
      Q => \^params_y_min\(15),
      R => '0'
    );
\int_params_y_min_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(16),
      Q => \^params_y_min\(16),
      R => '0'
    );
\int_params_y_min_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(17),
      Q => \^params_y_min\(17),
      R => '0'
    );
\int_params_y_min_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(18),
      Q => \^params_y_min\(18),
      R => '0'
    );
\int_params_y_min_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(19),
      Q => \^params_y_min\(19),
      R => '0'
    );
\int_params_y_min_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(1),
      Q => \^params_y_min\(1),
      R => '0'
    );
\int_params_y_min_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(20),
      Q => \^params_y_min\(20),
      R => '0'
    );
\int_params_y_min_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(21),
      Q => \^params_y_min\(21),
      R => '0'
    );
\int_params_y_min_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(22),
      Q => \^params_y_min\(22),
      R => '0'
    );
\int_params_y_min_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(23),
      Q => \^params_y_min\(23),
      R => '0'
    );
\int_params_y_min_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(24),
      Q => \^params_y_min\(24),
      R => '0'
    );
\int_params_y_min_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(25),
      Q => \^params_y_min\(25),
      R => '0'
    );
\int_params_y_min_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(26),
      Q => \^params_y_min\(26),
      R => '0'
    );
\int_params_y_min_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(27),
      Q => \^params_y_min\(27),
      R => '0'
    );
\int_params_y_min_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(28),
      Q => \^params_y_min\(28),
      R => '0'
    );
\int_params_y_min_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(29),
      Q => \^params_y_min\(29),
      R => '0'
    );
\int_params_y_min_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(2),
      Q => \^params_y_min\(2),
      R => '0'
    );
\int_params_y_min_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(30),
      Q => \^params_y_min\(30),
      R => '0'
    );
\int_params_y_min_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(31),
      Q => \^params_y_min\(31),
      R => '0'
    );
\int_params_y_min_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(3),
      Q => \^params_y_min\(3),
      R => '0'
    );
\int_params_y_min_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(4),
      Q => \^params_y_min\(4),
      R => '0'
    );
\int_params_y_min_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(5),
      Q => \^params_y_min\(5),
      R => '0'
    );
\int_params_y_min_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(6),
      Q => \^params_y_min\(6),
      R => '0'
    );
\int_params_y_min_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(7),
      Q => \^params_y_min\(7),
      R => '0'
    );
\int_params_y_min_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(8),
      Q => \^params_y_min\(8),
      R => '0'
    );
\int_params_y_min_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in9_out,
      D => \or\(9),
      Q => \^params_y_min\(9),
      R => '0'
    );
\int_rstIntN[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0080"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => s_axi_AXILiteS_WDATA(0),
      I2 => \int_rstIntN[0]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \^rstintn\,
      O => \int_rstIntN[0]_i_1_n_0\
    );
\int_rstIntN[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \int_params_vRef[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[6]\,
      O => \int_rstIntN[0]_i_2_n_0\
    );
\int_rstIntN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_rstIntN[0]_i_1_n_0\,
      Q => \^rstintn\,
      R => '0'
    );
\int_thrdHarmEna[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00008000"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => s_axi_AXILiteS_WDATA(0),
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \int_thrdHarmEna[0]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \^thrdharmena\,
      O => \int_thrdHarmEna[0]_i_1_n_0\
    );
\int_thrdHarmEna[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_params_vRef[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_thrdHarmEna[0]_i_2_n_0\
    );
\int_thrdHarmEna_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_thrdHarmEna[0]_i_1_n_0\,
      Q => \^thrdharmena\,
      R => '0'
    );
\rdata_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => rdata_data(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => rstate(2),
      I3 => rstate(0),
      I4 => \^s_axi_axilites_rdata\(0),
      O => \rdata_data[0]_i_1_n_0\
    );
\rdata_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0C0A00000000"
    )
        port map (
      I0 => \rdata_data[0]_i_3_n_0\,
      I1 => \rdata_data[0]_i_4_n_0\,
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => s_axi_AXILiteS_ARADDR(5),
      I5 => \rdata_data[0]_i_5_n_0\,
      O => rdata_data(0)
    );
\rdata_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCF000F0AAF000"
    )
        port map (
      I0 => \^rstintn\,
      I1 => \^ctrlbyp\,
      I2 => \rdata_data[0]_i_6_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => s_axi_AXILiteS_ARADDR(3),
      O => \rdata_data[0]_i_3_n_0\
    );
\rdata_data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_y_min\(0),
      I1 => \^thrdharmena\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_y_max\(0),
      I5 => \^outena\,
      O => \rdata_data[0]_i_4_n_0\
    );
\rdata_data[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata_data[0]_i_5_n_0\
    );
\rdata_data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(0),
      I1 => \^params_kd\(0),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(0),
      I5 => \^params_ki2\(0),
      O => \rdata_data[0]_i_6_n_0\
    );
\rdata_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(10),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(10),
      I4 => \rdata_data[10]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[10]_i_1_n_0\
    );
\rdata_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(10),
      I1 => \^params_kd\(10),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(10),
      I5 => \^params_ki2\(10),
      O => \rdata_data[10]_i_2_n_0\
    );
\rdata_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(11),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(11),
      I4 => \rdata_data[11]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[11]_i_1_n_0\
    );
\rdata_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(11),
      I1 => \^params_kd\(11),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(11),
      I5 => \^params_ki2\(11),
      O => \rdata_data[11]_i_2_n_0\
    );
\rdata_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(12),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(12),
      I4 => \rdata_data[12]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[12]_i_1_n_0\
    );
\rdata_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(12),
      I1 => \^params_kd\(12),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(12),
      I5 => \^params_ki2\(12),
      O => \rdata_data[12]_i_2_n_0\
    );
\rdata_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(13),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(13),
      I4 => \rdata_data[13]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[13]_i_1_n_0\
    );
\rdata_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(13),
      I1 => \^params_kd\(13),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(13),
      I5 => \^params_ki2\(13),
      O => \rdata_data[13]_i_2_n_0\
    );
\rdata_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(14),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(14),
      I4 => \rdata_data[14]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[14]_i_1_n_0\
    );
\rdata_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(14),
      I1 => \^params_kd\(14),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(14),
      I5 => \^params_ki2\(14),
      O => \rdata_data[14]_i_2_n_0\
    );
\rdata_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(15),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(15),
      I4 => \rdata_data[15]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[15]_i_1_n_0\
    );
\rdata_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(15),
      I1 => \^params_kd\(15),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(15),
      I5 => \^params_ki2\(15),
      O => \rdata_data[15]_i_2_n_0\
    );
\rdata_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(16),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(16),
      I4 => \rdata_data[16]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[16]_i_1_n_0\
    );
\rdata_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(16),
      I1 => \^params_kd\(16),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(16),
      I5 => \^params_ki2\(16),
      O => \rdata_data[16]_i_2_n_0\
    );
\rdata_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(17),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(17),
      I4 => \rdata_data[17]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[17]_i_1_n_0\
    );
\rdata_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(17),
      I1 => \^params_kd\(17),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(17),
      I5 => \^params_ki2\(17),
      O => \rdata_data[17]_i_2_n_0\
    );
\rdata_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(18),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(18),
      I4 => \rdata_data[18]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[18]_i_1_n_0\
    );
\rdata_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(18),
      I1 => \^params_kd\(18),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(18),
      I5 => \^params_ki2\(18),
      O => \rdata_data[18]_i_2_n_0\
    );
\rdata_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(19),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(19),
      I4 => \rdata_data[19]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[19]_i_1_n_0\
    );
\rdata_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(19),
      I1 => \^params_kd\(19),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(19),
      I5 => \^params_ki2\(19),
      O => \rdata_data[19]_i_2_n_0\
    );
\rdata_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(1),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(1),
      I4 => \rdata_data[1]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[1]_i_1_n_0\
    );
\rdata_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(1),
      I1 => \^params_kd\(1),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(1),
      I5 => \^params_ki2\(1),
      O => \rdata_data[1]_i_2_n_0\
    );
\rdata_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(20),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(20),
      I4 => \rdata_data[20]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[20]_i_1_n_0\
    );
\rdata_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(20),
      I1 => \^params_kd\(20),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(20),
      I5 => \^params_ki2\(20),
      O => \rdata_data[20]_i_2_n_0\
    );
\rdata_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(21),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(21),
      I4 => \rdata_data[21]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[21]_i_1_n_0\
    );
\rdata_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(21),
      I1 => \^params_kd\(21),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(21),
      I5 => \^params_ki2\(21),
      O => \rdata_data[21]_i_2_n_0\
    );
\rdata_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(22),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(22),
      I4 => \rdata_data[22]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[22]_i_1_n_0\
    );
\rdata_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(22),
      I1 => \^params_kd\(22),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(22),
      I5 => \^params_ki2\(22),
      O => \rdata_data[22]_i_2_n_0\
    );
\rdata_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(23),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(23),
      I4 => \rdata_data[23]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[23]_i_1_n_0\
    );
\rdata_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(23),
      I1 => \^params_kd\(23),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(23),
      I5 => \^params_ki2\(23),
      O => \rdata_data[23]_i_2_n_0\
    );
\rdata_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(24),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(24),
      I4 => \rdata_data[24]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[24]_i_1_n_0\
    );
\rdata_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(24),
      I1 => \^params_kd\(24),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(24),
      I5 => \^params_ki2\(24),
      O => \rdata_data[24]_i_2_n_0\
    );
\rdata_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(25),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(25),
      I4 => \rdata_data[25]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[25]_i_1_n_0\
    );
\rdata_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(25),
      I1 => \^params_kd\(25),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(25),
      I5 => \^params_ki2\(25),
      O => \rdata_data[25]_i_2_n_0\
    );
\rdata_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(26),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(26),
      I4 => \rdata_data[26]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[26]_i_1_n_0\
    );
\rdata_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(26),
      I1 => \^params_kd\(26),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(26),
      I5 => \^params_ki2\(26),
      O => \rdata_data[26]_i_2_n_0\
    );
\rdata_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(27),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(27),
      I4 => \rdata_data[27]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[27]_i_1_n_0\
    );
\rdata_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(27),
      I1 => \^params_kd\(27),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(27),
      I5 => \^params_ki2\(27),
      O => \rdata_data[27]_i_2_n_0\
    );
\rdata_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(28),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(28),
      I4 => \rdata_data[28]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[28]_i_1_n_0\
    );
\rdata_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(28),
      I1 => \^params_kd\(28),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(28),
      I5 => \^params_ki2\(28),
      O => \rdata_data[28]_i_2_n_0\
    );
\rdata_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(29),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(29),
      I4 => \rdata_data[29]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[29]_i_1_n_0\
    );
\rdata_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(29),
      I1 => \^params_kd\(29),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(29),
      I5 => \^params_ki2\(29),
      O => \rdata_data[29]_i_2_n_0\
    );
\rdata_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(2),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(2),
      I4 => \rdata_data[2]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[2]_i_1_n_0\
    );
\rdata_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(2),
      I1 => \^params_kd\(2),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(2),
      I5 => \^params_ki2\(2),
      O => \rdata_data[2]_i_2_n_0\
    );
\rdata_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(30),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(30),
      I4 => \rdata_data[30]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[30]_i_1_n_0\
    );
\rdata_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(30),
      I1 => \^params_kd\(30),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(30),
      I5 => \^params_ki2\(30),
      O => \rdata_data[30]_i_2_n_0\
    );
\rdata_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(2),
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => s_axi_AXILiteS_ARADDR(1),
      O => \rdata_data[31]_i_1_n_0\
    );
\rdata_data[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(2),
      I2 => rstate(0),
      O => \rdata_data[31]_i_2_n_0\
    );
\rdata_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(31),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(31),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[31]_i_3_n_0\
    );
\rdata_data[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata_data[31]_i_4_n_0\
    );
\rdata_data[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      O => \rdata_data[31]_i_5_n_0\
    );
\rdata_data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(31),
      I1 => \^params_kd\(31),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(31),
      I5 => \^params_ki2\(31),
      O => \rdata_data[31]_i_6_n_0\
    );
\rdata_data[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(5),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata_data[31]_i_7_n_0\
    );
\rdata_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(3),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(3),
      I4 => \rdata_data[3]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[3]_i_1_n_0\
    );
\rdata_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(3),
      I1 => \^params_kd\(3),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(3),
      I5 => \^params_ki2\(3),
      O => \rdata_data[3]_i_2_n_0\
    );
\rdata_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(4),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(4),
      I4 => \rdata_data[4]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[4]_i_1_n_0\
    );
\rdata_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(4),
      I1 => \^params_kd\(4),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(4),
      I5 => \^params_ki2\(4),
      O => \rdata_data[4]_i_2_n_0\
    );
\rdata_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(5),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(5),
      I4 => \rdata_data[5]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[5]_i_1_n_0\
    );
\rdata_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(5),
      I1 => \^params_kd\(5),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(5),
      I5 => \^params_ki2\(5),
      O => \rdata_data[5]_i_2_n_0\
    );
\rdata_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(6),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(6),
      I4 => \rdata_data[6]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[6]_i_1_n_0\
    );
\rdata_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(6),
      I1 => \^params_kd\(6),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(6),
      I5 => \^params_ki2\(6),
      O => \rdata_data[6]_i_2_n_0\
    );
\rdata_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(7),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(7),
      I4 => \rdata_data[7]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[7]_i_1_n_0\
    );
\rdata_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(7),
      I1 => \^params_kd\(7),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(7),
      I5 => \^params_ki2\(7),
      O => \rdata_data[7]_i_2_n_0\
    );
\rdata_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(8),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(8),
      I4 => \rdata_data[8]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[8]_i_1_n_0\
    );
\rdata_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(8),
      I1 => \^params_kd\(8),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(8),
      I5 => \^params_ki2\(8),
      O => \rdata_data[8]_i_2_n_0\
    );
\rdata_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata_data[31]_i_4_n_0\,
      I1 => \^params_y_max\(9),
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => \^params_y_min\(9),
      I4 => \rdata_data[9]_i_2_n_0\,
      I5 => \rdata_data[31]_i_7_n_0\,
      O => \rdata_data[9]_i_1_n_0\
    );
\rdata_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^params_kp\(9),
      I1 => \^params_kd\(9),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^params_vref\(9),
      I5 => \^params_ki2\(9),
      O => \rdata_data[9]_i_2_n_0\
    );
\rdata_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata_data[0]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(0),
      R => '0'
    );
\rdata_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[10]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(10),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[11]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(11),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[12]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(12),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[13]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(13),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[14]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(14),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[15]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(15),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[16]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(16),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[17]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(17),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[18]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(18),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[19]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(19),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[1]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(1),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[20]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(20),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[21]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(21),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[22]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(22),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[23]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(23),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[24]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(24),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[25]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(25),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[26]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(26),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[27]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(27),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[28]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(28),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[29]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(29),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[2]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(2),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[30]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(30),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[31]_i_3_n_0\,
      Q => \^s_axi_axilites_rdata\(31),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[3]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(3),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[4]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(4),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[5]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(5),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[6]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(6),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[7]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(7),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[8]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(8),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_data[31]_i_2_n_0\,
      D => \rdata_data[9]_i_1_n_0\,
      Q => \^s_axi_axilites_rdata\(9),
      R => \rdata_data[31]_i_1_n_0\
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD3"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(2),
      I2 => rstate(0),
      I3 => s_axi_AXILiteS_RREADY,
      O => \rstate[0]_i_1_n_0\
    );
\rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5202"
    )
        port map (
      I0 => rstate(2),
      I1 => s_axi_AXILiteS_RREADY,
      I2 => rstate(0),
      I3 => s_axi_AXILiteS_ARVALID,
      O => \rstate[2]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      S => \^areset\
    );
\rstate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[2]_i_1_n_0\,
      Q => rstate(2),
      R => \^areset\
    );
s_axi_AXILiteS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(2),
      O => s_axi_AXILiteS_ARREADY
    );
s_axi_AXILiteS_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_AXILiteS_AWREADY
    );
s_axi_AXILiteS_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_AXILiteS_BVALID
    );
s_axi_AXILiteS_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(2),
      I1 => rstate(0),
      O => s_axi_AXILiteS_RVALID
    );
s_axi_AXILiteS_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_AXILiteS_WREADY
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wstate(0),
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => wstate(1),
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => wstate(0),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => wstate(1),
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3044"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => wstate(1),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => wstate(0),
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      R => \^areset\
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      R => \^areset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fadd_3_full_dsp_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fadd_3_full_dsp_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fadd_3_full_dsp_32 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 1;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 3;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 2;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => B"11000000001000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_faddfsub_3_full_dsp_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \din1_buf1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_faddfsub_3_full_dsp_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_faddfsub_3_full_dsp_32 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 1;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 1;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 3;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 2;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => \din1_buf1_reg[31]\(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 1) => B"0000000",
      s_axis_operation_tdata(0) => s_axis_operation_tdata(0),
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fcmp_0_no_dsp_32 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    or_cond4_fu_507_p23_out : out STD_LOGIC;
    \tmp_34_reg_1591_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sat_reg[0]\ : in STD_LOGIC;
    tmp_2_fu_439_p3 : in STD_LOGIC;
    tmp_25_fu_560_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[47]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \params_y_max_read_reg_1507_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_34_reg_1591 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fcmp_0_no_dsp_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fcmp_0_no_dsp_32 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal \U0_i_10__0_n_0\ : STD_LOGIC;
  signal \U0_i_11__0_n_0\ : STD_LOGIC;
  signal \U0_i_12__0_n_0\ : STD_LOGIC;
  signal \U0_i_13__0_n_0\ : STD_LOGIC;
  signal \U0_i_14__0_n_0\ : STD_LOGIC;
  signal \U0_i_15__0_n_0\ : STD_LOGIC;
  signal \U0_i_16__0_n_0\ : STD_LOGIC;
  signal \U0_i_17__0_n_0\ : STD_LOGIC;
  signal \U0_i_18__0_n_0\ : STD_LOGIC;
  signal \U0_i_19__0_n_0\ : STD_LOGIC;
  signal \U0_i_1__0_n_0\ : STD_LOGIC;
  signal \U0_i_20__0_n_0\ : STD_LOGIC;
  signal \U0_i_21__0_n_0\ : STD_LOGIC;
  signal \U0_i_22__0_n_0\ : STD_LOGIC;
  signal \U0_i_23__0_n_0\ : STD_LOGIC;
  signal \U0_i_24__0_n_0\ : STD_LOGIC;
  signal \U0_i_25__0_n_0\ : STD_LOGIC;
  signal \U0_i_26__0_n_0\ : STD_LOGIC;
  signal \U0_i_27__0_n_0\ : STD_LOGIC;
  signal \U0_i_28__0_n_0\ : STD_LOGIC;
  signal \U0_i_29__0_n_0\ : STD_LOGIC;
  signal \U0_i_2__0_n_0\ : STD_LOGIC;
  signal \U0_i_30__0_n_0\ : STD_LOGIC;
  signal \U0_i_31__0_n_0\ : STD_LOGIC;
  signal \U0_i_32__0_n_0\ : STD_LOGIC;
  signal \U0_i_3__0_n_0\ : STD_LOGIC;
  signal \U0_i_4__0_n_0\ : STD_LOGIC;
  signal \U0_i_5__0_n_0\ : STD_LOGIC;
  signal \U0_i_6__0_n_0\ : STD_LOGIC;
  signal \U0_i_7__0_n_0\ : STD_LOGIC;
  signal \U0_i_8__0_n_0\ : STD_LOGIC;
  signal \U0_i_9__0_n_0\ : STD_LOGIC;
  signal U0_n_10 : STD_LOGIC;
  signal U0_n_11 : STD_LOGIC;
  signal U0_n_4 : STD_LOGIC;
  signal U0_n_5 : STD_LOGIC;
  signal U0_n_6 : STD_LOGIC;
  signal U0_n_7 : STD_LOGIC;
  signal U0_n_8 : STD_LOGIC;
  signal U0_n_9 : STD_LOGIC;
  signal \^m_axis_result_tdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 0;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 1;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 1;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 0;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 0;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 8;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 1;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \U0_i_10__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \U0_i_11__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \U0_i_12__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \U0_i_13__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \U0_i_14__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \U0_i_15__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \U0_i_16__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \U0_i_17__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \U0_i_18__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \U0_i_19__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \U0_i_20__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \U0_i_21__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \U0_i_22__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \U0_i_23__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \U0_i_24__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \U0_i_25__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \U0_i_26__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \U0_i_27__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \U0_i_28__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \U0_i_29__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \U0_i_2__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \U0_i_30__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \U0_i_31__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \U0_i_32__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \U0_i_3__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \U0_i_4__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \U0_i_5__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \U0_i_6__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \U0_i_7__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \U0_i_8__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \U0_i_9__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \tmp_34_reg_1591[0]_i_1\ : label is "soft_lutpair137";
begin
  m_axis_result_tdata(0) <= \^m_axis_result_tdata\(0);
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => '0',
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 8) => NLW_U0_m_axis_result_tdata_UNCONNECTED(31 downto 8),
      m_axis_result_tdata(7) => U0_n_5,
      m_axis_result_tdata(6) => U0_n_6,
      m_axis_result_tdata(5) => U0_n_7,
      m_axis_result_tdata(4) => U0_n_8,
      m_axis_result_tdata(3) => U0_n_9,
      m_axis_result_tdata(2) => U0_n_10,
      m_axis_result_tdata(1) => U0_n_11,
      m_axis_result_tdata(0) => \^m_axis_result_tdata\(0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31) => \U0_i_1__0_n_0\,
      s_axis_b_tdata(30) => \U0_i_2__0_n_0\,
      s_axis_b_tdata(29) => \U0_i_3__0_n_0\,
      s_axis_b_tdata(28) => \U0_i_4__0_n_0\,
      s_axis_b_tdata(27) => \U0_i_5__0_n_0\,
      s_axis_b_tdata(26) => \U0_i_6__0_n_0\,
      s_axis_b_tdata(25) => \U0_i_7__0_n_0\,
      s_axis_b_tdata(24) => \U0_i_8__0_n_0\,
      s_axis_b_tdata(23) => \U0_i_9__0_n_0\,
      s_axis_b_tdata(22) => \U0_i_10__0_n_0\,
      s_axis_b_tdata(21) => \U0_i_11__0_n_0\,
      s_axis_b_tdata(20) => \U0_i_12__0_n_0\,
      s_axis_b_tdata(19) => \U0_i_13__0_n_0\,
      s_axis_b_tdata(18) => \U0_i_14__0_n_0\,
      s_axis_b_tdata(17) => \U0_i_15__0_n_0\,
      s_axis_b_tdata(16) => \U0_i_16__0_n_0\,
      s_axis_b_tdata(15) => \U0_i_17__0_n_0\,
      s_axis_b_tdata(14) => \U0_i_18__0_n_0\,
      s_axis_b_tdata(13) => \U0_i_19__0_n_0\,
      s_axis_b_tdata(12) => \U0_i_20__0_n_0\,
      s_axis_b_tdata(11) => \U0_i_21__0_n_0\,
      s_axis_b_tdata(10) => \U0_i_22__0_n_0\,
      s_axis_b_tdata(9) => \U0_i_23__0_n_0\,
      s_axis_b_tdata(8) => \U0_i_24__0_n_0\,
      s_axis_b_tdata(7) => \U0_i_25__0_n_0\,
      s_axis_b_tdata(6) => \U0_i_26__0_n_0\,
      s_axis_b_tdata(5) => \U0_i_27__0_n_0\,
      s_axis_b_tdata(4) => \U0_i_28__0_n_0\,
      s_axis_b_tdata(3) => \U0_i_29__0_n_0\,
      s_axis_b_tdata(2) => \U0_i_30__0_n_0\,
      s_axis_b_tdata(1) => \U0_i_31__0_n_0\,
      s_axis_b_tdata(0) => \U0_i_32__0_n_0\,
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00100100",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '1'
    );
\U0_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(22),
      O => \U0_i_10__0_n_0\
    );
\U0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(21),
      O => \U0_i_11__0_n_0\
    );
\U0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(20),
      O => \U0_i_12__0_n_0\
    );
\U0_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(19),
      O => \U0_i_13__0_n_0\
    );
\U0_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(18),
      O => \U0_i_14__0_n_0\
    );
\U0_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(17),
      O => \U0_i_15__0_n_0\
    );
\U0_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(16),
      O => \U0_i_16__0_n_0\
    );
\U0_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(15),
      O => \U0_i_17__0_n_0\
    );
\U0_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(14),
      O => \U0_i_18__0_n_0\
    );
\U0_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(13),
      O => \U0_i_19__0_n_0\
    );
\U0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(31),
      O => \U0_i_1__0_n_0\
    );
\U0_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(12),
      O => \U0_i_20__0_n_0\
    );
\U0_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(11),
      O => \U0_i_21__0_n_0\
    );
\U0_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(10),
      O => \U0_i_22__0_n_0\
    );
\U0_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(9),
      O => \U0_i_23__0_n_0\
    );
\U0_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(8),
      O => \U0_i_24__0_n_0\
    );
\U0_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(7),
      O => \U0_i_25__0_n_0\
    );
\U0_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(6),
      O => \U0_i_26__0_n_0\
    );
\U0_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(5),
      O => \U0_i_27__0_n_0\
    );
\U0_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(4),
      O => \U0_i_28__0_n_0\
    );
\U0_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(3),
      O => \U0_i_29__0_n_0\
    );
\U0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(30),
      O => \U0_i_2__0_n_0\
    );
\U0_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(2),
      O => \U0_i_30__0_n_0\
    );
\U0_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(1),
      O => \U0_i_31__0_n_0\
    );
\U0_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(0),
      O => \U0_i_32__0_n_0\
    );
\U0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(29),
      O => \U0_i_3__0_n_0\
    );
\U0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(28),
      O => \U0_i_4__0_n_0\
    );
\U0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(27),
      O => \U0_i_5__0_n_0\
    );
\U0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(26),
      O => \U0_i_6__0_n_0\
    );
\U0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(25),
      O => \U0_i_7__0_n_0\
    );
\U0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(24),
      O => \U0_i_8__0_n_0\
    );
\U0_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(23),
      O => \U0_i_9__0_n_0\
    );
\opcode_buf1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^m_axis_result_tdata\(0),
      I1 => \sat_reg[0]\,
      I2 => tmp_2_fu_439_p3,
      I3 => tmp_25_fu_560_p2,
      O => or_cond4_fu_507_p23_out
    );
\tmp_34_reg_1591[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axis_result_tdata\(0),
      I1 => \ap_CS_fsm_reg[47]\(0),
      I2 => tmp_34_reg_1591,
      O => \tmp_34_reg_1591_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fcmp_0_no_dsp_32_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    or_cond_fu_489_p24_out : out STD_LOGIC;
    \y_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_integral_flag_2_reg_281_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_28_reg_1586_reg[0]\ : out STD_LOGIC;
    grp_fu_303_opcode1 : out STD_LOGIC;
    \or_cond4_reg_1582_reg[0]\ : out STD_LOGIC;
    \tmp_16_reg_1612_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_25_fu_560_p2 : in STD_LOGIC;
    tmp_2_fu_439_p3 : in STD_LOGIC;
    \params_y_max_read_reg_1507_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_y_min_read_reg_1499_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_16_reg_1612_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_32_reg_1601 : in STD_LOGIC;
    \tmp_16_reg_1612_reg[13]\ : in STD_LOGIC;
    \tmp_16_reg_1612_reg[5]\ : in STD_LOGIC;
    \tmp_16_reg_1612_reg[22]\ : in STD_LOGIC;
    notlhs8_fu_756_p2 : in STD_LOGIC;
    \reg_384_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    y_integral_flag_2_reg_281 : in STD_LOGIC;
    rstIntN_read_reg_1542 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_cond_reg_1578 : in STD_LOGIC;
    or_cond4_reg_1582 : in STD_LOGIC;
    \sat_reg[0]\ : in STD_LOGIC;
    m_axis_result_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_28_reg_1586 : in STD_LOGIC;
    or_cond4_fu_507_p23_out : in STD_LOGIC;
    tmp_26_reg_1596 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fcmp_0_no_dsp_32_9 : entity is "vsi_control_ap_fcmp_0_no_dsp_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fcmp_0_no_dsp_32_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fcmp_0_no_dsp_32_9 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_10 : STD_LOGIC;
  signal U0_n_11 : STD_LOGIC;
  signal U0_n_4 : STD_LOGIC;
  signal U0_n_5 : STD_LOGIC;
  signal U0_n_6 : STD_LOGIC;
  signal U0_n_7 : STD_LOGIC;
  signal U0_n_8 : STD_LOGIC;
  signal U0_n_9 : STD_LOGIC;
  signal \ap_CS_fsm[60]_i_2_n_0\ : STD_LOGIC;
  signal din0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal din1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_341_p2 : STD_LOGIC;
  signal opcode : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tmp_47_fu_779_p2 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 0;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 1;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 1;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 0;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 0;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 8;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 1;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of U0_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of U0_i_10 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of U0_i_11 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of U0_i_12 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of U0_i_13 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of U0_i_14 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of U0_i_15 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of U0_i_16 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of U0_i_17 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of U0_i_18 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of U0_i_19 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of U0_i_2 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of U0_i_20 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of U0_i_21 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of U0_i_22 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of U0_i_23 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of U0_i_24 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of U0_i_25 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of U0_i_26 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of U0_i_27 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of U0_i_28 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of U0_i_29 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of U0_i_3 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of U0_i_30 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of U0_i_31 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of U0_i_32 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of U0_i_33 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of U0_i_4 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of U0_i_5 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of U0_i_6 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of U0_i_65 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of U0_i_7 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of U0_i_8 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of U0_i_9 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ap_CS_fsm[39]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_CS_fsm[60]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \or_cond_reg_1578[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \y[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \y[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \y[11]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \y[12]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \y[13]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \y[14]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \y[15]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \y[16]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \y[17]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \y[18]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \y[19]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \y[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \y[20]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \y[21]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \y[22]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \y[23]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \y[24]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \y[25]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \y[26]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \y[27]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \y[28]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \y[29]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \y[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \y[30]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \y[31]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \y[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \y[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \y[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \y[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \y[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \y[8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \y[9]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \y_integral_flag_2_reg_281[0]_i_1\ : label is "soft_lutpair103";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => '0',
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 8) => NLW_U0_m_axis_result_tdata_UNCONNECTED(31 downto 8),
      m_axis_result_tdata(7) => U0_n_5,
      m_axis_result_tdata(6) => U0_n_6,
      m_axis_result_tdata(5) => U0_n_7,
      m_axis_result_tdata(4) => U0_n_8,
      m_axis_result_tdata(3) => U0_n_9,
      m_axis_result_tdata(2) => U0_n_10,
      m_axis_result_tdata(1) => U0_n_11,
      m_axis_result_tdata(0) => grp_fu_341_p2,
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => din0(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => din1(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 6) => B"00",
      s_axis_operation_tdata(5) => Q(3),
      s_axis_operation_tdata(4) => '0',
      s_axis_operation_tdata(3) => opcode(2),
      s_axis_operation_tdata(2 downto 0) => B"100",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '1'
    );
U0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(31),
      I1 => \reg_384_reg[31]\(31),
      I2 => Q(4),
      O => din0(31)
    );
U0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(22),
      I1 => \reg_384_reg[31]\(22),
      I2 => Q(4),
      O => din0(22)
    );
U0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(21),
      I1 => \reg_384_reg[31]\(21),
      I2 => Q(4),
      O => din0(21)
    );
U0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(20),
      I1 => \reg_384_reg[31]\(20),
      I2 => Q(4),
      O => din0(20)
    );
U0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(19),
      I1 => \reg_384_reg[31]\(19),
      I2 => Q(4),
      O => din0(19)
    );
U0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(18),
      I1 => \reg_384_reg[31]\(18),
      I2 => Q(4),
      O => din0(18)
    );
U0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(17),
      I1 => \reg_384_reg[31]\(17),
      I2 => Q(4),
      O => din0(17)
    );
U0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(16),
      I1 => \reg_384_reg[31]\(16),
      I2 => Q(4),
      O => din0(16)
    );
U0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(15),
      I1 => \reg_384_reg[31]\(15),
      I2 => Q(4),
      O => din0(15)
    );
U0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(14),
      I1 => \reg_384_reg[31]\(14),
      I2 => Q(4),
      O => din0(14)
    );
U0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(13),
      I1 => \reg_384_reg[31]\(13),
      I2 => Q(4),
      O => din0(13)
    );
U0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(30),
      I1 => \reg_384_reg[31]\(30),
      I2 => Q(4),
      O => din0(30)
    );
U0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(12),
      I1 => \reg_384_reg[31]\(12),
      I2 => Q(4),
      O => din0(12)
    );
U0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(11),
      I1 => \reg_384_reg[31]\(11),
      I2 => Q(4),
      O => din0(11)
    );
U0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(10),
      I1 => \reg_384_reg[31]\(10),
      I2 => Q(4),
      O => din0(10)
    );
U0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(9),
      I1 => \reg_384_reg[31]\(9),
      I2 => Q(4),
      O => din0(9)
    );
U0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(8),
      I1 => \reg_384_reg[31]\(8),
      I2 => Q(4),
      O => din0(8)
    );
U0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(7),
      I1 => \reg_384_reg[31]\(7),
      I2 => Q(4),
      O => din0(7)
    );
U0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(6),
      I1 => \reg_384_reg[31]\(6),
      I2 => Q(4),
      O => din0(6)
    );
U0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(5),
      I1 => \reg_384_reg[31]\(5),
      I2 => Q(4),
      O => din0(5)
    );
U0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(4),
      I1 => \reg_384_reg[31]\(4),
      I2 => Q(4),
      O => din0(4)
    );
U0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(3),
      I1 => \reg_384_reg[31]\(3),
      I2 => Q(4),
      O => din0(3)
    );
U0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(29),
      I1 => \reg_384_reg[31]\(29),
      I2 => Q(4),
      O => din0(29)
    );
U0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(2),
      I1 => \reg_384_reg[31]\(2),
      I2 => Q(4),
      O => din0(2)
    );
U0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(1),
      I1 => \reg_384_reg[31]\(1),
      I2 => Q(4),
      O => din0(1)
    );
U0_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(0),
      I1 => \reg_384_reg[31]\(0),
      I2 => Q(4),
      O => din0(0)
    );
U0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(31),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(31),
      O => din1(31)
    );
U0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(30),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(30),
      O => din1(30)
    );
U0_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(29),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(29),
      O => din1(29)
    );
U0_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(28),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(28),
      O => din1(28)
    );
U0_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(27),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(27),
      O => din1(27)
    );
U0_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(26),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(26),
      O => din1(26)
    );
U0_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(25),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(25),
      O => din1(25)
    );
U0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(28),
      I1 => \reg_384_reg[31]\(28),
      I2 => Q(4),
      O => din0(28)
    );
U0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(24),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(24),
      O => din1(24)
    );
U0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(23),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(23),
      O => din1(23)
    );
U0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(22),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(22),
      O => din1(22)
    );
U0_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(21),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(21),
      O => din1(21)
    );
U0_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(20),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(20),
      O => din1(20)
    );
U0_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(19),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(19),
      O => din1(19)
    );
U0_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(18),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(18),
      O => din1(18)
    );
U0_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(17),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(17),
      O => din1(17)
    );
U0_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(16),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(16),
      O => din1(16)
    );
U0_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(15),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(15),
      O => din1(15)
    );
U0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(27),
      I1 => \reg_384_reg[31]\(27),
      I2 => Q(4),
      O => din0(27)
    );
U0_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(14),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(14),
      O => din1(14)
    );
U0_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(13),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(13),
      O => din1(13)
    );
U0_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(12),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(12),
      O => din1(12)
    );
U0_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(11),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(11),
      O => din1(11)
    );
U0_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(10),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(10),
      O => din1(10)
    );
U0_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(9),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(9),
      O => din1(9)
    );
U0_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(8),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(8),
      O => din1(8)
    );
U0_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(7),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(7),
      O => din1(7)
    );
U0_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(6),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(6),
      O => din1(6)
    );
U0_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(5),
      O => din1(5)
    );
U0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(26),
      I1 => \reg_384_reg[31]\(26),
      I2 => Q(4),
      O => din0(26)
    );
U0_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(4),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(4),
      O => din1(4)
    );
U0_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(3),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(3),
      O => din1(3)
    );
U0_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(2),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(2),
      O => din1(2)
    );
U0_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(1),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(1),
      O => din1(1)
    );
U0_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \params_y_max_read_reg_1507_reg[31]\(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \params_y_min_read_reg_1499_reg[31]\(0),
      O => din1(0)
    );
U0_i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => opcode(2)
    );
U0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(25),
      I1 => \reg_384_reg[31]\(25),
      I2 => Q(4),
      O => din0(25)
    );
U0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(24),
      I1 => \reg_384_reg[31]\(24),
      I2 => Q(4),
      O => din0(24)
    );
U0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(23),
      I1 => \reg_384_reg[31]\(23),
      I2 => Q(4),
      O => din0(23)
    );
\ap_CS_fsm[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[60]_i_2_n_0\,
      O => D(0)
    );
\ap_CS_fsm[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[60]_i_2_n_0\,
      I1 => Q(1),
      I2 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[60]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => grp_fu_341_p2,
      I1 => tmp_25_fu_560_p2,
      I2 => tmp_2_fu_439_p3,
      I3 => \sat_reg[0]\,
      I4 => m_axis_result_tdata(0),
      O => \ap_CS_fsm[60]_i_2_n_0\
    );
\opcode_buf1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7FFF00FF00"
    )
        port map (
      I0 => grp_fu_341_p2,
      I1 => tmp_25_fu_560_p2,
      I2 => tmp_2_fu_439_p3,
      I3 => Q(0),
      I4 => or_cond4_fu_507_p23_out,
      I5 => Q(1),
      O => grp_fu_303_opcode1
    );
\or_cond4_reg_1582[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => grp_fu_341_p2,
      I1 => tmp_25_fu_560_p2,
      I2 => tmp_2_fu_439_p3,
      I3 => or_cond4_fu_507_p23_out,
      I4 => Q(1),
      I5 => or_cond4_reg_1582,
      O => \or_cond4_reg_1582_reg[0]\
    );
\or_cond_reg_1578[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_fu_341_p2,
      I1 => tmp_25_fu_560_p2,
      I2 => tmp_2_fu_439_p3,
      O => or_cond_fu_489_p24_out
    );
\tmp_16_reg_1612[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(0),
      I3 => \params_y_min_read_reg_1499_reg[31]\(0),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(0)
    );
\tmp_16_reg_1612[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(10),
      I3 => \params_y_min_read_reg_1499_reg[31]\(10),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(10)
    );
\tmp_16_reg_1612[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(11),
      I3 => \params_y_min_read_reg_1499_reg[31]\(11),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(11)
    );
\tmp_16_reg_1612[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(12),
      I3 => \params_y_min_read_reg_1499_reg[31]\(12),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(12)
    );
\tmp_16_reg_1612[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(13),
      I3 => \params_y_min_read_reg_1499_reg[31]\(13),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(13)
    );
\tmp_16_reg_1612[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(14),
      I3 => \params_y_min_read_reg_1499_reg[31]\(14),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(14)
    );
\tmp_16_reg_1612[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(15),
      I3 => \params_y_min_read_reg_1499_reg[31]\(15),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(15)
    );
\tmp_16_reg_1612[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(16),
      I3 => \params_y_min_read_reg_1499_reg[31]\(16),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(16)
    );
\tmp_16_reg_1612[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(17),
      I3 => \params_y_min_read_reg_1499_reg[31]\(17),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(17)
    );
\tmp_16_reg_1612[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(18),
      I3 => \params_y_min_read_reg_1499_reg[31]\(18),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(18)
    );
\tmp_16_reg_1612[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(19),
      I3 => \params_y_min_read_reg_1499_reg[31]\(19),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(19)
    );
\tmp_16_reg_1612[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(1),
      I3 => \params_y_min_read_reg_1499_reg[31]\(1),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(1)
    );
\tmp_16_reg_1612[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(20),
      I3 => \params_y_min_read_reg_1499_reg[31]\(20),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(20)
    );
\tmp_16_reg_1612[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(21),
      I3 => \params_y_min_read_reg_1499_reg[31]\(21),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(21)
    );
\tmp_16_reg_1612[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(22),
      I3 => \params_y_min_read_reg_1499_reg[31]\(22),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(22)
    );
\tmp_16_reg_1612[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(23),
      I3 => \params_y_min_read_reg_1499_reg[31]\(23),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(23)
    );
\tmp_16_reg_1612[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(24),
      I3 => \params_y_min_read_reg_1499_reg[31]\(24),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(24)
    );
\tmp_16_reg_1612[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(25),
      I3 => \params_y_min_read_reg_1499_reg[31]\(25),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(25)
    );
\tmp_16_reg_1612[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(26),
      I3 => \params_y_min_read_reg_1499_reg[31]\(26),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(26)
    );
\tmp_16_reg_1612[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(27),
      I3 => \params_y_min_read_reg_1499_reg[31]\(27),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(27)
    );
\tmp_16_reg_1612[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(28),
      I3 => \params_y_min_read_reg_1499_reg[31]\(28),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(28)
    );
\tmp_16_reg_1612[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(29),
      I3 => \params_y_min_read_reg_1499_reg[31]\(29),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(29)
    );
\tmp_16_reg_1612[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(2),
      I3 => \params_y_min_read_reg_1499_reg[31]\(2),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(2)
    );
\tmp_16_reg_1612[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(30),
      I3 => \params_y_min_read_reg_1499_reg[31]\(30),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(30)
    );
\tmp_16_reg_1612[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(31),
      I3 => \params_y_min_read_reg_1499_reg[31]\(31),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(31)
    );
\tmp_16_reg_1612[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(3),
      I3 => \params_y_min_read_reg_1499_reg[31]\(3),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(3)
    );
\tmp_16_reg_1612[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(4),
      I3 => \params_y_min_read_reg_1499_reg[31]\(4),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(4)
    );
\tmp_16_reg_1612[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(5),
      I3 => \params_y_min_read_reg_1499_reg[31]\(5),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(5)
    );
\tmp_16_reg_1612[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(6),
      I3 => \params_y_min_read_reg_1499_reg[31]\(6),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(6)
    );
\tmp_16_reg_1612[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(7),
      I3 => \params_y_min_read_reg_1499_reg[31]\(7),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(7)
    );
\tmp_16_reg_1612[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(8),
      I3 => \params_y_min_read_reg_1499_reg[31]\(8),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(8)
    );
\tmp_16_reg_1612[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F780FF00"
    )
        port map (
      I0 => tmp_25_fu_560_p2,
      I1 => grp_fu_341_p2,
      I2 => \reg_384_reg[31]\(9),
      I3 => \params_y_min_read_reg_1499_reg[31]\(9),
      I4 => tmp_26_reg_1596,
      O => \tmp_16_reg_1612_reg[31]\(9)
    );
\tmp_28_reg_1586[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_fu_341_p2,
      I1 => Q(2),
      I2 => tmp_28_reg_1586,
      O => \tmp_28_reg_1586_reg[0]\
    );
\y[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(0),
      I1 => \params_y_max_read_reg_1507_reg[31]\(0),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(0)
    );
\y[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(10),
      I1 => \params_y_max_read_reg_1507_reg[31]\(10),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(10)
    );
\y[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(11),
      I1 => \params_y_max_read_reg_1507_reg[31]\(11),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(11)
    );
\y[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(12),
      I1 => \params_y_max_read_reg_1507_reg[31]\(12),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(12)
    );
\y[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(13),
      I1 => \params_y_max_read_reg_1507_reg[31]\(13),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(13)
    );
\y[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(14),
      I1 => \params_y_max_read_reg_1507_reg[31]\(14),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(14)
    );
\y[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(15),
      I1 => \params_y_max_read_reg_1507_reg[31]\(15),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(15)
    );
\y[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(16),
      I1 => \params_y_max_read_reg_1507_reg[31]\(16),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(16)
    );
\y[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(17),
      I1 => \params_y_max_read_reg_1507_reg[31]\(17),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(17)
    );
\y[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(18),
      I1 => \params_y_max_read_reg_1507_reg[31]\(18),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(18)
    );
\y[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(19),
      I1 => \params_y_max_read_reg_1507_reg[31]\(19),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(19)
    );
\y[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(1),
      I1 => \params_y_max_read_reg_1507_reg[31]\(1),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(1)
    );
\y[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(20),
      I1 => \params_y_max_read_reg_1507_reg[31]\(20),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(20)
    );
\y[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(21),
      I1 => \params_y_max_read_reg_1507_reg[31]\(21),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(21)
    );
\y[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(22),
      I1 => \params_y_max_read_reg_1507_reg[31]\(22),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(22)
    );
\y[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(23),
      I1 => \params_y_max_read_reg_1507_reg[31]\(23),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(23)
    );
\y[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(24),
      I1 => \params_y_max_read_reg_1507_reg[31]\(24),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(24)
    );
\y[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(25),
      I1 => \params_y_max_read_reg_1507_reg[31]\(25),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(25)
    );
\y[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(26),
      I1 => \params_y_max_read_reg_1507_reg[31]\(26),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(26)
    );
\y[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(27),
      I1 => \params_y_max_read_reg_1507_reg[31]\(27),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(27)
    );
\y[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(28),
      I1 => \params_y_max_read_reg_1507_reg[31]\(28),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(28)
    );
\y[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(29),
      I1 => \params_y_max_read_reg_1507_reg[31]\(29),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(29)
    );
\y[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(2),
      I1 => \params_y_max_read_reg_1507_reg[31]\(2),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(2)
    );
\y[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(30),
      I1 => \params_y_max_read_reg_1507_reg[31]\(30),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(30)
    );
\y[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(31),
      I1 => \params_y_max_read_reg_1507_reg[31]\(31),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(31)
    );
\y[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000200000000"
    )
        port map (
      I0 => tmp_32_reg_1601,
      I1 => \tmp_16_reg_1612_reg[13]\,
      I2 => \tmp_16_reg_1612_reg[5]\,
      I3 => \tmp_16_reg_1612_reg[22]\,
      I4 => notlhs8_fu_756_p2,
      I5 => grp_fu_341_p2,
      O => tmp_47_fu_779_p2
    );
\y[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(3),
      I1 => \params_y_max_read_reg_1507_reg[31]\(3),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(3)
    );
\y[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(4),
      I1 => \params_y_max_read_reg_1507_reg[31]\(4),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(4)
    );
\y[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(5),
      I1 => \params_y_max_read_reg_1507_reg[31]\(5),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(5)
    );
\y[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(6),
      I1 => \params_y_max_read_reg_1507_reg[31]\(6),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(6)
    );
\y[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(7),
      I1 => \params_y_max_read_reg_1507_reg[31]\(7),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(7)
    );
\y[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(8),
      I1 => \params_y_max_read_reg_1507_reg[31]\(8),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(8)
    );
\y[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_16_reg_1612_reg[31]_0\(9),
      I1 => \params_y_max_read_reg_1507_reg[31]\(9),
      I2 => tmp_47_fu_779_p2,
      O => \y_reg[31]\(9)
    );
\y_integral_flag_2_reg_281[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AEA"
    )
        port map (
      I0 => y_integral_flag_2_reg_281,
      I1 => Q(1),
      I2 => \ap_CS_fsm[60]_i_2_n_0\,
      I3 => rstIntN_read_reg_1542,
      I4 => E(0),
      O => \y_integral_flag_2_reg_281_reg[0]\
    );
\y_integral_new_2_reg_292[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[60]_i_2_n_0\,
      I2 => or_cond_reg_1578,
      I3 => or_cond4_reg_1582,
      I4 => Q(4),
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \isNeg_4_reg_1721_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_42_i_i2_reg_1727_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sh_assign_8_fu_1077_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \din1_buf1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal \isNeg_4_reg_1721[0]_i_2_n_0\ : STD_LOGIC;
  signal \^m_axis_result_tdata\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal tmp_i_i_i56_cast_fu_1073_p1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 2;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \isNeg_4_reg_1721[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sh_assign_8_reg_1716[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sh_assign_8_reg_1716[2]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sh_assign_8_reg_1716[3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sh_assign_8_reg_1716[4]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sh_assign_8_reg_1716[6]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sh_assign_8_reg_1716[7]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \tmp_42_i_i2_reg_1727[6]_i_1\ : label is "soft_lutpair210";
begin
  m_axis_result_tdata(24 downto 0) <= \^m_axis_result_tdata\(24 downto 0);
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 30) => \^m_axis_result_tdata\(24 downto 23),
      m_axis_result_tdata(29 downto 23) => tmp_i_i_i56_cast_fu_1073_p1(6 downto 0),
      m_axis_result_tdata(22 downto 0) => \^m_axis_result_tdata\(22 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => \din1_buf1_reg[31]\(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
\isNeg_4_reg_1721[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \isNeg_4_reg_1721[0]_i_2_n_0\,
      I1 => tmp_i_i_i56_cast_fu_1073_p1(6),
      I2 => \^m_axis_result_tdata\(23),
      O => \isNeg_4_reg_1721_reg[0]\
    );
\isNeg_4_reg_1721[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(5),
      I1 => tmp_i_i_i56_cast_fu_1073_p1(3),
      I2 => tmp_i_i_i56_cast_fu_1073_p1(1),
      I3 => tmp_i_i_i56_cast_fu_1073_p1(0),
      I4 => tmp_i_i_i56_cast_fu_1073_p1(2),
      I5 => tmp_i_i_i56_cast_fu_1073_p1(4),
      O => \isNeg_4_reg_1721[0]_i_2_n_0\
    );
\sh_assign_8_reg_1716[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(0),
      O => sh_assign_8_fu_1077_p2(0)
    );
\sh_assign_8_reg_1716[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(0),
      I1 => tmp_i_i_i56_cast_fu_1073_p1(1),
      O => D(0)
    );
\sh_assign_8_reg_1716[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(0),
      I1 => tmp_i_i_i56_cast_fu_1073_p1(1),
      I2 => tmp_i_i_i56_cast_fu_1073_p1(2),
      O => D(1)
    );
\sh_assign_8_reg_1716[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(1),
      I1 => tmp_i_i_i56_cast_fu_1073_p1(0),
      I2 => tmp_i_i_i56_cast_fu_1073_p1(2),
      I3 => tmp_i_i_i56_cast_fu_1073_p1(3),
      O => D(2)
    );
\sh_assign_8_reg_1716[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(2),
      I1 => tmp_i_i_i56_cast_fu_1073_p1(0),
      I2 => tmp_i_i_i56_cast_fu_1073_p1(1),
      I3 => tmp_i_i_i56_cast_fu_1073_p1(3),
      I4 => tmp_i_i_i56_cast_fu_1073_p1(4),
      O => D(3)
    );
\sh_assign_8_reg_1716[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(3),
      I1 => tmp_i_i_i56_cast_fu_1073_p1(1),
      I2 => tmp_i_i_i56_cast_fu_1073_p1(0),
      I3 => tmp_i_i_i56_cast_fu_1073_p1(2),
      I4 => tmp_i_i_i56_cast_fu_1073_p1(4),
      I5 => tmp_i_i_i56_cast_fu_1073_p1(5),
      O => D(4)
    );
\sh_assign_8_reg_1716[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \isNeg_4_reg_1721[0]_i_2_n_0\,
      I1 => tmp_i_i_i56_cast_fu_1073_p1(6),
      O => D(5)
    );
\sh_assign_8_reg_1716[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \isNeg_4_reg_1721[0]_i_2_n_0\,
      I1 => tmp_i_i_i56_cast_fu_1073_p1(6),
      I2 => \^m_axis_result_tdata\(23),
      O => D(6)
    );
\tmp_42_i_i2_reg_1727[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(1),
      O => \tmp_42_i_i2_reg_1727_reg[6]\(0)
    );
\tmp_42_i_i2_reg_1727[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(2),
      O => \tmp_42_i_i2_reg_1727_reg[6]\(1)
    );
\tmp_42_i_i2_reg_1727[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(3),
      O => \tmp_42_i_i2_reg_1727_reg[6]\(2)
    );
\tmp_42_i_i2_reg_1727[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(4),
      O => \tmp_42_i_i2_reg_1727_reg[6]\(3)
    );
\tmp_42_i_i2_reg_1727[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(5),
      O => \tmp_42_i_i2_reg_1727_reg[6]\(4)
    );
\tmp_42_i_i2_reg_1727[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i56_cast_fu_1073_p1(6),
      O => \tmp_42_i_i2_reg_1727_reg[6]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_6 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \isNeg_3_reg_1695_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_42_i_i1_reg_1701_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sh_assign_6_fu_1027_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \din1_buf1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_6 : entity is "vsi_control_ap_fmul_2_max_dsp_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_6 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal \isNeg_3_reg_1695[0]_i_2_n_0\ : STD_LOGIC;
  signal \^m_axis_result_tdata\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal tmp_i_i_i37_cast_fu_1023_p1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 2;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \isNeg_3_reg_1695[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sh_assign_6_reg_1690[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sh_assign_6_reg_1690[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sh_assign_6_reg_1690[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sh_assign_6_reg_1690[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sh_assign_6_reg_1690[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sh_assign_6_reg_1690[7]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \tmp_42_i_i1_reg_1701[6]_i_1\ : label is "soft_lutpair190";
begin
  m_axis_result_tdata(24 downto 0) <= \^m_axis_result_tdata\(24 downto 0);
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 30) => \^m_axis_result_tdata\(24 downto 23),
      m_axis_result_tdata(29 downto 23) => tmp_i_i_i37_cast_fu_1023_p1(6 downto 0),
      m_axis_result_tdata(22 downto 0) => \^m_axis_result_tdata\(22 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => \din1_buf1_reg[31]\(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
\isNeg_3_reg_1695[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \isNeg_3_reg_1695[0]_i_2_n_0\,
      I1 => tmp_i_i_i37_cast_fu_1023_p1(6),
      I2 => \^m_axis_result_tdata\(23),
      O => \isNeg_3_reg_1695_reg[0]\
    );
\isNeg_3_reg_1695[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(5),
      I1 => tmp_i_i_i37_cast_fu_1023_p1(3),
      I2 => tmp_i_i_i37_cast_fu_1023_p1(1),
      I3 => tmp_i_i_i37_cast_fu_1023_p1(0),
      I4 => tmp_i_i_i37_cast_fu_1023_p1(2),
      I5 => tmp_i_i_i37_cast_fu_1023_p1(4),
      O => \isNeg_3_reg_1695[0]_i_2_n_0\
    );
\sh_assign_6_reg_1690[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(0),
      O => sh_assign_6_fu_1027_p2(0)
    );
\sh_assign_6_reg_1690[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(0),
      I1 => tmp_i_i_i37_cast_fu_1023_p1(1),
      O => D(0)
    );
\sh_assign_6_reg_1690[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(0),
      I1 => tmp_i_i_i37_cast_fu_1023_p1(1),
      I2 => tmp_i_i_i37_cast_fu_1023_p1(2),
      O => D(1)
    );
\sh_assign_6_reg_1690[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(1),
      I1 => tmp_i_i_i37_cast_fu_1023_p1(0),
      I2 => tmp_i_i_i37_cast_fu_1023_p1(2),
      I3 => tmp_i_i_i37_cast_fu_1023_p1(3),
      O => D(2)
    );
\sh_assign_6_reg_1690[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(2),
      I1 => tmp_i_i_i37_cast_fu_1023_p1(0),
      I2 => tmp_i_i_i37_cast_fu_1023_p1(1),
      I3 => tmp_i_i_i37_cast_fu_1023_p1(3),
      I4 => tmp_i_i_i37_cast_fu_1023_p1(4),
      O => D(3)
    );
\sh_assign_6_reg_1690[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(3),
      I1 => tmp_i_i_i37_cast_fu_1023_p1(1),
      I2 => tmp_i_i_i37_cast_fu_1023_p1(0),
      I3 => tmp_i_i_i37_cast_fu_1023_p1(2),
      I4 => tmp_i_i_i37_cast_fu_1023_p1(4),
      I5 => tmp_i_i_i37_cast_fu_1023_p1(5),
      O => D(4)
    );
\sh_assign_6_reg_1690[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \isNeg_3_reg_1695[0]_i_2_n_0\,
      I1 => tmp_i_i_i37_cast_fu_1023_p1(6),
      O => D(5)
    );
\sh_assign_6_reg_1690[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \isNeg_3_reg_1695[0]_i_2_n_0\,
      I1 => tmp_i_i_i37_cast_fu_1023_p1(6),
      I2 => \^m_axis_result_tdata\(23),
      O => D(6)
    );
\tmp_42_i_i1_reg_1701[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(1),
      O => \tmp_42_i_i1_reg_1701_reg[6]\(0)
    );
\tmp_42_i_i1_reg_1701[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(2),
      O => \tmp_42_i_i1_reg_1701_reg[6]\(1)
    );
\tmp_42_i_i1_reg_1701[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(3),
      O => \tmp_42_i_i1_reg_1701_reg[6]\(2)
    );
\tmp_42_i_i1_reg_1701[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(4),
      O => \tmp_42_i_i1_reg_1701_reg[6]\(3)
    );
\tmp_42_i_i1_reg_1701[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(5),
      O => \tmp_42_i_i1_reg_1701_reg[6]\(4)
    );
\tmp_42_i_i1_reg_1701[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_i_i_i37_cast_fu_1023_p1(6),
      O => \tmp_42_i_i1_reg_1701_reg[6]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \isNeg_2_reg_1669_reg[0]\ : out STD_LOGIC;
    \sh_assign_4_reg_1664_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_42_i_i_reg_1675_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sh_assign_4_reg_1664_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \din1_buf1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_7 : entity is "vsi_control_ap_fmul_2_max_dsp_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_7 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal U0_n_4 : STD_LOGIC;
  signal \isNeg_2_reg_1669[0]_i_2_n_0\ : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 2;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \isNeg_2_reg_1669[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sh_assign_4_reg_1664[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sh_assign_4_reg_1664[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sh_assign_4_reg_1664[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sh_assign_4_reg_1664[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sh_assign_4_reg_1664[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sh_assign_4_reg_1664[7]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tmp_42_i_i_reg_1675[6]_i_1\ : label is "soft_lutpair156";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => \^d\(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => \din1_buf1_reg[31]\(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
\isNeg_2_reg_1669[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \isNeg_2_reg_1669[0]_i_2_n_0\,
      I1 => \^d\(29),
      I2 => \^d\(30),
      O => \isNeg_2_reg_1669_reg[0]\
    );
\isNeg_2_reg_1669[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^d\(28),
      I1 => \^d\(26),
      I2 => \^d\(24),
      I3 => \^d\(23),
      I4 => \^d\(25),
      I5 => \^d\(27),
      O => \isNeg_2_reg_1669[0]_i_2_n_0\
    );
\sh_assign_4_reg_1664[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(23),
      O => \sh_assign_4_reg_1664_reg[0]\
    );
\sh_assign_4_reg_1664[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(23),
      I1 => \^d\(24),
      O => \sh_assign_4_reg_1664_reg[7]\(0)
    );
\sh_assign_4_reg_1664[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^d\(23),
      I1 => \^d\(24),
      I2 => \^d\(25),
      O => \sh_assign_4_reg_1664_reg[7]\(1)
    );
\sh_assign_4_reg_1664[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^d\(24),
      I1 => \^d\(23),
      I2 => \^d\(25),
      I3 => \^d\(26),
      O => \sh_assign_4_reg_1664_reg[7]\(2)
    );
\sh_assign_4_reg_1664[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^d\(25),
      I1 => \^d\(23),
      I2 => \^d\(24),
      I3 => \^d\(26),
      I4 => \^d\(27),
      O => \sh_assign_4_reg_1664_reg[7]\(3)
    );
\sh_assign_4_reg_1664[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^d\(26),
      I1 => \^d\(24),
      I2 => \^d\(23),
      I3 => \^d\(25),
      I4 => \^d\(27),
      I5 => \^d\(28),
      O => \sh_assign_4_reg_1664_reg[7]\(4)
    );
\sh_assign_4_reg_1664[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \isNeg_2_reg_1669[0]_i_2_n_0\,
      I1 => \^d\(29),
      O => \sh_assign_4_reg_1664_reg[7]\(5)
    );
\sh_assign_4_reg_1664[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \isNeg_2_reg_1669[0]_i_2_n_0\,
      I1 => \^d\(29),
      I2 => \^d\(30),
      O => \sh_assign_4_reg_1664_reg[7]\(6)
    );
\tmp_42_i_i_reg_1675[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(24),
      O => \tmp_42_i_i_reg_1675_reg[6]\(0)
    );
\tmp_42_i_i_reg_1675[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(25),
      O => \tmp_42_i_i_reg_1675_reg[6]\(1)
    );
\tmp_42_i_i_reg_1675[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(26),
      O => \tmp_42_i_i_reg_1675_reg[6]\(2)
    );
\tmp_42_i_i_reg_1675[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(27),
      O => \tmp_42_i_i_reg_1675_reg[6]\(3)
    );
\tmp_42_i_i_reg_1675[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(28),
      O => \tmp_42_i_i_reg_1675_reg[6]\(4)
    );
\tmp_42_i_i_reg_1675[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(29),
      O => \tmp_42_i_i_reg_1675_reg[6]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \din1_buf1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_8 : entity is "vsi_control_ap_fmul_2_max_dsp_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_8 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 24;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 24;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 24;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 0;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 1;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 2;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 3;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 0) => Q(31 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => \din1_buf1_reg[31]\(31 downto 0),
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '1',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_sitofp_4_no_dsp_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_sitofp_4_no_dsp_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_sitofp_4_no_dsp_32 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 0;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 0;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 0;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 1;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 12) => B"00000000000000000000",
      s_axis_a_tdata(11 downto 0) => Q(11 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '0',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_sitofp_4_no_dsp_32_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_sitofp_4_no_dsp_32_5 : entity is "vsi_control_ap_sitofp_4_no_dsp_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_sitofp_4_no_dsp_32_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_sitofp_4_no_dsp_32_5 is
  component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2 is
  port (
    aclk : in STD_LOGIC;
    aclken : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_a_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_a_tlast : in STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_b_tlast : in STD_LOGIC;
    s_axis_c_tvalid : in STD_LOGIC;
    s_axis_c_tready : out STD_LOGIC;
    s_axis_c_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_c_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_c_tlast : in STD_LOGIC;
    s_axis_operation_tvalid : in STD_LOGIC;
    s_axis_operation_tready : out STD_LOGIC;
    s_axis_operation_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_operation_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_operation_tlast : in STD_LOGIC;
    m_axis_result_tvalid : out STD_LOGIC;
    m_axis_result_tready : in STD_LOGIC;
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_result_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_result_tlast : out STD_LOGIC
  );
  end component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2;
  signal U0_n_4 : STD_LOGIC;
  signal NLW_U0_m_axis_result_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_a_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_b_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_c_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_operation_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_result_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ACCUM_INPUT_MSB : integer;
  attribute C_ACCUM_INPUT_MSB of U0 : label is 32;
  attribute C_ACCUM_LSB : integer;
  attribute C_ACCUM_LSB of U0 : label is -31;
  attribute C_ACCUM_MSB : integer;
  attribute C_ACCUM_MSB of U0 : label is 32;
  attribute C_A_FRACTION_WIDTH : integer;
  attribute C_A_FRACTION_WIDTH of U0 : label is 0;
  attribute C_A_TDATA_WIDTH : integer;
  attribute C_A_TDATA_WIDTH of U0 : label is 32;
  attribute C_A_TUSER_WIDTH : integer;
  attribute C_A_TUSER_WIDTH of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_BRAM_USAGE : integer;
  attribute C_BRAM_USAGE of U0 : label is 0;
  attribute C_B_FRACTION_WIDTH : integer;
  attribute C_B_FRACTION_WIDTH of U0 : label is 0;
  attribute C_B_TDATA_WIDTH : integer;
  attribute C_B_TDATA_WIDTH of U0 : label is 32;
  attribute C_B_TUSER_WIDTH : integer;
  attribute C_B_TUSER_WIDTH of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 32;
  attribute C_COMPARE_OPERATION : integer;
  attribute C_COMPARE_OPERATION of U0 : label is 8;
  attribute C_C_FRACTION_WIDTH : integer;
  attribute C_C_FRACTION_WIDTH of U0 : label is 0;
  attribute C_C_TDATA_WIDTH : integer;
  attribute C_C_TDATA_WIDTH of U0 : label is 32;
  attribute C_C_TUSER_WIDTH : integer;
  attribute C_C_TUSER_WIDTH of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 32;
  attribute C_FIXED_DATA_UNSIGNED : integer;
  attribute C_FIXED_DATA_UNSIGNED of U0 : label is 0;
  attribute C_HAS_ABSOLUTE : integer;
  attribute C_HAS_ABSOLUTE of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_A : integer;
  attribute C_HAS_ACCUMULATOR_A of U0 : label is 0;
  attribute C_HAS_ACCUMULATOR_S : integer;
  attribute C_HAS_ACCUMULATOR_S of U0 : label is 0;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW : integer;
  attribute C_HAS_ACCUM_INPUT_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACCUM_OVERFLOW : integer;
  attribute C_HAS_ACCUM_OVERFLOW of U0 : label is 0;
  attribute C_HAS_ACLKEN : integer;
  attribute C_HAS_ACLKEN of U0 : label is 1;
  attribute C_HAS_ADD : integer;
  attribute C_HAS_ADD of U0 : label is 0;
  attribute C_HAS_ARESETN : integer;
  attribute C_HAS_ARESETN of U0 : label is 0;
  attribute C_HAS_A_TLAST : integer;
  attribute C_HAS_A_TLAST of U0 : label is 0;
  attribute C_HAS_A_TUSER : integer;
  attribute C_HAS_A_TUSER of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 0;
  attribute C_HAS_B_TLAST : integer;
  attribute C_HAS_B_TLAST of U0 : label is 0;
  attribute C_HAS_B_TUSER : integer;
  attribute C_HAS_B_TUSER of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_COMPARE : integer;
  attribute C_HAS_COMPARE of U0 : label is 0;
  attribute C_HAS_C_TLAST : integer;
  attribute C_HAS_C_TLAST of U0 : label is 0;
  attribute C_HAS_C_TUSER : integer;
  attribute C_HAS_C_TUSER of U0 : label is 0;
  attribute C_HAS_DIVIDE : integer;
  attribute C_HAS_DIVIDE of U0 : label is 0;
  attribute C_HAS_DIVIDE_BY_ZERO : integer;
  attribute C_HAS_DIVIDE_BY_ZERO of U0 : label is 0;
  attribute C_HAS_EXPONENTIAL : integer;
  attribute C_HAS_EXPONENTIAL of U0 : label is 0;
  attribute C_HAS_FIX_TO_FLT : integer;
  attribute C_HAS_FIX_TO_FLT of U0 : label is 1;
  attribute C_HAS_FLT_TO_FIX : integer;
  attribute C_HAS_FLT_TO_FIX of U0 : label is 0;
  attribute C_HAS_FLT_TO_FLT : integer;
  attribute C_HAS_FLT_TO_FLT of U0 : label is 0;
  attribute C_HAS_FMA : integer;
  attribute C_HAS_FMA of U0 : label is 0;
  attribute C_HAS_FMS : integer;
  attribute C_HAS_FMS of U0 : label is 0;
  attribute C_HAS_INVALID_OP : integer;
  attribute C_HAS_INVALID_OP of U0 : label is 0;
  attribute C_HAS_LOGARITHM : integer;
  attribute C_HAS_LOGARITHM of U0 : label is 0;
  attribute C_HAS_MULTIPLY : integer;
  attribute C_HAS_MULTIPLY of U0 : label is 0;
  attribute C_HAS_OPERATION : integer;
  attribute C_HAS_OPERATION of U0 : label is 0;
  attribute C_HAS_OPERATION_TLAST : integer;
  attribute C_HAS_OPERATION_TLAST of U0 : label is 0;
  attribute C_HAS_OPERATION_TUSER : integer;
  attribute C_HAS_OPERATION_TUSER of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_RECIP : integer;
  attribute C_HAS_RECIP of U0 : label is 0;
  attribute C_HAS_RECIP_SQRT : integer;
  attribute C_HAS_RECIP_SQRT of U0 : label is 0;
  attribute C_HAS_RESULT_TLAST : integer;
  attribute C_HAS_RESULT_TLAST of U0 : label is 0;
  attribute C_HAS_RESULT_TUSER : integer;
  attribute C_HAS_RESULT_TUSER of U0 : label is 0;
  attribute C_HAS_SQRT : integer;
  attribute C_HAS_SQRT of U0 : label is 0;
  attribute C_HAS_SUBTRACT : integer;
  attribute C_HAS_SUBTRACT of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MULT_USAGE : integer;
  attribute C_MULT_USAGE of U0 : label is 0;
  attribute C_OPERATION_TDATA_WIDTH : integer;
  attribute C_OPERATION_TDATA_WIDTH of U0 : label is 8;
  attribute C_OPERATION_TUSER_WIDTH : integer;
  attribute C_OPERATION_TUSER_WIDTH of U0 : label is 1;
  attribute C_OPTIMIZATION : integer;
  attribute C_OPTIMIZATION of U0 : label is 1;
  attribute C_RATE : integer;
  attribute C_RATE of U0 : label is 1;
  attribute C_RESULT_FRACTION_WIDTH : integer;
  attribute C_RESULT_FRACTION_WIDTH of U0 : label is 24;
  attribute C_RESULT_TDATA_WIDTH : integer;
  attribute C_RESULT_TDATA_WIDTH of U0 : label is 32;
  attribute C_RESULT_TUSER_WIDTH : integer;
  attribute C_RESULT_TUSER_WIDTH of U0 : label is 1;
  attribute C_RESULT_WIDTH : integer;
  attribute C_RESULT_WIDTH of U0 : label is 32;
  attribute C_THROTTLE_SCHEME : integer;
  attribute C_THROTTLE_SCHEME of U0 : label is 3;
  attribute C_TLAST_RESOLUTION : integer;
  attribute C_TLAST_RESOLUTION of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
begin
U0: component decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_v7_1_2
     port map (
      aclk => ap_clk,
      aclken => '1',
      aresetn => '1',
      m_axis_result_tdata(31 downto 0) => D(31 downto 0),
      m_axis_result_tlast => NLW_U0_m_axis_result_tlast_UNCONNECTED,
      m_axis_result_tready => '0',
      m_axis_result_tuser(0) => NLW_U0_m_axis_result_tuser_UNCONNECTED(0),
      m_axis_result_tvalid => U0_n_4,
      s_axis_a_tdata(31 downto 12) => B"00000000000000000000",
      s_axis_a_tdata(11 downto 0) => Q(11 downto 0),
      s_axis_a_tlast => '0',
      s_axis_a_tready => NLW_U0_s_axis_a_tready_UNCONNECTED,
      s_axis_a_tuser(0) => '0',
      s_axis_a_tvalid => '1',
      s_axis_b_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_b_tlast => '0',
      s_axis_b_tready => NLW_U0_s_axis_b_tready_UNCONNECTED,
      s_axis_b_tuser(0) => '0',
      s_axis_b_tvalid => '0',
      s_axis_c_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_c_tlast => '0',
      s_axis_c_tready => NLW_U0_s_axis_c_tready_UNCONNECTED,
      s_axis_c_tuser(0) => '0',
      s_axis_c_tvalid => '0',
      s_axis_operation_tdata(7 downto 0) => B"00000000",
      s_axis_operation_tlast => '0',
      s_axis_operation_tready => NLW_U0_s_axis_operation_tready_UNCONNECTED,
      s_axis_operation_tuser(0) => '0',
      s_axis_operation_tvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fadd_32ns_32ns_32_5_full_dsp is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fadd_32ns_32ns_32_5_full_dsp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fadd_32ns_32ns_32_5_full_dsp is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(10),
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(11),
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(12),
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(13),
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(14),
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(15),
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(16),
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(17),
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(18),
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(19),
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(20),
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(21),
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(22),
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(23),
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(24),
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(25),
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(26),
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(27),
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(28),
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(29),
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(30),
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(31),
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(7),
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(8),
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(9),
      Q => din0_buf1(9),
      R => '0'
    );
vsi_control_ap_fadd_3_full_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fadd_3_full_dsp_32
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_faddfsub_32ns_32ns_32_5_full_dsp is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_25_fu_560_p2 : out STD_LOGIC;
    \din0_buf1_reg[31]_0\ : out STD_LOGIC;
    \din0_buf1_reg[31]_1\ : out STD_LOGIC;
    \din0_buf1_reg[30]_0\ : out STD_LOGIC;
    \din0_buf1_reg[29]_0\ : out STD_LOGIC;
    \din0_buf1_reg[28]_0\ : out STD_LOGIC;
    \din0_buf1_reg[27]_0\ : out STD_LOGIC;
    \din0_buf1_reg[26]_0\ : out STD_LOGIC;
    \din0_buf1_reg[25]_0\ : out STD_LOGIC;
    \din0_buf1_reg[24]_0\ : out STD_LOGIC;
    \din0_buf1_reg[23]_0\ : out STD_LOGIC;
    \din0_buf1_reg[22]_0\ : out STD_LOGIC;
    \din0_buf1_reg[21]_0\ : out STD_LOGIC;
    \din0_buf1_reg[20]_0\ : out STD_LOGIC;
    \din0_buf1_reg[19]_0\ : out STD_LOGIC;
    \din0_buf1_reg[18]_0\ : out STD_LOGIC;
    \din0_buf1_reg[17]_0\ : out STD_LOGIC;
    \din0_buf1_reg[16]_0\ : out STD_LOGIC;
    \din0_buf1_reg[15]_0\ : out STD_LOGIC;
    \din0_buf1_reg[14]_0\ : out STD_LOGIC;
    \din0_buf1_reg[13]_0\ : out STD_LOGIC;
    \din0_buf1_reg[12]_0\ : out STD_LOGIC;
    \din0_buf1_reg[11]_0\ : out STD_LOGIC;
    \din0_buf1_reg[10]_0\ : out STD_LOGIC;
    \din0_buf1_reg[9]_0\ : out STD_LOGIC;
    \din0_buf1_reg[8]_0\ : out STD_LOGIC;
    \din0_buf1_reg[7]_0\ : out STD_LOGIC;
    \din0_buf1_reg[6]_0\ : out STD_LOGIC;
    \din0_buf1_reg[5]_0\ : out STD_LOGIC;
    \din0_buf1_reg[4]_0\ : out STD_LOGIC;
    \din0_buf1_reg[3]_0\ : out STD_LOGIC;
    \din0_buf1_reg[2]_0\ : out STD_LOGIC;
    \din0_buf1_reg[1]_0\ : out STD_LOGIC;
    \din0_buf1_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_fu_303_opcode1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[54]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \y_integral_load_s_reg_1573_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \e_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_integral_new_1_reg_1606_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_371_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_362_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_356_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[49]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_faddfsub_32ns_32ns_32_5_full_dsp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_faddfsub_32ns_32ns_32_5_full_dsp is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal din1_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din1_buf1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[23]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_2__0_n_0\ : STD_LOGIC;
  signal notlhs2_fu_548_p2 : STD_LOGIC;
  signal opcode_buf1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \y_integral_new_1_reg_1606[31]_i_10_n_0\ : STD_LOGIC;
  signal \y_integral_new_1_reg_1606[31]_i_11_n_0\ : STD_LOGIC;
  signal \y_integral_new_1_reg_1606[31]_i_5_n_0\ : STD_LOGIC;
  signal \y_integral_new_1_reg_1606[31]_i_6_n_0\ : STD_LOGIC;
  signal \y_integral_new_1_reg_1606[31]_i_8_n_0\ : STD_LOGIC;
  signal \y_integral_new_1_reg_1606[31]_i_9_n_0\ : STD_LOGIC;
begin
\din0_buf1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(0),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[0]_0\
    );
\din0_buf1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(10),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(10),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[10]_0\
    );
\din0_buf1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(11),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(11),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[11]_0\
    );
\din0_buf1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(12),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(12),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[12]_0\
    );
\din0_buf1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(13),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(13),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[13]_0\
    );
\din0_buf1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(14),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(14),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[14]_0\
    );
\din0_buf1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(15),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(15),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[15]_0\
    );
\din0_buf1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(16),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(16),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[16]_0\
    );
\din0_buf1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(17),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(17),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[17]_0\
    );
\din0_buf1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(18),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(18),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[18]_0\
    );
\din0_buf1[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(19),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(19),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[19]_0\
    );
\din0_buf1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(1),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[1]_0\
    );
\din0_buf1[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(20),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(20),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[20]_0\
    );
\din0_buf1[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(21),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(21),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[21]_0\
    );
\din0_buf1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(22),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(22),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[22]_0\
    );
\din0_buf1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(23),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(23),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[23]_0\
    );
\din0_buf1[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(24),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(24),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[24]_0\
    );
\din0_buf1[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(25),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(25),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[25]_0\
    );
\din0_buf1[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(26),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(26),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[26]_0\
    );
\din0_buf1[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(27),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(27),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[27]_0\
    );
\din0_buf1[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(28),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(28),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[28]_0\
    );
\din0_buf1[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(29),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(29),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[29]_0\
    );
\din0_buf1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(2),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(2),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[2]_0\
    );
\din0_buf1[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(30),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(30),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[30]_0\
    );
\din0_buf1[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(4),
      I1 => \ap_CS_fsm_reg[54]\(6),
      I2 => \ap_CS_fsm_reg[54]\(3),
      I3 => \ap_CS_fsm_reg[54]\(5),
      O => \din0_buf1_reg[31]_0\
    );
\din0_buf1[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(31),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(31),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[31]_1\
    );
\din0_buf1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(3),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(3),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[3]_0\
    );
\din0_buf1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(4),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(4),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[4]_0\
    );
\din0_buf1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(5),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(5),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[5]_0\
    );
\din0_buf1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(6),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(6),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[6]_0\
    );
\din0_buf1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(7),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(7),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[7]_0\
    );
\din0_buf1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(8),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(8),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[8]_0\
    );
\din0_buf1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000E000E0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(6),
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => Q(9),
      I3 => \ap_CS_fsm_reg[54]\(5),
      I4 => \y_integral_load_s_reg_1573_reg[31]\(9),
      I5 => \ap_CS_fsm_reg[54]\(4),
      O => \din0_buf1_reg[9]_0\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(10),
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(11),
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(12),
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(13),
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(14),
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(15),
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(16),
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(17),
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(18),
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(19),
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(20),
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(21),
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(22),
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(23),
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(24),
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(25),
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(26),
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(27),
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(28),
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(29),
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(30),
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(31),
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(7),
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(8),
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[49]\(9),
      Q => din0_buf1(9),
      R => '0'
    );
\din1_buf1[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[0]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(0),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(0),
      O => \din1_buf1[0]_i_1__1_n_0\
    );
\din1_buf1[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(0),
      I1 => \reg_362_reg[31]\(0),
      I2 => \reg_356_reg[31]\(0),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[0]_i_2__0_n_0\
    );
\din1_buf1[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[10]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(10),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(10),
      O => \din1_buf1[10]_i_1__1_n_0\
    );
\din1_buf1[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(10),
      I1 => \reg_362_reg[31]\(10),
      I2 => \reg_356_reg[31]\(10),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[10]_i_2__0_n_0\
    );
\din1_buf1[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[11]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(11),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(11),
      O => \din1_buf1[11]_i_1__1_n_0\
    );
\din1_buf1[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(11),
      I1 => \reg_362_reg[31]\(11),
      I2 => \reg_356_reg[31]\(11),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[11]_i_2__0_n_0\
    );
\din1_buf1[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[12]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(12),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(12),
      O => \din1_buf1[12]_i_1__1_n_0\
    );
\din1_buf1[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(12),
      I1 => \reg_362_reg[31]\(12),
      I2 => \reg_356_reg[31]\(12),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[12]_i_2__0_n_0\
    );
\din1_buf1[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[13]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(13),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(13),
      O => \din1_buf1[13]_i_1__1_n_0\
    );
\din1_buf1[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(13),
      I1 => \reg_362_reg[31]\(13),
      I2 => \reg_356_reg[31]\(13),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[13]_i_2__0_n_0\
    );
\din1_buf1[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[14]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(14),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(14),
      O => \din1_buf1[14]_i_1__1_n_0\
    );
\din1_buf1[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(14),
      I1 => \reg_362_reg[31]\(14),
      I2 => \reg_356_reg[31]\(14),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[14]_i_2__0_n_0\
    );
\din1_buf1[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[15]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(15),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(15),
      O => \din1_buf1[15]_i_1__1_n_0\
    );
\din1_buf1[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(15),
      I1 => \reg_362_reg[31]\(15),
      I2 => \reg_356_reg[31]\(15),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[15]_i_2__0_n_0\
    );
\din1_buf1[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[16]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(16),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(16),
      O => \din1_buf1[16]_i_1__1_n_0\
    );
\din1_buf1[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(16),
      I1 => \reg_362_reg[31]\(16),
      I2 => \reg_356_reg[31]\(16),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[16]_i_2__0_n_0\
    );
\din1_buf1[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[17]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(17),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(17),
      O => \din1_buf1[17]_i_1__1_n_0\
    );
\din1_buf1[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(17),
      I1 => \reg_362_reg[31]\(17),
      I2 => \reg_356_reg[31]\(17),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[17]_i_2__0_n_0\
    );
\din1_buf1[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[18]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(18),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(18),
      O => \din1_buf1[18]_i_1__1_n_0\
    );
\din1_buf1[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(18),
      I1 => \reg_362_reg[31]\(18),
      I2 => \reg_356_reg[31]\(18),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[18]_i_2__0_n_0\
    );
\din1_buf1[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[19]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(19),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(19),
      O => \din1_buf1[19]_i_1__1_n_0\
    );
\din1_buf1[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(19),
      I1 => \reg_362_reg[31]\(19),
      I2 => \reg_356_reg[31]\(19),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[19]_i_2__0_n_0\
    );
\din1_buf1[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[1]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(1),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(1),
      O => \din1_buf1[1]_i_1__1_n_0\
    );
\din1_buf1[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(1),
      I1 => \reg_362_reg[31]\(1),
      I2 => \reg_356_reg[31]\(1),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[1]_i_2__0_n_0\
    );
\din1_buf1[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[20]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(20),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(20),
      O => \din1_buf1[20]_i_1__1_n_0\
    );
\din1_buf1[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(20),
      I1 => \reg_362_reg[31]\(20),
      I2 => \reg_356_reg[31]\(20),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[20]_i_2__0_n_0\
    );
\din1_buf1[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[21]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(21),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(21),
      O => \din1_buf1[21]_i_1__1_n_0\
    );
\din1_buf1[21]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => \reg_356_reg[31]\(21),
      I1 => \reg_362_reg[31]\(21),
      I2 => \reg_371_reg[31]\(21),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[21]_i_2__1_n_0\
    );
\din1_buf1[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[22]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(22),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(22),
      O => \din1_buf1[22]_i_1__1_n_0\
    );
\din1_buf1[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(22),
      I1 => \reg_362_reg[31]\(22),
      I2 => \reg_356_reg[31]\(22),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[22]_i_2__0_n_0\
    );
\din1_buf1[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[23]_i_2_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(23),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(23),
      O => \din1_buf1[23]_i_1__0_n_0\
    );
\din1_buf1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(23),
      I1 => \reg_362_reg[31]\(23),
      I2 => \reg_356_reg[31]\(23),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[23]_i_2_n_0\
    );
\din1_buf1[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[24]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(24),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(24),
      O => \din1_buf1[24]_i_1__1_n_0\
    );
\din1_buf1[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(24),
      I1 => \reg_362_reg[31]\(24),
      I2 => \reg_356_reg[31]\(24),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[24]_i_2__0_n_0\
    );
\din1_buf1[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[25]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(25),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(25),
      O => \din1_buf1[25]_i_1__1_n_0\
    );
\din1_buf1[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(25),
      I1 => \reg_362_reg[31]\(25),
      I2 => \reg_356_reg[31]\(25),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[25]_i_2__0_n_0\
    );
\din1_buf1[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[26]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(26),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(26),
      O => \din1_buf1[26]_i_1__1_n_0\
    );
\din1_buf1[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(26),
      I1 => \reg_362_reg[31]\(26),
      I2 => \reg_356_reg[31]\(26),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[26]_i_2__0_n_0\
    );
\din1_buf1[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[27]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(27),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(27),
      O => \din1_buf1[27]_i_1__1_n_0\
    );
\din1_buf1[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(27),
      I1 => \reg_362_reg[31]\(27),
      I2 => \reg_356_reg[31]\(27),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[27]_i_2__0_n_0\
    );
\din1_buf1[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[28]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(28),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(28),
      O => \din1_buf1[28]_i_1__1_n_0\
    );
\din1_buf1[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(28),
      I1 => \reg_362_reg[31]\(28),
      I2 => \reg_356_reg[31]\(28),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[28]_i_2__0_n_0\
    );
\din1_buf1[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[29]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(29),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(29),
      O => \din1_buf1[29]_i_1__1_n_0\
    );
\din1_buf1[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(29),
      I1 => \reg_362_reg[31]\(29),
      I2 => \reg_356_reg[31]\(29),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[29]_i_2__0_n_0\
    );
\din1_buf1[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[2]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(2),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(2),
      O => \din1_buf1[2]_i_1__1_n_0\
    );
\din1_buf1[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(2),
      I1 => \reg_362_reg[31]\(2),
      I2 => \reg_356_reg[31]\(2),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[2]_i_2__0_n_0\
    );
\din1_buf1[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[30]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(30),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(30),
      O => \din1_buf1[30]_i_1__1_n_0\
    );
\din1_buf1[30]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => \reg_356_reg[31]\(30),
      I1 => \reg_362_reg[31]\(30),
      I2 => \reg_371_reg[31]\(30),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[30]_i_2__1_n_0\
    );
\din1_buf1[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[31]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(31),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(31),
      O => \din1_buf1[31]_i_1__1_n_0\
    );
\din1_buf1[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAF0AAF0CCF0FF"
    )
        port map (
      I0 => \reg_356_reg[31]\(31),
      I1 => \reg_362_reg[31]\(31),
      I2 => \reg_371_reg[31]\(31),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[31]_i_2__1_n_0\
    );
\din1_buf1[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[54]\(4),
      I1 => \ap_CS_fsm_reg[54]\(1),
      I2 => \ap_CS_fsm_reg[54]\(6),
      O => \din1_buf1[31]_i_3__0_n_0\
    );
\din1_buf1[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[3]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(3),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(3),
      O => \din1_buf1[3]_i_1__1_n_0\
    );
\din1_buf1[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(3),
      I1 => \reg_362_reg[31]\(3),
      I2 => \reg_356_reg[31]\(3),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[3]_i_2__0_n_0\
    );
\din1_buf1[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[4]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(4),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(4),
      O => \din1_buf1[4]_i_1__1_n_0\
    );
\din1_buf1[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(4),
      I1 => \reg_362_reg[31]\(4),
      I2 => \reg_356_reg[31]\(4),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[4]_i_2__0_n_0\
    );
\din1_buf1[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[5]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(5),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(5),
      O => \din1_buf1[5]_i_1__1_n_0\
    );
\din1_buf1[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(5),
      I1 => \reg_362_reg[31]\(5),
      I2 => \reg_356_reg[31]\(5),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[5]_i_2__0_n_0\
    );
\din1_buf1[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[6]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(6),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(6),
      O => \din1_buf1[6]_i_1__1_n_0\
    );
\din1_buf1[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(6),
      I1 => \reg_362_reg[31]\(6),
      I2 => \reg_356_reg[31]\(6),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[6]_i_2__0_n_0\
    );
\din1_buf1[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[7]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(7),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(7),
      O => \din1_buf1[7]_i_1__1_n_0\
    );
\din1_buf1[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(7),
      I1 => \reg_362_reg[31]\(7),
      I2 => \reg_356_reg[31]\(7),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[7]_i_2__0_n_0\
    );
\din1_buf1[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[8]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(8),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(8),
      O => \din1_buf1[8]_i_1__1_n_0\
    );
\din1_buf1[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(8),
      I1 => \reg_362_reg[31]\(8),
      I2 => \reg_356_reg[31]\(8),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[8]_i_2__0_n_0\
    );
\din1_buf1[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \din1_buf1[9]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg[54]\(3),
      I2 => \ap_CS_fsm_reg[54]\(5),
      I3 => \e_reg[31]\(9),
      I4 => \y_integral_new_1_reg_1606_reg[31]\(9),
      O => \din1_buf1[9]_i_1__1_n_0\
    );
\din1_buf1[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \reg_371_reg[31]\(9),
      I1 => \reg_362_reg[31]\(9),
      I2 => \reg_356_reg[31]\(9),
      I3 => \ap_CS_fsm_reg[54]\(2),
      I4 => \ap_CS_fsm_reg[54]\(0),
      I5 => \din1_buf1[31]_i_3__0_n_0\,
      O => \din1_buf1[9]_i_2__0_n_0\
    );
\din1_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[0]_i_1__1_n_0\,
      Q => din1_buf1(0),
      R => '0'
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[10]_i_1__1_n_0\,
      Q => din1_buf1(10),
      R => '0'
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[11]_i_1__1_n_0\,
      Q => din1_buf1(11),
      R => '0'
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[12]_i_1__1_n_0\,
      Q => din1_buf1(12),
      R => '0'
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[13]_i_1__1_n_0\,
      Q => din1_buf1(13),
      R => '0'
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[14]_i_1__1_n_0\,
      Q => din1_buf1(14),
      R => '0'
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[15]_i_1__1_n_0\,
      Q => din1_buf1(15),
      R => '0'
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[16]_i_1__1_n_0\,
      Q => din1_buf1(16),
      R => '0'
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[17]_i_1__1_n_0\,
      Q => din1_buf1(17),
      R => '0'
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[18]_i_1__1_n_0\,
      Q => din1_buf1(18),
      R => '0'
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[19]_i_1__1_n_0\,
      Q => din1_buf1(19),
      R => '0'
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[1]_i_1__1_n_0\,
      Q => din1_buf1(1),
      R => '0'
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[20]_i_1__1_n_0\,
      Q => din1_buf1(20),
      R => '0'
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[21]_i_1__1_n_0\,
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[22]_i_1__1_n_0\,
      Q => din1_buf1(22),
      R => '0'
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[23]_i_1__0_n_0\,
      Q => din1_buf1(23),
      R => '0'
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[24]_i_1__1_n_0\,
      Q => din1_buf1(24),
      R => '0'
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[25]_i_1__1_n_0\,
      Q => din1_buf1(25),
      R => '0'
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[26]_i_1__1_n_0\,
      Q => din1_buf1(26),
      R => '0'
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[27]_i_1__1_n_0\,
      Q => din1_buf1(27),
      R => '0'
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[28]_i_1__1_n_0\,
      Q => din1_buf1(28),
      R => '0'
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[29]_i_1__1_n_0\,
      Q => din1_buf1(29),
      R => '0'
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[2]_i_1__1_n_0\,
      Q => din1_buf1(2),
      R => '0'
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[30]_i_1__1_n_0\,
      Q => din1_buf1(30),
      R => '0'
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[31]_i_1__1_n_0\,
      Q => din1_buf1(31),
      R => '0'
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[3]_i_1__1_n_0\,
      Q => din1_buf1(3),
      R => '0'
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[4]_i_1__1_n_0\,
      Q => din1_buf1(4),
      R => '0'
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[5]_i_1__1_n_0\,
      Q => din1_buf1(5),
      R => '0'
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[6]_i_1__1_n_0\,
      Q => din1_buf1(6),
      R => '0'
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[7]_i_1__1_n_0\,
      Q => din1_buf1(7),
      R => '0'
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[8]_i_1__1_n_0\,
      Q => din1_buf1(8),
      R => '0'
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[9]_i_1__1_n_0\,
      Q => din1_buf1(9),
      R => '0'
    );
\opcode_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_303_opcode1,
      Q => opcode_buf1(0),
      R => '0'
    );
vsi_control_ap_faddfsub_3_full_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_faddfsub_3_full_dsp_32
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk,
      \din1_buf1_reg[31]\(31 downto 0) => din1_buf1(31 downto 0),
      s_axis_operation_tdata(0) => opcode_buf1(0)
    );
\y_integral_new_1_reg_1606[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(25),
      I1 => Q(26),
      I2 => Q(23),
      I3 => Q(24),
      O => \y_integral_new_1_reg_1606[31]_i_10_n_0\
    );
\y_integral_new_1_reg_1606[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \y_integral_new_1_reg_1606[31]_i_11_n_0\
    );
\y_integral_new_1_reg_1606[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \y_integral_new_1_reg_1606[31]_i_5_n_0\,
      I1 => Q(22),
      I2 => Q(20),
      I3 => Q(21),
      I4 => \y_integral_new_1_reg_1606[31]_i_6_n_0\,
      I5 => notlhs2_fu_548_p2,
      O => tmp_25_fu_560_p2
    );
\y_integral_new_1_reg_1606[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_integral_new_1_reg_1606[31]_i_8_n_0\,
      I1 => Q(14),
      I2 => Q(15),
      I3 => Q(12),
      I4 => Q(13),
      I5 => \y_integral_new_1_reg_1606[31]_i_9_n_0\,
      O => \y_integral_new_1_reg_1606[31]_i_5_n_0\
    );
\y_integral_new_1_reg_1606[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      I2 => Q(16),
      I3 => Q(17),
      O => \y_integral_new_1_reg_1606[31]_i_6_n_0\
    );
\y_integral_new_1_reg_1606[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => Q(28),
      I1 => Q(27),
      I2 => Q(29),
      I3 => Q(30),
      I4 => \y_integral_new_1_reg_1606[31]_i_10_n_0\,
      O => notlhs2_fu_548_p2
    );
\y_integral_new_1_reg_1606[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      O => \y_integral_new_1_reg_1606[31]_i_8_n_0\
    );
\y_integral_new_1_reg_1606[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \y_integral_new_1_reg_1606[31]_i_11_n_0\,
      O => \y_integral_new_1_reg_1606[31]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fcmp_32ns_32ns_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    or_cond_fu_489_p24_out : out STD_LOGIC;
    \y_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_integral_flag_2_reg_281_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_28_reg_1586_reg[0]\ : out STD_LOGIC;
    grp_fu_303_opcode1 : out STD_LOGIC;
    \or_cond4_reg_1582_reg[0]\ : out STD_LOGIC;
    \tmp_16_reg_1612_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tmp_25_fu_560_p2 : in STD_LOGIC;
    tmp_2_fu_439_p3 : in STD_LOGIC;
    \params_y_max_read_reg_1507_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_y_min_read_reg_1499_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_16_reg_1612_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_32_reg_1601 : in STD_LOGIC;
    \tmp_16_reg_1612_reg[13]\ : in STD_LOGIC;
    \tmp_16_reg_1612_reg[5]\ : in STD_LOGIC;
    \tmp_16_reg_1612_reg[22]\ : in STD_LOGIC;
    notlhs8_fu_756_p2 : in STD_LOGIC;
    \reg_384_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    y_integral_flag_2_reg_281 : in STD_LOGIC;
    rstIntN_read_reg_1542 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_cond_reg_1578 : in STD_LOGIC;
    or_cond4_reg_1582 : in STD_LOGIC;
    \sat_reg[0]\ : in STD_LOGIC;
    m_axis_result_tdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_28_reg_1586 : in STD_LOGIC;
    or_cond4_fu_507_p23_out : in STD_LOGIC;
    tmp_26_reg_1596 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fcmp_32ns_32ns_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fcmp_32ns_32ns_1_1 is
begin
vsi_control_ap_fcmp_0_no_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fcmp_0_no_dsp_32_9
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      SR(0) => SR(0),
      grp_fu_303_opcode1 => grp_fu_303_opcode1,
      m_axis_result_tdata(0) => m_axis_result_tdata(0),
      notlhs8_fu_756_p2 => notlhs8_fu_756_p2,
      or_cond4_fu_507_p23_out => or_cond4_fu_507_p23_out,
      or_cond4_reg_1582 => or_cond4_reg_1582,
      \or_cond4_reg_1582_reg[0]\ => \or_cond4_reg_1582_reg[0]\,
      or_cond_fu_489_p24_out => or_cond_fu_489_p24_out,
      or_cond_reg_1578 => or_cond_reg_1578,
      \params_y_max_read_reg_1507_reg[31]\(31 downto 0) => \params_y_max_read_reg_1507_reg[31]\(31 downto 0),
      \params_y_min_read_reg_1499_reg[31]\(31 downto 0) => \params_y_min_read_reg_1499_reg[31]\(31 downto 0),
      \reg_384_reg[31]\(31 downto 0) => \reg_384_reg[31]\(31 downto 0),
      rstIntN_read_reg_1542 => rstIntN_read_reg_1542,
      \sat_reg[0]\ => \sat_reg[0]\,
      \tmp_16_reg_1612_reg[13]\ => \tmp_16_reg_1612_reg[13]\,
      \tmp_16_reg_1612_reg[22]\ => \tmp_16_reg_1612_reg[22]\,
      \tmp_16_reg_1612_reg[31]\(31 downto 0) => \tmp_16_reg_1612_reg[31]\(31 downto 0),
      \tmp_16_reg_1612_reg[31]_0\(31 downto 0) => \tmp_16_reg_1612_reg[31]_0\(31 downto 0),
      \tmp_16_reg_1612_reg[5]\ => \tmp_16_reg_1612_reg[5]\,
      tmp_25_fu_560_p2 => tmp_25_fu_560_p2,
      tmp_26_reg_1596 => tmp_26_reg_1596,
      tmp_28_reg_1586 => tmp_28_reg_1586,
      \tmp_28_reg_1586_reg[0]\ => \tmp_28_reg_1586_reg[0]\,
      tmp_2_fu_439_p3 => tmp_2_fu_439_p3,
      tmp_32_reg_1601 => tmp_32_reg_1601,
      y_integral_flag_2_reg_281 => y_integral_flag_2_reg_281,
      \y_integral_flag_2_reg_281_reg[0]\ => \y_integral_flag_2_reg_281_reg[0]\,
      \y_reg[31]\(31 downto 0) => \y_reg[31]\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fcmp_32ns_32ns_1_1_0 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    or_cond4_fu_507_p23_out : out STD_LOGIC;
    \tmp_34_reg_1591_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sat_reg[0]\ : in STD_LOGIC;
    tmp_2_fu_439_p3 : in STD_LOGIC;
    tmp_25_fu_560_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[47]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \params_y_max_read_reg_1507_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_34_reg_1591 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fcmp_32ns_32ns_1_1_0 : entity is "vsi_control_fcmp_32ns_32ns_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fcmp_32ns_32ns_1_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fcmp_32ns_32ns_1_1_0 is
begin
vsi_control_ap_fcmp_0_no_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fcmp_0_no_dsp_32
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      \ap_CS_fsm_reg[47]\(0) => \ap_CS_fsm_reg[47]\(0),
      m_axis_result_tdata(0) => m_axis_result_tdata(0),
      or_cond4_fu_507_p23_out => or_cond4_fu_507_p23_out,
      \params_y_max_read_reg_1507_reg[31]\(31 downto 0) => \params_y_max_read_reg_1507_reg[31]\(31 downto 0),
      \sat_reg[0]\ => \sat_reg[0]\,
      tmp_25_fu_560_p2 => tmp_25_fu_560_p2,
      tmp_2_fu_439_p3 => tmp_2_fu_439_p3,
      tmp_34_reg_1591 => tmp_34_reg_1591,
      \tmp_34_reg_1591_reg[0]\ => \tmp_34_reg_1591_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \params_Kd_read_reg_1516_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_Ki2_read_reg_1521_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_378_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_384_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ctrlByp_read_reg_1537_reg[0]\ : in STD_LOGIC;
    \reg_371_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_351_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ctrlByp_read_reg_1537_reg[0]_0\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_1\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_2\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_3\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_4\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_5\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_6\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_7\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_8\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_9\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_10\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_11\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_12\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_13\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_14\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_15\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_16\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_17\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_18\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_19\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_20\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_21\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_22\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_23\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_24\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_25\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_26\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_27\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_28\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_29\ : in STD_LOGIC;
    \ctrlByp_read_reg_1537_reg[0]_30\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din0_buf1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[0]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_2_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_2_n_0\ : STD_LOGIC;
  signal din1_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din1_buf1[0]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[10]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[11]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[14]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[17]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[21]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[23]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[30]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[30]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[3]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[5]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_1_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_2__1_n_0\ : STD_LOGIC;
  signal grp_fu_314_p011_out : STD_LOGIC;
begin
\din0_buf1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[0]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(0),
      I5 => \ctrlByp_read_reg_1537_reg[0]_30\,
      O => \din0_buf1[0]_i_1__0_n_0\
    );
\din0_buf1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(0),
      I2 => \reg_351_reg[31]\(0),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(0),
      O => \din0_buf1[0]_i_2_n_0\
    );
\din0_buf1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[10]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(10),
      I5 => \ctrlByp_read_reg_1537_reg[0]_20\,
      O => \din0_buf1[10]_i_1__0_n_0\
    );
\din0_buf1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(10),
      I2 => \reg_351_reg[31]\(10),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(10),
      O => \din0_buf1[10]_i_2_n_0\
    );
\din0_buf1[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[11]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(11),
      I5 => \ctrlByp_read_reg_1537_reg[0]_19\,
      O => \din0_buf1[11]_i_1__0_n_0\
    );
\din0_buf1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(11),
      I2 => \reg_351_reg[31]\(11),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(11),
      O => \din0_buf1[11]_i_2_n_0\
    );
\din0_buf1[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[12]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(12),
      I5 => \ctrlByp_read_reg_1537_reg[0]_18\,
      O => \din0_buf1[12]_i_1__0_n_0\
    );
\din0_buf1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(12),
      I2 => \reg_351_reg[31]\(12),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(12),
      O => \din0_buf1[12]_i_2_n_0\
    );
\din0_buf1[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[13]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(13),
      I5 => \ctrlByp_read_reg_1537_reg[0]_17\,
      O => \din0_buf1[13]_i_1__0_n_0\
    );
\din0_buf1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(13),
      I2 => \reg_351_reg[31]\(13),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(13),
      O => \din0_buf1[13]_i_2_n_0\
    );
\din0_buf1[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[14]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(14),
      I5 => \ctrlByp_read_reg_1537_reg[0]_16\,
      O => \din0_buf1[14]_i_1__0_n_0\
    );
\din0_buf1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(14),
      I2 => \reg_351_reg[31]\(14),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(14),
      O => \din0_buf1[14]_i_2_n_0\
    );
\din0_buf1[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[15]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(15),
      I5 => \ctrlByp_read_reg_1537_reg[0]_15\,
      O => \din0_buf1[15]_i_1__0_n_0\
    );
\din0_buf1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(15),
      I2 => \reg_351_reg[31]\(15),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(15),
      O => \din0_buf1[15]_i_2_n_0\
    );
\din0_buf1[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[16]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(16),
      I5 => \ctrlByp_read_reg_1537_reg[0]_14\,
      O => \din0_buf1[16]_i_1__0_n_0\
    );
\din0_buf1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(16),
      I2 => \reg_351_reg[31]\(16),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(16),
      O => \din0_buf1[16]_i_2_n_0\
    );
\din0_buf1[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[17]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(17),
      I5 => \ctrlByp_read_reg_1537_reg[0]_13\,
      O => \din0_buf1[17]_i_1__0_n_0\
    );
\din0_buf1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(17),
      I2 => \reg_351_reg[31]\(17),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(17),
      O => \din0_buf1[17]_i_2_n_0\
    );
\din0_buf1[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[18]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(18),
      I5 => \ctrlByp_read_reg_1537_reg[0]_12\,
      O => \din0_buf1[18]_i_1__0_n_0\
    );
\din0_buf1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(18),
      I2 => \reg_351_reg[31]\(18),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(18),
      O => \din0_buf1[18]_i_2_n_0\
    );
\din0_buf1[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[19]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(19),
      I5 => \ctrlByp_read_reg_1537_reg[0]_11\,
      O => \din0_buf1[19]_i_1__0_n_0\
    );
\din0_buf1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(19),
      I2 => \reg_351_reg[31]\(19),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(19),
      O => \din0_buf1[19]_i_2_n_0\
    );
\din0_buf1[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[1]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(1),
      I5 => \ctrlByp_read_reg_1537_reg[0]_29\,
      O => \din0_buf1[1]_i_1__0_n_0\
    );
\din0_buf1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(1),
      I2 => \reg_351_reg[31]\(1),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(1),
      O => \din0_buf1[1]_i_2_n_0\
    );
\din0_buf1[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[20]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(20),
      I5 => \ctrlByp_read_reg_1537_reg[0]_10\,
      O => \din0_buf1[20]_i_1__0_n_0\
    );
\din0_buf1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(20),
      I2 => \reg_351_reg[31]\(20),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(20),
      O => \din0_buf1[20]_i_2_n_0\
    );
\din0_buf1[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[21]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(21),
      I5 => \ctrlByp_read_reg_1537_reg[0]_9\,
      O => \din0_buf1[21]_i_1__0_n_0\
    );
\din0_buf1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(21),
      I2 => \reg_351_reg[31]\(21),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(21),
      O => \din0_buf1[21]_i_2_n_0\
    );
\din0_buf1[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[22]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(22),
      I5 => \ctrlByp_read_reg_1537_reg[0]_8\,
      O => \din0_buf1[22]_i_1__0_n_0\
    );
\din0_buf1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(22),
      I2 => \reg_351_reg[31]\(22),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(22),
      O => \din0_buf1[22]_i_2_n_0\
    );
\din0_buf1[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[23]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(23),
      I5 => \ctrlByp_read_reg_1537_reg[0]_7\,
      O => \din0_buf1[23]_i_1__0_n_0\
    );
\din0_buf1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(23),
      I2 => \reg_351_reg[31]\(23),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(23),
      O => \din0_buf1[23]_i_2_n_0\
    );
\din0_buf1[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[24]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(24),
      I5 => \ctrlByp_read_reg_1537_reg[0]_6\,
      O => \din0_buf1[24]_i_1__0_n_0\
    );
\din0_buf1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(24),
      I2 => \reg_351_reg[31]\(24),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(24),
      O => \din0_buf1[24]_i_2_n_0\
    );
\din0_buf1[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[25]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(25),
      I5 => \ctrlByp_read_reg_1537_reg[0]_5\,
      O => \din0_buf1[25]_i_1__0_n_0\
    );
\din0_buf1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(25),
      I2 => \reg_351_reg[31]\(25),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(25),
      O => \din0_buf1[25]_i_2_n_0\
    );
\din0_buf1[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[26]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(26),
      I5 => \ctrlByp_read_reg_1537_reg[0]_4\,
      O => \din0_buf1[26]_i_1__0_n_0\
    );
\din0_buf1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(26),
      I2 => \reg_351_reg[31]\(26),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(26),
      O => \din0_buf1[26]_i_2_n_0\
    );
\din0_buf1[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[27]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(27),
      I5 => \ctrlByp_read_reg_1537_reg[0]_3\,
      O => \din0_buf1[27]_i_1__0_n_0\
    );
\din0_buf1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(27),
      I2 => \reg_351_reg[31]\(27),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(27),
      O => \din0_buf1[27]_i_2_n_0\
    );
\din0_buf1[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[28]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(28),
      I5 => \ctrlByp_read_reg_1537_reg[0]_2\,
      O => \din0_buf1[28]_i_1__0_n_0\
    );
\din0_buf1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(28),
      I2 => \reg_351_reg[31]\(28),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(28),
      O => \din0_buf1[28]_i_2_n_0\
    );
\din0_buf1[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[29]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(29),
      I5 => \ctrlByp_read_reg_1537_reg[0]_1\,
      O => \din0_buf1[29]_i_1__0_n_0\
    );
\din0_buf1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(29),
      I2 => \reg_351_reg[31]\(29),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(29),
      O => \din0_buf1[29]_i_2_n_0\
    );
\din0_buf1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[2]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(2),
      I5 => \ctrlByp_read_reg_1537_reg[0]_28\,
      O => \din0_buf1[2]_i_1__0_n_0\
    );
\din0_buf1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(2),
      I2 => \reg_351_reg[31]\(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(2),
      O => \din0_buf1[2]_i_2_n_0\
    );
\din0_buf1[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[30]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(30),
      I5 => \ctrlByp_read_reg_1537_reg[0]_0\,
      O => \din0_buf1[30]_i_1__0_n_0\
    );
\din0_buf1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(30),
      I2 => \reg_351_reg[31]\(30),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(30),
      O => \din0_buf1[30]_i_2_n_0\
    );
\din0_buf1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[31]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(31),
      I5 => \ctrlByp_read_reg_1537_reg[0]\,
      O => \din0_buf1[31]_i_1__0_n_0\
    );
\din0_buf1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(31),
      I2 => \reg_351_reg[31]\(31),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(31),
      O => \din0_buf1[31]_i_2_n_0\
    );
\din0_buf1[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(6),
      O => \din0_buf1[31]_i_4__0_n_0\
    );
\din0_buf1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[3]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(3),
      I5 => \ctrlByp_read_reg_1537_reg[0]_27\,
      O => \din0_buf1[3]_i_1__0_n_0\
    );
\din0_buf1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(3),
      I2 => \reg_351_reg[31]\(3),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(3),
      O => \din0_buf1[3]_i_2_n_0\
    );
\din0_buf1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[4]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(4),
      I5 => \ctrlByp_read_reg_1537_reg[0]_26\,
      O => \din0_buf1[4]_i_1__0_n_0\
    );
\din0_buf1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(4),
      I2 => \reg_351_reg[31]\(4),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(4),
      O => \din0_buf1[4]_i_2_n_0\
    );
\din0_buf1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[5]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(5),
      I5 => \ctrlByp_read_reg_1537_reg[0]_25\,
      O => \din0_buf1[5]_i_1__0_n_0\
    );
\din0_buf1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(5),
      I2 => \reg_351_reg[31]\(5),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(5),
      O => \din0_buf1[5]_i_2_n_0\
    );
\din0_buf1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[6]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(6),
      I5 => \ctrlByp_read_reg_1537_reg[0]_24\,
      O => \din0_buf1[6]_i_1__0_n_0\
    );
\din0_buf1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(6),
      I2 => \reg_351_reg[31]\(6),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(6),
      O => \din0_buf1[6]_i_2_n_0\
    );
\din0_buf1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[7]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(7),
      I5 => \ctrlByp_read_reg_1537_reg[0]_23\,
      O => \din0_buf1[7]_i_1__0_n_0\
    );
\din0_buf1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(7),
      I2 => \reg_351_reg[31]\(7),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(7),
      O => \din0_buf1[7]_i_2_n_0\
    );
\din0_buf1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[8]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(8),
      I5 => \ctrlByp_read_reg_1537_reg[0]_22\,
      O => \din0_buf1[8]_i_1__0_n_0\
    );
\din0_buf1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(8),
      I2 => \reg_351_reg[31]\(8),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(8),
      O => \din0_buf1[8]_i_2_n_0\
    );
\din0_buf1[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE00FE0002"
    )
        port map (
      I0 => \din0_buf1[9]_i_2_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(7),
      I4 => \reg_384_reg[31]\(9),
      I5 => \ctrlByp_read_reg_1537_reg[0]_21\,
      O => \din0_buf1[9]_i_1__0_n_0\
    );
\din0_buf1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => \din0_buf1[31]_i_4__0_n_0\,
      I1 => \reg_371_reg[31]\(9),
      I2 => \reg_351_reg[31]\(9),
      I3 => Q(3),
      I4 => Q(1),
      I5 => \reg_378_reg[31]\(9),
      O => \din0_buf1[9]_i_2_n_0\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[0]_i_1__0_n_0\,
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[10]_i_1__0_n_0\,
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[11]_i_1__0_n_0\,
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[12]_i_1__0_n_0\,
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[13]_i_1__0_n_0\,
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[14]_i_1__0_n_0\,
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[15]_i_1__0_n_0\,
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[16]_i_1__0_n_0\,
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[17]_i_1__0_n_0\,
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[18]_i_1__0_n_0\,
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[19]_i_1__0_n_0\,
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[1]_i_1__0_n_0\,
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[20]_i_1__0_n_0\,
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[21]_i_1__0_n_0\,
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[22]_i_1__0_n_0\,
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[23]_i_1__0_n_0\,
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[24]_i_1__0_n_0\,
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[25]_i_1__0_n_0\,
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[26]_i_1__0_n_0\,
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[27]_i_1__0_n_0\,
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[28]_i_1__0_n_0\,
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[29]_i_1__0_n_0\,
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[2]_i_1__0_n_0\,
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[30]_i_1__0_n_0\,
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[31]_i_1__0_n_0\,
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[3]_i_1__0_n_0\,
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[4]_i_1__0_n_0\,
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[5]_i_1__0_n_0\,
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[6]_i_1__0_n_0\,
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[7]_i_1__0_n_0\,
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[8]_i_1__0_n_0\,
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[9]_i_1__0_n_0\,
      Q => din0_buf1(9),
      R => '0'
    );
\din1_buf1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[0]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(0),
      O => \din1_buf1[0]_i_1_n_0\
    );
\din1_buf1[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(0),
      I1 => \reg_378_reg[31]\(0),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[0]_i_2__1_n_0\
    );
\din1_buf1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[10]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(10),
      O => \din1_buf1[10]_i_1_n_0\
    );
\din1_buf1[10]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(10),
      I1 => \reg_378_reg[31]\(10),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[10]_i_2__1_n_0\
    );
\din1_buf1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[11]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(11),
      O => \din1_buf1[11]_i_1_n_0\
    );
\din1_buf1[11]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(11),
      I1 => \reg_378_reg[31]\(11),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[11]_i_2__1_n_0\
    );
\din1_buf1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[12]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(12),
      O => \din1_buf1[12]_i_1_n_0\
    );
\din1_buf1[12]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(12),
      I1 => \reg_378_reg[31]\(12),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[12]_i_2__1_n_0\
    );
\din1_buf1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[13]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(13),
      O => \din1_buf1[13]_i_1_n_0\
    );
\din1_buf1[13]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(13),
      I1 => \reg_378_reg[31]\(13),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[13]_i_2__1_n_0\
    );
\din1_buf1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[14]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(14),
      O => \din1_buf1[14]_i_1_n_0\
    );
\din1_buf1[14]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(14),
      I1 => \reg_378_reg[31]\(14),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[14]_i_2__1_n_0\
    );
\din1_buf1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[15]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(15),
      O => \din1_buf1[15]_i_1_n_0\
    );
\din1_buf1[15]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(15),
      I1 => \reg_378_reg[31]\(15),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[15]_i_2__1_n_0\
    );
\din1_buf1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[16]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(16),
      O => \din1_buf1[16]_i_1_n_0\
    );
\din1_buf1[16]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(16),
      I1 => \reg_378_reg[31]\(16),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[16]_i_2__1_n_0\
    );
\din1_buf1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[17]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(17),
      O => \din1_buf1[17]_i_1_n_0\
    );
\din1_buf1[17]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(17),
      I1 => \reg_378_reg[31]\(17),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[17]_i_2__1_n_0\
    );
\din1_buf1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[18]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(18),
      O => \din1_buf1[18]_i_1_n_0\
    );
\din1_buf1[18]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(18),
      I1 => \reg_378_reg[31]\(18),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[18]_i_2__1_n_0\
    );
\din1_buf1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[19]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(19),
      O => \din1_buf1[19]_i_1_n_0\
    );
\din1_buf1[19]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(19),
      I1 => \reg_378_reg[31]\(19),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[19]_i_2__1_n_0\
    );
\din1_buf1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[1]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(1),
      O => \din1_buf1[1]_i_1_n_0\
    );
\din1_buf1[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(1),
      I1 => \reg_378_reg[31]\(1),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[1]_i_2__1_n_0\
    );
\din1_buf1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[20]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(20),
      O => \din1_buf1[20]_i_1_n_0\
    );
\din1_buf1[20]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(20),
      I1 => \reg_378_reg[31]\(20),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[20]_i_2__1_n_0\
    );
\din1_buf1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[21]_i_2__0_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(21),
      O => \din1_buf1[21]_i_1_n_0\
    );
\din1_buf1[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACAC0C0C0CF"
    )
        port map (
      I0 => \reg_378_reg[31]\(21),
      I1 => \params_Ki2_read_reg_1521_reg[31]\(21),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(2),
      I5 => grp_fu_314_p011_out,
      O => \din1_buf1[21]_i_2__0_n_0\
    );
\din1_buf1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[22]_i_2_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(22),
      O => \din1_buf1[22]_i_1_n_0\
    );
\din1_buf1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACAFAFAFA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(22),
      I1 => \reg_378_reg[31]\(22),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(2),
      I5 => grp_fu_314_p011_out,
      O => \din1_buf1[22]_i_2_n_0\
    );
\din1_buf1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF2"
    )
        port map (
      I0 => \din1_buf1[23]_i_2__0_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(23),
      O => \din1_buf1[23]_i_1_n_0\
    );
\din1_buf1[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CACF"
    )
        port map (
      I0 => \reg_378_reg[31]\(23),
      I1 => \params_Ki2_read_reg_1521_reg[31]\(23),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[23]_i_2__0_n_0\
    );
\din1_buf1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[24]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(24),
      O => \din1_buf1[24]_i_1_n_0\
    );
\din1_buf1[24]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(24),
      I1 => \reg_378_reg[31]\(24),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[24]_i_2__1_n_0\
    );
\din1_buf1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF2"
    )
        port map (
      I0 => \din1_buf1[25]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(25),
      O => \din1_buf1[25]_i_1_n_0\
    );
\din1_buf1[25]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACAC0C0C0CF"
    )
        port map (
      I0 => \reg_378_reg[31]\(25),
      I1 => \params_Ki2_read_reg_1521_reg[31]\(25),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(2),
      I5 => grp_fu_314_p011_out,
      O => \din1_buf1[25]_i_2__1_n_0\
    );
\din1_buf1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF2"
    )
        port map (
      I0 => \din1_buf1[26]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(26),
      O => \din1_buf1[26]_i_1_n_0\
    );
\din1_buf1[26]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(26),
      I1 => \reg_378_reg[31]\(26),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[26]_i_2__1_n_0\
    );
\din1_buf1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF2"
    )
        port map (
      I0 => \din1_buf1[27]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(27),
      O => \din1_buf1[27]_i_1_n_0\
    );
\din1_buf1[27]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACAC0C0C0CF"
    )
        port map (
      I0 => \reg_378_reg[31]\(27),
      I1 => \params_Ki2_read_reg_1521_reg[31]\(27),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(2),
      I5 => grp_fu_314_p011_out,
      O => \din1_buf1[27]_i_2__1_n_0\
    );
\din1_buf1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF2"
    )
        port map (
      I0 => \din1_buf1[28]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(28),
      O => \din1_buf1[28]_i_1_n_0\
    );
\din1_buf1[28]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACAC0C0C0CF"
    )
        port map (
      I0 => \reg_378_reg[31]\(28),
      I1 => \params_Ki2_read_reg_1521_reg[31]\(28),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(2),
      I5 => grp_fu_314_p011_out,
      O => \din1_buf1[28]_i_2__1_n_0\
    );
\din1_buf1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF2"
    )
        port map (
      I0 => \din1_buf1[29]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(29),
      O => \din1_buf1[29]_i_1_n_0\
    );
\din1_buf1[29]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACAC0C0C0CF"
    )
        port map (
      I0 => \reg_378_reg[31]\(29),
      I1 => \params_Ki2_read_reg_1521_reg[31]\(29),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(2),
      I5 => grp_fu_314_p011_out,
      O => \din1_buf1[29]_i_2__1_n_0\
    );
\din1_buf1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[2]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(2),
      O => \din1_buf1[2]_i_1_n_0\
    );
\din1_buf1[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(2),
      I1 => \reg_378_reg[31]\(2),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[2]_i_2__1_n_0\
    );
\din1_buf1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[30]_i_2_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(30),
      O => \din1_buf1[30]_i_1_n_0\
    );
\din1_buf1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACAFAFAFA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(30),
      I1 => \reg_378_reg[31]\(30),
      I2 => Q(4),
      I3 => Q(0),
      I4 => Q(2),
      I5 => grp_fu_314_p011_out,
      O => \din1_buf1[30]_i_2_n_0\
    );
\din1_buf1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[31]_i_2__0_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(31),
      O => \din1_buf1[31]_i_1_n_0\
    );
\din1_buf1[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(31),
      I1 => \reg_378_reg[31]\(31),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[31]_i_2__0_n_0\
    );
\din1_buf1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      O => grp_fu_314_p011_out
    );
\din1_buf1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[3]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(3),
      O => \din1_buf1[3]_i_1_n_0\
    );
\din1_buf1[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(3),
      I1 => \reg_378_reg[31]\(3),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[3]_i_2__1_n_0\
    );
\din1_buf1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[4]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(4),
      O => \din1_buf1[4]_i_1_n_0\
    );
\din1_buf1[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(4),
      I1 => \reg_378_reg[31]\(4),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[4]_i_2__1_n_0\
    );
\din1_buf1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[5]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(5),
      O => \din1_buf1[5]_i_1_n_0\
    );
\din1_buf1[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(5),
      I1 => \reg_378_reg[31]\(5),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[5]_i_2__1_n_0\
    );
\din1_buf1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[6]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(6),
      O => \din1_buf1[6]_i_1_n_0\
    );
\din1_buf1[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(6),
      I1 => \reg_378_reg[31]\(6),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[6]_i_2__1_n_0\
    );
\din1_buf1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[7]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(7),
      O => \din1_buf1[7]_i_1_n_0\
    );
\din1_buf1[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(7),
      I1 => \reg_378_reg[31]\(7),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[7]_i_2__1_n_0\
    );
\din1_buf1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[8]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(8),
      O => \din1_buf1[8]_i_1_n_0\
    );
\din1_buf1[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(8),
      I1 => \reg_378_reg[31]\(8),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[8]_i_2__1_n_0\
    );
\din1_buf1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
        port map (
      I0 => \din1_buf1[9]_i_2__1_n_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \params_Kd_read_reg_1516_reg[31]\(9),
      O => \din1_buf1[9]_i_1_n_0\
    );
\din1_buf1[9]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => \params_Ki2_read_reg_1521_reg[31]\(9),
      I1 => \reg_378_reg[31]\(9),
      I2 => Q(4),
      I3 => grp_fu_314_p011_out,
      O => \din1_buf1[9]_i_2__1_n_0\
    );
\din1_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[0]_i_1_n_0\,
      Q => din1_buf1(0),
      R => '0'
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[10]_i_1_n_0\,
      Q => din1_buf1(10),
      R => '0'
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[11]_i_1_n_0\,
      Q => din1_buf1(11),
      R => '0'
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[12]_i_1_n_0\,
      Q => din1_buf1(12),
      R => '0'
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[13]_i_1_n_0\,
      Q => din1_buf1(13),
      R => '0'
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[14]_i_1_n_0\,
      Q => din1_buf1(14),
      R => '0'
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[15]_i_1_n_0\,
      Q => din1_buf1(15),
      R => '0'
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[16]_i_1_n_0\,
      Q => din1_buf1(16),
      R => '0'
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[17]_i_1_n_0\,
      Q => din1_buf1(17),
      R => '0'
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[18]_i_1_n_0\,
      Q => din1_buf1(18),
      R => '0'
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[19]_i_1_n_0\,
      Q => din1_buf1(19),
      R => '0'
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[1]_i_1_n_0\,
      Q => din1_buf1(1),
      R => '0'
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[20]_i_1_n_0\,
      Q => din1_buf1(20),
      R => '0'
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[21]_i_1_n_0\,
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[22]_i_1_n_0\,
      Q => din1_buf1(22),
      R => '0'
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[23]_i_1_n_0\,
      Q => din1_buf1(23),
      R => '0'
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[24]_i_1_n_0\,
      Q => din1_buf1(24),
      R => '0'
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[25]_i_1_n_0\,
      Q => din1_buf1(25),
      R => '0'
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[26]_i_1_n_0\,
      Q => din1_buf1(26),
      R => '0'
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[27]_i_1_n_0\,
      Q => din1_buf1(27),
      R => '0'
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[28]_i_1_n_0\,
      Q => din1_buf1(28),
      R => '0'
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[29]_i_1_n_0\,
      Q => din1_buf1(29),
      R => '0'
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[2]_i_1_n_0\,
      Q => din1_buf1(2),
      R => '0'
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[30]_i_1_n_0\,
      Q => din1_buf1(30),
      R => '0'
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[31]_i_1_n_0\,
      Q => din1_buf1(31),
      R => '0'
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[3]_i_1_n_0\,
      Q => din1_buf1(3),
      R => '0'
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[4]_i_1_n_0\,
      Q => din1_buf1(4),
      R => '0'
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[5]_i_1_n_0\,
      Q => din1_buf1(5),
      R => '0'
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[6]_i_1_n_0\,
      Q => din1_buf1(6),
      R => '0'
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[7]_i_1_n_0\,
      Q => din1_buf1(7),
      R => '0'
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[8]_i_1_n_0\,
      Q => din1_buf1(8),
      R => '0'
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[9]_i_1_n_0\,
      Q => din1_buf1(9),
      R => '0'
    );
vsi_control_ap_fmul_2_max_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_8
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk,
      \din1_buf1_reg[31]\(31 downto 0) => din1_buf1(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \din0_buf1_reg[31]_0\ : out STD_LOGIC;
    \din0_buf1_reg[30]_0\ : out STD_LOGIC;
    \din0_buf1_reg[29]_0\ : out STD_LOGIC;
    \din0_buf1_reg[28]_0\ : out STD_LOGIC;
    \din0_buf1_reg[27]_0\ : out STD_LOGIC;
    \din0_buf1_reg[26]_0\ : out STD_LOGIC;
    \din0_buf1_reg[25]_0\ : out STD_LOGIC;
    \din0_buf1_reg[24]_0\ : out STD_LOGIC;
    \din0_buf1_reg[23]_0\ : out STD_LOGIC;
    \din0_buf1_reg[22]_0\ : out STD_LOGIC;
    \din0_buf1_reg[21]_0\ : out STD_LOGIC;
    \din0_buf1_reg[20]_0\ : out STD_LOGIC;
    \din0_buf1_reg[19]_0\ : out STD_LOGIC;
    \din0_buf1_reg[18]_0\ : out STD_LOGIC;
    \din0_buf1_reg[17]_0\ : out STD_LOGIC;
    \din0_buf1_reg[16]_0\ : out STD_LOGIC;
    \din0_buf1_reg[15]_0\ : out STD_LOGIC;
    \din0_buf1_reg[14]_0\ : out STD_LOGIC;
    \din0_buf1_reg[13]_0\ : out STD_LOGIC;
    \din0_buf1_reg[12]_0\ : out STD_LOGIC;
    \din0_buf1_reg[11]_0\ : out STD_LOGIC;
    \din0_buf1_reg[10]_0\ : out STD_LOGIC;
    \din0_buf1_reg[9]_0\ : out STD_LOGIC;
    \din0_buf1_reg[8]_0\ : out STD_LOGIC;
    \din0_buf1_reg[7]_0\ : out STD_LOGIC;
    \din0_buf1_reg[6]_0\ : out STD_LOGIC;
    \din0_buf1_reg[5]_0\ : out STD_LOGIC;
    \din0_buf1_reg[4]_0\ : out STD_LOGIC;
    \din0_buf1_reg[3]_0\ : out STD_LOGIC;
    \din0_buf1_reg[2]_0\ : out STD_LOGIC;
    \din0_buf1_reg[1]_0\ : out STD_LOGIC;
    \din0_buf1_reg[0]_0\ : out STD_LOGIC;
    \isNeg_2_reg_1669_reg[0]\ : out STD_LOGIC;
    \sh_assign_4_reg_1664_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_42_i_i_reg_1675_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sh_assign_4_reg_1664_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_384_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ctrlByp_read_reg_1537 : in STD_LOGIC;
    \y_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_vRef_read_reg_1531_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \params_Kp_read_reg_1526_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    phA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_51_i4_reg_1484_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_i2_reg_1474_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \reg_362_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_1 : entity is "vsi_control_fmul_32ns_32ns_32_4_max_dsp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_1 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din0_buf1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[0]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[10]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[11]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[12]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[13]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[14]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[15]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[16]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[17]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[18]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[19]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[1]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[20]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[21]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[22]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[23]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[24]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[25]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[26]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[27]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[28]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[29]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[2]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[30]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[31]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[3]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[4]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[5]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[6]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[7]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[8]_0\ : STD_LOGIC;
  signal \^din0_buf1_reg[9]_0\ : STD_LOGIC;
  signal din1_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \din1_buf1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[0]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[10]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[11]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[12]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[13]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[14]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[15]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[16]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[17]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[18]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[19]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[1]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[20]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[21]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[24]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[25]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[26]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[27]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[28]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[29]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[2]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \din1_buf1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[3]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[4]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[5]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[6]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[7]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[8]_i_2_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \din1_buf1[9]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \din0_buf1[0]_i_2__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \din0_buf1[10]_i_2__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \din0_buf1[11]_i_2__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \din0_buf1[12]_i_2__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \din0_buf1[13]_i_2__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \din0_buf1[14]_i_2__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \din0_buf1[15]_i_2__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \din0_buf1[16]_i_2__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \din0_buf1[17]_i_2__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \din0_buf1[18]_i_2__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \din0_buf1[19]_i_2__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \din0_buf1[1]_i_2__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \din0_buf1[20]_i_2__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \din0_buf1[21]_i_2__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \din0_buf1[24]_i_2__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \din0_buf1[25]_i_2__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \din0_buf1[26]_i_2__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \din0_buf1[27]_i_2__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \din0_buf1[28]_i_2__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \din0_buf1[29]_i_2__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \din0_buf1[2]_i_2__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \din0_buf1[31]_i_2__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \din0_buf1[3]_i_2__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \din0_buf1[4]_i_2__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \din0_buf1[5]_i_2__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \din0_buf1[6]_i_2__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \din0_buf1[7]_i_2__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \din0_buf1[8]_i_2__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \din0_buf1[9]_i_2__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \din1_buf1[0]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \din1_buf1[10]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \din1_buf1[11]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \din1_buf1[12]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \din1_buf1[13]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \din1_buf1[14]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \din1_buf1[15]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \din1_buf1[16]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \din1_buf1[17]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \din1_buf1[18]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \din1_buf1[19]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \din1_buf1[1]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \din1_buf1[20]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \din1_buf1[21]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \din1_buf1[22]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \din1_buf1[24]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \din1_buf1[25]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \din1_buf1[26]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \din1_buf1[27]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \din1_buf1[28]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \din1_buf1[29]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \din1_buf1[2]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \din1_buf1[30]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \din1_buf1[31]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \din1_buf1[3]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \din1_buf1[4]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \din1_buf1[5]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \din1_buf1[6]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \din1_buf1[7]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \din1_buf1[8]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \din1_buf1[9]_i_2\ : label is "soft_lutpair180";
begin
  \din0_buf1_reg[0]_0\ <= \^din0_buf1_reg[0]_0\;
  \din0_buf1_reg[10]_0\ <= \^din0_buf1_reg[10]_0\;
  \din0_buf1_reg[11]_0\ <= \^din0_buf1_reg[11]_0\;
  \din0_buf1_reg[12]_0\ <= \^din0_buf1_reg[12]_0\;
  \din0_buf1_reg[13]_0\ <= \^din0_buf1_reg[13]_0\;
  \din0_buf1_reg[14]_0\ <= \^din0_buf1_reg[14]_0\;
  \din0_buf1_reg[15]_0\ <= \^din0_buf1_reg[15]_0\;
  \din0_buf1_reg[16]_0\ <= \^din0_buf1_reg[16]_0\;
  \din0_buf1_reg[17]_0\ <= \^din0_buf1_reg[17]_0\;
  \din0_buf1_reg[18]_0\ <= \^din0_buf1_reg[18]_0\;
  \din0_buf1_reg[19]_0\ <= \^din0_buf1_reg[19]_0\;
  \din0_buf1_reg[1]_0\ <= \^din0_buf1_reg[1]_0\;
  \din0_buf1_reg[20]_0\ <= \^din0_buf1_reg[20]_0\;
  \din0_buf1_reg[21]_0\ <= \^din0_buf1_reg[21]_0\;
  \din0_buf1_reg[22]_0\ <= \^din0_buf1_reg[22]_0\;
  \din0_buf1_reg[23]_0\ <= \^din0_buf1_reg[23]_0\;
  \din0_buf1_reg[24]_0\ <= \^din0_buf1_reg[24]_0\;
  \din0_buf1_reg[25]_0\ <= \^din0_buf1_reg[25]_0\;
  \din0_buf1_reg[26]_0\ <= \^din0_buf1_reg[26]_0\;
  \din0_buf1_reg[27]_0\ <= \^din0_buf1_reg[27]_0\;
  \din0_buf1_reg[28]_0\ <= \^din0_buf1_reg[28]_0\;
  \din0_buf1_reg[29]_0\ <= \^din0_buf1_reg[29]_0\;
  \din0_buf1_reg[2]_0\ <= \^din0_buf1_reg[2]_0\;
  \din0_buf1_reg[30]_0\ <= \^din0_buf1_reg[30]_0\;
  \din0_buf1_reg[31]_0\ <= \^din0_buf1_reg[31]_0\;
  \din0_buf1_reg[3]_0\ <= \^din0_buf1_reg[3]_0\;
  \din0_buf1_reg[4]_0\ <= \^din0_buf1_reg[4]_0\;
  \din0_buf1_reg[5]_0\ <= \^din0_buf1_reg[5]_0\;
  \din0_buf1_reg[6]_0\ <= \^din0_buf1_reg[6]_0\;
  \din0_buf1_reg[7]_0\ <= \^din0_buf1_reg[7]_0\;
  \din0_buf1_reg[8]_0\ <= \^din0_buf1_reg[8]_0\;
  \din0_buf1_reg[9]_0\ <= \^din0_buf1_reg[9]_0\;
\din0_buf1[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[0]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(0),
      I4 => \^din0_buf1_reg[0]_0\,
      O => \din0_buf1[0]_i_1__1_n_0\
    );
\din0_buf1[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(0),
      I2 => \tmp_i2_reg_1474_reg[31]\(0),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(0),
      O => \din0_buf1[0]_i_2__0_n_0\
    );
\din0_buf1[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(0),
      I2 => \params_vRef_read_reg_1531_reg[31]\(0),
      I3 => Q(3),
      O => \^din0_buf1_reg[0]_0\
    );
\din0_buf1[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[10]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(10),
      I4 => \^din0_buf1_reg[10]_0\,
      O => \din0_buf1[10]_i_1__1_n_0\
    );
\din0_buf1[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(10),
      I2 => \tmp_i2_reg_1474_reg[31]\(10),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(10),
      O => \din0_buf1[10]_i_2__0_n_0\
    );
\din0_buf1[10]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(10),
      I2 => \params_vRef_read_reg_1531_reg[31]\(10),
      I3 => Q(3),
      O => \^din0_buf1_reg[10]_0\
    );
\din0_buf1[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[11]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(11),
      I4 => \^din0_buf1_reg[11]_0\,
      O => \din0_buf1[11]_i_1__1_n_0\
    );
\din0_buf1[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(11),
      I2 => \tmp_i2_reg_1474_reg[31]\(11),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(11),
      O => \din0_buf1[11]_i_2__0_n_0\
    );
\din0_buf1[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(11),
      I2 => \params_vRef_read_reg_1531_reg[31]\(11),
      I3 => Q(3),
      O => \^din0_buf1_reg[11]_0\
    );
\din0_buf1[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[12]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(12),
      I4 => \^din0_buf1_reg[12]_0\,
      O => \din0_buf1[12]_i_1__1_n_0\
    );
\din0_buf1[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(12),
      I2 => \tmp_i2_reg_1474_reg[31]\(12),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(12),
      O => \din0_buf1[12]_i_2__0_n_0\
    );
\din0_buf1[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(12),
      I2 => \params_vRef_read_reg_1531_reg[31]\(12),
      I3 => Q(3),
      O => \^din0_buf1_reg[12]_0\
    );
\din0_buf1[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[13]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(13),
      I4 => \^din0_buf1_reg[13]_0\,
      O => \din0_buf1[13]_i_1__1_n_0\
    );
\din0_buf1[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(13),
      I2 => \tmp_i2_reg_1474_reg[31]\(13),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(13),
      O => \din0_buf1[13]_i_2__0_n_0\
    );
\din0_buf1[13]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(13),
      I2 => \params_vRef_read_reg_1531_reg[31]\(13),
      I3 => Q(3),
      O => \^din0_buf1_reg[13]_0\
    );
\din0_buf1[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[14]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(14),
      I4 => \^din0_buf1_reg[14]_0\,
      O => \din0_buf1[14]_i_1__1_n_0\
    );
\din0_buf1[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(14),
      I2 => \tmp_i2_reg_1474_reg[31]\(14),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(14),
      O => \din0_buf1[14]_i_2__0_n_0\
    );
\din0_buf1[14]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(14),
      I2 => \params_vRef_read_reg_1531_reg[31]\(14),
      I3 => Q(3),
      O => \^din0_buf1_reg[14]_0\
    );
\din0_buf1[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[15]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(15),
      I4 => \^din0_buf1_reg[15]_0\,
      O => \din0_buf1[15]_i_1__1_n_0\
    );
\din0_buf1[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(15),
      I2 => \tmp_i2_reg_1474_reg[31]\(15),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(15),
      O => \din0_buf1[15]_i_2__0_n_0\
    );
\din0_buf1[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(15),
      I2 => \params_vRef_read_reg_1531_reg[31]\(15),
      I3 => Q(3),
      O => \^din0_buf1_reg[15]_0\
    );
\din0_buf1[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[16]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(16),
      I4 => \^din0_buf1_reg[16]_0\,
      O => \din0_buf1[16]_i_1__1_n_0\
    );
\din0_buf1[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(16),
      I2 => \tmp_i2_reg_1474_reg[31]\(16),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(16),
      O => \din0_buf1[16]_i_2__0_n_0\
    );
\din0_buf1[16]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(16),
      I2 => \params_vRef_read_reg_1531_reg[31]\(16),
      I3 => Q(3),
      O => \^din0_buf1_reg[16]_0\
    );
\din0_buf1[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[17]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(17),
      I4 => \^din0_buf1_reg[17]_0\,
      O => \din0_buf1[17]_i_1__1_n_0\
    );
\din0_buf1[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(17),
      I2 => \tmp_i2_reg_1474_reg[31]\(17),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(17),
      O => \din0_buf1[17]_i_2__0_n_0\
    );
\din0_buf1[17]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(17),
      I2 => \params_vRef_read_reg_1531_reg[31]\(17),
      I3 => Q(3),
      O => \^din0_buf1_reg[17]_0\
    );
\din0_buf1[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[18]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(18),
      I4 => \^din0_buf1_reg[18]_0\,
      O => \din0_buf1[18]_i_1__1_n_0\
    );
\din0_buf1[18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(18),
      I2 => \tmp_i2_reg_1474_reg[31]\(18),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(18),
      O => \din0_buf1[18]_i_2__0_n_0\
    );
\din0_buf1[18]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(18),
      I2 => \params_vRef_read_reg_1531_reg[31]\(18),
      I3 => Q(3),
      O => \^din0_buf1_reg[18]_0\
    );
\din0_buf1[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[19]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(19),
      I4 => \^din0_buf1_reg[19]_0\,
      O => \din0_buf1[19]_i_1__1_n_0\
    );
\din0_buf1[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(19),
      I2 => \tmp_i2_reg_1474_reg[31]\(19),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(19),
      O => \din0_buf1[19]_i_2__0_n_0\
    );
\din0_buf1[19]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(19),
      I2 => \params_vRef_read_reg_1531_reg[31]\(19),
      I3 => Q(3),
      O => \^din0_buf1_reg[19]_0\
    );
\din0_buf1[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[1]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(1),
      I4 => \^din0_buf1_reg[1]_0\,
      O => \din0_buf1[1]_i_1__1_n_0\
    );
\din0_buf1[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(1),
      I2 => \tmp_i2_reg_1474_reg[31]\(1),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(1),
      O => \din0_buf1[1]_i_2__0_n_0\
    );
\din0_buf1[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(1),
      I2 => \params_vRef_read_reg_1531_reg[31]\(1),
      I3 => Q(3),
      O => \^din0_buf1_reg[1]_0\
    );
\din0_buf1[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[20]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(20),
      I4 => \^din0_buf1_reg[20]_0\,
      O => \din0_buf1[20]_i_1__1_n_0\
    );
\din0_buf1[20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(20),
      I2 => \tmp_i2_reg_1474_reg[31]\(20),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(20),
      O => \din0_buf1[20]_i_2__0_n_0\
    );
\din0_buf1[20]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(20),
      I2 => \params_vRef_read_reg_1531_reg[31]\(20),
      I3 => Q(3),
      O => \^din0_buf1_reg[20]_0\
    );
\din0_buf1[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[21]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(21),
      I4 => \^din0_buf1_reg[21]_0\,
      O => \din0_buf1[21]_i_1__1_n_0\
    );
\din0_buf1[21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(21),
      I2 => \tmp_i2_reg_1474_reg[31]\(21),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(21),
      O => \din0_buf1[21]_i_2__0_n_0\
    );
\din0_buf1[21]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(21),
      I2 => \params_vRef_read_reg_1531_reg[31]\(21),
      I3 => Q(3),
      O => \^din0_buf1_reg[21]_0\
    );
\din0_buf1[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[22]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(22),
      I4 => \^din0_buf1_reg[22]_0\,
      O => \din0_buf1[22]_i_1__1_n_0\
    );
\din0_buf1[22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(22),
      I2 => \tmp_i2_reg_1474_reg[31]\(22),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(22),
      O => \din0_buf1[22]_i_2__0_n_0\
    );
\din0_buf1[22]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(22),
      I2 => \params_vRef_read_reg_1531_reg[31]\(22),
      I3 => Q(3),
      O => \^din0_buf1_reg[22]_0\
    );
\din0_buf1[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[23]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(23),
      I4 => \^din0_buf1_reg[23]_0\,
      O => \din0_buf1[23]_i_1__1_n_0\
    );
\din0_buf1[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(23),
      I2 => \tmp_i2_reg_1474_reg[31]\(23),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(23),
      O => \din0_buf1[23]_i_2__0_n_0\
    );
\din0_buf1[23]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(23),
      I2 => \params_vRef_read_reg_1531_reg[31]\(23),
      I3 => Q(3),
      O => \^din0_buf1_reg[23]_0\
    );
\din0_buf1[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[24]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(24),
      I4 => \^din0_buf1_reg[24]_0\,
      O => \din0_buf1[24]_i_1__1_n_0\
    );
\din0_buf1[24]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(24),
      I2 => \tmp_i2_reg_1474_reg[31]\(24),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(24),
      O => \din0_buf1[24]_i_2__0_n_0\
    );
\din0_buf1[24]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(24),
      I2 => \params_vRef_read_reg_1531_reg[31]\(24),
      I3 => Q(3),
      O => \^din0_buf1_reg[24]_0\
    );
\din0_buf1[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[25]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(25),
      I4 => \^din0_buf1_reg[25]_0\,
      O => \din0_buf1[25]_i_1__1_n_0\
    );
\din0_buf1[25]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(25),
      I2 => \tmp_i2_reg_1474_reg[31]\(25),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(25),
      O => \din0_buf1[25]_i_2__0_n_0\
    );
\din0_buf1[25]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(25),
      I2 => \params_vRef_read_reg_1531_reg[31]\(25),
      I3 => Q(3),
      O => \^din0_buf1_reg[25]_0\
    );
\din0_buf1[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[26]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(26),
      I4 => \^din0_buf1_reg[26]_0\,
      O => \din0_buf1[26]_i_1__1_n_0\
    );
\din0_buf1[26]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(26),
      I2 => \tmp_i2_reg_1474_reg[31]\(26),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(26),
      O => \din0_buf1[26]_i_2__0_n_0\
    );
\din0_buf1[26]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(26),
      I2 => \params_vRef_read_reg_1531_reg[31]\(26),
      I3 => Q(3),
      O => \^din0_buf1_reg[26]_0\
    );
\din0_buf1[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[27]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(27),
      I4 => \^din0_buf1_reg[27]_0\,
      O => \din0_buf1[27]_i_1__1_n_0\
    );
\din0_buf1[27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(27),
      I2 => \tmp_i2_reg_1474_reg[31]\(27),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(27),
      O => \din0_buf1[27]_i_2__0_n_0\
    );
\din0_buf1[27]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(27),
      I2 => \params_vRef_read_reg_1531_reg[31]\(27),
      I3 => Q(3),
      O => \^din0_buf1_reg[27]_0\
    );
\din0_buf1[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[28]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(28),
      I4 => \^din0_buf1_reg[28]_0\,
      O => \din0_buf1[28]_i_1__1_n_0\
    );
\din0_buf1[28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(28),
      I2 => \tmp_i2_reg_1474_reg[31]\(28),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(28),
      O => \din0_buf1[28]_i_2__0_n_0\
    );
\din0_buf1[28]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(28),
      I2 => \params_vRef_read_reg_1531_reg[31]\(28),
      I3 => Q(3),
      O => \^din0_buf1_reg[28]_0\
    );
\din0_buf1[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[29]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(29),
      I4 => \^din0_buf1_reg[29]_0\,
      O => \din0_buf1[29]_i_1__1_n_0\
    );
\din0_buf1[29]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(29),
      I2 => \tmp_i2_reg_1474_reg[31]\(29),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(29),
      O => \din0_buf1[29]_i_2__0_n_0\
    );
\din0_buf1[29]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(29),
      I2 => \params_vRef_read_reg_1531_reg[31]\(29),
      I3 => Q(3),
      O => \^din0_buf1_reg[29]_0\
    );
\din0_buf1[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[2]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(2),
      I4 => \^din0_buf1_reg[2]_0\,
      O => \din0_buf1[2]_i_1__1_n_0\
    );
\din0_buf1[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(2),
      I2 => \tmp_i2_reg_1474_reg[31]\(2),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(2),
      O => \din0_buf1[2]_i_2__0_n_0\
    );
\din0_buf1[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(2),
      I2 => \params_vRef_read_reg_1531_reg[31]\(2),
      I3 => Q(3),
      O => \^din0_buf1_reg[2]_0\
    );
\din0_buf1[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[30]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(30),
      I4 => \^din0_buf1_reg[30]_0\,
      O => \din0_buf1[30]_i_1__1_n_0\
    );
\din0_buf1[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(30),
      I2 => \tmp_i2_reg_1474_reg[31]\(30),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(30),
      O => \din0_buf1[30]_i_2__0_n_0\
    );
\din0_buf1[30]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(30),
      I2 => \params_vRef_read_reg_1531_reg[31]\(30),
      I3 => Q(3),
      O => \^din0_buf1_reg[30]_0\
    );
\din0_buf1[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[31]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(31),
      I4 => \^din0_buf1_reg[31]_0\,
      O => \din0_buf1[31]_i_1__1_n_0\
    );
\din0_buf1[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(31),
      I2 => \tmp_i2_reg_1474_reg[31]\(31),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(31),
      O => \din0_buf1[31]_i_2__0_n_0\
    );
\din0_buf1[31]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(31),
      I2 => \params_vRef_read_reg_1531_reg[31]\(31),
      I3 => Q(3),
      O => \^din0_buf1_reg[31]_0\
    );
\din0_buf1[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[3]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(3),
      I4 => \^din0_buf1_reg[3]_0\,
      O => \din0_buf1[3]_i_1__1_n_0\
    );
\din0_buf1[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(3),
      I2 => \tmp_i2_reg_1474_reg[31]\(3),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(3),
      O => \din0_buf1[3]_i_2__0_n_0\
    );
\din0_buf1[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(3),
      I2 => \params_vRef_read_reg_1531_reg[31]\(3),
      I3 => Q(3),
      O => \^din0_buf1_reg[3]_0\
    );
\din0_buf1[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[4]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(4),
      I4 => \^din0_buf1_reg[4]_0\,
      O => \din0_buf1[4]_i_1__1_n_0\
    );
\din0_buf1[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(4),
      I2 => \tmp_i2_reg_1474_reg[31]\(4),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(4),
      O => \din0_buf1[4]_i_2__0_n_0\
    );
\din0_buf1[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(4),
      I2 => \params_vRef_read_reg_1531_reg[31]\(4),
      I3 => Q(3),
      O => \^din0_buf1_reg[4]_0\
    );
\din0_buf1[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[5]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(5),
      I4 => \^din0_buf1_reg[5]_0\,
      O => \din0_buf1[5]_i_1__1_n_0\
    );
\din0_buf1[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(5),
      I2 => \tmp_i2_reg_1474_reg[31]\(5),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(5),
      O => \din0_buf1[5]_i_2__0_n_0\
    );
\din0_buf1[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(5),
      I2 => \params_vRef_read_reg_1531_reg[31]\(5),
      I3 => Q(3),
      O => \^din0_buf1_reg[5]_0\
    );
\din0_buf1[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[6]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(6),
      I4 => \^din0_buf1_reg[6]_0\,
      O => \din0_buf1[6]_i_1__1_n_0\
    );
\din0_buf1[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(6),
      I2 => \tmp_i2_reg_1474_reg[31]\(6),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(6),
      O => \din0_buf1[6]_i_2__0_n_0\
    );
\din0_buf1[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(6),
      I2 => \params_vRef_read_reg_1531_reg[31]\(6),
      I3 => Q(3),
      O => \^din0_buf1_reg[6]_0\
    );
\din0_buf1[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[7]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(7),
      I4 => \^din0_buf1_reg[7]_0\,
      O => \din0_buf1[7]_i_1__1_n_0\
    );
\din0_buf1[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(7),
      I2 => \tmp_i2_reg_1474_reg[31]\(7),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(7),
      O => \din0_buf1[7]_i_2__0_n_0\
    );
\din0_buf1[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(7),
      I2 => \params_vRef_read_reg_1531_reg[31]\(7),
      I3 => Q(3),
      O => \^din0_buf1_reg[7]_0\
    );
\din0_buf1[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[8]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(8),
      I4 => \^din0_buf1_reg[8]_0\,
      O => \din0_buf1[8]_i_1__1_n_0\
    );
\din0_buf1[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(8),
      I2 => \tmp_i2_reg_1474_reg[31]\(8),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(8),
      O => \din0_buf1[8]_i_2__0_n_0\
    );
\din0_buf1[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(8),
      I2 => \params_vRef_read_reg_1531_reg[31]\(8),
      I3 => Q(3),
      O => \^din0_buf1_reg[8]_0\
    );
\din0_buf1[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE0E02"
    )
        port map (
      I0 => \din0_buf1[9]_i_2__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \reg_384_reg[31]\(9),
      I4 => \^din0_buf1_reg[9]_0\,
      O => \din0_buf1[9]_i_1__1_n_0\
    );
\din0_buf1[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_51_i4_reg_1484_reg[31]\(9),
      I2 => \tmp_i2_reg_1474_reg[31]\(9),
      I3 => Q(1),
      I4 => \reg_362_reg[31]\(9),
      O => \din0_buf1[9]_i_2__0_n_0\
    );
\din0_buf1[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ctrlByp_read_reg_1537,
      I1 => \y_reg[31]\(9),
      I2 => \params_vRef_read_reg_1531_reg[31]\(9),
      I3 => Q(3),
      O => \^din0_buf1_reg[9]_0\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[0]_i_1__1_n_0\,
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[10]_i_1__1_n_0\,
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[11]_i_1__1_n_0\,
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[12]_i_1__1_n_0\,
      Q => din0_buf1(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[13]_i_1__1_n_0\,
      Q => din0_buf1(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[14]_i_1__1_n_0\,
      Q => din0_buf1(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[15]_i_1__1_n_0\,
      Q => din0_buf1(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[16]_i_1__1_n_0\,
      Q => din0_buf1(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[17]_i_1__1_n_0\,
      Q => din0_buf1(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[18]_i_1__1_n_0\,
      Q => din0_buf1(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[19]_i_1__1_n_0\,
      Q => din0_buf1(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[1]_i_1__1_n_0\,
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[20]_i_1__1_n_0\,
      Q => din0_buf1(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[21]_i_1__1_n_0\,
      Q => din0_buf1(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[22]_i_1__1_n_0\,
      Q => din0_buf1(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[23]_i_1__1_n_0\,
      Q => din0_buf1(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[24]_i_1__1_n_0\,
      Q => din0_buf1(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[25]_i_1__1_n_0\,
      Q => din0_buf1(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[26]_i_1__1_n_0\,
      Q => din0_buf1(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[27]_i_1__1_n_0\,
      Q => din0_buf1(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[28]_i_1__1_n_0\,
      Q => din0_buf1(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[29]_i_1__1_n_0\,
      Q => din0_buf1(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[2]_i_1__1_n_0\,
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[30]_i_1__1_n_0\,
      Q => din0_buf1(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[31]_i_1__1_n_0\,
      Q => din0_buf1(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[3]_i_1__1_n_0\,
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[4]_i_1__1_n_0\,
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[5]_i_1__1_n_0\,
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[6]_i_1__1_n_0\,
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[7]_i_1__1_n_0\,
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[8]_i_1__1_n_0\,
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[9]_i_1__1_n_0\,
      Q => din0_buf1(9),
      R => '0'
    );
\din1_buf1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(0),
      I1 => Q(2),
      I2 => \din1_buf1[0]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(0),
      O => \din1_buf1[0]_i_1__0_n_0\
    );
\din1_buf1[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(0),
      I1 => Q(1),
      O => \din1_buf1[0]_i_2_n_0\
    );
\din1_buf1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(10),
      I1 => Q(2),
      I2 => \din1_buf1[10]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(10),
      O => \din1_buf1[10]_i_1__0_n_0\
    );
\din1_buf1[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(10),
      I1 => Q(1),
      O => \din1_buf1[10]_i_2_n_0\
    );
\din1_buf1[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(11),
      I1 => Q(2),
      I2 => \din1_buf1[11]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(11),
      O => \din1_buf1[11]_i_1__0_n_0\
    );
\din1_buf1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(11),
      I1 => Q(1),
      O => \din1_buf1[11]_i_2_n_0\
    );
\din1_buf1[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(12),
      I1 => Q(2),
      I2 => \din1_buf1[12]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(12),
      O => \din1_buf1[12]_i_1__0_n_0\
    );
\din1_buf1[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(12),
      I1 => Q(1),
      O => \din1_buf1[12]_i_2_n_0\
    );
\din1_buf1[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(13),
      I1 => Q(2),
      I2 => \din1_buf1[13]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(13),
      O => \din1_buf1[13]_i_1__0_n_0\
    );
\din1_buf1[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(13),
      I1 => Q(1),
      O => \din1_buf1[13]_i_2_n_0\
    );
\din1_buf1[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(14),
      I1 => Q(2),
      I2 => \din1_buf1[14]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(14),
      O => \din1_buf1[14]_i_1__0_n_0\
    );
\din1_buf1[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(14),
      I1 => Q(1),
      O => \din1_buf1[14]_i_2_n_0\
    );
\din1_buf1[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(15),
      I1 => Q(2),
      I2 => \din1_buf1[15]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(15),
      O => \din1_buf1[15]_i_1__0_n_0\
    );
\din1_buf1[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(15),
      I1 => Q(1),
      O => \din1_buf1[15]_i_2_n_0\
    );
\din1_buf1[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(16),
      I1 => Q(2),
      I2 => \din1_buf1[16]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(16),
      O => \din1_buf1[16]_i_1__0_n_0\
    );
\din1_buf1[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(16),
      I1 => Q(1),
      O => \din1_buf1[16]_i_2_n_0\
    );
\din1_buf1[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(17),
      I1 => Q(2),
      I2 => \din1_buf1[17]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(17),
      O => \din1_buf1[17]_i_1__0_n_0\
    );
\din1_buf1[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(17),
      I1 => Q(1),
      O => \din1_buf1[17]_i_2_n_0\
    );
\din1_buf1[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(18),
      I1 => Q(2),
      I2 => \din1_buf1[18]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(18),
      O => \din1_buf1[18]_i_1__0_n_0\
    );
\din1_buf1[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(18),
      I1 => Q(1),
      O => \din1_buf1[18]_i_2_n_0\
    );
\din1_buf1[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(19),
      I1 => Q(2),
      I2 => \din1_buf1[19]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(19),
      O => \din1_buf1[19]_i_1__0_n_0\
    );
\din1_buf1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(19),
      I1 => Q(1),
      O => \din1_buf1[19]_i_2_n_0\
    );
\din1_buf1[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(1),
      I1 => Q(2),
      I2 => \din1_buf1[1]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(1),
      O => \din1_buf1[1]_i_1__0_n_0\
    );
\din1_buf1[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(1),
      I1 => Q(1),
      O => \din1_buf1[1]_i_2_n_0\
    );
\din1_buf1[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(20),
      I1 => Q(2),
      I2 => \din1_buf1[20]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(20),
      O => \din1_buf1[20]_i_1__0_n_0\
    );
\din1_buf1[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(20),
      I1 => Q(1),
      O => \din1_buf1[20]_i_2_n_0\
    );
\din1_buf1[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2FF0000E2FF"
    )
        port map (
      I0 => \din1_buf1[21]_i_2_n_0\,
      I1 => Q(2),
      I2 => \params_Kp_read_reg_1526_reg[31]\(21),
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(21),
      O => \din1_buf1[21]_i_1__0_n_0\
    );
\din1_buf1[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(21),
      I1 => Q(1),
      O => \din1_buf1[21]_i_2_n_0\
    );
\din1_buf1[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \din1_buf1[22]_i_2__1_n_0\,
      I1 => Q(3),
      I2 => phA(22),
      O => \din1_buf1[22]_i_1__0_n_0\
    );
\din1_buf1[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEF40E04"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \reg_362_reg[31]\(22),
      I4 => \params_Kp_read_reg_1526_reg[31]\(22),
      I5 => Q(3),
      O => \din1_buf1[22]_i_2__1_n_0\
    );
\din1_buf1[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3D10000F3D1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \params_Kp_read_reg_1526_reg[31]\(23),
      I3 => \reg_362_reg[31]\(23),
      I4 => Q(3),
      I5 => phA(23),
      O => \din1_buf1[23]_i_1__1_n_0\
    );
\din1_buf1[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(24),
      I1 => Q(2),
      I2 => \din1_buf1[24]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(24),
      O => \din1_buf1[24]_i_1__0_n_0\
    );
\din1_buf1[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(24),
      I1 => Q(1),
      O => \din1_buf1[24]_i_2_n_0\
    );
\din1_buf1[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2FF0000E2FF"
    )
        port map (
      I0 => \din1_buf1[25]_i_2_n_0\,
      I1 => Q(2),
      I2 => \params_Kp_read_reg_1526_reg[31]\(25),
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(25),
      O => \din1_buf1[25]_i_1__0_n_0\
    );
\din1_buf1[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(25),
      I1 => Q(1),
      O => \din1_buf1[25]_i_2_n_0\
    );
\din1_buf1[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(26),
      I1 => Q(2),
      I2 => \din1_buf1[26]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(26),
      O => \din1_buf1[26]_i_1__0_n_0\
    );
\din1_buf1[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(26),
      I1 => Q(1),
      O => \din1_buf1[26]_i_2_n_0\
    );
\din1_buf1[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2FF0000E2FF"
    )
        port map (
      I0 => \din1_buf1[27]_i_2_n_0\,
      I1 => Q(2),
      I2 => \params_Kp_read_reg_1526_reg[31]\(27),
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(27),
      O => \din1_buf1[27]_i_1__0_n_0\
    );
\din1_buf1[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(27),
      I1 => Q(1),
      O => \din1_buf1[27]_i_2_n_0\
    );
\din1_buf1[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2FF0000E2FF"
    )
        port map (
      I0 => \din1_buf1[28]_i_2_n_0\,
      I1 => Q(2),
      I2 => \params_Kp_read_reg_1526_reg[31]\(28),
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(28),
      O => \din1_buf1[28]_i_1__0_n_0\
    );
\din1_buf1[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(28),
      I1 => Q(1),
      O => \din1_buf1[28]_i_2_n_0\
    );
\din1_buf1[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2FF0000E2FF"
    )
        port map (
      I0 => \din1_buf1[29]_i_2_n_0\,
      I1 => Q(2),
      I2 => \params_Kp_read_reg_1526_reg[31]\(29),
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(29),
      O => \din1_buf1[29]_i_1__0_n_0\
    );
\din1_buf1[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(29),
      I1 => Q(1),
      O => \din1_buf1[29]_i_2_n_0\
    );
\din1_buf1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(2),
      I1 => Q(2),
      I2 => \din1_buf1[2]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(2),
      O => \din1_buf1[2]_i_1__0_n_0\
    );
\din1_buf1[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(2),
      I1 => Q(1),
      O => \din1_buf1[2]_i_2_n_0\
    );
\din1_buf1[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \din1_buf1[30]_i_2__0_n_0\,
      I1 => Q(3),
      I2 => phA(30),
      O => \din1_buf1[30]_i_1__0_n_0\
    );
\din1_buf1[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEF40E04"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \reg_362_reg[31]\(30),
      I4 => \params_Kp_read_reg_1526_reg[31]\(30),
      I5 => Q(3),
      O => \din1_buf1[30]_i_2__0_n_0\
    );
\din1_buf1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(31),
      I1 => Q(2),
      I2 => \din1_buf1[31]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(31),
      O => \din1_buf1[31]_i_1__0_n_0\
    );
\din1_buf1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(31),
      I1 => Q(1),
      O => \din1_buf1[31]_i_2_n_0\
    );
\din1_buf1[31]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \din1_buf1[31]_i_3__1_n_0\
    );
\din1_buf1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(3),
      I1 => Q(2),
      I2 => \din1_buf1[3]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(3),
      O => \din1_buf1[3]_i_1__0_n_0\
    );
\din1_buf1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(3),
      I1 => Q(1),
      O => \din1_buf1[3]_i_2_n_0\
    );
\din1_buf1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(4),
      I1 => Q(2),
      I2 => \din1_buf1[4]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(4),
      O => \din1_buf1[4]_i_1__0_n_0\
    );
\din1_buf1[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(4),
      I1 => Q(1),
      O => \din1_buf1[4]_i_2_n_0\
    );
\din1_buf1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(5),
      I1 => Q(2),
      I2 => \din1_buf1[5]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(5),
      O => \din1_buf1[5]_i_1__0_n_0\
    );
\din1_buf1[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(5),
      I1 => Q(1),
      O => \din1_buf1[5]_i_2_n_0\
    );
\din1_buf1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(6),
      I1 => Q(2),
      I2 => \din1_buf1[6]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(6),
      O => \din1_buf1[6]_i_1__0_n_0\
    );
\din1_buf1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(6),
      I1 => Q(1),
      O => \din1_buf1[6]_i_2_n_0\
    );
\din1_buf1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(7),
      I1 => Q(2),
      I2 => \din1_buf1[7]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(7),
      O => \din1_buf1[7]_i_1__0_n_0\
    );
\din1_buf1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(7),
      I1 => Q(1),
      O => \din1_buf1[7]_i_2_n_0\
    );
\din1_buf1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(8),
      I1 => Q(2),
      I2 => \din1_buf1[8]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(8),
      O => \din1_buf1[8]_i_1__0_n_0\
    );
\din1_buf1[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(8),
      I1 => Q(1),
      O => \din1_buf1[8]_i_2_n_0\
    );
\din1_buf1[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8000000B800"
    )
        port map (
      I0 => \params_Kp_read_reg_1526_reg[31]\(9),
      I1 => Q(2),
      I2 => \din1_buf1[9]_i_2_n_0\,
      I3 => \din1_buf1[31]_i_3__1_n_0\,
      I4 => Q(3),
      I5 => phA(9),
      O => \din1_buf1[9]_i_1__0_n_0\
    );
\din1_buf1[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_362_reg[31]\(9),
      I1 => Q(1),
      O => \din1_buf1[9]_i_2_n_0\
    );
\din1_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[0]_i_1__0_n_0\,
      Q => din1_buf1(0),
      R => '0'
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[10]_i_1__0_n_0\,
      Q => din1_buf1(10),
      R => '0'
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[11]_i_1__0_n_0\,
      Q => din1_buf1(11),
      R => '0'
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[12]_i_1__0_n_0\,
      Q => din1_buf1(12),
      R => '0'
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[13]_i_1__0_n_0\,
      Q => din1_buf1(13),
      R => '0'
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[14]_i_1__0_n_0\,
      Q => din1_buf1(14),
      R => '0'
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[15]_i_1__0_n_0\,
      Q => din1_buf1(15),
      R => '0'
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[16]_i_1__0_n_0\,
      Q => din1_buf1(16),
      R => '0'
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[17]_i_1__0_n_0\,
      Q => din1_buf1(17),
      R => '0'
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[18]_i_1__0_n_0\,
      Q => din1_buf1(18),
      R => '0'
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[19]_i_1__0_n_0\,
      Q => din1_buf1(19),
      R => '0'
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[1]_i_1__0_n_0\,
      Q => din1_buf1(1),
      R => '0'
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[20]_i_1__0_n_0\,
      Q => din1_buf1(20),
      R => '0'
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[21]_i_1__0_n_0\,
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[22]_i_1__0_n_0\,
      Q => din1_buf1(22),
      R => '0'
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[23]_i_1__1_n_0\,
      Q => din1_buf1(23),
      R => '0'
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[24]_i_1__0_n_0\,
      Q => din1_buf1(24),
      R => '0'
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[25]_i_1__0_n_0\,
      Q => din1_buf1(25),
      R => '0'
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[26]_i_1__0_n_0\,
      Q => din1_buf1(26),
      R => '0'
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[27]_i_1__0_n_0\,
      Q => din1_buf1(27),
      R => '0'
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[28]_i_1__0_n_0\,
      Q => din1_buf1(28),
      R => '0'
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[29]_i_1__0_n_0\,
      Q => din1_buf1(29),
      R => '0'
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[2]_i_1__0_n_0\,
      Q => din1_buf1(2),
      R => '0'
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[30]_i_1__0_n_0\,
      Q => din1_buf1(30),
      R => '0'
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[31]_i_1__0_n_0\,
      Q => din1_buf1(31),
      R => '0'
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[3]_i_1__0_n_0\,
      Q => din1_buf1(3),
      R => '0'
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[4]_i_1__0_n_0\,
      Q => din1_buf1(4),
      R => '0'
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[5]_i_1__0_n_0\,
      Q => din1_buf1(5),
      R => '0'
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[6]_i_1__0_n_0\,
      Q => din1_buf1(6),
      R => '0'
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[7]_i_1__0_n_0\,
      Q => din1_buf1(7),
      R => '0'
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[8]_i_1__0_n_0\,
      Q => din1_buf1(8),
      R => '0'
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din1_buf1[9]_i_1__0_n_0\,
      Q => din1_buf1(9),
      R => '0'
    );
vsi_control_ap_fmul_2_max_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_7
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk,
      \din1_buf1_reg[31]\(31 downto 0) => din1_buf1(31 downto 0),
      \isNeg_2_reg_1669_reg[0]\ => \isNeg_2_reg_1669_reg[0]\,
      \sh_assign_4_reg_1664_reg[0]\ => \sh_assign_4_reg_1664_reg[0]\,
      \sh_assign_4_reg_1664_reg[7]\(6 downto 0) => \sh_assign_4_reg_1664_reg[7]\(6 downto 0),
      \tmp_42_i_i_reg_1675_reg[6]\(5 downto 0) => \tmp_42_i_i_reg_1675_reg[6]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_2 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \isNeg_3_reg_1695_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_42_i_i1_reg_1701_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sh_assign_6_fu_1027_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \params_vRef_read_reg_1531_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \y_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ctrlByp_read_reg_1537 : in STD_LOGIC;
    phB : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_2 : entity is "vsi_control_fmul_32ns_32ns_32_4_max_dsp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal din1_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \din0_buf1[0]_i_1__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \din0_buf1[10]_i_1__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \din0_buf1[11]_i_1__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \din0_buf1[12]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \din0_buf1[13]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \din0_buf1[14]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \din0_buf1[15]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \din0_buf1[16]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \din0_buf1[17]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \din0_buf1[18]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \din0_buf1[19]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \din0_buf1[1]_i_1__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \din0_buf1[20]_i_1__2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \din0_buf1[21]_i_1__2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \din0_buf1[22]_i_1__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \din0_buf1[23]_i_1__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \din0_buf1[24]_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \din0_buf1[25]_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \din0_buf1[26]_i_1__2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \din0_buf1[27]_i_1__2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \din0_buf1[28]_i_1__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \din0_buf1[29]_i_1__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \din0_buf1[2]_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \din0_buf1[30]_i_1__2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \din0_buf1[31]_i_1__2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \din0_buf1[3]_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \din0_buf1[4]_i_1__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \din0_buf1[5]_i_1__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \din0_buf1[6]_i_1__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \din0_buf1[7]_i_1__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \din0_buf1[8]_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \din0_buf1[9]_i_1__2\ : label is "soft_lutpair195";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\din0_buf1[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(0),
      I1 => \y_reg[31]\(0),
      I2 => ctrlByp_read_reg_1537,
      O => data0(0)
    );
\din0_buf1[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(10),
      I1 => \y_reg[31]\(10),
      I2 => ctrlByp_read_reg_1537,
      O => data0(10)
    );
\din0_buf1[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(11),
      I1 => \y_reg[31]\(11),
      I2 => ctrlByp_read_reg_1537,
      O => data0(11)
    );
\din0_buf1[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(12),
      I1 => \y_reg[31]\(12),
      I2 => ctrlByp_read_reg_1537,
      O => data0(12)
    );
\din0_buf1[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(13),
      I1 => \y_reg[31]\(13),
      I2 => ctrlByp_read_reg_1537,
      O => data0(13)
    );
\din0_buf1[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(14),
      I1 => \y_reg[31]\(14),
      I2 => ctrlByp_read_reg_1537,
      O => data0(14)
    );
\din0_buf1[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(15),
      I1 => \y_reg[31]\(15),
      I2 => ctrlByp_read_reg_1537,
      O => data0(15)
    );
\din0_buf1[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(16),
      I1 => \y_reg[31]\(16),
      I2 => ctrlByp_read_reg_1537,
      O => data0(16)
    );
\din0_buf1[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(17),
      I1 => \y_reg[31]\(17),
      I2 => ctrlByp_read_reg_1537,
      O => data0(17)
    );
\din0_buf1[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(18),
      I1 => \y_reg[31]\(18),
      I2 => ctrlByp_read_reg_1537,
      O => data0(18)
    );
\din0_buf1[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(19),
      I1 => \y_reg[31]\(19),
      I2 => ctrlByp_read_reg_1537,
      O => data0(19)
    );
\din0_buf1[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(1),
      I1 => \y_reg[31]\(1),
      I2 => ctrlByp_read_reg_1537,
      O => data0(1)
    );
\din0_buf1[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(20),
      I1 => \y_reg[31]\(20),
      I2 => ctrlByp_read_reg_1537,
      O => data0(20)
    );
\din0_buf1[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(21),
      I1 => \y_reg[31]\(21),
      I2 => ctrlByp_read_reg_1537,
      O => data0(21)
    );
\din0_buf1[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(22),
      I1 => \y_reg[31]\(22),
      I2 => ctrlByp_read_reg_1537,
      O => data0(22)
    );
\din0_buf1[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(23),
      I1 => \y_reg[31]\(23),
      I2 => ctrlByp_read_reg_1537,
      O => data0(23)
    );
\din0_buf1[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(24),
      I1 => \y_reg[31]\(24),
      I2 => ctrlByp_read_reg_1537,
      O => data0(24)
    );
\din0_buf1[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(25),
      I1 => \y_reg[31]\(25),
      I2 => ctrlByp_read_reg_1537,
      O => data0(25)
    );
\din0_buf1[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(26),
      I1 => \y_reg[31]\(26),
      I2 => ctrlByp_read_reg_1537,
      O => data0(26)
    );
\din0_buf1[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(27),
      I1 => \y_reg[31]\(27),
      I2 => ctrlByp_read_reg_1537,
      O => data0(27)
    );
\din0_buf1[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(28),
      I1 => \y_reg[31]\(28),
      I2 => ctrlByp_read_reg_1537,
      O => data0(28)
    );
\din0_buf1[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(29),
      I1 => \y_reg[31]\(29),
      I2 => ctrlByp_read_reg_1537,
      O => data0(29)
    );
\din0_buf1[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(2),
      I1 => \y_reg[31]\(2),
      I2 => ctrlByp_read_reg_1537,
      O => data0(2)
    );
\din0_buf1[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(30),
      I1 => \y_reg[31]\(30),
      I2 => ctrlByp_read_reg_1537,
      O => data0(30)
    );
\din0_buf1[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(31),
      I1 => \y_reg[31]\(31),
      I2 => ctrlByp_read_reg_1537,
      O => data0(31)
    );
\din0_buf1[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(3),
      I1 => \y_reg[31]\(3),
      I2 => ctrlByp_read_reg_1537,
      O => data0(3)
    );
\din0_buf1[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(4),
      I1 => \y_reg[31]\(4),
      I2 => ctrlByp_read_reg_1537,
      O => data0(4)
    );
\din0_buf1[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(5),
      I1 => \y_reg[31]\(5),
      I2 => ctrlByp_read_reg_1537,
      O => data0(5)
    );
\din0_buf1[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(6),
      I1 => \y_reg[31]\(6),
      I2 => ctrlByp_read_reg_1537,
      O => data0(6)
    );
\din0_buf1[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(7),
      I1 => \y_reg[31]\(7),
      I2 => ctrlByp_read_reg_1537,
      O => data0(7)
    );
\din0_buf1[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(8),
      I1 => \y_reg[31]\(8),
      I2 => ctrlByp_read_reg_1537,
      O => data0(8)
    );
\din0_buf1[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \params_vRef_read_reg_1531_reg[31]\(9),
      I1 => \y_reg[31]\(9),
      I2 => ctrlByp_read_reg_1537,
      O => data0(9)
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(0),
      Q => \^q\(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(10),
      Q => \^q\(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(11),
      Q => \^q\(11),
      R => '0'
    );
\din0_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(12),
      Q => \^q\(12),
      R => '0'
    );
\din0_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(13),
      Q => \^q\(13),
      R => '0'
    );
\din0_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(14),
      Q => \^q\(14),
      R => '0'
    );
\din0_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(15),
      Q => \^q\(15),
      R => '0'
    );
\din0_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(16),
      Q => \^q\(16),
      R => '0'
    );
\din0_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(17),
      Q => \^q\(17),
      R => '0'
    );
\din0_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(18),
      Q => \^q\(18),
      R => '0'
    );
\din0_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(19),
      Q => \^q\(19),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(1),
      Q => \^q\(1),
      R => '0'
    );
\din0_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(20),
      Q => \^q\(20),
      R => '0'
    );
\din0_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(21),
      Q => \^q\(21),
      R => '0'
    );
\din0_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(22),
      Q => \^q\(22),
      R => '0'
    );
\din0_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(23),
      Q => \^q\(23),
      R => '0'
    );
\din0_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(24),
      Q => \^q\(24),
      R => '0'
    );
\din0_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(25),
      Q => \^q\(25),
      R => '0'
    );
\din0_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(26),
      Q => \^q\(26),
      R => '0'
    );
\din0_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(27),
      Q => \^q\(27),
      R => '0'
    );
\din0_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(28),
      Q => \^q\(28),
      R => '0'
    );
\din0_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(29),
      Q => \^q\(29),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(2),
      Q => \^q\(2),
      R => '0'
    );
\din0_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(30),
      Q => \^q\(30),
      R => '0'
    );
\din0_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(31),
      Q => \^q\(31),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(3),
      Q => \^q\(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(4),
      Q => \^q\(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(5),
      Q => \^q\(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(6),
      Q => \^q\(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(7),
      Q => \^q\(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(8),
      Q => \^q\(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data0(9),
      Q => \^q\(9),
      R => '0'
    );
\din1_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(0),
      Q => din1_buf1(0),
      R => '0'
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(10),
      Q => din1_buf1(10),
      R => '0'
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(11),
      Q => din1_buf1(11),
      R => '0'
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(12),
      Q => din1_buf1(12),
      R => '0'
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(13),
      Q => din1_buf1(13),
      R => '0'
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(14),
      Q => din1_buf1(14),
      R => '0'
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(15),
      Q => din1_buf1(15),
      R => '0'
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(16),
      Q => din1_buf1(16),
      R => '0'
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(17),
      Q => din1_buf1(17),
      R => '0'
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(18),
      Q => din1_buf1(18),
      R => '0'
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(19),
      Q => din1_buf1(19),
      R => '0'
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(1),
      Q => din1_buf1(1),
      R => '0'
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(20),
      Q => din1_buf1(20),
      R => '0'
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(21),
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(22),
      Q => din1_buf1(22),
      R => '0'
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(23),
      Q => din1_buf1(23),
      R => '0'
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(24),
      Q => din1_buf1(24),
      R => '0'
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(25),
      Q => din1_buf1(25),
      R => '0'
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(26),
      Q => din1_buf1(26),
      R => '0'
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(27),
      Q => din1_buf1(27),
      R => '0'
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(28),
      Q => din1_buf1(28),
      R => '0'
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(29),
      Q => din1_buf1(29),
      R => '0'
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(2),
      Q => din1_buf1(2),
      R => '0'
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(30),
      Q => din1_buf1(30),
      R => '0'
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(31),
      Q => din1_buf1(31),
      R => '0'
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(3),
      Q => din1_buf1(3),
      R => '0'
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(4),
      Q => din1_buf1(4),
      R => '0'
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(5),
      Q => din1_buf1(5),
      R => '0'
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(6),
      Q => din1_buf1(6),
      R => '0'
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(7),
      Q => din1_buf1(7),
      R => '0'
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(8),
      Q => din1_buf1(8),
      R => '0'
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phB(9),
      Q => din1_buf1(9),
      R => '0'
    );
vsi_control_ap_fmul_2_max_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32_6
     port map (
      D(6 downto 0) => D(6 downto 0),
      Q(31 downto 0) => \^q\(31 downto 0),
      ap_clk => ap_clk,
      \din1_buf1_reg[31]\(31 downto 0) => din1_buf1(31 downto 0),
      \isNeg_3_reg_1695_reg[0]\ => \isNeg_3_reg_1695_reg[0]\,
      m_axis_result_tdata(24 downto 0) => m_axis_result_tdata(24 downto 0),
      sh_assign_6_fu_1027_p2(0) => sh_assign_6_fu_1027_p2(0),
      \tmp_42_i_i1_reg_1701_reg[6]\(5 downto 0) => \tmp_42_i_i1_reg_1701_reg[6]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_3 is
  port (
    m_axis_result_tdata : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \isNeg_4_reg_1721_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_42_i_i2_reg_1727_reg[6]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sh_assign_8_fu_1077_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    phC : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_3 : entity is "vsi_control_fmul_32ns_32ns_32_4_max_dsp";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_3 is
  signal din1_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\din1_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(0),
      Q => din1_buf1(0),
      R => '0'
    );
\din1_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(10),
      Q => din1_buf1(10),
      R => '0'
    );
\din1_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(11),
      Q => din1_buf1(11),
      R => '0'
    );
\din1_buf1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(12),
      Q => din1_buf1(12),
      R => '0'
    );
\din1_buf1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(13),
      Q => din1_buf1(13),
      R => '0'
    );
\din1_buf1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(14),
      Q => din1_buf1(14),
      R => '0'
    );
\din1_buf1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(15),
      Q => din1_buf1(15),
      R => '0'
    );
\din1_buf1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(16),
      Q => din1_buf1(16),
      R => '0'
    );
\din1_buf1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(17),
      Q => din1_buf1(17),
      R => '0'
    );
\din1_buf1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(18),
      Q => din1_buf1(18),
      R => '0'
    );
\din1_buf1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(19),
      Q => din1_buf1(19),
      R => '0'
    );
\din1_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(1),
      Q => din1_buf1(1),
      R => '0'
    );
\din1_buf1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(20),
      Q => din1_buf1(20),
      R => '0'
    );
\din1_buf1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(21),
      Q => din1_buf1(21),
      R => '0'
    );
\din1_buf1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(22),
      Q => din1_buf1(22),
      R => '0'
    );
\din1_buf1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(23),
      Q => din1_buf1(23),
      R => '0'
    );
\din1_buf1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(24),
      Q => din1_buf1(24),
      R => '0'
    );
\din1_buf1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(25),
      Q => din1_buf1(25),
      R => '0'
    );
\din1_buf1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(26),
      Q => din1_buf1(26),
      R => '0'
    );
\din1_buf1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(27),
      Q => din1_buf1(27),
      R => '0'
    );
\din1_buf1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(28),
      Q => din1_buf1(28),
      R => '0'
    );
\din1_buf1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(29),
      Q => din1_buf1(29),
      R => '0'
    );
\din1_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(2),
      Q => din1_buf1(2),
      R => '0'
    );
\din1_buf1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(30),
      Q => din1_buf1(30),
      R => '0'
    );
\din1_buf1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(31),
      Q => din1_buf1(31),
      R => '0'
    );
\din1_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(3),
      Q => din1_buf1(3),
      R => '0'
    );
\din1_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(4),
      Q => din1_buf1(4),
      R => '0'
    );
\din1_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(5),
      Q => din1_buf1(5),
      R => '0'
    );
\din1_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(6),
      Q => din1_buf1(6),
      R => '0'
    );
\din1_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(7),
      Q => din1_buf1(7),
      R => '0'
    );
\din1_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(8),
      Q => din1_buf1(8),
      R => '0'
    );
\din1_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => phC(9),
      Q => din1_buf1(9),
      R => '0'
    );
vsi_control_ap_fmul_2_max_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_fmul_2_max_dsp_32
     port map (
      D(6 downto 0) => D(6 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      \din1_buf1_reg[31]\(31 downto 0) => din1_buf1(31 downto 0),
      \isNeg_4_reg_1721_reg[0]\ => \isNeg_4_reg_1721_reg[0]\,
      m_axis_result_tdata(24 downto 0) => m_axis_result_tdata(24 downto 0),
      sh_assign_8_fu_1077_p2(0) => sh_assign_8_fu_1077_p2(0),
      \tmp_42_i_i2_reg_1727_reg[6]\(5 downto 0) => \tmp_42_i_i2_reg_1727_reg[6]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_sitofp_32ns_32_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    vc : in STD_LOGIC_VECTOR ( 11 downto 0 );
    va : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_sitofp_32ns_32_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_sitofp_32ns_32_6 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \din0_buf1[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \din0_buf1[9]_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \din0_buf1[0]_i_1__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \din0_buf1[10]_i_1__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \din0_buf1[11]_i_1__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \din0_buf1[1]_i_1__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \din0_buf1[2]_i_1__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \din0_buf1[3]_i_1__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \din0_buf1[4]_i_1__3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \din0_buf1[5]_i_1__3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \din0_buf1[6]_i_1__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \din0_buf1[7]_i_1__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \din0_buf1[8]_i_1__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \din0_buf1[9]_i_1__3\ : label is "soft_lutpair215";
begin
\din0_buf1[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(0),
      I1 => va(0),
      I2 => Q(0),
      O => \din0_buf1[0]_i_1__3_n_0\
    );
\din0_buf1[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(10),
      I1 => va(10),
      I2 => Q(0),
      O => \din0_buf1[10]_i_1__3_n_0\
    );
\din0_buf1[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(11),
      I1 => va(11),
      I2 => Q(0),
      O => \din0_buf1[11]_i_1__3_n_0\
    );
\din0_buf1[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(1),
      I1 => va(1),
      I2 => Q(0),
      O => \din0_buf1[1]_i_1__3_n_0\
    );
\din0_buf1[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(2),
      I1 => va(2),
      I2 => Q(0),
      O => \din0_buf1[2]_i_1__3_n_0\
    );
\din0_buf1[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(3),
      I1 => va(3),
      I2 => Q(0),
      O => \din0_buf1[3]_i_1__3_n_0\
    );
\din0_buf1[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(4),
      I1 => va(4),
      I2 => Q(0),
      O => \din0_buf1[4]_i_1__3_n_0\
    );
\din0_buf1[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(5),
      I1 => va(5),
      I2 => Q(0),
      O => \din0_buf1[5]_i_1__3_n_0\
    );
\din0_buf1[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(6),
      I1 => va(6),
      I2 => Q(0),
      O => \din0_buf1[6]_i_1__3_n_0\
    );
\din0_buf1[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(7),
      I1 => va(7),
      I2 => Q(0),
      O => \din0_buf1[7]_i_1__3_n_0\
    );
\din0_buf1[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(8),
      I1 => va(8),
      I2 => Q(0),
      O => \din0_buf1[8]_i_1__3_n_0\
    );
\din0_buf1[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => vc(9),
      I1 => va(9),
      I2 => Q(0),
      O => \din0_buf1[9]_i_1__3_n_0\
    );
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[0]_i_1__3_n_0\,
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[10]_i_1__3_n_0\,
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[11]_i_1__3_n_0\,
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[1]_i_1__3_n_0\,
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[2]_i_1__3_n_0\,
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[3]_i_1__3_n_0\,
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[4]_i_1__3_n_0\,
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[5]_i_1__3_n_0\,
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[6]_i_1__3_n_0\,
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[7]_i_1__3_n_0\,
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[8]_i_1__3_n_0\,
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \din0_buf1[9]_i_1__3_n_0\,
      Q => din0_buf1(9),
      R => '0'
    );
vsi_control_ap_sitofp_4_no_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_sitofp_4_no_dsp_32_5
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(11 downto 0) => din0_buf1(11 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_sitofp_32ns_32_6_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    vb : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_sitofp_32ns_32_6_4 : entity is "vsi_control_sitofp_32ns_32_6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_sitofp_32ns_32_6_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_sitofp_32ns_32_6_4 is
  signal din0_buf1 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\din0_buf1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(0),
      Q => din0_buf1(0),
      R => '0'
    );
\din0_buf1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(10),
      Q => din0_buf1(10),
      R => '0'
    );
\din0_buf1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(11),
      Q => din0_buf1(11),
      R => '0'
    );
\din0_buf1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(1),
      Q => din0_buf1(1),
      R => '0'
    );
\din0_buf1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(2),
      Q => din0_buf1(2),
      R => '0'
    );
\din0_buf1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(3),
      Q => din0_buf1(3),
      R => '0'
    );
\din0_buf1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(4),
      Q => din0_buf1(4),
      R => '0'
    );
\din0_buf1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(5),
      Q => din0_buf1(5),
      R => '0'
    );
\din0_buf1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(6),
      Q => din0_buf1(6),
      R => '0'
    );
\din0_buf1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(7),
      Q => din0_buf1(7),
      R => '0'
    );
\din0_buf1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(8),
      Q => din0_buf1(8),
      R => '0'
    );
\din0_buf1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vb(9),
      Q => din0_buf1(9),
      R => '0'
    );
vsi_control_ap_sitofp_4_no_dsp_32_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_ap_sitofp_4_no_dsp_32
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(11 downto 0) => din0_buf1(11 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    va : in STD_LOGIC_VECTOR ( 11 downto 0 );
    vb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    vc : in STD_LOGIC_VECTOR ( 11 downto 0 );
    phA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    phB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    phC : in STD_LOGIC_VECTOR ( 31 downto 0 );
    da : out STD_LOGIC_VECTOR ( 8 downto 0 );
    db : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dc : out STD_LOGIC_VECTOR ( 8 downto 0 );
    driverEna : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWMthrdHarmEna : out STD_LOGIC_VECTOR ( 0 to 0 );
    Vma8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ma8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control : entity is 7;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control is
  signal \<const0>\ : STD_LOGIC;
  signal ARESET : STD_LOGIC;
  signal \^pwmthrdharmena\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PWMthrdHarmEna_preg : STD_LOGIC;
  signal SHIFT_LEFT : STD_LOGIC_VECTOR ( 23 to 23 );
  signal SHIFT_RIGHT : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \^vma8b\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Vma8b_1_data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \Vma8b_1_data_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[40]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[45]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[50]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[51]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[52]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[55]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[56]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[57]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[58]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[62]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 60 downto 0 );
  signal \^ap_done\ : STD_LOGIC;
  signal ap_sig_289 : STD_LOGIC;
  signal ap_sig_296 : STD_LOGIC;
  signal ap_sig_313 : STD_LOGIC;
  signal ap_sig_321 : STD_LOGIC;
  signal ap_sig_329 : STD_LOGIC;
  signal ap_sig_337 : STD_LOGIC;
  signal ap_sig_345 : STD_LOGIC;
  signal ap_sig_355 : STD_LOGIC;
  signal ap_sig_367 : STD_LOGIC;
  signal ap_sig_376 : STD_LOGIC;
  signal ap_sig_385 : STD_LOGIC;
  signal ap_sig_394 : STD_LOGIC;
  signal ap_sig_401 : STD_LOGIC;
  signal ap_sig_410 : STD_LOGIC;
  signal ap_sig_441 : STD_LOGIC;
  signal ap_sig_468 : STD_LOGIC;
  signal ap_sig_494 : STD_LOGIC;
  signal ap_sig_505 : STD_LOGIC;
  signal ap_sig_518 : STD_LOGIC;
  signal ap_sig_527 : STD_LOGIC;
  signal ap_sig_536 : STD_LOGIC;
  signal ap_sig_547 : STD_LOGIC;
  signal ap_sig_590 : STD_LOGIC;
  signal ap_sig_610 : STD_LOGIC;
  signal ap_sig_667 : STD_LOGIC;
  signal ap_sig_676 : STD_LOGIC;
  signal ap_sig_683 : STD_LOGIC;
  signal ap_sig_690 : STD_LOGIC;
  signal ap_sig_722 : STD_LOGIC;
  signal ap_sig_730 : STD_LOGIC;
  signal ap_sig_738 : STD_LOGIC;
  signal ctrlByp : STD_LOGIC;
  signal ctrlByp_read_reg_1537 : STD_LOGIC;
  signal \da_1_data_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_18_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_22_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_24_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_26_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_27_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_28_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_29_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_30_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_16_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_17_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_20_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_21_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_22_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_23_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_24_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_25_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_26_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_27_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_28_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_29_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_30_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_31_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_32_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_33_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_34_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_35_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_36_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_37_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_38_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_39_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \da_1_data_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \da_1_data_reg_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \da_1_data_reg_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \da_1_data_reg_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \da_1_data_reg_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \da_1_data_reg_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \da_1_data_reg_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \da_1_data_reg_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \da_1_data_reg_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \da_1_data_reg_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \da_1_data_reg_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_18_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_22_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_24_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_26_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_27_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_28_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_29_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_30_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_16_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_17_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_20_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_21_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_22_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_23_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_24_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_25_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_26_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_27_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_28_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_29_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_30_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_31_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_32_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_33_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_34_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_35_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_36_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_37_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_38_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \db_1_data_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \db_1_data_reg_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \db_1_data_reg_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \db_1_data_reg_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \db_1_data_reg_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \db_1_data_reg_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \db_1_data_reg_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \db_1_data_reg_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \db_1_data_reg_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \db_1_data_reg_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \db_1_data_reg_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_18_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_22_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_24_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_26_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_27_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_28_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_29_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_30_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_16_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_17_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_18_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_20_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_21_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_22_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_23_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_24_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_25_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_26_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_27_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_28_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_29_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_30_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_31_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_32_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_33_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_34_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_35_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_36_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_37_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_38_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \dc_1_data_reg_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal din0_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^driverena\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal driverEna_preg : STD_LOGIC;
  signal e : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_303_opcode1 : STD_LOGIC;
  signal grp_fu_303_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_308_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_314_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_335_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_338_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_346_p2 : STD_LOGIC;
  signal isNeg_2_reg_1669 : STD_LOGIC;
  signal isNeg_3_reg_1695 : STD_LOGIC;
  signal isNeg_4_reg_1721 : STD_LOGIC;
  signal loc_V_2_reg_1643 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loc_V_reg_1627 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ma8b_1_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \ma8b_1_data_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal notlhs3_fu_566_p2 : STD_LOGIC;
  signal notlhs5_fu_612_p2 : STD_LOGIC;
  signal notlhs8_fu_756_p2 : STD_LOGIC;
  signal or_cond4_fu_507_p23_out : STD_LOGIC;
  signal or_cond4_reg_1582 : STD_LOGIC;
  signal or_cond_fu_489_p24_out : STD_LOGIC;
  signal or_cond_reg_1578 : STD_LOGIC;
  signal outEna : STD_LOGIC;
  signal outEna_read_reg_1494 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC;
  signal p_Result_5_reg_1654 : STD_LOGIC;
  signal p_Result_7_reg_1680 : STD_LOGIC;
  signal p_Result_9_reg_1706 : STD_LOGIC;
  signal params_Kd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_Kd_read_reg_1516 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_Ki2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_Ki2_read_reg_1521 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_Kp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_Kp_read_reg_1526 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_vRef : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_vRef_read_reg_1531 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_y_max : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_y_max_read_reg_1507 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal params_y_min : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \params_y_min_read_reg_1499_reg_n_0_[0]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[10]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[11]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[12]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[13]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[14]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[15]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[16]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[17]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[18]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[19]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[1]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[20]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[21]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[22]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[2]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[31]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[3]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[4]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[5]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[6]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[7]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[8]\ : STD_LOGIC;
  signal \params_y_min_read_reg_1499_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_351 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_3510 : STD_LOGIC;
  signal reg_356 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_3560 : STD_LOGIC;
  signal reg_362 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_3620 : STD_LOGIC;
  signal reg_371 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_3710 : STD_LOGIC;
  signal reg_378 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_3780 : STD_LOGIC;
  signal reg_3840 : STD_LOGIC;
  signal \reg_384_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[20]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[21]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[22]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[31]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_384_reg_n_0_[9]\ : STD_LOGIC;
  signal result_V_1_fu_1188_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal result_V_fu_920_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rstIntN : STD_LOGIC;
  signal rstIntN_read_reg_1542 : STD_LOGIC;
  signal \sat[0]_i_1_n_0\ : STD_LOGIC;
  signal \sat[1]_i_1_n_0\ : STD_LOGIC;
  signal \sat_reg_n_0_[0]\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sh_assign_4_reg_1664 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sh_assign_6_fu_1027_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sh_assign_6_reg_1690 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sh_assign_8_fu_1077_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sh_assign_8_reg_1716 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal thrdHarmEna : STD_LOGIC;
  signal thrdHarmEna_read_reg_1489 : STD_LOGIC;
  signal tmp_16_fu_732_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_16_reg_1612 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_18_fu_785_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_21_fu_517_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_25_fu_560_p2 : STD_LOGIC;
  signal tmp_26_fu_578_p2 : STD_LOGIC;
  signal tmp_26_reg_1596 : STD_LOGIC;
  signal \tmp_26_reg_1596[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1596[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1596[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1596[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1596[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_1596[0]_i_8_n_0\ : STD_LOGIC;
  signal tmp_28_reg_1586 : STD_LOGIC;
  signal tmp_2_fu_439_p3 : STD_LOGIC;
  signal tmp_32_fu_624_p2 : STD_LOGIC;
  signal tmp_32_reg_1601 : STD_LOGIC;
  signal \tmp_32_reg_1601[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_32_reg_1601[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_32_reg_1601[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_32_reg_1601[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_32_reg_1601[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_32_reg_1601[0]_i_8_n_0\ : STD_LOGIC;
  signal tmp_34_reg_1591 : STD_LOGIC;
  signal tmp_42_i_i1_reg_1701 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal tmp_42_i_i2_reg_1727 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal tmp_42_i_i_reg_1675 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal tmp_50_fu_1276_p3 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_51_i4_reg_1484 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_53_fu_1363_p3 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_56_fu_1263_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_59_fu_1350_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_62_fu_1437_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_63_fu_1450_p3 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal tmp_i2_reg_1474 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_i_i1_fu_1104_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_i_i2_fu_1204_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_i_i3_fu_1291_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_i_i4_fu_1378_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_i_i_fu_836_p1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal tmp_i_i_i28_cast_fu_973_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_i_i_i37_cast_fu_1023_p1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tmp_i_i_i56_cast_fu_1073_p1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal vsi_control_AXILiteS_s_axi_U_n_0 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_1 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_10 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_11 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_12 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_13 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_14 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_15 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_16 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_17 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_18 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_19 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_2 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_20 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_21 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_22 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_23 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_24 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_25 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_26 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_27 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_28 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_29 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_3 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_30 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_31 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_4 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_5 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_6 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_7 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_8 : STD_LOGIC;
  signal vsi_control_AXILiteS_s_axi_U_n_9 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_33 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_34 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_35 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_36 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_37 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_38 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_39 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_40 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_41 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_42 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_43 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_44 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_45 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_46 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_47 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_48 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_49 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_50 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_51 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_52 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_53 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_54 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_55 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_56 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_57 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_58 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_59 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_60 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_61 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_62 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_63 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_64 : STD_LOGIC;
  signal vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_65 : STD_LOGIC;
  signal vsi_control_fcmp_32ns_32ns_1_1_U8_n_1 : STD_LOGIC;
  signal vsi_control_fcmp_32ns_32ns_1_1_U8_n_35 : STD_LOGIC;
  signal vsi_control_fcmp_32ns_32ns_1_1_U8_n_36 : STD_LOGIC;
  signal vsi_control_fcmp_32ns_32ns_1_1_U8_n_37 : STD_LOGIC;
  signal vsi_control_fcmp_32ns_32ns_1_1_U8_n_39 : STD_LOGIC;
  signal vsi_control_fcmp_32ns_32ns_1_1_U9_n_2 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_0 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_10 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_11 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_12 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_13 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_14 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_15 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_16 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_17 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_18 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_19 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_20 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_21 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_22 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_23 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_24 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_25 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_26 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_27 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_28 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_29 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_30 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_31 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_34 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_35 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_36 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_37 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_38 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_39 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_40 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_41 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_42 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_43 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_44 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_45 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_46 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_47 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_48 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_49 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_50 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_51 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_52 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_53 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_54 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_55 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_56 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_57 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_58 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_59 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_60 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_61 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_62 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_63 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_64 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_65 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_66 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_67 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_68 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_69 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_70 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_71 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_72 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_73 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_74 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_75 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_76 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_77 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_78 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_9 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_0 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_10 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_11 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_12 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_13 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_14 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_15 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_16 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_17 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_18 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_19 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_2 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_20 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_21 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_22 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_23 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_24 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_3 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_4 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_5 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_57 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_58 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_6 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_65 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_66 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_67 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_68 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_69 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_7 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_70 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_8 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_9 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_0 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_10 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_11 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_12 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_13 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_14 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_15 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_16 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_17 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_18 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_19 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_2 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_20 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_21 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_22 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_23 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_24 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_25 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_26 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_3 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_33 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_34 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_35 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_36 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_37 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_38 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_4 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_5 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_6 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_7 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_8 : STD_LOGIC;
  signal vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_9 : STD_LOGIC;
  signal y : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y[31]_i_10_n_0\ : STD_LOGIC;
  signal \y[31]_i_3_n_0\ : STD_LOGIC;
  signal \y[31]_i_4_n_0\ : STD_LOGIC;
  signal \y[31]_i_5_n_0\ : STD_LOGIC;
  signal \y[31]_i_7_n_0\ : STD_LOGIC;
  signal \y[31]_i_8_n_0\ : STD_LOGIC;
  signal \y[31]_i_9_n_0\ : STD_LOGIC;
  signal y_integral : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral0 : STD_LOGIC;
  signal y_integral_flag_2_reg_281 : STD_LOGIC;
  signal \y_integral_load_s_reg_1573[31]_i_1_n_0\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[10]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[11]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[12]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[13]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[14]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[15]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[16]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[17]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[18]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[19]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[20]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[21]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[22]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[23]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[24]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[25]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[26]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[27]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[28]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[29]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[30]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[31]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[7]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[8]\ : STD_LOGIC;
  signal \y_integral_load_s_reg_1573_reg_n_0_[9]\ : STD_LOGIC;
  signal y_integral_new_1_fu_660_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal y_integral_new_1_reg_1606 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \y_integral_new_1_reg_1606[31]_i_4_n_0\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292[31]_i_2_n_0\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[10]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[11]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[12]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[13]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[14]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[15]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[16]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[17]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[18]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[19]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[20]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[21]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[22]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[23]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[24]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[25]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[26]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[27]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[28]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[29]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[30]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[31]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[7]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[8]\ : STD_LOGIC;
  signal \y_integral_new_2_reg_292_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \PWMthrdHarmEna[0]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[0]_i_6\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[0]_i_7\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[4]_i_10\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[4]_i_11\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[4]_i_13\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[4]_i_14\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[5]_i_11\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[5]_i_12\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[5]_i_13\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[5]_i_14\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[5]_i_15\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[5]_i_6\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[5]_i_7\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[6]_i_11\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[6]_i_12\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[6]_i_13\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[6]_i_14\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[6]_i_15\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[6]_i_6\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[6]_i_7\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[7]_i_11\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[7]_i_12\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[7]_i_13\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[7]_i_20\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[7]_i_21\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[7]_i_22\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[7]_i_23\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \Vma8b_1_data_reg[7]_i_24\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_11\ : label is "soft_lutpair267";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[53]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[55]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[56]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[57]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[58]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[59]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[60]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[61]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[62]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[63]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[64]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[65]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[66]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_idle_INST_0 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \da_1_data_reg[0]_i_24\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \da_1_data_reg[0]_i_25\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \da_1_data_reg[0]_i_26\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \da_1_data_reg[0]_i_27\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \da_1_data_reg[0]_i_5\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \da_1_data_reg[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \da_1_data_reg[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \da_1_data_reg[4]_i_30\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \da_1_data_reg[4]_i_4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \da_1_data_reg[5]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \da_1_data_reg[5]_i_3\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \da_1_data_reg[6]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \da_1_data_reg[7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \da_1_data_reg[8]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \db_1_data_reg[0]_i_24\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \db_1_data_reg[0]_i_25\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \db_1_data_reg[0]_i_26\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \db_1_data_reg[0]_i_27\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \db_1_data_reg[0]_i_5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \db_1_data_reg[2]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \db_1_data_reg[3]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \db_1_data_reg[4]_i_30\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \db_1_data_reg[4]_i_4\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \db_1_data_reg[4]_i_5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \db_1_data_reg[5]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \db_1_data_reg[6]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \db_1_data_reg[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \db_1_data_reg[8]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dc_1_data_reg[0]_i_24\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \dc_1_data_reg[0]_i_25\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dc_1_data_reg[0]_i_26\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \dc_1_data_reg[0]_i_27\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \dc_1_data_reg[0]_i_5\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \dc_1_data_reg[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \dc_1_data_reg[3]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \dc_1_data_reg[4]_i_30\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \dc_1_data_reg[4]_i_4\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dc_1_data_reg[4]_i_5\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \dc_1_data_reg[5]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \dc_1_data_reg[6]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \dc_1_data_reg[7]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \dc_1_data_reg[8]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[0]_i_4\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[0]_i_5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[4]_i_11\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[4]_i_12\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[4]_i_13\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[4]_i_14\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[5]_i_11\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[5]_i_12\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[5]_i_13\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[5]_i_14\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[5]_i_15\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[5]_i_6\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[5]_i_7\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[6]_i_11\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[6]_i_12\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[6]_i_13\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[6]_i_14\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[6]_i_15\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[6]_i_6\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[6]_i_7\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[7]_i_10\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[7]_i_11\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[7]_i_12\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[7]_i_19\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[7]_i_20\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[7]_i_21\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[7]_i_22\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ma8b_1_data_reg[7]_i_23\ : label is "soft_lutpair237";
begin
  PWMthrdHarmEna(0) <= \^pwmthrdharmena\(0);
  Vma8b(7 downto 0) <= \^vma8b\(7 downto 0);
  ap_done <= \^ap_done\;
  ap_ready <= \^ap_done\;
  driverEna(0) <= \^driverena\(0);
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\PWMthrdHarmEna[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => thrdHarmEna_read_reg_1489,
      I1 => ap_sig_610,
      I2 => PWMthrdHarmEna_preg,
      O => \^pwmthrdharmena\(0)
    );
\PWMthrdHarmEna_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^pwmthrdharmena\(0),
      Q => PWMthrdHarmEna_preg,
      R => ARESET
    );
\Vma8b_1_data_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Vma8b_1_data_reg_reg[0]_i_2_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      I2 => \Vma8b_1_data_reg[0]_i_3_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_2_n_0\,
      I4 => \^vma8b\(0),
      O => \Vma8b_1_data_reg[0]_i_1_n_0\
    );
\Vma8b_1_data_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01A00000"
    )
        port map (
      I0 => loc_V_reg_1627(5),
      I1 => \Vma8b_1_data_reg[0]_i_6_n_0\,
      I2 => loc_V_reg_1627(6),
      I3 => loc_V_reg_1627(7),
      I4 => \Vma8b_1_data_reg[0]_i_7_n_0\,
      O => \Vma8b_1_data_reg[0]_i_3_n_0\
    );
\Vma8b_1_data_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[4]_i_9_n_0\,
      I1 => \Vma8b_1_data_reg[4]_i_4_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[4]_i_5_n_0\,
      I4 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I5 => \Vma8b_1_data_reg[4]_i_6_n_0\,
      O => \Vma8b_1_data_reg[0]_i_4_n_0\
    );
\Vma8b_1_data_reg[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Vma8b_1_data_reg[4]_i_8_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I2 => \Vma8b_1_data_reg[4]_i_7_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      O => \Vma8b_1_data_reg[0]_i_5_n_0\
    );
\Vma8b_1_data_reg[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => loc_V_reg_1627(4),
      I1 => loc_V_reg_1627(2),
      I2 => loc_V_reg_1627(0),
      I3 => loc_V_reg_1627(1),
      I4 => loc_V_reg_1627(3),
      O => \Vma8b_1_data_reg[0]_i_6_n_0\
    );
\Vma8b_1_data_reg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => loc_V_reg_1627(1),
      I1 => loc_V_reg_1627(3),
      I2 => loc_V_reg_1627(4),
      I3 => loc_V_reg_1627(2),
      I4 => loc_V_reg_1627(0),
      O => \Vma8b_1_data_reg[0]_i_7_n_0\
    );
\Vma8b_1_data_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \Vma8b_1_data_reg[1]_i_2_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_6_n_0\,
      I2 => \Vma8b_1_data_reg[1]_i_3_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      O => result_V_fu_920_p3(1)
    );
\Vma8b_1_data_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[5]_i_10_n_0\,
      I1 => \Vma8b_1_data_reg[5]_i_4_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[5]_i_5_n_0\,
      I4 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I5 => \Vma8b_1_data_reg[5]_i_6_n_0\,
      O => \Vma8b_1_data_reg[1]_i_2_n_0\
    );
\Vma8b_1_data_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Vma8b_1_data_reg[5]_i_7_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I2 => \Vma8b_1_data_reg[5]_i_8_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I4 => \Vma8b_1_data_reg[5]_i_9_n_0\,
      O => \Vma8b_1_data_reg[1]_i_3_n_0\
    );
\Vma8b_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \Vma8b_1_data_reg[2]_i_2_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_6_n_0\,
      I2 => \Vma8b_1_data_reg[2]_i_3_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      O => result_V_fu_920_p3(2)
    );
\Vma8b_1_data_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[6]_i_10_n_0\,
      I1 => \Vma8b_1_data_reg[6]_i_4_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[6]_i_5_n_0\,
      I4 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I5 => \Vma8b_1_data_reg[6]_i_6_n_0\,
      O => \Vma8b_1_data_reg[2]_i_2_n_0\
    );
\Vma8b_1_data_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Vma8b_1_data_reg[6]_i_7_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I2 => \Vma8b_1_data_reg[6]_i_8_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I4 => \Vma8b_1_data_reg[6]_i_9_n_0\,
      O => \Vma8b_1_data_reg[2]_i_3_n_0\
    );
\Vma8b_1_data_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \Vma8b_1_data_reg[3]_i_2_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_6_n_0\,
      I2 => \Vma8b_1_data_reg[3]_i_3_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      O => result_V_fu_920_p3(3)
    );
\Vma8b_1_data_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[7]_i_17_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_9_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_10_n_0\,
      I4 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I5 => \Vma8b_1_data_reg[7]_i_13_n_0\,
      O => \Vma8b_1_data_reg[3]_i_2_n_0\
    );
\Vma8b_1_data_reg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Vma8b_1_data_reg[7]_i_14_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_15_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I4 => \Vma8b_1_data_reg[7]_i_16_n_0\,
      O => \Vma8b_1_data_reg[3]_i_3_n_0\
    );
\Vma8b_1_data_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \Vma8b_1_data_reg[4]_i_2_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_6_n_0\,
      I2 => \Vma8b_1_data_reg[4]_i_3_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      O => result_V_fu_920_p3(4)
    );
\Vma8b_1_data_reg[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(15),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(14),
      O => \Vma8b_1_data_reg[4]_i_10_n_0\
    );
\Vma8b_1_data_reg[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(19),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(18),
      O => \Vma8b_1_data_reg[4]_i_11_n_0\
    );
\Vma8b_1_data_reg[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(3),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(2),
      O => \Vma8b_1_data_reg[4]_i_12_n_0\
    );
\Vma8b_1_data_reg[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(7),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(6),
      O => \Vma8b_1_data_reg[4]_i_13_n_0\
    );
\Vma8b_1_data_reg[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(11),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(10),
      O => \Vma8b_1_data_reg[4]_i_14_n_0\
    );
\Vma8b_1_data_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[4]_i_4_n_0\,
      I1 => \Vma8b_1_data_reg[4]_i_5_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I4 => \Vma8b_1_data_reg[4]_i_6_n_0\,
      O => \Vma8b_1_data_reg[4]_i_2_n_0\
    );
\Vma8b_1_data_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Vma8b_1_data_reg[4]_i_7_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I2 => \Vma8b_1_data_reg[4]_i_8_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I4 => \Vma8b_1_data_reg[4]_i_9_n_0\,
      O => \Vma8b_1_data_reg[4]_i_3_n_0\
    );
\Vma8b_1_data_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(13),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(12),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[4]_i_10_n_0\,
      O => \Vma8b_1_data_reg[4]_i_4_n_0\
    );
\Vma8b_1_data_reg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(17),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(16),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[4]_i_11_n_0\,
      O => \Vma8b_1_data_reg[4]_i_5_n_0\
    );
\Vma8b_1_data_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCF0000AFC00000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(21),
      I1 => tmp_i_i_fu_836_p1(20),
      I2 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I3 => loc_V_reg_1627(0),
      I4 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I5 => tmp_i_i_fu_836_p1(22),
      O => \Vma8b_1_data_reg[4]_i_6_n_0\
    );
\Vma8b_1_data_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(1),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(0),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[4]_i_12_n_0\,
      O => \Vma8b_1_data_reg[4]_i_7_n_0\
    );
\Vma8b_1_data_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(5),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(4),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[4]_i_13_n_0\,
      O => \Vma8b_1_data_reg[4]_i_8_n_0\
    );
\Vma8b_1_data_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(9),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(8),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[4]_i_14_n_0\,
      O => \Vma8b_1_data_reg[4]_i_9_n_0\
    );
\Vma8b_1_data_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \Vma8b_1_data_reg[5]_i_2_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_6_n_0\,
      I2 => \Vma8b_1_data_reg[5]_i_3_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      O => result_V_fu_920_p3(5)
    );
\Vma8b_1_data_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(10),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(9),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[5]_i_15_n_0\,
      O => \Vma8b_1_data_reg[5]_i_10_n_0\
    );
\Vma8b_1_data_reg[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(16),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(15),
      O => \Vma8b_1_data_reg[5]_i_11_n_0\
    );
\Vma8b_1_data_reg[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(20),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(19),
      O => \Vma8b_1_data_reg[5]_i_12_n_0\
    );
\Vma8b_1_data_reg[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(4),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(3),
      O => \Vma8b_1_data_reg[5]_i_13_n_0\
    );
\Vma8b_1_data_reg[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(8),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(7),
      O => \Vma8b_1_data_reg[5]_i_14_n_0\
    );
\Vma8b_1_data_reg[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(12),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(11),
      O => \Vma8b_1_data_reg[5]_i_15_n_0\
    );
\Vma8b_1_data_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[5]_i_4_n_0\,
      I1 => \Vma8b_1_data_reg[5]_i_5_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I4 => \Vma8b_1_data_reg[5]_i_6_n_0\,
      O => \Vma8b_1_data_reg[5]_i_2_n_0\
    );
\Vma8b_1_data_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[5]_i_7_n_0\,
      I1 => \Vma8b_1_data_reg[5]_i_8_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[5]_i_9_n_0\,
      I4 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I5 => \Vma8b_1_data_reg[5]_i_10_n_0\,
      O => \Vma8b_1_data_reg[5]_i_3_n_0\
    );
\Vma8b_1_data_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(14),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(13),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[5]_i_11_n_0\,
      O => \Vma8b_1_data_reg[5]_i_4_n_0\
    );
\Vma8b_1_data_reg[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(18),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(17),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[5]_i_12_n_0\,
      O => \Vma8b_1_data_reg[5]_i_5_n_0\
    );
\Vma8b_1_data_reg[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000CF00"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(22),
      I1 => tmp_i_i_fu_836_p1(21),
      I2 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I4 => loc_V_reg_1627(0),
      O => \Vma8b_1_data_reg[5]_i_6_n_0\
    );
\Vma8b_1_data_reg[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => loc_V_reg_1627(0),
      I1 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I2 => tmp_i_i_fu_836_p1(0),
      I3 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      O => \Vma8b_1_data_reg[5]_i_7_n_0\
    );
\Vma8b_1_data_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(2),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(1),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[5]_i_13_n_0\,
      O => \Vma8b_1_data_reg[5]_i_8_n_0\
    );
\Vma8b_1_data_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(6),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(5),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[5]_i_14_n_0\,
      O => \Vma8b_1_data_reg[5]_i_9_n_0\
    );
\Vma8b_1_data_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \Vma8b_1_data_reg[6]_i_2_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_6_n_0\,
      I2 => \Vma8b_1_data_reg[6]_i_3_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      O => result_V_fu_920_p3(6)
    );
\Vma8b_1_data_reg[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(11),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(10),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[6]_i_15_n_0\,
      O => \Vma8b_1_data_reg[6]_i_10_n_0\
    );
\Vma8b_1_data_reg[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(17),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(16),
      O => \Vma8b_1_data_reg[6]_i_11_n_0\
    );
\Vma8b_1_data_reg[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(21),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(20),
      O => \Vma8b_1_data_reg[6]_i_12_n_0\
    );
\Vma8b_1_data_reg[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(5),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(4),
      O => \Vma8b_1_data_reg[6]_i_13_n_0\
    );
\Vma8b_1_data_reg[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(9),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(8),
      O => \Vma8b_1_data_reg[6]_i_14_n_0\
    );
\Vma8b_1_data_reg[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(13),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(12),
      O => \Vma8b_1_data_reg[6]_i_15_n_0\
    );
\Vma8b_1_data_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[6]_i_4_n_0\,
      I1 => \Vma8b_1_data_reg[6]_i_5_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I4 => \Vma8b_1_data_reg[6]_i_6_n_0\,
      O => \Vma8b_1_data_reg[6]_i_2_n_0\
    );
\Vma8b_1_data_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[6]_i_7_n_0\,
      I1 => \Vma8b_1_data_reg[6]_i_8_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[6]_i_9_n_0\,
      I4 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I5 => \Vma8b_1_data_reg[6]_i_10_n_0\,
      O => \Vma8b_1_data_reg[6]_i_3_n_0\
    );
\Vma8b_1_data_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(15),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(14),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[6]_i_11_n_0\,
      O => \Vma8b_1_data_reg[6]_i_4_n_0\
    );
\Vma8b_1_data_reg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(19),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(18),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[6]_i_12_n_0\,
      O => \Vma8b_1_data_reg[6]_i_5_n_0\
    );
\Vma8b_1_data_reg[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I1 => tmp_i_i_fu_836_p1(22),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => loc_V_reg_1627(0),
      O => \Vma8b_1_data_reg[6]_i_6_n_0\
    );
\Vma8b_1_data_reg[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C808"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(0),
      I1 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I2 => loc_V_reg_1627(0),
      I3 => tmp_i_i_fu_836_p1(1),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      O => \Vma8b_1_data_reg[6]_i_7_n_0\
    );
\Vma8b_1_data_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(3),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(2),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[6]_i_13_n_0\,
      O => \Vma8b_1_data_reg[6]_i_8_n_0\
    );
\Vma8b_1_data_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(7),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(6),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[6]_i_14_n_0\,
      O => \Vma8b_1_data_reg[6]_i_9_n_0\
    );
\Vma8b_1_data_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_start,
      I2 => ap_sig_547,
      I3 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      O => \Vma8b_1_data_reg[7]_i_1_n_0\
    );
\Vma8b_1_data_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(20),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(19),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[7]_i_21_n_0\,
      O => \Vma8b_1_data_reg[7]_i_10_n_0\
    );
\Vma8b_1_data_reg[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F0080FF"
    )
        port map (
      I0 => loc_V_reg_1627(1),
      I1 => loc_V_reg_1627(0),
      I2 => loc_V_reg_1627(2),
      I3 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      I4 => loc_V_reg_1627(3),
      O => \Vma8b_1_data_reg[7]_i_11_n_0\
    );
\Vma8b_1_data_reg[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"708F"
    )
        port map (
      I0 => loc_V_reg_1627(0),
      I1 => loc_V_reg_1627(1),
      I2 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      I3 => loc_V_reg_1627(2),
      O => \Vma8b_1_data_reg[7]_i_12_n_0\
    );
\Vma8b_1_data_reg[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      O => \Vma8b_1_data_reg[7]_i_13_n_0\
    );
\Vma8b_1_data_reg[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(0),
      I1 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I2 => tmp_i_i_fu_836_p1(2),
      I3 => loc_V_reg_1627(0),
      I4 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I5 => tmp_i_i_fu_836_p1(1),
      O => \Vma8b_1_data_reg[7]_i_14_n_0\
    );
\Vma8b_1_data_reg[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(4),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(3),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[7]_i_22_n_0\,
      O => \Vma8b_1_data_reg[7]_i_15_n_0\
    );
\Vma8b_1_data_reg[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(8),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(7),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[7]_i_23_n_0\,
      O => \Vma8b_1_data_reg[7]_i_16_n_0\
    );
\Vma8b_1_data_reg[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(12),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(11),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[7]_i_24_n_0\,
      O => \Vma8b_1_data_reg[7]_i_17_n_0\
    );
\Vma8b_1_data_reg[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01A0"
    )
        port map (
      I0 => loc_V_reg_1627(5),
      I1 => \Vma8b_1_data_reg[0]_i_6_n_0\,
      I2 => loc_V_reg_1627(6),
      I3 => loc_V_reg_1627(7),
      O => \Vma8b_1_data_reg[7]_i_18_n_0\
    );
\Vma8b_1_data_reg[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => loc_V_reg_1627(0),
      I1 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      I2 => loc_V_reg_1627(1),
      O => \Vma8b_1_data_reg[7]_i_19_n_0\
    );
\Vma8b_1_data_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_sig_547,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \Vma8b_1_data_reg[7]_i_2_n_0\
    );
\Vma8b_1_data_reg[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(18),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(17),
      O => \Vma8b_1_data_reg[7]_i_20_n_0\
    );
\Vma8b_1_data_reg[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(22),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(21),
      O => \Vma8b_1_data_reg[7]_i_21_n_0\
    );
\Vma8b_1_data_reg[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(6),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(5),
      O => \Vma8b_1_data_reg[7]_i_22_n_0\
    );
\Vma8b_1_data_reg[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(10),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(9),
      O => \Vma8b_1_data_reg[7]_i_23_n_0\
    );
\Vma8b_1_data_reg[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(14),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(13),
      O => \Vma8b_1_data_reg[7]_i_24_n_0\
    );
\Vma8b_1_data_reg[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \Vma8b_1_data_reg[7]_i_5_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_6_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_7_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      O => result_V_fu_920_p3(7)
    );
\Vma8b_1_data_reg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \Vma8b_1_data_reg[7]_i_8_n_0\,
      I1 => loc_V_reg_1627(6),
      I2 => loc_V_reg_1627(7),
      O => \Vma8b_1_data_reg[7]_i_4_n_0\
    );
\Vma8b_1_data_reg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[7]_i_9_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_10_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I4 => \Vma8b_1_data_reg[7]_i_13_n_0\,
      O => \Vma8b_1_data_reg[7]_i_5_n_0\
    );
\Vma8b_1_data_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF00008000FFFF"
    )
        port map (
      I0 => loc_V_reg_1627(2),
      I1 => loc_V_reg_1627(0),
      I2 => loc_V_reg_1627(1),
      I3 => loc_V_reg_1627(3),
      I4 => \Vma8b_1_data_reg[7]_i_4_n_0\,
      I5 => loc_V_reg_1627(4),
      O => \Vma8b_1_data_reg[7]_i_6_n_0\
    );
\Vma8b_1_data_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Vma8b_1_data_reg[7]_i_14_n_0\,
      I1 => \Vma8b_1_data_reg[7]_i_15_n_0\,
      I2 => \Vma8b_1_data_reg[7]_i_11_n_0\,
      I3 => \Vma8b_1_data_reg[7]_i_16_n_0\,
      I4 => \Vma8b_1_data_reg[7]_i_12_n_0\,
      I5 => \Vma8b_1_data_reg[7]_i_17_n_0\,
      O => \Vma8b_1_data_reg[7]_i_7_n_0\
    );
\Vma8b_1_data_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => loc_V_reg_1627(5),
      I1 => loc_V_reg_1627(3),
      I2 => loc_V_reg_1627(1),
      I3 => loc_V_reg_1627(0),
      I4 => loc_V_reg_1627(2),
      I5 => loc_V_reg_1627(4),
      O => \Vma8b_1_data_reg[7]_i_8_n_0\
    );
\Vma8b_1_data_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i_fu_836_p1(16),
      I1 => loc_V_reg_1627(0),
      I2 => \Vma8b_1_data_reg[7]_i_18_n_0\,
      I3 => tmp_i_i_fu_836_p1(15),
      I4 => \Vma8b_1_data_reg[7]_i_19_n_0\,
      I5 => \Vma8b_1_data_reg[7]_i_20_n_0\,
      O => \Vma8b_1_data_reg[7]_i_9_n_0\
    );
\Vma8b_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \Vma8b_1_data_reg[0]_i_1_n_0\,
      Q => \^vma8b\(0),
      R => '0'
    );
\Vma8b_1_data_reg_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Vma8b_1_data_reg[0]_i_4_n_0\,
      I1 => \Vma8b_1_data_reg[0]_i_5_n_0\,
      O => \Vma8b_1_data_reg_reg[0]_i_2_n_0\,
      S => \Vma8b_1_data_reg[7]_i_6_n_0\
    );
\Vma8b_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \Vma8b_1_data_reg[7]_i_2_n_0\,
      D => result_V_fu_920_p3(1),
      Q => \^vma8b\(1),
      R => \Vma8b_1_data_reg[7]_i_1_n_0\
    );
\Vma8b_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \Vma8b_1_data_reg[7]_i_2_n_0\,
      D => result_V_fu_920_p3(2),
      Q => \^vma8b\(2),
      R => \Vma8b_1_data_reg[7]_i_1_n_0\
    );
\Vma8b_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \Vma8b_1_data_reg[7]_i_2_n_0\,
      D => result_V_fu_920_p3(3),
      Q => \^vma8b\(3),
      R => \Vma8b_1_data_reg[7]_i_1_n_0\
    );
\Vma8b_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \Vma8b_1_data_reg[7]_i_2_n_0\,
      D => result_V_fu_920_p3(4),
      Q => \^vma8b\(4),
      R => \Vma8b_1_data_reg[7]_i_1_n_0\
    );
\Vma8b_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \Vma8b_1_data_reg[7]_i_2_n_0\,
      D => result_V_fu_920_p3(5),
      Q => \^vma8b\(5),
      R => \Vma8b_1_data_reg[7]_i_1_n_0\
    );
\Vma8b_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \Vma8b_1_data_reg[7]_i_2_n_0\,
      D => result_V_fu_920_p3(6),
      Q => \^vma8b\(6),
      R => \Vma8b_1_data_reg[7]_i_1_n_0\
    );
\Vma8b_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \Vma8b_1_data_reg[7]_i_2_n_0\,
      D => result_V_fu_920_p3(7),
      Q => \^vma8b\(7),
      R => \Vma8b_1_data_reg[7]_i_1_n_0\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_done\,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^ap_done\,
      I1 => \ap_CS_fsm_reg_n_0_[1]\,
      I2 => ap_start,
      I3 => \ap_CS_fsm[1]_i_2_n_0\,
      I4 => \ap_CS_fsm[1]_i_3_n_0\,
      I5 => \ap_CS_fsm[1]_i_4_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_sig_547,
      I1 => ap_sig_590,
      I2 => \ap_CS_fsm_reg_n_0_[62]\,
      I3 => ap_sig_536,
      O => \ap_CS_fsm[1]_i_10_n_0\
    );
\ap_CS_fsm[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_sig_527,
      I1 => ap_sig_610,
      O => \ap_CS_fsm[1]_i_11_n_0\
    );
\ap_CS_fsm[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_16_n_0\,
      I1 => ap_sig_505,
      I2 => ap_sig_683,
      I3 => ap_sig_345,
      I4 => ap_sig_494,
      I5 => \ap_CS_fsm[1]_i_17_n_0\,
      O => \ap_CS_fsm[1]_i_12_n_0\
    );
\ap_CS_fsm[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_sig_722,
      I1 => \ap_CS_fsm_reg_n_0_[21]\,
      I2 => ap_sig_355,
      I3 => ap_sig_367,
      O => \ap_CS_fsm[1]_i_13_n_0\
    );
\ap_CS_fsm[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[4]\,
      I1 => ap_sig_289,
      I2 => \ap_CS_fsm_reg_n_0_[2]\,
      I3 => \ap_CS_fsm_reg_n_0_[3]\,
      O => \ap_CS_fsm[1]_i_14_n_0\
    );
\ap_CS_fsm[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[52]\,
      I1 => ap_sig_410,
      I2 => \ap_CS_fsm_reg_n_0_[50]\,
      I3 => \ap_CS_fsm_reg_n_0_[51]\,
      O => \ap_CS_fsm[1]_i_15_n_0\
    );
\ap_CS_fsm[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[44]\,
      I1 => \ap_CS_fsm_reg_n_0_[45]\,
      I2 => ap_sig_401,
      I3 => ap_sig_738,
      O => \ap_CS_fsm[1]_i_16_n_0\
    );
\ap_CS_fsm[1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[39]\,
      I1 => ap_sig_468,
      I2 => ap_sig_337,
      I3 => \ap_CS_fsm_reg_n_0_[40]\,
      I4 => \ap_CS_fsm[1]_i_18_n_0\,
      O => \ap_CS_fsm[1]_i_17_n_0\
    );
\ap_CS_fsm[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[36]\,
      I1 => ap_sig_394,
      I2 => \ap_CS_fsm_reg_n_0_[34]\,
      I3 => \ap_CS_fsm_reg_n_0_[35]\,
      O => \ap_CS_fsm[1]_i_18_n_0\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_5_n_0\,
      I1 => ap_sig_376,
      I2 => ap_sig_441,
      I3 => \ap_CS_fsm_reg_n_0_[30]\,
      I4 => \ap_CS_fsm_reg_n_0_[31]\,
      I5 => \ap_CS_fsm[1]_i_6_n_0\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_7_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[16]\,
      I2 => \ap_CS_fsm_reg_n_0_[17]\,
      I3 => ap_sig_313,
      I4 => ap_sig_667,
      I5 => \ap_CS_fsm[1]_i_8_n_0\,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_9_n_0\,
      I1 => \ap_CS_fsm[1]_i_10_n_0\,
      I2 => ap_sig_518,
      I3 => \ap_CS_fsm_reg_n_0_[58]\,
      I4 => \ap_CS_fsm[1]_i_11_n_0\,
      I5 => \ap_CS_fsm[1]_i_12_n_0\,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_sig_676,
      I1 => \ap_CS_fsm_reg_n_0_[29]\,
      I2 => \ap_CS_fsm_reg_n_0_[26]\,
      I3 => ap_sig_329,
      O => \ap_CS_fsm[1]_i_5_n_0\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_sig_385,
      I1 => ap_sig_321,
      I2 => \ap_CS_fsm_reg_n_0_[25]\,
      I3 => ap_sig_730,
      I4 => \ap_CS_fsm[1]_i_13_n_0\,
      O => \ap_CS_fsm[1]_i_6_n_0\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[12]\,
      I1 => \ap_CS_fsm_reg_n_0_[13]\,
      I2 => ap_sig_296,
      I3 => \ap_CS_fsm_reg_n_0_[11]\,
      O => \ap_CS_fsm[1]_i_7_n_0\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[7]\,
      I1 => \ap_CS_fsm_reg_n_0_[6]\,
      I2 => \ap_CS_fsm_reg_n_0_[9]\,
      I3 => \ap_CS_fsm_reg_n_0_[8]\,
      I4 => \ap_CS_fsm[1]_i_14_n_0\,
      O => \ap_CS_fsm[1]_i_8_n_0\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[55]\,
      I1 => ap_sig_690,
      I2 => \ap_CS_fsm_reg_n_0_[57]\,
      I3 => \ap_CS_fsm_reg_n_0_[56]\,
      I4 => \ap_CS_fsm[1]_i_15_n_0\,
      O => \ap_CS_fsm[1]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ARESET
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[9]\,
      Q => ap_sig_296,
      R => ARESET
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_296,
      Q => \ap_CS_fsm_reg_n_0_[11]\,
      R => ARESET
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[11]\,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ARESET
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ARESET
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => ap_sig_313,
      R => ARESET
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_313,
      Q => ap_sig_667,
      R => ARESET
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_667,
      Q => \ap_CS_fsm_reg_n_0_[16]\,
      R => ARESET
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[16]\,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ARESET
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => ap_sig_355,
      R => ARESET
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_355,
      Q => ap_sig_367,
      R => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ARESET
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_367,
      Q => ap_sig_722,
      R => ARESET
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_722,
      Q => \ap_CS_fsm_reg_n_0_[21]\,
      R => ARESET
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[21]\,
      Q => ap_sig_321,
      R => ARESET
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_321,
      Q => ap_sig_385,
      R => ARESET
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_385,
      Q => ap_sig_730,
      R => ARESET
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_730,
      Q => \ap_CS_fsm_reg_n_0_[25]\,
      R => ARESET
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[25]\,
      Q => \ap_CS_fsm_reg_n_0_[26]\,
      R => ARESET
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[26]\,
      Q => ap_sig_329,
      R => ARESET
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_329,
      Q => ap_sig_676,
      R => ARESET
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_676,
      Q => \ap_CS_fsm_reg_n_0_[29]\,
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ARESET
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[29]\,
      Q => \ap_CS_fsm_reg_n_0_[30]\,
      R => ARESET
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[30]\,
      Q => \ap_CS_fsm_reg_n_0_[31]\,
      R => ARESET
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[31]\,
      Q => ap_sig_376,
      R => ARESET
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_376,
      Q => ap_sig_441,
      R => ARESET
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_441,
      Q => \ap_CS_fsm_reg_n_0_[34]\,
      R => ARESET
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[34]\,
      Q => \ap_CS_fsm_reg_n_0_[35]\,
      R => ARESET
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[35]\,
      Q => \ap_CS_fsm_reg_n_0_[36]\,
      R => ARESET
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[36]\,
      Q => ap_sig_394,
      R => ARESET
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_394,
      Q => ap_sig_468,
      R => ARESET
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => vsi_control_fcmp_32ns_32ns_1_1_U8_n_1,
      Q => \ap_CS_fsm_reg_n_0_[39]\,
      R => ARESET
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ARESET
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[39]\,
      Q => \ap_CS_fsm_reg_n_0_[40]\,
      R => ARESET
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[40]\,
      Q => ap_sig_337,
      R => ARESET
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_337,
      Q => ap_sig_401,
      R => ARESET
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_401,
      Q => ap_sig_738,
      R => ARESET
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_738,
      Q => \ap_CS_fsm_reg_n_0_[44]\,
      R => ARESET
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[44]\,
      Q => \ap_CS_fsm_reg_n_0_[45]\,
      R => ARESET
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[45]\,
      Q => ap_sig_345,
      R => ARESET
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_345,
      Q => ap_sig_494,
      R => ARESET
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_494,
      Q => ap_sig_505,
      R => ARESET
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_505,
      Q => ap_sig_683,
      R => ARESET
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ARESET
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_683,
      Q => \ap_CS_fsm_reg_n_0_[50]\,
      R => ARESET
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[50]\,
      Q => \ap_CS_fsm_reg_n_0_[51]\,
      R => ARESET
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[51]\,
      Q => \ap_CS_fsm_reg_n_0_[52]\,
      R => ARESET
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[52]\,
      Q => ap_sig_410,
      R => ARESET
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_410,
      Q => ap_sig_690,
      R => ARESET
    );
\ap_CS_fsm_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_690,
      Q => \ap_CS_fsm_reg_n_0_[55]\,
      R => ARESET
    );
\ap_CS_fsm_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[55]\,
      Q => \ap_CS_fsm_reg_n_0_[56]\,
      R => ARESET
    );
\ap_CS_fsm_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[56]\,
      Q => \ap_CS_fsm_reg_n_0_[57]\,
      R => ARESET
    );
\ap_CS_fsm_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[57]\,
      Q => \ap_CS_fsm_reg_n_0_[58]\,
      R => ARESET
    );
\ap_CS_fsm_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[58]\,
      Q => ap_sig_518,
      R => ARESET
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => ap_sig_289,
      R => ARESET
    );
\ap_CS_fsm_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(60),
      Q => ap_sig_610,
      R => ARESET
    );
\ap_CS_fsm_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_610,
      Q => ap_sig_527,
      R => ARESET
    );
\ap_CS_fsm_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_527,
      Q => \ap_CS_fsm_reg_n_0_[62]\,
      R => ARESET
    );
\ap_CS_fsm_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[62]\,
      Q => ap_sig_536,
      R => ARESET
    );
\ap_CS_fsm_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_536,
      Q => ap_sig_547,
      R => ARESET
    );
\ap_CS_fsm_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_547,
      Q => ap_sig_590,
      R => ARESET
    );
\ap_CS_fsm_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_590,
      Q => \^ap_done\,
      R => ARESET
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_289,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ARESET
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ARESET
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => ARESET
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => \ap_CS_fsm_reg_n_0_[9]\,
      R => ARESET
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_start,
      O => ap_idle
    );
\ctrlByp_read_reg_1537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => ctrlByp,
      Q => ctrlByp_read_reg_1537,
      R => '0'
    );
\da_1_data_reg[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i_reg_1675(2),
      I1 => isNeg_2_reg_1669,
      I2 => sh_assign_4_reg_1664(2),
      O => \da_1_data_reg[0]_i_10_n_0\
    );
\da_1_data_reg[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i_reg_1675(1),
      I1 => isNeg_2_reg_1669,
      I2 => sh_assign_4_reg_1664(1),
      O => \da_1_data_reg[0]_i_11_n_0\
    );
\da_1_data_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(0),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(1),
      O => \da_1_data_reg[0]_i_12_n_0\
    );
\da_1_data_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(2),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(3),
      O => \da_1_data_reg[0]_i_13_n_0\
    );
\da_1_data_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(4),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(5),
      O => \da_1_data_reg[0]_i_14_n_0\
    );
\da_1_data_reg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(6),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(7),
      O => \da_1_data_reg[0]_i_15_n_0\
    );
\da_1_data_reg[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(8),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(9),
      O => \da_1_data_reg[0]_i_16_n_0\
    );
\da_1_data_reg[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(10),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(11),
      O => \da_1_data_reg[0]_i_17_n_0\
    );
\da_1_data_reg[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(12),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(13),
      O => \da_1_data_reg[0]_i_18_n_0\
    );
\da_1_data_reg[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(14),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(15),
      O => \da_1_data_reg[0]_i_19_n_0\
    );
\da_1_data_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_4_n_0\,
      I1 => \da_1_data_reg[0]_i_5_n_0\,
      I2 => \da_1_data_reg[0]_i_6_n_0\,
      I3 => \da_1_data_reg[0]_i_7_n_0\,
      I4 => \da_1_data_reg[0]_i_8_n_0\,
      O => SHIFT_LEFT(23)
    );
\da_1_data_reg[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(16),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(17),
      O => \da_1_data_reg[0]_i_20_n_0\
    );
\da_1_data_reg[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(18),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(19),
      O => \da_1_data_reg[0]_i_21_n_0\
    );
\da_1_data_reg[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(20),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(21),
      O => \da_1_data_reg[0]_i_22_n_0\
    );
\da_1_data_reg[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BB000B000B"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(22),
      I1 => sh_assign_4_reg_1664(0),
      I2 => sh_assign_4_reg_1664(7),
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => tmp_42_i_i_reg_1675(7),
      I5 => isNeg_2_reg_1669,
      O => \da_1_data_reg[0]_i_23_n_0\
    );
\da_1_data_reg[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i_reg_1675(5),
      I1 => isNeg_2_reg_1669,
      I2 => sh_assign_4_reg_1664(5),
      O => \da_1_data_reg[0]_i_24_n_0\
    );
\da_1_data_reg[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => isNeg_2_reg_1669,
      I1 => tmp_42_i_i_reg_1675(7),
      O => \da_1_data_reg[0]_i_25_n_0\
    );
\da_1_data_reg[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sh_assign_4_reg_1664(5),
      I1 => tmp_42_i_i_reg_1675(5),
      I2 => sh_assign_4_reg_1664(6),
      I3 => isNeg_2_reg_1669,
      I4 => tmp_42_i_i_reg_1675(6),
      O => \da_1_data_reg[0]_i_26_n_0\
    );
\da_1_data_reg[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i_reg_1675(7),
      I1 => isNeg_2_reg_1669,
      I2 => sh_assign_4_reg_1664(7),
      O => \da_1_data_reg[0]_i_27_n_0\
    );
\da_1_data_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_9_n_0\,
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[0]_i_5_n_0\,
      I4 => \da_1_data_reg[0]_i_7_n_0\,
      I5 => \da_1_data_reg[0]_i_11_n_0\,
      O => SHIFT_RIGHT(23)
    );
\da_1_data_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_12_n_0\,
      I1 => \da_1_data_reg[0]_i_13_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[0]_i_14_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_15_n_0\,
      O => \da_1_data_reg[0]_i_4_n_0\
    );
\da_1_data_reg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i_reg_1675(4),
      I1 => isNeg_2_reg_1669,
      I2 => sh_assign_4_reg_1664(4),
      O => \da_1_data_reg[0]_i_5_n_0\
    );
\da_1_data_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_16_n_0\,
      I1 => \da_1_data_reg[0]_i_17_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[0]_i_18_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_19_n_0\,
      O => \da_1_data_reg[0]_i_6_n_0\
    );
\da_1_data_reg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i_reg_1675(3),
      I1 => isNeg_2_reg_1669,
      I2 => sh_assign_4_reg_1664(3),
      O => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_20_n_0\,
      I1 => \da_1_data_reg[0]_i_21_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[0]_i_22_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_23_n_0\,
      O => \da_1_data_reg[0]_i_8_n_0\
    );
\da_1_data_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000011000C001D"
    )
        port map (
      I0 => sh_assign_4_reg_1664(6),
      I1 => isNeg_2_reg_1669,
      I2 => tmp_42_i_i_reg_1675(6),
      I3 => \da_1_data_reg[0]_i_24_n_0\,
      I4 => sh_assign_4_reg_1664(7),
      I5 => tmp_42_i_i_reg_1675(7),
      O => \da_1_data_reg[0]_i_9_n_0\
    );
\da_1_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => tmp_56_fu_1263_p3(0),
      I1 => \da_1_data_reg[4]_i_3_n_0\,
      I2 => p_Result_5_reg_1654,
      O => tmp_50_fu_1276_p3(1)
    );
\da_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => \da_1_data_reg[4]_i_3_n_0\,
      I1 => tmp_56_fu_1263_p3(0),
      I2 => \da_1_data_reg[4]_i_2_n_0\,
      I3 => p_Result_5_reg_1654,
      O => tmp_50_fu_1276_p3(2)
    );
\da_1_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => tmp_56_fu_1263_p3(0),
      I1 => \da_1_data_reg[4]_i_3_n_0\,
      I2 => \da_1_data_reg[4]_i_2_n_0\,
      I3 => \da_1_data_reg[4]_i_4_n_0\,
      I4 => p_Result_5_reg_1654,
      O => tmp_50_fu_1276_p3(3)
    );
\da_1_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => \da_1_data_reg[4]_i_2_n_0\,
      I1 => \da_1_data_reg[4]_i_3_n_0\,
      I2 => tmp_56_fu_1263_p3(0),
      I3 => \da_1_data_reg[4]_i_4_n_0\,
      I4 => \da_1_data_reg[4]_i_5_n_0\,
      I5 => p_Result_5_reg_1654,
      O => tmp_50_fu_1276_p3(4)
    );
\da_1_data_reg[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_21_n_0\,
      I1 => \da_1_data_reg[0]_i_22_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[0]_i_11_n_0\,
      I4 => \da_1_data_reg[0]_i_23_n_0\,
      O => \da_1_data_reg[4]_i_14_n_0\
    );
\da_1_data_reg[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_17_n_0\,
      I1 => \da_1_data_reg[0]_i_18_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[0]_i_19_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_20_n_0\,
      O => \da_1_data_reg[4]_i_15_n_0\
    );
\da_1_data_reg[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_13_n_0\,
      I1 => \da_1_data_reg[0]_i_14_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[0]_i_15_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_16_n_0\,
      O => \da_1_data_reg[4]_i_16_n_0\
    );
\da_1_data_reg[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045004000"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_11_n_0\,
      I1 => tmp_i_i2_fu_1204_p1(0),
      I2 => sh_assign_4_reg_1664(0),
      I3 => \da_1_data_reg[8]_i_33_n_0\,
      I4 => tmp_i_i2_fu_1204_p1(1),
      I5 => \da_1_data_reg[0]_i_10_n_0\,
      O => \da_1_data_reg[4]_i_17_n_0\
    );
\da_1_data_reg[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_34_n_0\,
      I1 => \da_1_data_reg[5]_i_11_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[8]_i_35_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[4]_i_30_n_0\,
      O => \da_1_data_reg[4]_i_18_n_0\
    );
\da_1_data_reg[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_37_n_0\,
      I1 => \da_1_data_reg[5]_i_13_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[8]_i_38_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[5]_i_10_n_0\,
      O => \da_1_data_reg[4]_i_19_n_0\
    );
\da_1_data_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \da_1_data_reg_reg[4]_i_6_n_0\,
      I1 => sh_assign_4_reg_1664(4),
      I2 => \da_1_data_reg_reg[4]_i_7_n_0\,
      I3 => isNeg_2_reg_1669,
      O => \da_1_data_reg[4]_i_2_n_0\
    );
\da_1_data_reg[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[5]_i_15_n_0\,
      I1 => \da_1_data_reg[5]_i_16_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[8]_i_36_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[5]_i_12_n_0\,
      O => \da_1_data_reg[4]_i_20_n_0\
    );
\da_1_data_reg[4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_11_n_0\,
      I1 => tmp_i_i2_fu_1204_p1(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => sh_assign_4_reg_1664(0),
      I4 => \da_1_data_reg[0]_i_10_n_0\,
      O => \da_1_data_reg[4]_i_21_n_0\
    );
\da_1_data_reg[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C0A0C0A0C0"
    )
        port map (
      I0 => \da_1_data_reg[5]_i_11_n_0\,
      I1 => \da_1_data_reg[8]_i_35_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[0]_i_11_n_0\,
      I4 => \da_1_data_reg[8]_i_33_n_0\,
      I5 => sh_assign_4_reg_1664(0),
      O => \da_1_data_reg[4]_i_22_n_0\
    );
\da_1_data_reg[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[5]_i_13_n_0\,
      I1 => \da_1_data_reg[8]_i_38_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[5]_i_10_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[8]_i_34_n_0\,
      O => \da_1_data_reg[4]_i_23_n_0\
    );
\da_1_data_reg[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[5]_i_16_n_0\,
      I1 => \da_1_data_reg[8]_i_36_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[5]_i_12_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[8]_i_37_n_0\,
      O => \da_1_data_reg[4]_i_24_n_0\
    );
\da_1_data_reg[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => \da_1_data_reg[5]_i_15_n_0\,
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => sh_assign_4_reg_1664(0),
      I3 => \da_1_data_reg[8]_i_33_n_0\,
      I4 => tmp_i_i2_fu_1204_p1(0),
      I5 => \da_1_data_reg[0]_i_10_n_0\,
      O => \da_1_data_reg[4]_i_25_n_0\
    );
\da_1_data_reg[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA880800008808"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_10_n_0\,
      I1 => \da_1_data_reg[8]_i_33_n_0\,
      I2 => sh_assign_4_reg_1664(0),
      I3 => tmp_i_i2_fu_1204_p1(22),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_22_n_0\,
      O => \da_1_data_reg[4]_i_26_n_0\
    );
\da_1_data_reg[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_18_n_0\,
      I1 => \da_1_data_reg[0]_i_19_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[0]_i_20_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_21_n_0\,
      O => \da_1_data_reg[4]_i_27_n_0\
    );
\da_1_data_reg[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_14_n_0\,
      I1 => \da_1_data_reg[0]_i_15_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[0]_i_16_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_17_n_0\,
      O => \da_1_data_reg[4]_i_28_n_0\
    );
\da_1_data_reg[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_13_n_0\,
      I1 => sh_assign_4_reg_1664(1),
      I2 => isNeg_2_reg_1669,
      I3 => tmp_42_i_i_reg_1675(1),
      I4 => \da_1_data_reg[0]_i_12_n_0\,
      I5 => \da_1_data_reg[0]_i_10_n_0\,
      O => \da_1_data_reg[4]_i_29_n_0\
    );
\da_1_data_reg[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \da_1_data_reg_reg[4]_i_8_n_0\,
      I1 => sh_assign_4_reg_1664(4),
      I2 => \da_1_data_reg_reg[4]_i_9_n_0\,
      I3 => isNeg_2_reg_1669,
      O => \da_1_data_reg[4]_i_3_n_0\
    );
\da_1_data_reg[4]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008002A"
    )
        port map (
      I0 => sh_assign_4_reg_1664(0),
      I1 => isNeg_2_reg_1669,
      I2 => tmp_42_i_i_reg_1675(7),
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => sh_assign_4_reg_1664(7),
      O => \da_1_data_reg[4]_i_30_n_0\
    );
\da_1_data_reg[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \da_1_data_reg_reg[4]_i_10_n_0\,
      I1 => sh_assign_4_reg_1664(4),
      I2 => \da_1_data_reg_reg[4]_i_11_n_0\,
      I3 => isNeg_2_reg_1669,
      O => \da_1_data_reg[4]_i_4_n_0\
    );
\da_1_data_reg[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \da_1_data_reg_reg[4]_i_12_n_0\,
      I1 => sh_assign_4_reg_1664(4),
      I2 => \da_1_data_reg_reg[4]_i_13_n_0\,
      I3 => isNeg_2_reg_1669,
      O => \da_1_data_reg[4]_i_5_n_0\
    );
\da_1_data_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \da_1_data_reg[5]_i_2_n_0\,
      I1 => \da_1_data_reg[5]_i_3_n_0\,
      I2 => p_Result_5_reg_1654,
      O => tmp_50_fu_1276_p3(5)
    );
\da_1_data_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(15),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(16),
      O => \da_1_data_reg[5]_i_10_n_0\
    );
\da_1_data_reg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(19),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(20),
      O => \da_1_data_reg[5]_i_11_n_0\
    );
\da_1_data_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(7),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(8),
      O => \da_1_data_reg[5]_i_12_n_0\
    );
\da_1_data_reg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(11),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(12),
      O => \da_1_data_reg[5]_i_13_n_0\
    );
\da_1_data_reg[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A0202"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(0),
      I1 => sh_assign_4_reg_1664(7),
      I2 => \da_1_data_reg[0]_i_26_n_0\,
      I3 => tmp_42_i_i_reg_1675(7),
      I4 => isNeg_2_reg_1669,
      I5 => sh_assign_4_reg_1664(0),
      O => \da_1_data_reg[5]_i_14_n_0\
    );
\da_1_data_reg[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(1),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(2),
      O => \da_1_data_reg[5]_i_15_n_0\
    );
\da_1_data_reg[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(3),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(4),
      O => \da_1_data_reg[5]_i_16_n_0\
    );
\da_1_data_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \da_1_data_reg[4]_i_4_n_0\,
      I1 => tmp_56_fu_1263_p3(0),
      I2 => \da_1_data_reg[4]_i_3_n_0\,
      I3 => \da_1_data_reg[4]_i_2_n_0\,
      I4 => \da_1_data_reg[4]_i_5_n_0\,
      O => \da_1_data_reg[5]_i_2_n_0\
    );
\da_1_data_reg[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \da_1_data_reg_reg[5]_i_4_n_0\,
      I1 => sh_assign_4_reg_1664(4),
      I2 => \da_1_data_reg_reg[5]_i_5_n_0\,
      I3 => isNeg_2_reg_1669,
      O => \da_1_data_reg[5]_i_3_n_0\
    );
\da_1_data_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808008800080"
    )
        port map (
      I0 => \da_1_data_reg[0]_i_10_n_0\,
      I1 => \da_1_data_reg[8]_i_33_n_0\,
      I2 => sh_assign_4_reg_1664(0),
      I3 => \da_1_data_reg[0]_i_11_n_0\,
      I4 => tmp_i_i2_fu_1204_p1(22),
      I5 => tmp_i_i2_fu_1204_p1(21),
      O => \da_1_data_reg[5]_i_6_n_0\
    );
\da_1_data_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_38_n_0\,
      I1 => \da_1_data_reg[5]_i_10_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[8]_i_34_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[5]_i_11_n_0\,
      O => \da_1_data_reg[5]_i_7_n_0\
    );
\da_1_data_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_36_n_0\,
      I1 => \da_1_data_reg[5]_i_12_n_0\,
      I2 => \da_1_data_reg[0]_i_10_n_0\,
      I3 => \da_1_data_reg[8]_i_37_n_0\,
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[5]_i_13_n_0\,
      O => \da_1_data_reg[5]_i_8_n_0\
    );
\da_1_data_reg[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \da_1_data_reg[5]_i_14_n_0\,
      I1 => \da_1_data_reg[0]_i_10_n_0\,
      I2 => \da_1_data_reg[5]_i_15_n_0\,
      I3 => \da_1_data_reg[0]_i_11_n_0\,
      I4 => \da_1_data_reg[5]_i_16_n_0\,
      O => \da_1_data_reg[5]_i_9_n_0\
    );
\da_1_data_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_4_n_0\,
      I1 => \da_1_data_reg[8]_i_5_n_0\,
      I2 => p_Result_5_reg_1654,
      O => tmp_50_fu_1276_p3(6)
    );
\da_1_data_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BF0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_5_n_0\,
      I1 => \da_1_data_reg[8]_i_4_n_0\,
      I2 => \da_1_data_reg[8]_i_3_n_0\,
      I3 => p_Result_5_reg_1654,
      O => tmp_50_fu_1276_p3(7)
    );
\da_1_data_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_sig_590,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \da_1_data_reg[8]_i_1_n_0\
    );
\da_1_data_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_23_n_0\,
      I1 => \da_1_data_reg[8]_i_24_n_0\,
      I2 => \da_1_data_reg[0]_i_7_n_0\,
      I3 => \da_1_data_reg[8]_i_25_n_0\,
      I4 => \da_1_data_reg[0]_i_10_n_0\,
      I5 => \da_1_data_reg[8]_i_26_n_0\,
      O => \da_1_data_reg[8]_i_10_n_0\
    );
\da_1_data_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => sh_assign_4_reg_1664(3),
      I1 => isNeg_2_reg_1669,
      I2 => tmp_42_i_i_reg_1675(3),
      I3 => \da_1_data_reg[8]_i_27_n_0\,
      I4 => \da_1_data_reg[0]_i_10_n_0\,
      I5 => \da_1_data_reg[8]_i_28_n_0\,
      O => \da_1_data_reg[8]_i_11_n_0\
    );
\da_1_data_reg[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_29_n_0\,
      I1 => \da_1_data_reg[8]_i_30_n_0\,
      I2 => \da_1_data_reg[0]_i_7_n_0\,
      I3 => \da_1_data_reg[8]_i_31_n_0\,
      I4 => \da_1_data_reg[0]_i_10_n_0\,
      I5 => \da_1_data_reg[8]_i_32_n_0\,
      O => \da_1_data_reg[8]_i_12_n_0\
    );
\da_1_data_reg[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(15),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(16),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[8]_i_34_n_0\,
      O => \da_1_data_reg[8]_i_13_n_0\
    );
\da_1_data_reg[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(19),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(20),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[8]_i_35_n_0\,
      O => \da_1_data_reg[8]_i_14_n_0\
    );
\da_1_data_reg[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => sh_assign_4_reg_1664(1),
      I1 => isNeg_2_reg_1669,
      I2 => tmp_42_i_i_reg_1675(1),
      I3 => \da_1_data_reg[8]_i_33_n_0\,
      I4 => sh_assign_4_reg_1664(0),
      O => \da_1_data_reg[8]_i_15_n_0\
    );
\da_1_data_reg[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(0),
      I1 => \da_1_data_reg[0]_i_11_n_0\,
      I2 => tmp_i_i2_fu_1204_p1(1),
      I3 => sh_assign_4_reg_1664(0),
      I4 => \da_1_data_reg[8]_i_33_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(2),
      O => \da_1_data_reg[8]_i_16_n_0\
    );
\da_1_data_reg[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(3),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(4),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[8]_i_36_n_0\,
      O => \da_1_data_reg[8]_i_17_n_0\
    );
\da_1_data_reg[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(7),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(8),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[8]_i_37_n_0\,
      O => \da_1_data_reg[8]_i_18_n_0\
    );
\da_1_data_reg[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(11),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(12),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[8]_i_38_n_0\,
      O => \da_1_data_reg[8]_i_19_n_0\
    );
\da_1_data_reg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFF00"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_3_n_0\,
      I1 => \da_1_data_reg[8]_i_4_n_0\,
      I2 => \da_1_data_reg[8]_i_5_n_0\,
      I3 => \da_1_data_reg[8]_i_6_n_0\,
      I4 => p_Result_5_reg_1654,
      O => tmp_50_fu_1276_p3(8)
    );
\da_1_data_reg[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(14),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(15),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_20_n_0\,
      O => \da_1_data_reg[8]_i_20_n_0\
    );
\da_1_data_reg[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(18),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(19),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_22_n_0\,
      O => \da_1_data_reg[8]_i_21_n_0\
    );
\da_1_data_reg[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => sh_assign_4_reg_1664(1),
      I1 => isNeg_2_reg_1669,
      I2 => tmp_42_i_i_reg_1675(1),
      I3 => \da_1_data_reg[8]_i_33_n_0\,
      I4 => sh_assign_4_reg_1664(0),
      I5 => tmp_i_i2_fu_1204_p1(22),
      O => \da_1_data_reg[8]_i_22_n_0\
    );
\da_1_data_reg[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C808"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(1),
      I1 => \da_1_data_reg[8]_i_33_n_0\,
      I2 => sh_assign_4_reg_1664(0),
      I3 => tmp_i_i2_fu_1204_p1(0),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      O => \da_1_data_reg[8]_i_23_n_0\
    );
\da_1_data_reg[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(2),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(3),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_14_n_0\,
      O => \da_1_data_reg[8]_i_24_n_0\
    );
\da_1_data_reg[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(6),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(7),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_16_n_0\,
      O => \da_1_data_reg[8]_i_25_n_0\
    );
\da_1_data_reg[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(10),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(11),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_18_n_0\,
      O => \da_1_data_reg[8]_i_26_n_0\
    );
\da_1_data_reg[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCF00000000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(20),
      I1 => tmp_i_i2_fu_1204_p1(21),
      I2 => \da_1_data_reg[0]_i_11_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(22),
      I4 => sh_assign_4_reg_1664(0),
      I5 => \da_1_data_reg[8]_i_33_n_0\,
      O => \da_1_data_reg[8]_i_27_n_0\
    );
\da_1_data_reg[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(16),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(17),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_21_n_0\,
      O => \da_1_data_reg[8]_i_28_n_0\
    );
\da_1_data_reg[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(0),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(1),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_13_n_0\,
      O => \da_1_data_reg[8]_i_29_n_0\
    );
\da_1_data_reg[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_7_n_0\,
      I1 => sh_assign_4_reg_1664(4),
      I2 => \da_1_data_reg[8]_i_8_n_0\,
      I3 => isNeg_2_reg_1669,
      O => \da_1_data_reg[8]_i_3_n_0\
    );
\da_1_data_reg[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(4),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(5),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_15_n_0\,
      O => \da_1_data_reg[8]_i_30_n_0\
    );
\da_1_data_reg[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(8),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(9),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_17_n_0\,
      O => \da_1_data_reg[8]_i_31_n_0\
    );
\da_1_data_reg[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(12),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[8]_i_33_n_0\,
      I3 => tmp_i_i2_fu_1204_p1(13),
      I4 => \da_1_data_reg[0]_i_11_n_0\,
      I5 => \da_1_data_reg[0]_i_19_n_0\,
      O => \da_1_data_reg[8]_i_32_n_0\
    );
\da_1_data_reg[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00110011"
    )
        port map (
      I0 => sh_assign_4_reg_1664(7),
      I1 => sh_assign_4_reg_1664(5),
      I2 => tmp_42_i_i_reg_1675(5),
      I3 => \da_1_data_reg[8]_i_39_n_0\,
      I4 => tmp_42_i_i_reg_1675(7),
      I5 => isNeg_2_reg_1669,
      O => \da_1_data_reg[8]_i_33_n_0\
    );
\da_1_data_reg[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(17),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(18),
      O => \da_1_data_reg[8]_i_34_n_0\
    );
\da_1_data_reg[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(21),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(22),
      O => \da_1_data_reg[8]_i_35_n_0\
    );
\da_1_data_reg[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(5),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(6),
      O => \da_1_data_reg[8]_i_36_n_0\
    );
\da_1_data_reg[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(9),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(10),
      O => \da_1_data_reg[8]_i_37_n_0\
    );
\da_1_data_reg[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i2_fu_1204_p1(13),
      I1 => sh_assign_4_reg_1664(0),
      I2 => \da_1_data_reg[0]_i_25_n_0\,
      I3 => \da_1_data_reg[0]_i_26_n_0\,
      I4 => \da_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i2_fu_1204_p1(14),
      O => \da_1_data_reg[8]_i_38_n_0\
    );
\da_1_data_reg[8]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i_reg_1675(6),
      I1 => isNeg_2_reg_1669,
      I2 => sh_assign_4_reg_1664(6),
      O => \da_1_data_reg[8]_i_39_n_0\
    );
\da_1_data_reg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \da_1_data_reg[4]_i_5_n_0\,
      I1 => \da_1_data_reg[4]_i_2_n_0\,
      I2 => \da_1_data_reg[4]_i_3_n_0\,
      I3 => tmp_56_fu_1263_p3(0),
      I4 => \da_1_data_reg[4]_i_4_n_0\,
      I5 => \da_1_data_reg[5]_i_3_n_0\,
      O => \da_1_data_reg[8]_i_4_n_0\
    );
\da_1_data_reg[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_9_n_0\,
      I1 => sh_assign_4_reg_1664(4),
      I2 => \da_1_data_reg[8]_i_10_n_0\,
      I3 => isNeg_2_reg_1669,
      O => \da_1_data_reg[8]_i_5_n_0\
    );
\da_1_data_reg[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_11_n_0\,
      I1 => sh_assign_4_reg_1664(4),
      I2 => \da_1_data_reg[8]_i_12_n_0\,
      I3 => isNeg_2_reg_1669,
      O => \da_1_data_reg[8]_i_6_n_0\
    );
\da_1_data_reg[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_13_n_0\,
      I1 => \da_1_data_reg[8]_i_14_n_0\,
      I2 => \da_1_data_reg[0]_i_7_n_0\,
      I3 => \da_1_data_reg[0]_i_10_n_0\,
      I4 => \da_1_data_reg[8]_i_15_n_0\,
      O => \da_1_data_reg[8]_i_7_n_0\
    );
\da_1_data_reg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_16_n_0\,
      I1 => \da_1_data_reg[8]_i_17_n_0\,
      I2 => \da_1_data_reg[0]_i_7_n_0\,
      I3 => \da_1_data_reg[8]_i_18_n_0\,
      I4 => \da_1_data_reg[0]_i_10_n_0\,
      I5 => \da_1_data_reg[8]_i_19_n_0\,
      O => \da_1_data_reg[8]_i_8_n_0\
    );
\da_1_data_reg[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \da_1_data_reg[8]_i_20_n_0\,
      I1 => \da_1_data_reg[8]_i_21_n_0\,
      I2 => \da_1_data_reg[0]_i_7_n_0\,
      I3 => \da_1_data_reg[0]_i_10_n_0\,
      I4 => \da_1_data_reg[8]_i_22_n_0\,
      O => \da_1_data_reg[8]_i_9_n_0\
    );
\da_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_56_fu_1263_p3(0),
      Q => da(0),
      R => '0'
    );
\da_1_data_reg_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => SHIFT_LEFT(23),
      I1 => SHIFT_RIGHT(23),
      O => tmp_56_fu_1263_p3(0),
      S => isNeg_2_reg_1669
    );
\da_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_50_fu_1276_p3(1),
      Q => da(1),
      R => '0'
    );
\da_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_50_fu_1276_p3(2),
      Q => da(2),
      R => '0'
    );
\da_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_50_fu_1276_p3(3),
      Q => da(3),
      R => '0'
    );
\da_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_50_fu_1276_p3(4),
      Q => da(4),
      R => '0'
    );
\da_1_data_reg_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \da_1_data_reg[4]_i_22_n_0\,
      I1 => \da_1_data_reg[4]_i_23_n_0\,
      O => \da_1_data_reg_reg[4]_i_10_n_0\,
      S => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \da_1_data_reg[4]_i_24_n_0\,
      I1 => \da_1_data_reg[4]_i_25_n_0\,
      O => \da_1_data_reg_reg[4]_i_11_n_0\,
      S => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \da_1_data_reg[4]_i_26_n_0\,
      I1 => \da_1_data_reg[4]_i_27_n_0\,
      O => \da_1_data_reg_reg[4]_i_12_n_0\,
      S => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \da_1_data_reg[4]_i_28_n_0\,
      I1 => \da_1_data_reg[4]_i_29_n_0\,
      O => \da_1_data_reg_reg[4]_i_13_n_0\,
      S => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \da_1_data_reg[4]_i_14_n_0\,
      I1 => \da_1_data_reg[4]_i_15_n_0\,
      O => \da_1_data_reg_reg[4]_i_6_n_0\,
      S => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \da_1_data_reg[4]_i_16_n_0\,
      I1 => \da_1_data_reg[4]_i_17_n_0\,
      O => \da_1_data_reg_reg[4]_i_7_n_0\,
      S => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \da_1_data_reg[4]_i_18_n_0\,
      I1 => \da_1_data_reg[4]_i_19_n_0\,
      O => \da_1_data_reg_reg[4]_i_8_n_0\,
      S => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \da_1_data_reg[4]_i_20_n_0\,
      I1 => \da_1_data_reg[4]_i_21_n_0\,
      O => \da_1_data_reg_reg[4]_i_9_n_0\,
      S => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_50_fu_1276_p3(5),
      Q => da(5),
      R => '0'
    );
\da_1_data_reg_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \da_1_data_reg[5]_i_6_n_0\,
      I1 => \da_1_data_reg[5]_i_7_n_0\,
      O => \da_1_data_reg_reg[5]_i_4_n_0\,
      S => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \da_1_data_reg[5]_i_8_n_0\,
      I1 => \da_1_data_reg[5]_i_9_n_0\,
      O => \da_1_data_reg_reg[5]_i_5_n_0\,
      S => \da_1_data_reg[0]_i_7_n_0\
    );
\da_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_50_fu_1276_p3(6),
      Q => da(6),
      R => '0'
    );
\da_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_50_fu_1276_p3(7),
      Q => da(7),
      R => '0'
    );
\da_1_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_50_fu_1276_p3(8),
      Q => da(8),
      R => '0'
    );
\db_1_data_reg[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i1_reg_1701(2),
      I1 => isNeg_3_reg_1695,
      I2 => sh_assign_6_reg_1690(2),
      O => \db_1_data_reg[0]_i_10_n_0\
    );
\db_1_data_reg[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i1_reg_1701(1),
      I1 => isNeg_3_reg_1695,
      I2 => sh_assign_6_reg_1690(1),
      O => \db_1_data_reg[0]_i_11_n_0\
    );
\db_1_data_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(0),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(1),
      O => \db_1_data_reg[0]_i_12_n_0\
    );
\db_1_data_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(2),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(3),
      O => \db_1_data_reg[0]_i_13_n_0\
    );
\db_1_data_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(4),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(5),
      O => \db_1_data_reg[0]_i_14_n_0\
    );
\db_1_data_reg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(6),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(7),
      O => \db_1_data_reg[0]_i_15_n_0\
    );
\db_1_data_reg[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(8),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(9),
      O => \db_1_data_reg[0]_i_16_n_0\
    );
\db_1_data_reg[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(10),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(11),
      O => \db_1_data_reg[0]_i_17_n_0\
    );
\db_1_data_reg[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(12),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(13),
      O => \db_1_data_reg[0]_i_18_n_0\
    );
\db_1_data_reg[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(14),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(15),
      O => \db_1_data_reg[0]_i_19_n_0\
    );
\db_1_data_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_4_n_0\,
      I1 => \db_1_data_reg[0]_i_5_n_0\,
      I2 => \db_1_data_reg[0]_i_6_n_0\,
      I3 => \db_1_data_reg[0]_i_7_n_0\,
      I4 => \db_1_data_reg[0]_i_8_n_0\,
      O => \db_1_data_reg[0]_i_2_n_0\
    );
\db_1_data_reg[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(16),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(17),
      O => \db_1_data_reg[0]_i_20_n_0\
    );
\db_1_data_reg[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(18),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(19),
      O => \db_1_data_reg[0]_i_21_n_0\
    );
\db_1_data_reg[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(20),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(21),
      O => \db_1_data_reg[0]_i_22_n_0\
    );
\db_1_data_reg[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BB000B000B"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(22),
      I1 => sh_assign_6_reg_1690(0),
      I2 => sh_assign_6_reg_1690(7),
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => tmp_42_i_i1_reg_1701(7),
      I5 => isNeg_3_reg_1695,
      O => \db_1_data_reg[0]_i_23_n_0\
    );
\db_1_data_reg[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i1_reg_1701(5),
      I1 => isNeg_3_reg_1695,
      I2 => sh_assign_6_reg_1690(5),
      O => \db_1_data_reg[0]_i_24_n_0\
    );
\db_1_data_reg[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => isNeg_3_reg_1695,
      I1 => tmp_42_i_i1_reg_1701(7),
      O => \db_1_data_reg[0]_i_25_n_0\
    );
\db_1_data_reg[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sh_assign_6_reg_1690(5),
      I1 => tmp_42_i_i1_reg_1701(5),
      I2 => sh_assign_6_reg_1690(6),
      I3 => isNeg_3_reg_1695,
      I4 => tmp_42_i_i1_reg_1701(6),
      O => \db_1_data_reg[0]_i_26_n_0\
    );
\db_1_data_reg[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i1_reg_1701(7),
      I1 => isNeg_3_reg_1695,
      I2 => sh_assign_6_reg_1690(7),
      O => \db_1_data_reg[0]_i_27_n_0\
    );
\db_1_data_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_9_n_0\,
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[0]_i_5_n_0\,
      I4 => \db_1_data_reg[0]_i_7_n_0\,
      I5 => \db_1_data_reg[0]_i_11_n_0\,
      O => \db_1_data_reg[0]_i_3_n_0\
    );
\db_1_data_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_12_n_0\,
      I1 => \db_1_data_reg[0]_i_13_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[0]_i_14_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_15_n_0\,
      O => \db_1_data_reg[0]_i_4_n_0\
    );
\db_1_data_reg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i1_reg_1701(4),
      I1 => isNeg_3_reg_1695,
      I2 => sh_assign_6_reg_1690(4),
      O => \db_1_data_reg[0]_i_5_n_0\
    );
\db_1_data_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_16_n_0\,
      I1 => \db_1_data_reg[0]_i_17_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[0]_i_18_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_19_n_0\,
      O => \db_1_data_reg[0]_i_6_n_0\
    );
\db_1_data_reg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i1_reg_1701(3),
      I1 => isNeg_3_reg_1695,
      I2 => sh_assign_6_reg_1690(3),
      O => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_20_n_0\,
      I1 => \db_1_data_reg[0]_i_21_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[0]_i_22_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_23_n_0\,
      O => \db_1_data_reg[0]_i_8_n_0\
    );
\db_1_data_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000011000C001D"
    )
        port map (
      I0 => sh_assign_6_reg_1690(6),
      I1 => isNeg_3_reg_1695,
      I2 => tmp_42_i_i1_reg_1701(6),
      I3 => \db_1_data_reg[0]_i_24_n_0\,
      I4 => sh_assign_6_reg_1690(7),
      I5 => tmp_42_i_i1_reg_1701(7),
      O => \db_1_data_reg[0]_i_9_n_0\
    );
\db_1_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => tmp_59_fu_1350_p3(0),
      I1 => \db_1_data_reg[4]_i_3_n_0\,
      I2 => p_Result_7_reg_1680,
      O => tmp_53_fu_1363_p3(1)
    );
\db_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => \db_1_data_reg[4]_i_3_n_0\,
      I1 => tmp_59_fu_1350_p3(0),
      I2 => \db_1_data_reg[4]_i_2_n_0\,
      I3 => p_Result_7_reg_1680,
      O => tmp_53_fu_1363_p3(2)
    );
\db_1_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => tmp_59_fu_1350_p3(0),
      I1 => \db_1_data_reg[4]_i_3_n_0\,
      I2 => \db_1_data_reg[4]_i_2_n_0\,
      I3 => \db_1_data_reg[4]_i_4_n_0\,
      I4 => p_Result_7_reg_1680,
      O => tmp_53_fu_1363_p3(3)
    );
\db_1_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => \db_1_data_reg[4]_i_2_n_0\,
      I1 => \db_1_data_reg[4]_i_3_n_0\,
      I2 => tmp_59_fu_1350_p3(0),
      I3 => \db_1_data_reg[4]_i_4_n_0\,
      I4 => \db_1_data_reg[4]_i_5_n_0\,
      I5 => p_Result_7_reg_1680,
      O => tmp_53_fu_1363_p3(4)
    );
\db_1_data_reg[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_21_n_0\,
      I1 => \db_1_data_reg[0]_i_22_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[0]_i_11_n_0\,
      I4 => \db_1_data_reg[0]_i_23_n_0\,
      O => \db_1_data_reg[4]_i_14_n_0\
    );
\db_1_data_reg[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_17_n_0\,
      I1 => \db_1_data_reg[0]_i_18_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[0]_i_19_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_20_n_0\,
      O => \db_1_data_reg[4]_i_15_n_0\
    );
\db_1_data_reg[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_13_n_0\,
      I1 => \db_1_data_reg[0]_i_14_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[0]_i_15_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_16_n_0\,
      O => \db_1_data_reg[4]_i_16_n_0\
    );
\db_1_data_reg[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045004000"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_11_n_0\,
      I1 => tmp_i_i3_fu_1291_p1(0),
      I2 => sh_assign_6_reg_1690(0),
      I3 => \db_1_data_reg[8]_i_32_n_0\,
      I4 => tmp_i_i3_fu_1291_p1(1),
      I5 => \db_1_data_reg[0]_i_10_n_0\,
      O => \db_1_data_reg[4]_i_17_n_0\
    );
\db_1_data_reg[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_33_n_0\,
      I1 => \db_1_data_reg[5]_i_11_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[8]_i_34_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[4]_i_30_n_0\,
      O => \db_1_data_reg[4]_i_18_n_0\
    );
\db_1_data_reg[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_36_n_0\,
      I1 => \db_1_data_reg[5]_i_13_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[8]_i_37_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[5]_i_10_n_0\,
      O => \db_1_data_reg[4]_i_19_n_0\
    );
\db_1_data_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \db_1_data_reg_reg[4]_i_6_n_0\,
      I1 => sh_assign_6_reg_1690(4),
      I2 => \db_1_data_reg_reg[4]_i_7_n_0\,
      I3 => isNeg_3_reg_1695,
      O => \db_1_data_reg[4]_i_2_n_0\
    );
\db_1_data_reg[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[5]_i_15_n_0\,
      I1 => \db_1_data_reg[5]_i_16_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[8]_i_35_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[5]_i_12_n_0\,
      O => \db_1_data_reg[4]_i_20_n_0\
    );
\db_1_data_reg[4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_11_n_0\,
      I1 => tmp_i_i3_fu_1291_p1(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => sh_assign_6_reg_1690(0),
      I4 => \db_1_data_reg[0]_i_10_n_0\,
      O => \db_1_data_reg[4]_i_21_n_0\
    );
\db_1_data_reg[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C0A0C0A0C0"
    )
        port map (
      I0 => \db_1_data_reg[5]_i_11_n_0\,
      I1 => \db_1_data_reg[8]_i_34_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[0]_i_11_n_0\,
      I4 => \db_1_data_reg[8]_i_32_n_0\,
      I5 => sh_assign_6_reg_1690(0),
      O => \db_1_data_reg[4]_i_22_n_0\
    );
\db_1_data_reg[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[5]_i_13_n_0\,
      I1 => \db_1_data_reg[8]_i_37_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[5]_i_10_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[8]_i_33_n_0\,
      O => \db_1_data_reg[4]_i_23_n_0\
    );
\db_1_data_reg[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[5]_i_16_n_0\,
      I1 => \db_1_data_reg[8]_i_35_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[5]_i_12_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[8]_i_36_n_0\,
      O => \db_1_data_reg[4]_i_24_n_0\
    );
\db_1_data_reg[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => \db_1_data_reg[5]_i_15_n_0\,
      I1 => \db_1_data_reg[0]_i_11_n_0\,
      I2 => sh_assign_6_reg_1690(0),
      I3 => \db_1_data_reg[8]_i_32_n_0\,
      I4 => tmp_i_i3_fu_1291_p1(0),
      I5 => \db_1_data_reg[0]_i_10_n_0\,
      O => \db_1_data_reg[4]_i_25_n_0\
    );
\db_1_data_reg[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA880800008808"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_10_n_0\,
      I1 => \db_1_data_reg[8]_i_32_n_0\,
      I2 => sh_assign_6_reg_1690(0),
      I3 => tmp_i_i3_fu_1291_p1(22),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_22_n_0\,
      O => \db_1_data_reg[4]_i_26_n_0\
    );
\db_1_data_reg[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_18_n_0\,
      I1 => \db_1_data_reg[0]_i_19_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[0]_i_20_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_21_n_0\,
      O => \db_1_data_reg[4]_i_27_n_0\
    );
\db_1_data_reg[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_14_n_0\,
      I1 => \db_1_data_reg[0]_i_15_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[0]_i_16_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_17_n_0\,
      O => \db_1_data_reg[4]_i_28_n_0\
    );
\db_1_data_reg[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_13_n_0\,
      I1 => sh_assign_6_reg_1690(1),
      I2 => isNeg_3_reg_1695,
      I3 => tmp_42_i_i1_reg_1701(1),
      I4 => \db_1_data_reg[0]_i_12_n_0\,
      I5 => \db_1_data_reg[0]_i_10_n_0\,
      O => \db_1_data_reg[4]_i_29_n_0\
    );
\db_1_data_reg[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \db_1_data_reg_reg[4]_i_8_n_0\,
      I1 => sh_assign_6_reg_1690(4),
      I2 => \db_1_data_reg_reg[4]_i_9_n_0\,
      I3 => isNeg_3_reg_1695,
      O => \db_1_data_reg[4]_i_3_n_0\
    );
\db_1_data_reg[4]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008002A"
    )
        port map (
      I0 => sh_assign_6_reg_1690(0),
      I1 => isNeg_3_reg_1695,
      I2 => tmp_42_i_i1_reg_1701(7),
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => sh_assign_6_reg_1690(7),
      O => \db_1_data_reg[4]_i_30_n_0\
    );
\db_1_data_reg[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \db_1_data_reg_reg[4]_i_10_n_0\,
      I1 => sh_assign_6_reg_1690(4),
      I2 => \db_1_data_reg_reg[4]_i_11_n_0\,
      I3 => isNeg_3_reg_1695,
      O => \db_1_data_reg[4]_i_4_n_0\
    );
\db_1_data_reg[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \db_1_data_reg_reg[4]_i_12_n_0\,
      I1 => sh_assign_6_reg_1690(4),
      I2 => \db_1_data_reg_reg[4]_i_13_n_0\,
      I3 => isNeg_3_reg_1695,
      O => \db_1_data_reg[4]_i_5_n_0\
    );
\db_1_data_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \db_1_data_reg[5]_i_2_n_0\,
      I1 => \db_1_data_reg[5]_i_3_n_0\,
      I2 => p_Result_7_reg_1680,
      O => tmp_53_fu_1363_p3(5)
    );
\db_1_data_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(15),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(16),
      O => \db_1_data_reg[5]_i_10_n_0\
    );
\db_1_data_reg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(19),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(20),
      O => \db_1_data_reg[5]_i_11_n_0\
    );
\db_1_data_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(7),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(8),
      O => \db_1_data_reg[5]_i_12_n_0\
    );
\db_1_data_reg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(11),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(12),
      O => \db_1_data_reg[5]_i_13_n_0\
    );
\db_1_data_reg[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A0202"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(0),
      I1 => sh_assign_6_reg_1690(7),
      I2 => \db_1_data_reg[0]_i_26_n_0\,
      I3 => tmp_42_i_i1_reg_1701(7),
      I4 => isNeg_3_reg_1695,
      I5 => sh_assign_6_reg_1690(0),
      O => \db_1_data_reg[5]_i_14_n_0\
    );
\db_1_data_reg[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(1),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(2),
      O => \db_1_data_reg[5]_i_15_n_0\
    );
\db_1_data_reg[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(3),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(4),
      O => \db_1_data_reg[5]_i_16_n_0\
    );
\db_1_data_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \db_1_data_reg[4]_i_4_n_0\,
      I1 => tmp_59_fu_1350_p3(0),
      I2 => \db_1_data_reg[4]_i_3_n_0\,
      I3 => \db_1_data_reg[4]_i_2_n_0\,
      I4 => \db_1_data_reg[4]_i_5_n_0\,
      O => \db_1_data_reg[5]_i_2_n_0\
    );
\db_1_data_reg[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \db_1_data_reg_reg[5]_i_4_n_0\,
      I1 => sh_assign_6_reg_1690(4),
      I2 => \db_1_data_reg_reg[5]_i_5_n_0\,
      I3 => isNeg_3_reg_1695,
      O => \db_1_data_reg[5]_i_3_n_0\
    );
\db_1_data_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808008800080"
    )
        port map (
      I0 => \db_1_data_reg[0]_i_10_n_0\,
      I1 => \db_1_data_reg[8]_i_32_n_0\,
      I2 => sh_assign_6_reg_1690(0),
      I3 => \db_1_data_reg[0]_i_11_n_0\,
      I4 => tmp_i_i3_fu_1291_p1(22),
      I5 => tmp_i_i3_fu_1291_p1(21),
      O => \db_1_data_reg[5]_i_6_n_0\
    );
\db_1_data_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_37_n_0\,
      I1 => \db_1_data_reg[5]_i_10_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[8]_i_33_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[5]_i_11_n_0\,
      O => \db_1_data_reg[5]_i_7_n_0\
    );
\db_1_data_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_35_n_0\,
      I1 => \db_1_data_reg[5]_i_12_n_0\,
      I2 => \db_1_data_reg[0]_i_10_n_0\,
      I3 => \db_1_data_reg[8]_i_36_n_0\,
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[5]_i_13_n_0\,
      O => \db_1_data_reg[5]_i_8_n_0\
    );
\db_1_data_reg[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \db_1_data_reg[5]_i_14_n_0\,
      I1 => \db_1_data_reg[0]_i_10_n_0\,
      I2 => \db_1_data_reg[5]_i_15_n_0\,
      I3 => \db_1_data_reg[0]_i_11_n_0\,
      I4 => \db_1_data_reg[5]_i_16_n_0\,
      O => \db_1_data_reg[5]_i_9_n_0\
    );
\db_1_data_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_3_n_0\,
      I1 => \db_1_data_reg[8]_i_4_n_0\,
      I2 => p_Result_7_reg_1680,
      O => tmp_53_fu_1363_p3(6)
    );
\db_1_data_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BF0"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_4_n_0\,
      I1 => \db_1_data_reg[8]_i_3_n_0\,
      I2 => \db_1_data_reg[8]_i_2_n_0\,
      I3 => p_Result_7_reg_1680,
      O => tmp_53_fu_1363_p3(7)
    );
\db_1_data_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFF00"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_2_n_0\,
      I1 => \db_1_data_reg[8]_i_3_n_0\,
      I2 => \db_1_data_reg[8]_i_4_n_0\,
      I3 => \db_1_data_reg[8]_i_5_n_0\,
      I4 => p_Result_7_reg_1680,
      O => tmp_53_fu_1363_p3(8)
    );
\db_1_data_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => sh_assign_6_reg_1690(3),
      I1 => isNeg_3_reg_1695,
      I2 => tmp_42_i_i1_reg_1701(3),
      I3 => \db_1_data_reg[8]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_10_n_0\,
      I5 => \db_1_data_reg[8]_i_27_n_0\,
      O => \db_1_data_reg[8]_i_10_n_0\
    );
\db_1_data_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_28_n_0\,
      I1 => \db_1_data_reg[8]_i_29_n_0\,
      I2 => \db_1_data_reg[0]_i_7_n_0\,
      I3 => \db_1_data_reg[8]_i_30_n_0\,
      I4 => \db_1_data_reg[0]_i_10_n_0\,
      I5 => \db_1_data_reg[8]_i_31_n_0\,
      O => \db_1_data_reg[8]_i_11_n_0\
    );
\db_1_data_reg[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(15),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(16),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[8]_i_33_n_0\,
      O => \db_1_data_reg[8]_i_12_n_0\
    );
\db_1_data_reg[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(19),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(20),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[8]_i_34_n_0\,
      O => \db_1_data_reg[8]_i_13_n_0\
    );
\db_1_data_reg[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => sh_assign_6_reg_1690(1),
      I1 => isNeg_3_reg_1695,
      I2 => tmp_42_i_i1_reg_1701(1),
      I3 => \db_1_data_reg[8]_i_32_n_0\,
      I4 => sh_assign_6_reg_1690(0),
      O => \db_1_data_reg[8]_i_14_n_0\
    );
\db_1_data_reg[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(0),
      I1 => \db_1_data_reg[0]_i_11_n_0\,
      I2 => tmp_i_i3_fu_1291_p1(1),
      I3 => sh_assign_6_reg_1690(0),
      I4 => \db_1_data_reg[8]_i_32_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(2),
      O => \db_1_data_reg[8]_i_15_n_0\
    );
\db_1_data_reg[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(3),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(4),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[8]_i_35_n_0\,
      O => \db_1_data_reg[8]_i_16_n_0\
    );
\db_1_data_reg[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(7),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(8),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[8]_i_36_n_0\,
      O => \db_1_data_reg[8]_i_17_n_0\
    );
\db_1_data_reg[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(11),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(12),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[8]_i_37_n_0\,
      O => \db_1_data_reg[8]_i_18_n_0\
    );
\db_1_data_reg[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(14),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(15),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_20_n_0\,
      O => \db_1_data_reg[8]_i_19_n_0\
    );
\db_1_data_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_6_n_0\,
      I1 => sh_assign_6_reg_1690(4),
      I2 => \db_1_data_reg[8]_i_7_n_0\,
      I3 => isNeg_3_reg_1695,
      O => \db_1_data_reg[8]_i_2_n_0\
    );
\db_1_data_reg[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(18),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(19),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_22_n_0\,
      O => \db_1_data_reg[8]_i_20_n_0\
    );
\db_1_data_reg[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => sh_assign_6_reg_1690(1),
      I1 => isNeg_3_reg_1695,
      I2 => tmp_42_i_i1_reg_1701(1),
      I3 => \db_1_data_reg[8]_i_32_n_0\,
      I4 => sh_assign_6_reg_1690(0),
      I5 => tmp_i_i3_fu_1291_p1(22),
      O => \db_1_data_reg[8]_i_21_n_0\
    );
\db_1_data_reg[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C808"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(1),
      I1 => \db_1_data_reg[8]_i_32_n_0\,
      I2 => sh_assign_6_reg_1690(0),
      I3 => tmp_i_i3_fu_1291_p1(0),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      O => \db_1_data_reg[8]_i_22_n_0\
    );
\db_1_data_reg[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(2),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(3),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_14_n_0\,
      O => \db_1_data_reg[8]_i_23_n_0\
    );
\db_1_data_reg[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(6),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(7),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_16_n_0\,
      O => \db_1_data_reg[8]_i_24_n_0\
    );
\db_1_data_reg[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(10),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(11),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_18_n_0\,
      O => \db_1_data_reg[8]_i_25_n_0\
    );
\db_1_data_reg[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCF00000000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(20),
      I1 => tmp_i_i3_fu_1291_p1(21),
      I2 => \db_1_data_reg[0]_i_11_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(22),
      I4 => sh_assign_6_reg_1690(0),
      I5 => \db_1_data_reg[8]_i_32_n_0\,
      O => \db_1_data_reg[8]_i_26_n_0\
    );
\db_1_data_reg[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(16),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(17),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_21_n_0\,
      O => \db_1_data_reg[8]_i_27_n_0\
    );
\db_1_data_reg[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(0),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(1),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_13_n_0\,
      O => \db_1_data_reg[8]_i_28_n_0\
    );
\db_1_data_reg[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(4),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(5),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_15_n_0\,
      O => \db_1_data_reg[8]_i_29_n_0\
    );
\db_1_data_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \db_1_data_reg[4]_i_5_n_0\,
      I1 => \db_1_data_reg[4]_i_2_n_0\,
      I2 => \db_1_data_reg[4]_i_3_n_0\,
      I3 => tmp_59_fu_1350_p3(0),
      I4 => \db_1_data_reg[4]_i_4_n_0\,
      I5 => \db_1_data_reg[5]_i_3_n_0\,
      O => \db_1_data_reg[8]_i_3_n_0\
    );
\db_1_data_reg[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(8),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(9),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_17_n_0\,
      O => \db_1_data_reg[8]_i_30_n_0\
    );
\db_1_data_reg[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(12),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i3_fu_1291_p1(13),
      I4 => \db_1_data_reg[0]_i_11_n_0\,
      I5 => \db_1_data_reg[0]_i_19_n_0\,
      O => \db_1_data_reg[8]_i_31_n_0\
    );
\db_1_data_reg[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00110011"
    )
        port map (
      I0 => sh_assign_6_reg_1690(7),
      I1 => sh_assign_6_reg_1690(5),
      I2 => tmp_42_i_i1_reg_1701(5),
      I3 => \db_1_data_reg[8]_i_38_n_0\,
      I4 => tmp_42_i_i1_reg_1701(7),
      I5 => isNeg_3_reg_1695,
      O => \db_1_data_reg[8]_i_32_n_0\
    );
\db_1_data_reg[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(17),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(18),
      O => \db_1_data_reg[8]_i_33_n_0\
    );
\db_1_data_reg[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(21),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(22),
      O => \db_1_data_reg[8]_i_34_n_0\
    );
\db_1_data_reg[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(5),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(6),
      O => \db_1_data_reg[8]_i_35_n_0\
    );
\db_1_data_reg[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(9),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(10),
      O => \db_1_data_reg[8]_i_36_n_0\
    );
\db_1_data_reg[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i3_fu_1291_p1(13),
      I1 => sh_assign_6_reg_1690(0),
      I2 => \db_1_data_reg[0]_i_25_n_0\,
      I3 => \db_1_data_reg[0]_i_26_n_0\,
      I4 => \db_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i3_fu_1291_p1(14),
      O => \db_1_data_reg[8]_i_37_n_0\
    );
\db_1_data_reg[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i1_reg_1701(6),
      I1 => isNeg_3_reg_1695,
      I2 => sh_assign_6_reg_1690(6),
      O => \db_1_data_reg[8]_i_38_n_0\
    );
\db_1_data_reg[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_8_n_0\,
      I1 => sh_assign_6_reg_1690(4),
      I2 => \db_1_data_reg[8]_i_9_n_0\,
      I3 => isNeg_3_reg_1695,
      O => \db_1_data_reg[8]_i_4_n_0\
    );
\db_1_data_reg[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_10_n_0\,
      I1 => sh_assign_6_reg_1690(4),
      I2 => \db_1_data_reg[8]_i_11_n_0\,
      I3 => isNeg_3_reg_1695,
      O => \db_1_data_reg[8]_i_5_n_0\
    );
\db_1_data_reg[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_12_n_0\,
      I1 => \db_1_data_reg[8]_i_13_n_0\,
      I2 => \db_1_data_reg[0]_i_7_n_0\,
      I3 => \db_1_data_reg[0]_i_10_n_0\,
      I4 => \db_1_data_reg[8]_i_14_n_0\,
      O => \db_1_data_reg[8]_i_6_n_0\
    );
\db_1_data_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_15_n_0\,
      I1 => \db_1_data_reg[8]_i_16_n_0\,
      I2 => \db_1_data_reg[0]_i_7_n_0\,
      I3 => \db_1_data_reg[8]_i_17_n_0\,
      I4 => \db_1_data_reg[0]_i_10_n_0\,
      I5 => \db_1_data_reg[8]_i_18_n_0\,
      O => \db_1_data_reg[8]_i_7_n_0\
    );
\db_1_data_reg[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_19_n_0\,
      I1 => \db_1_data_reg[8]_i_20_n_0\,
      I2 => \db_1_data_reg[0]_i_7_n_0\,
      I3 => \db_1_data_reg[0]_i_10_n_0\,
      I4 => \db_1_data_reg[8]_i_21_n_0\,
      O => \db_1_data_reg[8]_i_8_n_0\
    );
\db_1_data_reg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \db_1_data_reg[8]_i_22_n_0\,
      I1 => \db_1_data_reg[8]_i_23_n_0\,
      I2 => \db_1_data_reg[0]_i_7_n_0\,
      I3 => \db_1_data_reg[8]_i_24_n_0\,
      I4 => \db_1_data_reg[0]_i_10_n_0\,
      I5 => \db_1_data_reg[8]_i_25_n_0\,
      O => \db_1_data_reg[8]_i_9_n_0\
    );
\db_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_59_fu_1350_p3(0),
      Q => db(0),
      R => '0'
    );
\db_1_data_reg_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[0]_i_2_n_0\,
      I1 => \db_1_data_reg[0]_i_3_n_0\,
      O => tmp_59_fu_1350_p3(0),
      S => isNeg_3_reg_1695
    );
\db_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_53_fu_1363_p3(1),
      Q => db(1),
      R => '0'
    );
\db_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_53_fu_1363_p3(2),
      Q => db(2),
      R => '0'
    );
\db_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_53_fu_1363_p3(3),
      Q => db(3),
      R => '0'
    );
\db_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_53_fu_1363_p3(4),
      Q => db(4),
      R => '0'
    );
\db_1_data_reg_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[4]_i_22_n_0\,
      I1 => \db_1_data_reg[4]_i_23_n_0\,
      O => \db_1_data_reg_reg[4]_i_10_n_0\,
      S => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[4]_i_24_n_0\,
      I1 => \db_1_data_reg[4]_i_25_n_0\,
      O => \db_1_data_reg_reg[4]_i_11_n_0\,
      S => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[4]_i_26_n_0\,
      I1 => \db_1_data_reg[4]_i_27_n_0\,
      O => \db_1_data_reg_reg[4]_i_12_n_0\,
      S => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[4]_i_28_n_0\,
      I1 => \db_1_data_reg[4]_i_29_n_0\,
      O => \db_1_data_reg_reg[4]_i_13_n_0\,
      S => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[4]_i_14_n_0\,
      I1 => \db_1_data_reg[4]_i_15_n_0\,
      O => \db_1_data_reg_reg[4]_i_6_n_0\,
      S => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[4]_i_16_n_0\,
      I1 => \db_1_data_reg[4]_i_17_n_0\,
      O => \db_1_data_reg_reg[4]_i_7_n_0\,
      S => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[4]_i_18_n_0\,
      I1 => \db_1_data_reg[4]_i_19_n_0\,
      O => \db_1_data_reg_reg[4]_i_8_n_0\,
      S => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[4]_i_20_n_0\,
      I1 => \db_1_data_reg[4]_i_21_n_0\,
      O => \db_1_data_reg_reg[4]_i_9_n_0\,
      S => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_53_fu_1363_p3(5),
      Q => db(5),
      R => '0'
    );
\db_1_data_reg_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[5]_i_6_n_0\,
      I1 => \db_1_data_reg[5]_i_7_n_0\,
      O => \db_1_data_reg_reg[5]_i_4_n_0\,
      S => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \db_1_data_reg[5]_i_8_n_0\,
      I1 => \db_1_data_reg[5]_i_9_n_0\,
      O => \db_1_data_reg_reg[5]_i_5_n_0\,
      S => \db_1_data_reg[0]_i_7_n_0\
    );
\db_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_53_fu_1363_p3(6),
      Q => db(6),
      R => '0'
    );
\db_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_53_fu_1363_p3(7),
      Q => db(7),
      R => '0'
    );
\db_1_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_53_fu_1363_p3(8),
      Q => db(8),
      R => '0'
    );
\dc_1_data_reg[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i2_reg_1727(2),
      I1 => isNeg_4_reg_1721,
      I2 => sh_assign_8_reg_1716(2),
      O => \dc_1_data_reg[0]_i_10_n_0\
    );
\dc_1_data_reg[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i2_reg_1727(1),
      I1 => isNeg_4_reg_1721,
      I2 => sh_assign_8_reg_1716(1),
      O => \dc_1_data_reg[0]_i_11_n_0\
    );
\dc_1_data_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(0),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(1),
      O => \dc_1_data_reg[0]_i_12_n_0\
    );
\dc_1_data_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(2),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(3),
      O => \dc_1_data_reg[0]_i_13_n_0\
    );
\dc_1_data_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(4),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(5),
      O => \dc_1_data_reg[0]_i_14_n_0\
    );
\dc_1_data_reg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(6),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(7),
      O => \dc_1_data_reg[0]_i_15_n_0\
    );
\dc_1_data_reg[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(8),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(9),
      O => \dc_1_data_reg[0]_i_16_n_0\
    );
\dc_1_data_reg[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(10),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(11),
      O => \dc_1_data_reg[0]_i_17_n_0\
    );
\dc_1_data_reg[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(12),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(13),
      O => \dc_1_data_reg[0]_i_18_n_0\
    );
\dc_1_data_reg[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(14),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(15),
      O => \dc_1_data_reg[0]_i_19_n_0\
    );
\dc_1_data_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_4_n_0\,
      I1 => \dc_1_data_reg[0]_i_5_n_0\,
      I2 => \dc_1_data_reg[0]_i_6_n_0\,
      I3 => \dc_1_data_reg[0]_i_7_n_0\,
      I4 => \dc_1_data_reg[0]_i_8_n_0\,
      O => \dc_1_data_reg[0]_i_2_n_0\
    );
\dc_1_data_reg[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(16),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(17),
      O => \dc_1_data_reg[0]_i_20_n_0\
    );
\dc_1_data_reg[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(18),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(19),
      O => \dc_1_data_reg[0]_i_21_n_0\
    );
\dc_1_data_reg[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(20),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(21),
      O => \dc_1_data_reg[0]_i_22_n_0\
    );
\dc_1_data_reg[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BB000B000B"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(22),
      I1 => sh_assign_8_reg_1716(0),
      I2 => sh_assign_8_reg_1716(7),
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => tmp_42_i_i2_reg_1727(7),
      I5 => isNeg_4_reg_1721,
      O => \dc_1_data_reg[0]_i_23_n_0\
    );
\dc_1_data_reg[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i2_reg_1727(5),
      I1 => isNeg_4_reg_1721,
      I2 => sh_assign_8_reg_1716(5),
      O => \dc_1_data_reg[0]_i_24_n_0\
    );
\dc_1_data_reg[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => isNeg_4_reg_1721,
      I1 => tmp_42_i_i2_reg_1727(7),
      O => \dc_1_data_reg[0]_i_25_n_0\
    );
\dc_1_data_reg[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => sh_assign_8_reg_1716(5),
      I1 => tmp_42_i_i2_reg_1727(5),
      I2 => sh_assign_8_reg_1716(6),
      I3 => isNeg_4_reg_1721,
      I4 => tmp_42_i_i2_reg_1727(6),
      O => \dc_1_data_reg[0]_i_26_n_0\
    );
\dc_1_data_reg[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i2_reg_1727(7),
      I1 => isNeg_4_reg_1721,
      I2 => sh_assign_8_reg_1716(7),
      O => \dc_1_data_reg[0]_i_27_n_0\
    );
\dc_1_data_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_9_n_0\,
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[0]_i_5_n_0\,
      I4 => \dc_1_data_reg[0]_i_7_n_0\,
      I5 => \dc_1_data_reg[0]_i_11_n_0\,
      O => \dc_1_data_reg[0]_i_3_n_0\
    );
\dc_1_data_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_12_n_0\,
      I1 => \dc_1_data_reg[0]_i_13_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[0]_i_14_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_15_n_0\,
      O => \dc_1_data_reg[0]_i_4_n_0\
    );
\dc_1_data_reg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i2_reg_1727(4),
      I1 => isNeg_4_reg_1721,
      I2 => sh_assign_8_reg_1716(4),
      O => \dc_1_data_reg[0]_i_5_n_0\
    );
\dc_1_data_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_16_n_0\,
      I1 => \dc_1_data_reg[0]_i_17_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[0]_i_18_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_19_n_0\,
      O => \dc_1_data_reg[0]_i_6_n_0\
    );
\dc_1_data_reg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i2_reg_1727(3),
      I1 => isNeg_4_reg_1721,
      I2 => sh_assign_8_reg_1716(3),
      O => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_20_n_0\,
      I1 => \dc_1_data_reg[0]_i_21_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[0]_i_22_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_23_n_0\,
      O => \dc_1_data_reg[0]_i_8_n_0\
    );
\dc_1_data_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000011000C001D"
    )
        port map (
      I0 => sh_assign_8_reg_1716(6),
      I1 => isNeg_4_reg_1721,
      I2 => tmp_42_i_i2_reg_1727(6),
      I3 => \dc_1_data_reg[0]_i_24_n_0\,
      I4 => sh_assign_8_reg_1716(7),
      I5 => tmp_42_i_i2_reg_1727(7),
      O => \dc_1_data_reg[0]_i_9_n_0\
    );
\dc_1_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => tmp_62_fu_1437_p3(0),
      I1 => \dc_1_data_reg[4]_i_3_n_0\,
      I2 => p_Result_9_reg_1706,
      O => tmp_63_fu_1450_p3(1)
    );
\dc_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => \dc_1_data_reg[4]_i_3_n_0\,
      I1 => tmp_62_fu_1437_p3(0),
      I2 => \dc_1_data_reg[4]_i_2_n_0\,
      I3 => p_Result_9_reg_1706,
      O => tmp_63_fu_1450_p3(2)
    );
\dc_1_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => tmp_62_fu_1437_p3(0),
      I1 => \dc_1_data_reg[4]_i_3_n_0\,
      I2 => \dc_1_data_reg[4]_i_2_n_0\,
      I3 => \dc_1_data_reg[4]_i_4_n_0\,
      I4 => p_Result_9_reg_1706,
      O => tmp_63_fu_1450_p3(3)
    );
\dc_1_data_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => \dc_1_data_reg[4]_i_2_n_0\,
      I1 => \dc_1_data_reg[4]_i_3_n_0\,
      I2 => tmp_62_fu_1437_p3(0),
      I3 => \dc_1_data_reg[4]_i_4_n_0\,
      I4 => \dc_1_data_reg[4]_i_5_n_0\,
      I5 => p_Result_9_reg_1706,
      O => tmp_63_fu_1450_p3(4)
    );
\dc_1_data_reg[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_21_n_0\,
      I1 => \dc_1_data_reg[0]_i_22_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[0]_i_11_n_0\,
      I4 => \dc_1_data_reg[0]_i_23_n_0\,
      O => \dc_1_data_reg[4]_i_14_n_0\
    );
\dc_1_data_reg[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_17_n_0\,
      I1 => \dc_1_data_reg[0]_i_18_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[0]_i_19_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_20_n_0\,
      O => \dc_1_data_reg[4]_i_15_n_0\
    );
\dc_1_data_reg[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_13_n_0\,
      I1 => \dc_1_data_reg[0]_i_14_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[0]_i_15_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_16_n_0\,
      O => \dc_1_data_reg[4]_i_16_n_0\
    );
\dc_1_data_reg[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045004000"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_11_n_0\,
      I1 => tmp_i_i4_fu_1378_p1(0),
      I2 => sh_assign_8_reg_1716(0),
      I3 => \dc_1_data_reg[8]_i_32_n_0\,
      I4 => tmp_i_i4_fu_1378_p1(1),
      I5 => \dc_1_data_reg[0]_i_10_n_0\,
      O => \dc_1_data_reg[4]_i_17_n_0\
    );
\dc_1_data_reg[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_33_n_0\,
      I1 => \dc_1_data_reg[5]_i_11_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[8]_i_34_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[4]_i_30_n_0\,
      O => \dc_1_data_reg[4]_i_18_n_0\
    );
\dc_1_data_reg[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_36_n_0\,
      I1 => \dc_1_data_reg[5]_i_13_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[8]_i_37_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[5]_i_10_n_0\,
      O => \dc_1_data_reg[4]_i_19_n_0\
    );
\dc_1_data_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \dc_1_data_reg_reg[4]_i_6_n_0\,
      I1 => sh_assign_8_reg_1716(4),
      I2 => \dc_1_data_reg_reg[4]_i_7_n_0\,
      I3 => isNeg_4_reg_1721,
      O => \dc_1_data_reg[4]_i_2_n_0\
    );
\dc_1_data_reg[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[5]_i_15_n_0\,
      I1 => \dc_1_data_reg[5]_i_16_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[8]_i_35_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[5]_i_12_n_0\,
      O => \dc_1_data_reg[4]_i_20_n_0\
    );
\dc_1_data_reg[4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_11_n_0\,
      I1 => tmp_i_i4_fu_1378_p1(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => sh_assign_8_reg_1716(0),
      I4 => \dc_1_data_reg[0]_i_10_n_0\,
      O => \dc_1_data_reg[4]_i_21_n_0\
    );
\dc_1_data_reg[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C0A0C0A0C0"
    )
        port map (
      I0 => \dc_1_data_reg[5]_i_11_n_0\,
      I1 => \dc_1_data_reg[8]_i_34_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[0]_i_11_n_0\,
      I4 => \dc_1_data_reg[8]_i_32_n_0\,
      I5 => sh_assign_8_reg_1716(0),
      O => \dc_1_data_reg[4]_i_22_n_0\
    );
\dc_1_data_reg[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[5]_i_13_n_0\,
      I1 => \dc_1_data_reg[8]_i_37_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[5]_i_10_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[8]_i_33_n_0\,
      O => \dc_1_data_reg[4]_i_23_n_0\
    );
\dc_1_data_reg[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[5]_i_16_n_0\,
      I1 => \dc_1_data_reg[8]_i_35_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[5]_i_12_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[8]_i_36_n_0\,
      O => \dc_1_data_reg[4]_i_24_n_0\
    );
\dc_1_data_reg[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => \dc_1_data_reg[5]_i_15_n_0\,
      I1 => \dc_1_data_reg[0]_i_11_n_0\,
      I2 => sh_assign_8_reg_1716(0),
      I3 => \dc_1_data_reg[8]_i_32_n_0\,
      I4 => tmp_i_i4_fu_1378_p1(0),
      I5 => \dc_1_data_reg[0]_i_10_n_0\,
      O => \dc_1_data_reg[4]_i_25_n_0\
    );
\dc_1_data_reg[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA880800008808"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_10_n_0\,
      I1 => \dc_1_data_reg[8]_i_32_n_0\,
      I2 => sh_assign_8_reg_1716(0),
      I3 => tmp_i_i4_fu_1378_p1(22),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_22_n_0\,
      O => \dc_1_data_reg[4]_i_26_n_0\
    );
\dc_1_data_reg[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_18_n_0\,
      I1 => \dc_1_data_reg[0]_i_19_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[0]_i_20_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_21_n_0\,
      O => \dc_1_data_reg[4]_i_27_n_0\
    );
\dc_1_data_reg[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_14_n_0\,
      I1 => \dc_1_data_reg[0]_i_15_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[0]_i_16_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_17_n_0\,
      O => \dc_1_data_reg[4]_i_28_n_0\
    );
\dc_1_data_reg[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_13_n_0\,
      I1 => sh_assign_8_reg_1716(1),
      I2 => isNeg_4_reg_1721,
      I3 => tmp_42_i_i2_reg_1727(1),
      I4 => \dc_1_data_reg[0]_i_12_n_0\,
      I5 => \dc_1_data_reg[0]_i_10_n_0\,
      O => \dc_1_data_reg[4]_i_29_n_0\
    );
\dc_1_data_reg[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \dc_1_data_reg_reg[4]_i_8_n_0\,
      I1 => sh_assign_8_reg_1716(4),
      I2 => \dc_1_data_reg_reg[4]_i_9_n_0\,
      I3 => isNeg_4_reg_1721,
      O => \dc_1_data_reg[4]_i_3_n_0\
    );
\dc_1_data_reg[4]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008002A"
    )
        port map (
      I0 => sh_assign_8_reg_1716(0),
      I1 => isNeg_4_reg_1721,
      I2 => tmp_42_i_i2_reg_1727(7),
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => sh_assign_8_reg_1716(7),
      O => \dc_1_data_reg[4]_i_30_n_0\
    );
\dc_1_data_reg[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \dc_1_data_reg_reg[4]_i_10_n_0\,
      I1 => sh_assign_8_reg_1716(4),
      I2 => \dc_1_data_reg_reg[4]_i_11_n_0\,
      I3 => isNeg_4_reg_1721,
      O => \dc_1_data_reg[4]_i_4_n_0\
    );
\dc_1_data_reg[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \dc_1_data_reg_reg[4]_i_12_n_0\,
      I1 => sh_assign_8_reg_1716(4),
      I2 => \dc_1_data_reg_reg[4]_i_13_n_0\,
      I3 => isNeg_4_reg_1721,
      O => \dc_1_data_reg[4]_i_5_n_0\
    );
\dc_1_data_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \dc_1_data_reg[5]_i_2_n_0\,
      I1 => \dc_1_data_reg[5]_i_3_n_0\,
      I2 => p_Result_9_reg_1706,
      O => tmp_63_fu_1450_p3(5)
    );
\dc_1_data_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(15),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(16),
      O => \dc_1_data_reg[5]_i_10_n_0\
    );
\dc_1_data_reg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(19),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(20),
      O => \dc_1_data_reg[5]_i_11_n_0\
    );
\dc_1_data_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(7),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(8),
      O => \dc_1_data_reg[5]_i_12_n_0\
    );
\dc_1_data_reg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(11),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(12),
      O => \dc_1_data_reg[5]_i_13_n_0\
    );
\dc_1_data_reg[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A0202"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(0),
      I1 => sh_assign_8_reg_1716(7),
      I2 => \dc_1_data_reg[0]_i_26_n_0\,
      I3 => tmp_42_i_i2_reg_1727(7),
      I4 => isNeg_4_reg_1721,
      I5 => sh_assign_8_reg_1716(0),
      O => \dc_1_data_reg[5]_i_14_n_0\
    );
\dc_1_data_reg[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(1),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(2),
      O => \dc_1_data_reg[5]_i_15_n_0\
    );
\dc_1_data_reg[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(3),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(4),
      O => \dc_1_data_reg[5]_i_16_n_0\
    );
\dc_1_data_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \dc_1_data_reg[4]_i_4_n_0\,
      I1 => tmp_62_fu_1437_p3(0),
      I2 => \dc_1_data_reg[4]_i_3_n_0\,
      I3 => \dc_1_data_reg[4]_i_2_n_0\,
      I4 => \dc_1_data_reg[4]_i_5_n_0\,
      O => \dc_1_data_reg[5]_i_2_n_0\
    );
\dc_1_data_reg[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \dc_1_data_reg_reg[5]_i_4_n_0\,
      I1 => sh_assign_8_reg_1716(4),
      I2 => \dc_1_data_reg_reg[5]_i_5_n_0\,
      I3 => isNeg_4_reg_1721,
      O => \dc_1_data_reg[5]_i_3_n_0\
    );
\dc_1_data_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808008800080"
    )
        port map (
      I0 => \dc_1_data_reg[0]_i_10_n_0\,
      I1 => \dc_1_data_reg[8]_i_32_n_0\,
      I2 => sh_assign_8_reg_1716(0),
      I3 => \dc_1_data_reg[0]_i_11_n_0\,
      I4 => tmp_i_i4_fu_1378_p1(22),
      I5 => tmp_i_i4_fu_1378_p1(21),
      O => \dc_1_data_reg[5]_i_6_n_0\
    );
\dc_1_data_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_37_n_0\,
      I1 => \dc_1_data_reg[5]_i_10_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[8]_i_33_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[5]_i_11_n_0\,
      O => \dc_1_data_reg[5]_i_7_n_0\
    );
\dc_1_data_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_35_n_0\,
      I1 => \dc_1_data_reg[5]_i_12_n_0\,
      I2 => \dc_1_data_reg[0]_i_10_n_0\,
      I3 => \dc_1_data_reg[8]_i_36_n_0\,
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[5]_i_13_n_0\,
      O => \dc_1_data_reg[5]_i_8_n_0\
    );
\dc_1_data_reg[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dc_1_data_reg[5]_i_14_n_0\,
      I1 => \dc_1_data_reg[0]_i_10_n_0\,
      I2 => \dc_1_data_reg[5]_i_15_n_0\,
      I3 => \dc_1_data_reg[0]_i_11_n_0\,
      I4 => \dc_1_data_reg[5]_i_16_n_0\,
      O => \dc_1_data_reg[5]_i_9_n_0\
    );
\dc_1_data_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_3_n_0\,
      I1 => \dc_1_data_reg[8]_i_4_n_0\,
      I2 => p_Result_9_reg_1706,
      O => tmp_63_fu_1450_p3(6)
    );
\dc_1_data_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BF0"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_4_n_0\,
      I1 => \dc_1_data_reg[8]_i_3_n_0\,
      I2 => \dc_1_data_reg[8]_i_2_n_0\,
      I3 => p_Result_9_reg_1706,
      O => tmp_63_fu_1450_p3(7)
    );
\dc_1_data_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFF00"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_2_n_0\,
      I1 => \dc_1_data_reg[8]_i_3_n_0\,
      I2 => \dc_1_data_reg[8]_i_4_n_0\,
      I3 => \dc_1_data_reg[8]_i_5_n_0\,
      I4 => p_Result_9_reg_1706,
      O => tmp_63_fu_1450_p3(8)
    );
\dc_1_data_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2000000E200"
    )
        port map (
      I0 => sh_assign_8_reg_1716(3),
      I1 => isNeg_4_reg_1721,
      I2 => tmp_42_i_i2_reg_1727(3),
      I3 => \dc_1_data_reg[8]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_10_n_0\,
      I5 => \dc_1_data_reg[8]_i_27_n_0\,
      O => \dc_1_data_reg[8]_i_10_n_0\
    );
\dc_1_data_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_28_n_0\,
      I1 => \dc_1_data_reg[8]_i_29_n_0\,
      I2 => \dc_1_data_reg[0]_i_7_n_0\,
      I3 => \dc_1_data_reg[8]_i_30_n_0\,
      I4 => \dc_1_data_reg[0]_i_10_n_0\,
      I5 => \dc_1_data_reg[8]_i_31_n_0\,
      O => \dc_1_data_reg[8]_i_11_n_0\
    );
\dc_1_data_reg[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(15),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(16),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[8]_i_33_n_0\,
      O => \dc_1_data_reg[8]_i_12_n_0\
    );
\dc_1_data_reg[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(19),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(20),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[8]_i_34_n_0\,
      O => \dc_1_data_reg[8]_i_13_n_0\
    );
\dc_1_data_reg[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => sh_assign_8_reg_1716(1),
      I1 => isNeg_4_reg_1721,
      I2 => tmp_42_i_i2_reg_1727(1),
      I3 => \dc_1_data_reg[8]_i_32_n_0\,
      I4 => sh_assign_8_reg_1716(0),
      O => \dc_1_data_reg[8]_i_14_n_0\
    );
\dc_1_data_reg[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(0),
      I1 => \dc_1_data_reg[0]_i_11_n_0\,
      I2 => tmp_i_i4_fu_1378_p1(1),
      I3 => sh_assign_8_reg_1716(0),
      I4 => \dc_1_data_reg[8]_i_32_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(2),
      O => \dc_1_data_reg[8]_i_15_n_0\
    );
\dc_1_data_reg[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(3),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(4),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[8]_i_35_n_0\,
      O => \dc_1_data_reg[8]_i_16_n_0\
    );
\dc_1_data_reg[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(7),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(8),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[8]_i_36_n_0\,
      O => \dc_1_data_reg[8]_i_17_n_0\
    );
\dc_1_data_reg[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(11),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(12),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[8]_i_37_n_0\,
      O => \dc_1_data_reg[8]_i_18_n_0\
    );
\dc_1_data_reg[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(14),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(15),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_20_n_0\,
      O => \dc_1_data_reg[8]_i_19_n_0\
    );
\dc_1_data_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_6_n_0\,
      I1 => sh_assign_8_reg_1716(4),
      I2 => \dc_1_data_reg[8]_i_7_n_0\,
      I3 => isNeg_4_reg_1721,
      O => \dc_1_data_reg[8]_i_2_n_0\
    );
\dc_1_data_reg[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(18),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(19),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_22_n_0\,
      O => \dc_1_data_reg[8]_i_20_n_0\
    );
\dc_1_data_reg[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2000000E200"
    )
        port map (
      I0 => sh_assign_8_reg_1716(1),
      I1 => isNeg_4_reg_1721,
      I2 => tmp_42_i_i2_reg_1727(1),
      I3 => \dc_1_data_reg[8]_i_32_n_0\,
      I4 => sh_assign_8_reg_1716(0),
      I5 => tmp_i_i4_fu_1378_p1(22),
      O => \dc_1_data_reg[8]_i_21_n_0\
    );
\dc_1_data_reg[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C808"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(1),
      I1 => \dc_1_data_reg[8]_i_32_n_0\,
      I2 => sh_assign_8_reg_1716(0),
      I3 => tmp_i_i4_fu_1378_p1(0),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      O => \dc_1_data_reg[8]_i_22_n_0\
    );
\dc_1_data_reg[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(2),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(3),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_14_n_0\,
      O => \dc_1_data_reg[8]_i_23_n_0\
    );
\dc_1_data_reg[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(6),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(7),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_16_n_0\,
      O => \dc_1_data_reg[8]_i_24_n_0\
    );
\dc_1_data_reg[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(10),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(11),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_18_n_0\,
      O => \dc_1_data_reg[8]_i_25_n_0\
    );
\dc_1_data_reg[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCF00000000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(20),
      I1 => tmp_i_i4_fu_1378_p1(21),
      I2 => \dc_1_data_reg[0]_i_11_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(22),
      I4 => sh_assign_8_reg_1716(0),
      I5 => \dc_1_data_reg[8]_i_32_n_0\,
      O => \dc_1_data_reg[8]_i_26_n_0\
    );
\dc_1_data_reg[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(16),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(17),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_21_n_0\,
      O => \dc_1_data_reg[8]_i_27_n_0\
    );
\dc_1_data_reg[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(0),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(1),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_13_n_0\,
      O => \dc_1_data_reg[8]_i_28_n_0\
    );
\dc_1_data_reg[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(4),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(5),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_15_n_0\,
      O => \dc_1_data_reg[8]_i_29_n_0\
    );
\dc_1_data_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \dc_1_data_reg[4]_i_5_n_0\,
      I1 => \dc_1_data_reg[4]_i_2_n_0\,
      I2 => \dc_1_data_reg[4]_i_3_n_0\,
      I3 => tmp_62_fu_1437_p3(0),
      I4 => \dc_1_data_reg[4]_i_4_n_0\,
      I5 => \dc_1_data_reg[5]_i_3_n_0\,
      O => \dc_1_data_reg[8]_i_3_n_0\
    );
\dc_1_data_reg[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(8),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(9),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_17_n_0\,
      O => \dc_1_data_reg[8]_i_30_n_0\
    );
\dc_1_data_reg[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(12),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[8]_i_32_n_0\,
      I3 => tmp_i_i4_fu_1378_p1(13),
      I4 => \dc_1_data_reg[0]_i_11_n_0\,
      I5 => \dc_1_data_reg[0]_i_19_n_0\,
      O => \dc_1_data_reg[8]_i_31_n_0\
    );
\dc_1_data_reg[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00110011"
    )
        port map (
      I0 => sh_assign_8_reg_1716(7),
      I1 => sh_assign_8_reg_1716(5),
      I2 => tmp_42_i_i2_reg_1727(5),
      I3 => \dc_1_data_reg[8]_i_38_n_0\,
      I4 => tmp_42_i_i2_reg_1727(7),
      I5 => isNeg_4_reg_1721,
      O => \dc_1_data_reg[8]_i_32_n_0\
    );
\dc_1_data_reg[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(17),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(18),
      O => \dc_1_data_reg[8]_i_33_n_0\
    );
\dc_1_data_reg[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(21),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(22),
      O => \dc_1_data_reg[8]_i_34_n_0\
    );
\dc_1_data_reg[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(5),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(6),
      O => \dc_1_data_reg[8]_i_35_n_0\
    );
\dc_1_data_reg[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(9),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(10),
      O => \dc_1_data_reg[8]_i_36_n_0\
    );
\dc_1_data_reg[8]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => tmp_i_i4_fu_1378_p1(13),
      I1 => sh_assign_8_reg_1716(0),
      I2 => \dc_1_data_reg[0]_i_25_n_0\,
      I3 => \dc_1_data_reg[0]_i_26_n_0\,
      I4 => \dc_1_data_reg[0]_i_27_n_0\,
      I5 => tmp_i_i4_fu_1378_p1(14),
      O => \dc_1_data_reg[8]_i_37_n_0\
    );
\dc_1_data_reg[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_i_i2_reg_1727(6),
      I1 => isNeg_4_reg_1721,
      I2 => sh_assign_8_reg_1716(6),
      O => \dc_1_data_reg[8]_i_38_n_0\
    );
\dc_1_data_reg[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_8_n_0\,
      I1 => sh_assign_8_reg_1716(4),
      I2 => \dc_1_data_reg[8]_i_9_n_0\,
      I3 => isNeg_4_reg_1721,
      O => \dc_1_data_reg[8]_i_4_n_0\
    );
\dc_1_data_reg[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_10_n_0\,
      I1 => sh_assign_8_reg_1716(4),
      I2 => \dc_1_data_reg[8]_i_11_n_0\,
      I3 => isNeg_4_reg_1721,
      O => \dc_1_data_reg[8]_i_5_n_0\
    );
\dc_1_data_reg[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_12_n_0\,
      I1 => \dc_1_data_reg[8]_i_13_n_0\,
      I2 => \dc_1_data_reg[0]_i_7_n_0\,
      I3 => \dc_1_data_reg[0]_i_10_n_0\,
      I4 => \dc_1_data_reg[8]_i_14_n_0\,
      O => \dc_1_data_reg[8]_i_6_n_0\
    );
\dc_1_data_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_15_n_0\,
      I1 => \dc_1_data_reg[8]_i_16_n_0\,
      I2 => \dc_1_data_reg[0]_i_7_n_0\,
      I3 => \dc_1_data_reg[8]_i_17_n_0\,
      I4 => \dc_1_data_reg[0]_i_10_n_0\,
      I5 => \dc_1_data_reg[8]_i_18_n_0\,
      O => \dc_1_data_reg[8]_i_7_n_0\
    );
\dc_1_data_reg[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_19_n_0\,
      I1 => \dc_1_data_reg[8]_i_20_n_0\,
      I2 => \dc_1_data_reg[0]_i_7_n_0\,
      I3 => \dc_1_data_reg[0]_i_10_n_0\,
      I4 => \dc_1_data_reg[8]_i_21_n_0\,
      O => \dc_1_data_reg[8]_i_8_n_0\
    );
\dc_1_data_reg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dc_1_data_reg[8]_i_22_n_0\,
      I1 => \dc_1_data_reg[8]_i_23_n_0\,
      I2 => \dc_1_data_reg[0]_i_7_n_0\,
      I3 => \dc_1_data_reg[8]_i_24_n_0\,
      I4 => \dc_1_data_reg[0]_i_10_n_0\,
      I5 => \dc_1_data_reg[8]_i_25_n_0\,
      O => \dc_1_data_reg[8]_i_9_n_0\
    );
\dc_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_62_fu_1437_p3(0),
      Q => dc(0),
      R => '0'
    );
\dc_1_data_reg_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[0]_i_2_n_0\,
      I1 => \dc_1_data_reg[0]_i_3_n_0\,
      O => tmp_62_fu_1437_p3(0),
      S => isNeg_4_reg_1721
    );
\dc_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_63_fu_1450_p3(1),
      Q => dc(1),
      R => '0'
    );
\dc_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_63_fu_1450_p3(2),
      Q => dc(2),
      R => '0'
    );
\dc_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_63_fu_1450_p3(3),
      Q => dc(3),
      R => '0'
    );
\dc_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_63_fu_1450_p3(4),
      Q => dc(4),
      R => '0'
    );
\dc_1_data_reg_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[4]_i_22_n_0\,
      I1 => \dc_1_data_reg[4]_i_23_n_0\,
      O => \dc_1_data_reg_reg[4]_i_10_n_0\,
      S => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[4]_i_24_n_0\,
      I1 => \dc_1_data_reg[4]_i_25_n_0\,
      O => \dc_1_data_reg_reg[4]_i_11_n_0\,
      S => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[4]_i_26_n_0\,
      I1 => \dc_1_data_reg[4]_i_27_n_0\,
      O => \dc_1_data_reg_reg[4]_i_12_n_0\,
      S => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[4]_i_28_n_0\,
      I1 => \dc_1_data_reg[4]_i_29_n_0\,
      O => \dc_1_data_reg_reg[4]_i_13_n_0\,
      S => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[4]_i_14_n_0\,
      I1 => \dc_1_data_reg[4]_i_15_n_0\,
      O => \dc_1_data_reg_reg[4]_i_6_n_0\,
      S => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[4]_i_16_n_0\,
      I1 => \dc_1_data_reg[4]_i_17_n_0\,
      O => \dc_1_data_reg_reg[4]_i_7_n_0\,
      S => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[4]_i_18_n_0\,
      I1 => \dc_1_data_reg[4]_i_19_n_0\,
      O => \dc_1_data_reg_reg[4]_i_8_n_0\,
      S => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[4]_i_20_n_0\,
      I1 => \dc_1_data_reg[4]_i_21_n_0\,
      O => \dc_1_data_reg_reg[4]_i_9_n_0\,
      S => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_63_fu_1450_p3(5),
      Q => dc(5),
      R => '0'
    );
\dc_1_data_reg_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[5]_i_6_n_0\,
      I1 => \dc_1_data_reg[5]_i_7_n_0\,
      O => \dc_1_data_reg_reg[5]_i_4_n_0\,
      S => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dc_1_data_reg[5]_i_8_n_0\,
      I1 => \dc_1_data_reg[5]_i_9_n_0\,
      O => \dc_1_data_reg_reg[5]_i_5_n_0\,
      S => \dc_1_data_reg[0]_i_7_n_0\
    );
\dc_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_63_fu_1450_p3(6),
      Q => dc(6),
      R => '0'
    );
\dc_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_63_fu_1450_p3(7),
      Q => dc(7),
      R => '0'
    );
\dc_1_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => tmp_63_fu_1450_p3(8),
      Q => dc(8),
      R => '0'
    );
\driverEna[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => outEna_read_reg_1494,
      I1 => ap_sig_610,
      I2 => driverEna_preg,
      O => \^driverena\(0)
    );
\driverEna_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^driverena\(0),
      Q => driverEna_preg,
      R => ARESET
    );
\e_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[0]\,
      Q => e(0),
      R => '0'
    );
\e_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[10]\,
      Q => e(10),
      R => '0'
    );
\e_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[11]\,
      Q => e(11),
      R => '0'
    );
\e_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[12]\,
      Q => e(12),
      R => '0'
    );
\e_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[13]\,
      Q => e(13),
      R => '0'
    );
\e_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[14]\,
      Q => e(14),
      R => '0'
    );
\e_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[15]\,
      Q => e(15),
      R => '0'
    );
\e_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[16]\,
      Q => e(16),
      R => '0'
    );
\e_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[17]\,
      Q => e(17),
      R => '0'
    );
\e_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[18]\,
      Q => e(18),
      R => '0'
    );
\e_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[19]\,
      Q => e(19),
      R => '0'
    );
\e_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[1]\,
      Q => e(1),
      R => '0'
    );
\e_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[20]\,
      Q => e(20),
      R => '0'
    );
\e_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[21]\,
      Q => e(21),
      R => '0'
    );
\e_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[22]\,
      Q => e(22),
      R => '0'
    );
\e_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => tmp_21_fu_517_p4(0),
      Q => e(23),
      R => '0'
    );
\e_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => tmp_21_fu_517_p4(1),
      Q => e(24),
      R => '0'
    );
\e_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => tmp_21_fu_517_p4(2),
      Q => e(25),
      R => '0'
    );
\e_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => tmp_21_fu_517_p4(3),
      Q => e(26),
      R => '0'
    );
\e_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => tmp_21_fu_517_p4(4),
      Q => e(27),
      R => '0'
    );
\e_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => tmp_21_fu_517_p4(5),
      Q => e(28),
      R => '0'
    );
\e_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => tmp_21_fu_517_p4(6),
      Q => e(29),
      R => '0'
    );
\e_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[2]\,
      Q => e(2),
      R => '0'
    );
\e_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => tmp_21_fu_517_p4(7),
      Q => e(30),
      R => '0'
    );
\e_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[31]\,
      Q => e(31),
      R => '0'
    );
\e_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[3]\,
      Q => e(3),
      R => '0'
    );
\e_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[4]\,
      Q => e(4),
      R => '0'
    );
\e_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[5]\,
      Q => e(5),
      R => '0'
    );
\e_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[6]\,
      Q => e(6),
      R => '0'
    );
\e_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[7]\,
      Q => e(7),
      R => '0'
    );
\e_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[8]\,
      Q => e(8),
      R => '0'
    );
\e_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => \reg_384_reg_n_0_[9]\,
      Q => e(9),
      R => '0'
    );
\isNeg_2_reg_1669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_64,
      Q => isNeg_2_reg_1669,
      R => '0'
    );
\isNeg_3_reg_1695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_57,
      Q => isNeg_3_reg_1695,
      R => '0'
    );
\isNeg_4_reg_1721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_25,
      Q => isNeg_4_reg_1721,
      R => '0'
    );
\loc_V_1_reg_1633_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(0),
      Q => tmp_i_i_fu_836_p1(0),
      R => '0'
    );
\loc_V_1_reg_1633_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(10),
      Q => tmp_i_i_fu_836_p1(10),
      R => '0'
    );
\loc_V_1_reg_1633_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(11),
      Q => tmp_i_i_fu_836_p1(11),
      R => '0'
    );
\loc_V_1_reg_1633_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(12),
      Q => tmp_i_i_fu_836_p1(12),
      R => '0'
    );
\loc_V_1_reg_1633_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(13),
      Q => tmp_i_i_fu_836_p1(13),
      R => '0'
    );
\loc_V_1_reg_1633_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(14),
      Q => tmp_i_i_fu_836_p1(14),
      R => '0'
    );
\loc_V_1_reg_1633_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(15),
      Q => tmp_i_i_fu_836_p1(15),
      R => '0'
    );
\loc_V_1_reg_1633_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(16),
      Q => tmp_i_i_fu_836_p1(16),
      R => '0'
    );
\loc_V_1_reg_1633_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(17),
      Q => tmp_i_i_fu_836_p1(17),
      R => '0'
    );
\loc_V_1_reg_1633_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(18),
      Q => tmp_i_i_fu_836_p1(18),
      R => '0'
    );
\loc_V_1_reg_1633_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(19),
      Q => tmp_i_i_fu_836_p1(19),
      R => '0'
    );
\loc_V_1_reg_1633_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(1),
      Q => tmp_i_i_fu_836_p1(1),
      R => '0'
    );
\loc_V_1_reg_1633_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(20),
      Q => tmp_i_i_fu_836_p1(20),
      R => '0'
    );
\loc_V_1_reg_1633_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(21),
      Q => tmp_i_i_fu_836_p1(21),
      R => '0'
    );
\loc_V_1_reg_1633_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(22),
      Q => tmp_i_i_fu_836_p1(22),
      R => '0'
    );
\loc_V_1_reg_1633_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(2),
      Q => tmp_i_i_fu_836_p1(2),
      R => '0'
    );
\loc_V_1_reg_1633_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(3),
      Q => tmp_i_i_fu_836_p1(3),
      R => '0'
    );
\loc_V_1_reg_1633_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(4),
      Q => tmp_i_i_fu_836_p1(4),
      R => '0'
    );
\loc_V_1_reg_1633_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(5),
      Q => tmp_i_i_fu_836_p1(5),
      R => '0'
    );
\loc_V_1_reg_1633_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(6),
      Q => tmp_i_i_fu_836_p1(6),
      R => '0'
    );
\loc_V_1_reg_1633_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(7),
      Q => tmp_i_i_fu_836_p1(7),
      R => '0'
    );
\loc_V_1_reg_1633_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(8),
      Q => tmp_i_i_fu_836_p1(8),
      R => '0'
    );
\loc_V_1_reg_1633_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(9),
      Q => tmp_i_i_fu_836_p1(9),
      R => '0'
    );
\loc_V_2_reg_1643_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(23),
      Q => loc_V_2_reg_1643(0),
      R => '0'
    );
\loc_V_2_reg_1643_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(24),
      Q => loc_V_2_reg_1643(1),
      R => '0'
    );
\loc_V_2_reg_1643_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(25),
      Q => loc_V_2_reg_1643(2),
      R => '0'
    );
\loc_V_2_reg_1643_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(26),
      Q => loc_V_2_reg_1643(3),
      R => '0'
    );
\loc_V_2_reg_1643_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(27),
      Q => loc_V_2_reg_1643(4),
      R => '0'
    );
\loc_V_2_reg_1643_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(28),
      Q => loc_V_2_reg_1643(5),
      R => '0'
    );
\loc_V_2_reg_1643_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(29),
      Q => loc_V_2_reg_1643(6),
      R => '0'
    );
\loc_V_2_reg_1643_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(30),
      Q => loc_V_2_reg_1643(7),
      R => '0'
    );
\loc_V_3_reg_1649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(0),
      Q => tmp_i_i1_fu_1104_p1(0),
      R => '0'
    );
\loc_V_3_reg_1649_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(10),
      Q => tmp_i_i1_fu_1104_p1(10),
      R => '0'
    );
\loc_V_3_reg_1649_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(11),
      Q => tmp_i_i1_fu_1104_p1(11),
      R => '0'
    );
\loc_V_3_reg_1649_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(12),
      Q => tmp_i_i1_fu_1104_p1(12),
      R => '0'
    );
\loc_V_3_reg_1649_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(13),
      Q => tmp_i_i1_fu_1104_p1(13),
      R => '0'
    );
\loc_V_3_reg_1649_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(14),
      Q => tmp_i_i1_fu_1104_p1(14),
      R => '0'
    );
\loc_V_3_reg_1649_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(15),
      Q => tmp_i_i1_fu_1104_p1(15),
      R => '0'
    );
\loc_V_3_reg_1649_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(16),
      Q => tmp_i_i1_fu_1104_p1(16),
      R => '0'
    );
\loc_V_3_reg_1649_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(17),
      Q => tmp_i_i1_fu_1104_p1(17),
      R => '0'
    );
\loc_V_3_reg_1649_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(18),
      Q => tmp_i_i1_fu_1104_p1(18),
      R => '0'
    );
\loc_V_3_reg_1649_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(19),
      Q => tmp_i_i1_fu_1104_p1(19),
      R => '0'
    );
\loc_V_3_reg_1649_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(1),
      Q => tmp_i_i1_fu_1104_p1(1),
      R => '0'
    );
\loc_V_3_reg_1649_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(20),
      Q => tmp_i_i1_fu_1104_p1(20),
      R => '0'
    );
\loc_V_3_reg_1649_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(21),
      Q => tmp_i_i1_fu_1104_p1(21),
      R => '0'
    );
\loc_V_3_reg_1649_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(22),
      Q => tmp_i_i1_fu_1104_p1(22),
      R => '0'
    );
\loc_V_3_reg_1649_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(2),
      Q => tmp_i_i1_fu_1104_p1(2),
      R => '0'
    );
\loc_V_3_reg_1649_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(3),
      Q => tmp_i_i1_fu_1104_p1(3),
      R => '0'
    );
\loc_V_3_reg_1649_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(4),
      Q => tmp_i_i1_fu_1104_p1(4),
      R => '0'
    );
\loc_V_3_reg_1649_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(5),
      Q => tmp_i_i1_fu_1104_p1(5),
      R => '0'
    );
\loc_V_3_reg_1649_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(6),
      Q => tmp_i_i1_fu_1104_p1(6),
      R => '0'
    );
\loc_V_3_reg_1649_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(7),
      Q => tmp_i_i1_fu_1104_p1(7),
      R => '0'
    );
\loc_V_3_reg_1649_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(8),
      Q => tmp_i_i1_fu_1104_p1(8),
      R => '0'
    );
\loc_V_3_reg_1649_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => grp_fu_314_p2(9),
      Q => tmp_i_i1_fu_1104_p1(9),
      R => '0'
    );
\loc_V_5_reg_1659_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_31,
      Q => tmp_i_i2_fu_1204_p1(0),
      R => '0'
    );
\loc_V_5_reg_1659_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_21,
      Q => tmp_i_i2_fu_1204_p1(10),
      R => '0'
    );
\loc_V_5_reg_1659_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_20,
      Q => tmp_i_i2_fu_1204_p1(11),
      R => '0'
    );
\loc_V_5_reg_1659_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_19,
      Q => tmp_i_i2_fu_1204_p1(12),
      R => '0'
    );
\loc_V_5_reg_1659_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_18,
      Q => tmp_i_i2_fu_1204_p1(13),
      R => '0'
    );
\loc_V_5_reg_1659_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_17,
      Q => tmp_i_i2_fu_1204_p1(14),
      R => '0'
    );
\loc_V_5_reg_1659_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_16,
      Q => tmp_i_i2_fu_1204_p1(15),
      R => '0'
    );
\loc_V_5_reg_1659_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_15,
      Q => tmp_i_i2_fu_1204_p1(16),
      R => '0'
    );
\loc_V_5_reg_1659_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_14,
      Q => tmp_i_i2_fu_1204_p1(17),
      R => '0'
    );
\loc_V_5_reg_1659_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_13,
      Q => tmp_i_i2_fu_1204_p1(18),
      R => '0'
    );
\loc_V_5_reg_1659_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_12,
      Q => tmp_i_i2_fu_1204_p1(19),
      R => '0'
    );
\loc_V_5_reg_1659_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_30,
      Q => tmp_i_i2_fu_1204_p1(1),
      R => '0'
    );
\loc_V_5_reg_1659_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_11,
      Q => tmp_i_i2_fu_1204_p1(20),
      R => '0'
    );
\loc_V_5_reg_1659_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_10,
      Q => tmp_i_i2_fu_1204_p1(21),
      R => '0'
    );
\loc_V_5_reg_1659_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_9,
      Q => tmp_i_i2_fu_1204_p1(22),
      R => '0'
    );
\loc_V_5_reg_1659_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_29,
      Q => tmp_i_i2_fu_1204_p1(2),
      R => '0'
    );
\loc_V_5_reg_1659_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_28,
      Q => tmp_i_i2_fu_1204_p1(3),
      R => '0'
    );
\loc_V_5_reg_1659_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_27,
      Q => tmp_i_i2_fu_1204_p1(4),
      R => '0'
    );
\loc_V_5_reg_1659_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_26,
      Q => tmp_i_i2_fu_1204_p1(5),
      R => '0'
    );
\loc_V_5_reg_1659_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_25,
      Q => tmp_i_i2_fu_1204_p1(6),
      R => '0'
    );
\loc_V_5_reg_1659_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_24,
      Q => tmp_i_i2_fu_1204_p1(7),
      R => '0'
    );
\loc_V_5_reg_1659_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_23,
      Q => tmp_i_i2_fu_1204_p1(8),
      R => '0'
    );
\loc_V_5_reg_1659_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_22,
      Q => tmp_i_i2_fu_1204_p1(9),
      R => '0'
    );
\loc_V_7_reg_1685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_24,
      Q => tmp_i_i3_fu_1291_p1(0),
      R => '0'
    );
\loc_V_7_reg_1685_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_14,
      Q => tmp_i_i3_fu_1291_p1(10),
      R => '0'
    );
\loc_V_7_reg_1685_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_13,
      Q => tmp_i_i3_fu_1291_p1(11),
      R => '0'
    );
\loc_V_7_reg_1685_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_12,
      Q => tmp_i_i3_fu_1291_p1(12),
      R => '0'
    );
\loc_V_7_reg_1685_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_11,
      Q => tmp_i_i3_fu_1291_p1(13),
      R => '0'
    );
\loc_V_7_reg_1685_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_10,
      Q => tmp_i_i3_fu_1291_p1(14),
      R => '0'
    );
\loc_V_7_reg_1685_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_9,
      Q => tmp_i_i3_fu_1291_p1(15),
      R => '0'
    );
\loc_V_7_reg_1685_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_8,
      Q => tmp_i_i3_fu_1291_p1(16),
      R => '0'
    );
\loc_V_7_reg_1685_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_7,
      Q => tmp_i_i3_fu_1291_p1(17),
      R => '0'
    );
\loc_V_7_reg_1685_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_6,
      Q => tmp_i_i3_fu_1291_p1(18),
      R => '0'
    );
\loc_V_7_reg_1685_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_5,
      Q => tmp_i_i3_fu_1291_p1(19),
      R => '0'
    );
\loc_V_7_reg_1685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_23,
      Q => tmp_i_i3_fu_1291_p1(1),
      R => '0'
    );
\loc_V_7_reg_1685_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_4,
      Q => tmp_i_i3_fu_1291_p1(20),
      R => '0'
    );
\loc_V_7_reg_1685_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_3,
      Q => tmp_i_i3_fu_1291_p1(21),
      R => '0'
    );
\loc_V_7_reg_1685_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_2,
      Q => tmp_i_i3_fu_1291_p1(22),
      R => '0'
    );
\loc_V_7_reg_1685_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_22,
      Q => tmp_i_i3_fu_1291_p1(2),
      R => '0'
    );
\loc_V_7_reg_1685_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_21,
      Q => tmp_i_i3_fu_1291_p1(3),
      R => '0'
    );
\loc_V_7_reg_1685_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_20,
      Q => tmp_i_i3_fu_1291_p1(4),
      R => '0'
    );
\loc_V_7_reg_1685_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_19,
      Q => tmp_i_i3_fu_1291_p1(5),
      R => '0'
    );
\loc_V_7_reg_1685_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_18,
      Q => tmp_i_i3_fu_1291_p1(6),
      R => '0'
    );
\loc_V_7_reg_1685_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_17,
      Q => tmp_i_i3_fu_1291_p1(7),
      R => '0'
    );
\loc_V_7_reg_1685_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_16,
      Q => tmp_i_i3_fu_1291_p1(8),
      R => '0'
    );
\loc_V_7_reg_1685_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_15,
      Q => tmp_i_i3_fu_1291_p1(9),
      R => '0'
    );
\loc_V_9_reg_1711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_24,
      Q => tmp_i_i4_fu_1378_p1(0),
      R => '0'
    );
\loc_V_9_reg_1711_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_14,
      Q => tmp_i_i4_fu_1378_p1(10),
      R => '0'
    );
\loc_V_9_reg_1711_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_13,
      Q => tmp_i_i4_fu_1378_p1(11),
      R => '0'
    );
\loc_V_9_reg_1711_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_12,
      Q => tmp_i_i4_fu_1378_p1(12),
      R => '0'
    );
\loc_V_9_reg_1711_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_11,
      Q => tmp_i_i4_fu_1378_p1(13),
      R => '0'
    );
\loc_V_9_reg_1711_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_10,
      Q => tmp_i_i4_fu_1378_p1(14),
      R => '0'
    );
\loc_V_9_reg_1711_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_9,
      Q => tmp_i_i4_fu_1378_p1(15),
      R => '0'
    );
\loc_V_9_reg_1711_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_8,
      Q => tmp_i_i4_fu_1378_p1(16),
      R => '0'
    );
\loc_V_9_reg_1711_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_7,
      Q => tmp_i_i4_fu_1378_p1(17),
      R => '0'
    );
\loc_V_9_reg_1711_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_6,
      Q => tmp_i_i4_fu_1378_p1(18),
      R => '0'
    );
\loc_V_9_reg_1711_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_5,
      Q => tmp_i_i4_fu_1378_p1(19),
      R => '0'
    );
\loc_V_9_reg_1711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_23,
      Q => tmp_i_i4_fu_1378_p1(1),
      R => '0'
    );
\loc_V_9_reg_1711_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_4,
      Q => tmp_i_i4_fu_1378_p1(20),
      R => '0'
    );
\loc_V_9_reg_1711_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_3,
      Q => tmp_i_i4_fu_1378_p1(21),
      R => '0'
    );
\loc_V_9_reg_1711_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_2,
      Q => tmp_i_i4_fu_1378_p1(22),
      R => '0'
    );
\loc_V_9_reg_1711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_22,
      Q => tmp_i_i4_fu_1378_p1(2),
      R => '0'
    );
\loc_V_9_reg_1711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_21,
      Q => tmp_i_i4_fu_1378_p1(3),
      R => '0'
    );
\loc_V_9_reg_1711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_20,
      Q => tmp_i_i4_fu_1378_p1(4),
      R => '0'
    );
\loc_V_9_reg_1711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_19,
      Q => tmp_i_i4_fu_1378_p1(5),
      R => '0'
    );
\loc_V_9_reg_1711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_18,
      Q => tmp_i_i4_fu_1378_p1(6),
      R => '0'
    );
\loc_V_9_reg_1711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_17,
      Q => tmp_i_i4_fu_1378_p1(7),
      R => '0'
    );
\loc_V_9_reg_1711_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_16,
      Q => tmp_i_i4_fu_1378_p1(8),
      R => '0'
    );
\loc_V_9_reg_1711_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_15,
      Q => tmp_i_i4_fu_1378_p1(9),
      R => '0'
    );
\loc_V_reg_1627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(23),
      Q => loc_V_reg_1627(0),
      R => '0'
    );
\loc_V_reg_1627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(24),
      Q => loc_V_reg_1627(1),
      R => '0'
    );
\loc_V_reg_1627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(25),
      Q => loc_V_reg_1627(2),
      R => '0'
    );
\loc_V_reg_1627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(26),
      Q => loc_V_reg_1627(3),
      R => '0'
    );
\loc_V_reg_1627_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(27),
      Q => loc_V_reg_1627(4),
      R => '0'
    );
\loc_V_reg_1627_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(28),
      Q => loc_V_reg_1627(5),
      R => '0'
    );
\loc_V_reg_1627_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(29),
      Q => loc_V_reg_1627(6),
      R => '0'
    );
\loc_V_reg_1627_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_536,
      D => grp_fu_314_p2(30),
      Q => loc_V_reg_1627(7),
      R => '0'
    );
\ma8b_1_data_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01A00000"
    )
        port map (
      I0 => loc_V_2_reg_1643(5),
      I1 => \ma8b_1_data_reg[0]_i_4_n_0\,
      I2 => loc_V_2_reg_1643(6),
      I3 => loc_V_2_reg_1643(7),
      I4 => \ma8b_1_data_reg[0]_i_5_n_0\,
      O => \ma8b_1_data_reg[0]_i_2_n_0\
    );
\ma8b_1_data_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \ma8b_1_data_reg[4]_i_8_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I2 => \ma8b_1_data_reg[4]_i_7_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I4 => \ma8b_1_data_reg[7]_i_5_n_0\,
      I5 => \ma8b_1_data_reg[0]_i_6_n_0\,
      O => \ma8b_1_data_reg[0]_i_3_n_0\
    );
\ma8b_1_data_reg[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => loc_V_2_reg_1643(4),
      I1 => loc_V_2_reg_1643(2),
      I2 => loc_V_2_reg_1643(0),
      I3 => loc_V_2_reg_1643(1),
      I4 => loc_V_2_reg_1643(3),
      O => \ma8b_1_data_reg[0]_i_4_n_0\
    );
\ma8b_1_data_reg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => loc_V_2_reg_1643(1),
      I1 => loc_V_2_reg_1643(3),
      I2 => loc_V_2_reg_1643(4),
      I3 => loc_V_2_reg_1643(2),
      I4 => loc_V_2_reg_1643(0),
      O => \ma8b_1_data_reg[0]_i_5_n_0\
    );
\ma8b_1_data_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[4]_i_9_n_0\,
      I1 => \ma8b_1_data_reg[4]_i_4_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[4]_i_5_n_0\,
      I4 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I5 => \ma8b_1_data_reg[4]_i_6_n_0\,
      O => \ma8b_1_data_reg[0]_i_6_n_0\
    );
\ma8b_1_data_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ma8b_1_data_reg[1]_i_2_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_5_n_0\,
      I2 => \ma8b_1_data_reg[1]_i_3_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_3_n_0\,
      O => result_V_1_fu_1188_p3(1)
    );
\ma8b_1_data_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[5]_i_10_n_0\,
      I1 => \ma8b_1_data_reg[5]_i_4_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[5]_i_5_n_0\,
      I4 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I5 => \ma8b_1_data_reg[5]_i_6_n_0\,
      O => \ma8b_1_data_reg[1]_i_2_n_0\
    );
\ma8b_1_data_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ma8b_1_data_reg[5]_i_7_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I2 => \ma8b_1_data_reg[5]_i_8_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I4 => \ma8b_1_data_reg[5]_i_9_n_0\,
      O => \ma8b_1_data_reg[1]_i_3_n_0\
    );
\ma8b_1_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ma8b_1_data_reg[2]_i_2_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_5_n_0\,
      I2 => \ma8b_1_data_reg[2]_i_3_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_3_n_0\,
      O => result_V_1_fu_1188_p3(2)
    );
\ma8b_1_data_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[6]_i_10_n_0\,
      I1 => \ma8b_1_data_reg[6]_i_4_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[6]_i_5_n_0\,
      I4 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I5 => \ma8b_1_data_reg[6]_i_6_n_0\,
      O => \ma8b_1_data_reg[2]_i_2_n_0\
    );
\ma8b_1_data_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ma8b_1_data_reg[6]_i_7_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I2 => \ma8b_1_data_reg[6]_i_8_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I4 => \ma8b_1_data_reg[6]_i_9_n_0\,
      O => \ma8b_1_data_reg[2]_i_3_n_0\
    );
\ma8b_1_data_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ma8b_1_data_reg[3]_i_2_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_5_n_0\,
      I2 => \ma8b_1_data_reg[3]_i_3_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_3_n_0\,
      O => result_V_1_fu_1188_p3(3)
    );
\ma8b_1_data_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[7]_i_16_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_8_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_9_n_0\,
      I4 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I5 => \ma8b_1_data_reg[7]_i_12_n_0\,
      O => \ma8b_1_data_reg[3]_i_2_n_0\
    );
\ma8b_1_data_reg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ma8b_1_data_reg[7]_i_13_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_14_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I4 => \ma8b_1_data_reg[7]_i_15_n_0\,
      O => \ma8b_1_data_reg[3]_i_3_n_0\
    );
\ma8b_1_data_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ma8b_1_data_reg[4]_i_2_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_5_n_0\,
      I2 => \ma8b_1_data_reg[4]_i_3_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_3_n_0\,
      O => result_V_1_fu_1188_p3(4)
    );
\ma8b_1_data_reg[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(15),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(14),
      O => \ma8b_1_data_reg[4]_i_10_n_0\
    );
\ma8b_1_data_reg[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(19),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(18),
      O => \ma8b_1_data_reg[4]_i_11_n_0\
    );
\ma8b_1_data_reg[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(3),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(2),
      O => \ma8b_1_data_reg[4]_i_12_n_0\
    );
\ma8b_1_data_reg[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(7),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(6),
      O => \ma8b_1_data_reg[4]_i_13_n_0\
    );
\ma8b_1_data_reg[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(11),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(10),
      O => \ma8b_1_data_reg[4]_i_14_n_0\
    );
\ma8b_1_data_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[4]_i_4_n_0\,
      I1 => \ma8b_1_data_reg[4]_i_5_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I4 => \ma8b_1_data_reg[4]_i_6_n_0\,
      O => \ma8b_1_data_reg[4]_i_2_n_0\
    );
\ma8b_1_data_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ma8b_1_data_reg[4]_i_7_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I2 => \ma8b_1_data_reg[4]_i_8_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I4 => \ma8b_1_data_reg[4]_i_9_n_0\,
      O => \ma8b_1_data_reg[4]_i_3_n_0\
    );
\ma8b_1_data_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(13),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(12),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[4]_i_10_n_0\,
      O => \ma8b_1_data_reg[4]_i_4_n_0\
    );
\ma8b_1_data_reg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(17),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(16),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[4]_i_11_n_0\,
      O => \ma8b_1_data_reg[4]_i_5_n_0\
    );
\ma8b_1_data_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCF0000AFC00000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(21),
      I1 => tmp_i_i1_fu_1104_p1(20),
      I2 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I3 => loc_V_2_reg_1643(0),
      I4 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I5 => tmp_i_i1_fu_1104_p1(22),
      O => \ma8b_1_data_reg[4]_i_6_n_0\
    );
\ma8b_1_data_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(1),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(0),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[4]_i_12_n_0\,
      O => \ma8b_1_data_reg[4]_i_7_n_0\
    );
\ma8b_1_data_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(5),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(4),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[4]_i_13_n_0\,
      O => \ma8b_1_data_reg[4]_i_8_n_0\
    );
\ma8b_1_data_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(9),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(8),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[4]_i_14_n_0\,
      O => \ma8b_1_data_reg[4]_i_9_n_0\
    );
\ma8b_1_data_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ma8b_1_data_reg[5]_i_2_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_5_n_0\,
      I2 => \ma8b_1_data_reg[5]_i_3_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_3_n_0\,
      O => result_V_1_fu_1188_p3(5)
    );
\ma8b_1_data_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(10),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(9),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[5]_i_15_n_0\,
      O => \ma8b_1_data_reg[5]_i_10_n_0\
    );
\ma8b_1_data_reg[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(16),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(15),
      O => \ma8b_1_data_reg[5]_i_11_n_0\
    );
\ma8b_1_data_reg[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(20),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(19),
      O => \ma8b_1_data_reg[5]_i_12_n_0\
    );
\ma8b_1_data_reg[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(4),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(3),
      O => \ma8b_1_data_reg[5]_i_13_n_0\
    );
\ma8b_1_data_reg[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(8),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(7),
      O => \ma8b_1_data_reg[5]_i_14_n_0\
    );
\ma8b_1_data_reg[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(12),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(11),
      O => \ma8b_1_data_reg[5]_i_15_n_0\
    );
\ma8b_1_data_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[5]_i_4_n_0\,
      I1 => \ma8b_1_data_reg[5]_i_5_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I4 => \ma8b_1_data_reg[5]_i_6_n_0\,
      O => \ma8b_1_data_reg[5]_i_2_n_0\
    );
\ma8b_1_data_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[5]_i_7_n_0\,
      I1 => \ma8b_1_data_reg[5]_i_8_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[5]_i_9_n_0\,
      I4 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I5 => \ma8b_1_data_reg[5]_i_10_n_0\,
      O => \ma8b_1_data_reg[5]_i_3_n_0\
    );
\ma8b_1_data_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(14),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(13),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[5]_i_11_n_0\,
      O => \ma8b_1_data_reg[5]_i_4_n_0\
    );
\ma8b_1_data_reg[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(18),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(17),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[5]_i_12_n_0\,
      O => \ma8b_1_data_reg[5]_i_5_n_0\
    );
\ma8b_1_data_reg[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000CF00"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(22),
      I1 => tmp_i_i1_fu_1104_p1(21),
      I2 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I4 => loc_V_2_reg_1643(0),
      O => \ma8b_1_data_reg[5]_i_6_n_0\
    );
\ma8b_1_data_reg[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => loc_V_2_reg_1643(0),
      I1 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I2 => tmp_i_i1_fu_1104_p1(0),
      I3 => \ma8b_1_data_reg[7]_i_18_n_0\,
      O => \ma8b_1_data_reg[5]_i_7_n_0\
    );
\ma8b_1_data_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(2),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(1),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[5]_i_13_n_0\,
      O => \ma8b_1_data_reg[5]_i_8_n_0\
    );
\ma8b_1_data_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(6),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(5),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[5]_i_14_n_0\,
      O => \ma8b_1_data_reg[5]_i_9_n_0\
    );
\ma8b_1_data_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ma8b_1_data_reg[6]_i_2_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_5_n_0\,
      I2 => \ma8b_1_data_reg[6]_i_3_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_3_n_0\,
      O => result_V_1_fu_1188_p3(6)
    );
\ma8b_1_data_reg[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(11),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(10),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[6]_i_15_n_0\,
      O => \ma8b_1_data_reg[6]_i_10_n_0\
    );
\ma8b_1_data_reg[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(17),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(16),
      O => \ma8b_1_data_reg[6]_i_11_n_0\
    );
\ma8b_1_data_reg[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(21),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(20),
      O => \ma8b_1_data_reg[6]_i_12_n_0\
    );
\ma8b_1_data_reg[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(5),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(4),
      O => \ma8b_1_data_reg[6]_i_13_n_0\
    );
\ma8b_1_data_reg[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(9),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(8),
      O => \ma8b_1_data_reg[6]_i_14_n_0\
    );
\ma8b_1_data_reg[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(13),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(12),
      O => \ma8b_1_data_reg[6]_i_15_n_0\
    );
\ma8b_1_data_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[6]_i_4_n_0\,
      I1 => \ma8b_1_data_reg[6]_i_5_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I4 => \ma8b_1_data_reg[6]_i_6_n_0\,
      O => \ma8b_1_data_reg[6]_i_2_n_0\
    );
\ma8b_1_data_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[6]_i_7_n_0\,
      I1 => \ma8b_1_data_reg[6]_i_8_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[6]_i_9_n_0\,
      I4 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I5 => \ma8b_1_data_reg[6]_i_10_n_0\,
      O => \ma8b_1_data_reg[6]_i_3_n_0\
    );
\ma8b_1_data_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(15),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(14),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[6]_i_11_n_0\,
      O => \ma8b_1_data_reg[6]_i_4_n_0\
    );
\ma8b_1_data_reg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(19),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(18),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[6]_i_12_n_0\,
      O => \ma8b_1_data_reg[6]_i_5_n_0\
    );
\ma8b_1_data_reg[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I1 => tmp_i_i1_fu_1104_p1(22),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => loc_V_2_reg_1643(0),
      O => \ma8b_1_data_reg[6]_i_6_n_0\
    );
\ma8b_1_data_reg[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C808"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(0),
      I1 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I2 => loc_V_2_reg_1643(0),
      I3 => tmp_i_i1_fu_1104_p1(1),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      O => \ma8b_1_data_reg[6]_i_7_n_0\
    );
\ma8b_1_data_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(3),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(2),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[6]_i_13_n_0\,
      O => \ma8b_1_data_reg[6]_i_8_n_0\
    );
\ma8b_1_data_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(7),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(6),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[6]_i_14_n_0\,
      O => \ma8b_1_data_reg[6]_i_9_n_0\
    );
\ma8b_1_data_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_start,
      I2 => ap_sig_590,
      I3 => \ma8b_1_data_reg[7]_i_3_n_0\,
      O => \ma8b_1_data_reg[7]_i_1_n_0\
    );
\ma8b_1_data_reg[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F0080FF"
    )
        port map (
      I0 => loc_V_2_reg_1643(1),
      I1 => loc_V_2_reg_1643(0),
      I2 => loc_V_2_reg_1643(2),
      I3 => \ma8b_1_data_reg[7]_i_3_n_0\,
      I4 => loc_V_2_reg_1643(3),
      O => \ma8b_1_data_reg[7]_i_10_n_0\
    );
\ma8b_1_data_reg[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"708F"
    )
        port map (
      I0 => loc_V_2_reg_1643(0),
      I1 => loc_V_2_reg_1643(1),
      I2 => \ma8b_1_data_reg[7]_i_3_n_0\,
      I3 => loc_V_2_reg_1643(2),
      O => \ma8b_1_data_reg[7]_i_11_n_0\
    );
\ma8b_1_data_reg[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      O => \ma8b_1_data_reg[7]_i_12_n_0\
    );
\ma8b_1_data_reg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(0),
      I1 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I2 => tmp_i_i1_fu_1104_p1(2),
      I3 => loc_V_2_reg_1643(0),
      I4 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I5 => tmp_i_i1_fu_1104_p1(1),
      O => \ma8b_1_data_reg[7]_i_13_n_0\
    );
\ma8b_1_data_reg[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(4),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(3),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[7]_i_21_n_0\,
      O => \ma8b_1_data_reg[7]_i_14_n_0\
    );
\ma8b_1_data_reg[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(8),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(7),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[7]_i_22_n_0\,
      O => \ma8b_1_data_reg[7]_i_15_n_0\
    );
\ma8b_1_data_reg[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(12),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(11),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[7]_i_23_n_0\,
      O => \ma8b_1_data_reg[7]_i_16_n_0\
    );
\ma8b_1_data_reg[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01A0"
    )
        port map (
      I0 => loc_V_2_reg_1643(5),
      I1 => \ma8b_1_data_reg[0]_i_4_n_0\,
      I2 => loc_V_2_reg_1643(6),
      I3 => loc_V_2_reg_1643(7),
      O => \ma8b_1_data_reg[7]_i_17_n_0\
    );
\ma8b_1_data_reg[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => loc_V_2_reg_1643(0),
      I1 => \ma8b_1_data_reg[7]_i_3_n_0\,
      I2 => loc_V_2_reg_1643(1),
      O => \ma8b_1_data_reg[7]_i_18_n_0\
    );
\ma8b_1_data_reg[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(18),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(17),
      O => \ma8b_1_data_reg[7]_i_19_n_0\
    );
\ma8b_1_data_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ma8b_1_data_reg[7]_i_4_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_5_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_6_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_3_n_0\,
      O => result_V_1_fu_1188_p3(7)
    );
\ma8b_1_data_reg[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(22),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(21),
      O => \ma8b_1_data_reg[7]_i_20_n_0\
    );
\ma8b_1_data_reg[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(6),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(5),
      O => \ma8b_1_data_reg[7]_i_21_n_0\
    );
\ma8b_1_data_reg[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(10),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(9),
      O => \ma8b_1_data_reg[7]_i_22_n_0\
    );
\ma8b_1_data_reg[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(14),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(13),
      O => \ma8b_1_data_reg[7]_i_23_n_0\
    );
\ma8b_1_data_reg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ma8b_1_data_reg[7]_i_7_n_0\,
      I1 => loc_V_2_reg_1643(6),
      I2 => loc_V_2_reg_1643(7),
      O => \ma8b_1_data_reg[7]_i_3_n_0\
    );
\ma8b_1_data_reg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[7]_i_8_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_9_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I4 => \ma8b_1_data_reg[7]_i_12_n_0\,
      O => \ma8b_1_data_reg[7]_i_4_n_0\
    );
\ma8b_1_data_reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF00008000FFFF"
    )
        port map (
      I0 => loc_V_2_reg_1643(2),
      I1 => loc_V_2_reg_1643(0),
      I2 => loc_V_2_reg_1643(1),
      I3 => loc_V_2_reg_1643(3),
      I4 => \ma8b_1_data_reg[7]_i_3_n_0\,
      I5 => loc_V_2_reg_1643(4),
      O => \ma8b_1_data_reg[7]_i_5_n_0\
    );
\ma8b_1_data_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ma8b_1_data_reg[7]_i_13_n_0\,
      I1 => \ma8b_1_data_reg[7]_i_14_n_0\,
      I2 => \ma8b_1_data_reg[7]_i_10_n_0\,
      I3 => \ma8b_1_data_reg[7]_i_15_n_0\,
      I4 => \ma8b_1_data_reg[7]_i_11_n_0\,
      I5 => \ma8b_1_data_reg[7]_i_16_n_0\,
      O => \ma8b_1_data_reg[7]_i_6_n_0\
    );
\ma8b_1_data_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => loc_V_2_reg_1643(5),
      I1 => loc_V_2_reg_1643(3),
      I2 => loc_V_2_reg_1643(1),
      I3 => loc_V_2_reg_1643(0),
      I4 => loc_V_2_reg_1643(2),
      I5 => loc_V_2_reg_1643(4),
      O => \ma8b_1_data_reg[7]_i_7_n_0\
    );
\ma8b_1_data_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(16),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(15),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[7]_i_19_n_0\,
      O => \ma8b_1_data_reg[7]_i_8_n_0\
    );
\ma8b_1_data_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tmp_i_i1_fu_1104_p1(20),
      I1 => loc_V_2_reg_1643(0),
      I2 => \ma8b_1_data_reg[7]_i_17_n_0\,
      I3 => tmp_i_i1_fu_1104_p1(19),
      I4 => \ma8b_1_data_reg[7]_i_18_n_0\,
      I5 => \ma8b_1_data_reg[7]_i_20_n_0\,
      O => \ma8b_1_data_reg[7]_i_9_n_0\
    );
\ma8b_1_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => result_V_1_fu_1188_p3(0),
      Q => ma8b(0),
      R => '0'
    );
\ma8b_1_data_reg_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ma8b_1_data_reg[0]_i_2_n_0\,
      I1 => \ma8b_1_data_reg[0]_i_3_n_0\,
      O => result_V_1_fu_1188_p3(0),
      S => \ma8b_1_data_reg[7]_i_3_n_0\
    );
\ma8b_1_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => result_V_1_fu_1188_p3(1),
      Q => ma8b(1),
      R => \ma8b_1_data_reg[7]_i_1_n_0\
    );
\ma8b_1_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => result_V_1_fu_1188_p3(2),
      Q => ma8b(2),
      R => \ma8b_1_data_reg[7]_i_1_n_0\
    );
\ma8b_1_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => result_V_1_fu_1188_p3(3),
      Q => ma8b(3),
      R => \ma8b_1_data_reg[7]_i_1_n_0\
    );
\ma8b_1_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => result_V_1_fu_1188_p3(4),
      Q => ma8b(4),
      R => \ma8b_1_data_reg[7]_i_1_n_0\
    );
\ma8b_1_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => result_V_1_fu_1188_p3(5),
      Q => ma8b(5),
      R => \ma8b_1_data_reg[7]_i_1_n_0\
    );
\ma8b_1_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => result_V_1_fu_1188_p3(6),
      Q => ma8b(6),
      R => \ma8b_1_data_reg[7]_i_1_n_0\
    );
\ma8b_1_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \da_1_data_reg[8]_i_1_n_0\,
      D => result_V_1_fu_1188_p3(7),
      Q => ma8b(7),
      R => \ma8b_1_data_reg[7]_i_1_n_0\
    );
\or_cond4_reg_1582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vsi_control_fcmp_32ns_32ns_1_1_U8_n_39,
      Q => or_cond4_reg_1582,
      R => '0'
    );
\or_cond_reg_1578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => or_cond_fu_489_p24_out,
      Q => or_cond_reg_1578,
      R => '0'
    );
\outEna_read_reg_1494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => outEna,
      Q => outEna_read_reg_1494,
      R => '0'
    );
\p_Result_5_reg_1654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_0,
      Q => p_Result_5_reg_1654,
      R => '0'
    );
\p_Result_7_reg_1680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_0,
      Q => p_Result_7_reg_1680,
      R => '0'
    );
\p_Result_9_reg_1706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_0,
      Q => p_Result_9_reg_1706,
      R => '0'
    );
\params_Kd_read_reg_1516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(0),
      Q => params_Kd_read_reg_1516(0),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(10),
      Q => params_Kd_read_reg_1516(10),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(11),
      Q => params_Kd_read_reg_1516(11),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(12),
      Q => params_Kd_read_reg_1516(12),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(13),
      Q => params_Kd_read_reg_1516(13),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(14),
      Q => params_Kd_read_reg_1516(14),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(15),
      Q => params_Kd_read_reg_1516(15),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(16),
      Q => params_Kd_read_reg_1516(16),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(17),
      Q => params_Kd_read_reg_1516(17),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(18),
      Q => params_Kd_read_reg_1516(18),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(19),
      Q => params_Kd_read_reg_1516(19),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(1),
      Q => params_Kd_read_reg_1516(1),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(20),
      Q => params_Kd_read_reg_1516(20),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(21),
      Q => params_Kd_read_reg_1516(21),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(22),
      Q => params_Kd_read_reg_1516(22),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(23),
      Q => params_Kd_read_reg_1516(23),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(24),
      Q => params_Kd_read_reg_1516(24),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(25),
      Q => params_Kd_read_reg_1516(25),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(26),
      Q => params_Kd_read_reg_1516(26),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(27),
      Q => params_Kd_read_reg_1516(27),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(28),
      Q => params_Kd_read_reg_1516(28),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(29),
      Q => params_Kd_read_reg_1516(29),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(2),
      Q => params_Kd_read_reg_1516(2),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(30),
      Q => params_Kd_read_reg_1516(30),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(31),
      Q => params_Kd_read_reg_1516(31),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(3),
      Q => params_Kd_read_reg_1516(3),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(4),
      Q => params_Kd_read_reg_1516(4),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(5),
      Q => params_Kd_read_reg_1516(5),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(6),
      Q => params_Kd_read_reg_1516(6),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(7),
      Q => params_Kd_read_reg_1516(7),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(8),
      Q => params_Kd_read_reg_1516(8),
      R => '0'
    );
\params_Kd_read_reg_1516_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kd(9),
      Q => params_Kd_read_reg_1516(9),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(0),
      Q => params_Ki2_read_reg_1521(0),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(10),
      Q => params_Ki2_read_reg_1521(10),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(11),
      Q => params_Ki2_read_reg_1521(11),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(12),
      Q => params_Ki2_read_reg_1521(12),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(13),
      Q => params_Ki2_read_reg_1521(13),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(14),
      Q => params_Ki2_read_reg_1521(14),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(15),
      Q => params_Ki2_read_reg_1521(15),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(16),
      Q => params_Ki2_read_reg_1521(16),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(17),
      Q => params_Ki2_read_reg_1521(17),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(18),
      Q => params_Ki2_read_reg_1521(18),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(19),
      Q => params_Ki2_read_reg_1521(19),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(1),
      Q => params_Ki2_read_reg_1521(1),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(20),
      Q => params_Ki2_read_reg_1521(20),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(21),
      Q => params_Ki2_read_reg_1521(21),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(22),
      Q => params_Ki2_read_reg_1521(22),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(23),
      Q => params_Ki2_read_reg_1521(23),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(24),
      Q => params_Ki2_read_reg_1521(24),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(25),
      Q => params_Ki2_read_reg_1521(25),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(26),
      Q => params_Ki2_read_reg_1521(26),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(27),
      Q => params_Ki2_read_reg_1521(27),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(28),
      Q => params_Ki2_read_reg_1521(28),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(29),
      Q => params_Ki2_read_reg_1521(29),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(2),
      Q => params_Ki2_read_reg_1521(2),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(30),
      Q => params_Ki2_read_reg_1521(30),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(31),
      Q => params_Ki2_read_reg_1521(31),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(3),
      Q => params_Ki2_read_reg_1521(3),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(4),
      Q => params_Ki2_read_reg_1521(4),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(5),
      Q => params_Ki2_read_reg_1521(5),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(6),
      Q => params_Ki2_read_reg_1521(6),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(7),
      Q => params_Ki2_read_reg_1521(7),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(8),
      Q => params_Ki2_read_reg_1521(8),
      R => '0'
    );
\params_Ki2_read_reg_1521_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Ki2(9),
      Q => params_Ki2_read_reg_1521(9),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(0),
      Q => params_Kp_read_reg_1526(0),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(10),
      Q => params_Kp_read_reg_1526(10),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(11),
      Q => params_Kp_read_reg_1526(11),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(12),
      Q => params_Kp_read_reg_1526(12),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(13),
      Q => params_Kp_read_reg_1526(13),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(14),
      Q => params_Kp_read_reg_1526(14),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(15),
      Q => params_Kp_read_reg_1526(15),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(16),
      Q => params_Kp_read_reg_1526(16),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(17),
      Q => params_Kp_read_reg_1526(17),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(18),
      Q => params_Kp_read_reg_1526(18),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(19),
      Q => params_Kp_read_reg_1526(19),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(1),
      Q => params_Kp_read_reg_1526(1),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(20),
      Q => params_Kp_read_reg_1526(20),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(21),
      Q => params_Kp_read_reg_1526(21),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(22),
      Q => params_Kp_read_reg_1526(22),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(23),
      Q => params_Kp_read_reg_1526(23),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(24),
      Q => params_Kp_read_reg_1526(24),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(25),
      Q => params_Kp_read_reg_1526(25),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(26),
      Q => params_Kp_read_reg_1526(26),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(27),
      Q => params_Kp_read_reg_1526(27),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(28),
      Q => params_Kp_read_reg_1526(28),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(29),
      Q => params_Kp_read_reg_1526(29),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(2),
      Q => params_Kp_read_reg_1526(2),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(30),
      Q => params_Kp_read_reg_1526(30),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(31),
      Q => params_Kp_read_reg_1526(31),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(3),
      Q => params_Kp_read_reg_1526(3),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(4),
      Q => params_Kp_read_reg_1526(4),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(5),
      Q => params_Kp_read_reg_1526(5),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(6),
      Q => params_Kp_read_reg_1526(6),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(7),
      Q => params_Kp_read_reg_1526(7),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(8),
      Q => params_Kp_read_reg_1526(8),
      R => '0'
    );
\params_Kp_read_reg_1526_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_Kp(9),
      Q => params_Kp_read_reg_1526(9),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(0),
      Q => params_vRef_read_reg_1531(0),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(10),
      Q => params_vRef_read_reg_1531(10),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(11),
      Q => params_vRef_read_reg_1531(11),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(12),
      Q => params_vRef_read_reg_1531(12),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(13),
      Q => params_vRef_read_reg_1531(13),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(14),
      Q => params_vRef_read_reg_1531(14),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(15),
      Q => params_vRef_read_reg_1531(15),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(16),
      Q => params_vRef_read_reg_1531(16),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(17),
      Q => params_vRef_read_reg_1531(17),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(18),
      Q => params_vRef_read_reg_1531(18),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(19),
      Q => params_vRef_read_reg_1531(19),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(1),
      Q => params_vRef_read_reg_1531(1),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(20),
      Q => params_vRef_read_reg_1531(20),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(21),
      Q => params_vRef_read_reg_1531(21),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(22),
      Q => params_vRef_read_reg_1531(22),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(23),
      Q => params_vRef_read_reg_1531(23),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(24),
      Q => params_vRef_read_reg_1531(24),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(25),
      Q => params_vRef_read_reg_1531(25),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(26),
      Q => params_vRef_read_reg_1531(26),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(27),
      Q => params_vRef_read_reg_1531(27),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(28),
      Q => params_vRef_read_reg_1531(28),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(29),
      Q => params_vRef_read_reg_1531(29),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(2),
      Q => params_vRef_read_reg_1531(2),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(30),
      Q => params_vRef_read_reg_1531(30),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(31),
      Q => params_vRef_read_reg_1531(31),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(3),
      Q => params_vRef_read_reg_1531(3),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(4),
      Q => params_vRef_read_reg_1531(4),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(5),
      Q => params_vRef_read_reg_1531(5),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(6),
      Q => params_vRef_read_reg_1531(6),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(7),
      Q => params_vRef_read_reg_1531(7),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(8),
      Q => params_vRef_read_reg_1531(8),
      R => '0'
    );
\params_vRef_read_reg_1531_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_vRef(9),
      Q => params_vRef_read_reg_1531(9),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(0),
      Q => params_y_max_read_reg_1507(0),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(10),
      Q => params_y_max_read_reg_1507(10),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(11),
      Q => params_y_max_read_reg_1507(11),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(12),
      Q => params_y_max_read_reg_1507(12),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(13),
      Q => params_y_max_read_reg_1507(13),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(14),
      Q => params_y_max_read_reg_1507(14),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(15),
      Q => params_y_max_read_reg_1507(15),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(16),
      Q => params_y_max_read_reg_1507(16),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(17),
      Q => params_y_max_read_reg_1507(17),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(18),
      Q => params_y_max_read_reg_1507(18),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(19),
      Q => params_y_max_read_reg_1507(19),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(1),
      Q => params_y_max_read_reg_1507(1),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(20),
      Q => params_y_max_read_reg_1507(20),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(21),
      Q => params_y_max_read_reg_1507(21),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(22),
      Q => params_y_max_read_reg_1507(22),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(23),
      Q => params_y_max_read_reg_1507(23),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(24),
      Q => params_y_max_read_reg_1507(24),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(25),
      Q => params_y_max_read_reg_1507(25),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(26),
      Q => params_y_max_read_reg_1507(26),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(27),
      Q => params_y_max_read_reg_1507(27),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(28),
      Q => params_y_max_read_reg_1507(28),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(29),
      Q => params_y_max_read_reg_1507(29),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(2),
      Q => params_y_max_read_reg_1507(2),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(30),
      Q => params_y_max_read_reg_1507(30),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(31),
      Q => params_y_max_read_reg_1507(31),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(3),
      Q => params_y_max_read_reg_1507(3),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(4),
      Q => params_y_max_read_reg_1507(4),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(5),
      Q => params_y_max_read_reg_1507(5),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(6),
      Q => params_y_max_read_reg_1507(6),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(7),
      Q => params_y_max_read_reg_1507(7),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(8),
      Q => params_y_max_read_reg_1507(8),
      R => '0'
    );
\params_y_max_read_reg_1507_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_max(9),
      Q => params_y_max_read_reg_1507(9),
      R => '0'
    );
\params_y_min_read_reg_1499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(0),
      Q => \params_y_min_read_reg_1499_reg_n_0_[0]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(10),
      Q => \params_y_min_read_reg_1499_reg_n_0_[10]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(11),
      Q => \params_y_min_read_reg_1499_reg_n_0_[11]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(12),
      Q => \params_y_min_read_reg_1499_reg_n_0_[12]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(13),
      Q => \params_y_min_read_reg_1499_reg_n_0_[13]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(14),
      Q => \params_y_min_read_reg_1499_reg_n_0_[14]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(15),
      Q => \params_y_min_read_reg_1499_reg_n_0_[15]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(16),
      Q => \params_y_min_read_reg_1499_reg_n_0_[16]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(17),
      Q => \params_y_min_read_reg_1499_reg_n_0_[17]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(18),
      Q => \params_y_min_read_reg_1499_reg_n_0_[18]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(19),
      Q => \params_y_min_read_reg_1499_reg_n_0_[19]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(1),
      Q => \params_y_min_read_reg_1499_reg_n_0_[1]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(20),
      Q => \params_y_min_read_reg_1499_reg_n_0_[20]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(21),
      Q => \params_y_min_read_reg_1499_reg_n_0_[21]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(22),
      Q => \params_y_min_read_reg_1499_reg_n_0_[22]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(23),
      Q => sel0(0),
      R => '0'
    );
\params_y_min_read_reg_1499_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(24),
      Q => sel0(1),
      R => '0'
    );
\params_y_min_read_reg_1499_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(25),
      Q => sel0(2),
      R => '0'
    );
\params_y_min_read_reg_1499_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(26),
      Q => sel0(3),
      R => '0'
    );
\params_y_min_read_reg_1499_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(27),
      Q => sel0(4),
      R => '0'
    );
\params_y_min_read_reg_1499_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(28),
      Q => sel0(5),
      R => '0'
    );
\params_y_min_read_reg_1499_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(29),
      Q => sel0(6),
      R => '0'
    );
\params_y_min_read_reg_1499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(2),
      Q => \params_y_min_read_reg_1499_reg_n_0_[2]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(30),
      Q => sel0(7),
      R => '0'
    );
\params_y_min_read_reg_1499_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(31),
      Q => \params_y_min_read_reg_1499_reg_n_0_[31]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(3),
      Q => \params_y_min_read_reg_1499_reg_n_0_[3]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(4),
      Q => \params_y_min_read_reg_1499_reg_n_0_[4]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(5),
      Q => \params_y_min_read_reg_1499_reg_n_0_[5]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(6),
      Q => \params_y_min_read_reg_1499_reg_n_0_[6]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(7),
      Q => \params_y_min_read_reg_1499_reg_n_0_[7]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(8),
      Q => \params_y_min_read_reg_1499_reg_n_0_[8]\,
      R => '0'
    );
\params_y_min_read_reg_1499_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => params_y_min(9),
      Q => \params_y_min_read_reg_1499_reg_n_0_[9]\,
      R => '0'
    );
\reg_351[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_sig_289,
      I1 => ap_sig_296,
      O => reg_3510
    );
\reg_351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(0),
      Q => reg_351(0),
      R => '0'
    );
\reg_351_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(10),
      Q => reg_351(10),
      R => '0'
    );
\reg_351_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(11),
      Q => reg_351(11),
      R => '0'
    );
\reg_351_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(12),
      Q => reg_351(12),
      R => '0'
    );
\reg_351_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(13),
      Q => reg_351(13),
      R => '0'
    );
\reg_351_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(14),
      Q => reg_351(14),
      R => '0'
    );
\reg_351_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(15),
      Q => reg_351(15),
      R => '0'
    );
\reg_351_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(16),
      Q => reg_351(16),
      R => '0'
    );
\reg_351_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(17),
      Q => reg_351(17),
      R => '0'
    );
\reg_351_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(18),
      Q => reg_351(18),
      R => '0'
    );
\reg_351_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(19),
      Q => reg_351(19),
      R => '0'
    );
\reg_351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(1),
      Q => reg_351(1),
      R => '0'
    );
\reg_351_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(20),
      Q => reg_351(20),
      R => '0'
    );
\reg_351_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(21),
      Q => reg_351(21),
      R => '0'
    );
\reg_351_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(22),
      Q => reg_351(22),
      R => '0'
    );
\reg_351_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(23),
      Q => reg_351(23),
      R => '0'
    );
\reg_351_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(24),
      Q => reg_351(24),
      R => '0'
    );
\reg_351_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(25),
      Q => reg_351(25),
      R => '0'
    );
\reg_351_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(26),
      Q => reg_351(26),
      R => '0'
    );
\reg_351_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(27),
      Q => reg_351(27),
      R => '0'
    );
\reg_351_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(28),
      Q => reg_351(28),
      R => '0'
    );
\reg_351_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(29),
      Q => reg_351(29),
      R => '0'
    );
\reg_351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(2),
      Q => reg_351(2),
      R => '0'
    );
\reg_351_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(30),
      Q => reg_351(30),
      R => '0'
    );
\reg_351_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(31),
      Q => reg_351(31),
      R => '0'
    );
\reg_351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(3),
      Q => reg_351(3),
      R => '0'
    );
\reg_351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(4),
      Q => reg_351(4),
      R => '0'
    );
\reg_351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(5),
      Q => reg_351(5),
      R => '0'
    );
\reg_351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(6),
      Q => reg_351(6),
      R => '0'
    );
\reg_351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(7),
      Q => reg_351(7),
      R => '0'
    );
\reg_351_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(8),
      Q => reg_351(8),
      R => '0'
    );
\reg_351_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3510,
      D => grp_fu_335_p1(9),
      Q => reg_351(9),
      R => '0'
    );
\reg_356[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_sig_313,
      I1 => ap_sig_329,
      I2 => ap_sig_337,
      I3 => \ap_CS_fsm_reg_n_0_[9]\,
      I4 => ap_sig_321,
      I5 => ap_sig_345,
      O => reg_3560
    );
\reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(0),
      Q => reg_356(0),
      R => '0'
    );
\reg_356_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(10),
      Q => reg_356(10),
      R => '0'
    );
\reg_356_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(11),
      Q => reg_356(11),
      R => '0'
    );
\reg_356_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(12),
      Q => reg_356(12),
      R => '0'
    );
\reg_356_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(13),
      Q => reg_356(13),
      R => '0'
    );
\reg_356_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(14),
      Q => reg_356(14),
      R => '0'
    );
\reg_356_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(15),
      Q => reg_356(15),
      R => '0'
    );
\reg_356_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(16),
      Q => reg_356(16),
      R => '0'
    );
\reg_356_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(17),
      Q => reg_356(17),
      R => '0'
    );
\reg_356_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(18),
      Q => reg_356(18),
      R => '0'
    );
\reg_356_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(19),
      Q => reg_356(19),
      R => '0'
    );
\reg_356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(1),
      Q => reg_356(1),
      R => '0'
    );
\reg_356_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(20),
      Q => reg_356(20),
      R => '0'
    );
\reg_356_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(21),
      Q => reg_356(21),
      R => '0'
    );
\reg_356_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(22),
      Q => reg_356(22),
      R => '0'
    );
\reg_356_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(23),
      Q => reg_356(23),
      R => '0'
    );
\reg_356_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(24),
      Q => reg_356(24),
      R => '0'
    );
\reg_356_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(25),
      Q => reg_356(25),
      R => '0'
    );
\reg_356_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(26),
      Q => reg_356(26),
      R => '0'
    );
\reg_356_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(27),
      Q => reg_356(27),
      R => '0'
    );
\reg_356_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(28),
      Q => reg_356(28),
      R => '0'
    );
\reg_356_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(29),
      Q => reg_356(29),
      R => '0'
    );
\reg_356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(2),
      Q => reg_356(2),
      R => '0'
    );
\reg_356_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(30),
      Q => reg_356(30),
      R => '0'
    );
\reg_356_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(31),
      Q => reg_356(31),
      R => '0'
    );
\reg_356_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(3),
      Q => reg_356(3),
      R => '0'
    );
\reg_356_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(4),
      Q => reg_356(4),
      R => '0'
    );
\reg_356_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(5),
      Q => reg_356(5),
      R => '0'
    );
\reg_356_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(6),
      Q => reg_356(6),
      R => '0'
    );
\reg_356_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(7),
      Q => reg_356(7),
      R => '0'
    );
\reg_356_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(8),
      Q => reg_356(8),
      R => '0'
    );
\reg_356_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3560,
      D => grp_fu_314_p2(9),
      Q => reg_356(9),
      R => '0'
    );
\reg_362[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_sig_321,
      I1 => \ap_CS_fsm_reg_n_0_[9]\,
      I2 => ap_sig_337,
      I3 => ap_sig_355,
      O => reg_3620
    );
\reg_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_31,
      Q => reg_362(0),
      R => '0'
    );
\reg_362_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_21,
      Q => reg_362(10),
      R => '0'
    );
\reg_362_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_20,
      Q => reg_362(11),
      R => '0'
    );
\reg_362_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_19,
      Q => reg_362(12),
      R => '0'
    );
\reg_362_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_18,
      Q => reg_362(13),
      R => '0'
    );
\reg_362_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_17,
      Q => reg_362(14),
      R => '0'
    );
\reg_362_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_16,
      Q => reg_362(15),
      R => '0'
    );
\reg_362_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_15,
      Q => reg_362(16),
      R => '0'
    );
\reg_362_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_14,
      Q => reg_362(17),
      R => '0'
    );
\reg_362_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_13,
      Q => reg_362(18),
      R => '0'
    );
\reg_362_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_12,
      Q => reg_362(19),
      R => '0'
    );
\reg_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_30,
      Q => reg_362(1),
      R => '0'
    );
\reg_362_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_11,
      Q => reg_362(20),
      R => '0'
    );
\reg_362_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_10,
      Q => reg_362(21),
      R => '0'
    );
\reg_362_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_9,
      Q => reg_362(22),
      R => '0'
    );
\reg_362_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => tmp_i_i_i28_cast_fu_973_p1(0),
      Q => reg_362(23),
      R => '0'
    );
\reg_362_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => tmp_i_i_i28_cast_fu_973_p1(1),
      Q => reg_362(24),
      R => '0'
    );
\reg_362_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => tmp_i_i_i28_cast_fu_973_p1(2),
      Q => reg_362(25),
      R => '0'
    );
\reg_362_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => tmp_i_i_i28_cast_fu_973_p1(3),
      Q => reg_362(26),
      R => '0'
    );
\reg_362_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => tmp_i_i_i28_cast_fu_973_p1(4),
      Q => reg_362(27),
      R => '0'
    );
\reg_362_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => tmp_i_i_i28_cast_fu_973_p1(5),
      Q => reg_362(28),
      R => '0'
    );
\reg_362_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => tmp_i_i_i28_cast_fu_973_p1(6),
      Q => reg_362(29),
      R => '0'
    );
\reg_362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_29,
      Q => reg_362(2),
      R => '0'
    );
\reg_362_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => tmp_i_i_i28_cast_fu_973_p1(7),
      Q => reg_362(30),
      R => '0'
    );
\reg_362_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_0,
      Q => reg_362(31),
      R => '0'
    );
\reg_362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_28,
      Q => reg_362(3),
      R => '0'
    );
\reg_362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_27,
      Q => reg_362(4),
      R => '0'
    );
\reg_362_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_26,
      Q => reg_362(5),
      R => '0'
    );
\reg_362_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_25,
      Q => reg_362(6),
      R => '0'
    );
\reg_362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_24,
      Q => reg_362(7),
      R => '0'
    );
\reg_362_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_23,
      Q => reg_362(8),
      R => '0'
    );
\reg_362_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3620,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_22,
      Q => reg_362(9),
      R => '0'
    );
\reg_371[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_sig_376,
      I1 => ap_sig_329,
      I2 => ap_sig_313,
      I3 => ap_sig_367,
      O => reg_3710
    );
\reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(0),
      Q => reg_371(0),
      R => '0'
    );
\reg_371_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(10),
      Q => reg_371(10),
      R => '0'
    );
\reg_371_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(11),
      Q => reg_371(11),
      R => '0'
    );
\reg_371_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(12),
      Q => reg_371(12),
      R => '0'
    );
\reg_371_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(13),
      Q => reg_371(13),
      R => '0'
    );
\reg_371_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(14),
      Q => reg_371(14),
      R => '0'
    );
\reg_371_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(15),
      Q => reg_371(15),
      R => '0'
    );
\reg_371_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(16),
      Q => reg_371(16),
      R => '0'
    );
\reg_371_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(17),
      Q => reg_371(17),
      R => '0'
    );
\reg_371_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(18),
      Q => reg_371(18),
      R => '0'
    );
\reg_371_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(19),
      Q => reg_371(19),
      R => '0'
    );
\reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(1),
      Q => reg_371(1),
      R => '0'
    );
\reg_371_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(20),
      Q => reg_371(20),
      R => '0'
    );
\reg_371_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(21),
      Q => reg_371(21),
      R => '0'
    );
\reg_371_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(22),
      Q => reg_371(22),
      R => '0'
    );
\reg_371_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(23),
      Q => reg_371(23),
      R => '0'
    );
\reg_371_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(24),
      Q => reg_371(24),
      R => '0'
    );
\reg_371_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(25),
      Q => reg_371(25),
      R => '0'
    );
\reg_371_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(26),
      Q => reg_371(26),
      R => '0'
    );
\reg_371_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(27),
      Q => reg_371(27),
      R => '0'
    );
\reg_371_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(28),
      Q => reg_371(28),
      R => '0'
    );
\reg_371_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(29),
      Q => reg_371(29),
      R => '0'
    );
\reg_371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(2),
      Q => reg_371(2),
      R => '0'
    );
\reg_371_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(30),
      Q => reg_371(30),
      R => '0'
    );
\reg_371_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(31),
      Q => reg_371(31),
      R => '0'
    );
\reg_371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(3),
      Q => reg_371(3),
      R => '0'
    );
\reg_371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(4),
      Q => reg_371(4),
      R => '0'
    );
\reg_371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(5),
      Q => reg_371(5),
      R => '0'
    );
\reg_371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(6),
      Q => reg_371(6),
      R => '0'
    );
\reg_371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(7),
      Q => reg_371(7),
      R => '0'
    );
\reg_371_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(8),
      Q => reg_371(8),
      R => '0'
    );
\reg_371_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3710,
      D => grp_fu_303_p2(9),
      Q => reg_371(9),
      R => '0'
    );
\reg_378[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_sig_355,
      I1 => ap_sig_385,
      O => reg_3780
    );
\reg_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(0),
      Q => reg_378(0),
      R => '0'
    );
\reg_378_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(10),
      Q => reg_378(10),
      R => '0'
    );
\reg_378_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(11),
      Q => reg_378(11),
      R => '0'
    );
\reg_378_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(12),
      Q => reg_378(12),
      R => '0'
    );
\reg_378_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(13),
      Q => reg_378(13),
      R => '0'
    );
\reg_378_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(14),
      Q => reg_378(14),
      R => '0'
    );
\reg_378_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(15),
      Q => reg_378(15),
      R => '0'
    );
\reg_378_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(16),
      Q => reg_378(16),
      R => '0'
    );
\reg_378_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(17),
      Q => reg_378(17),
      R => '0'
    );
\reg_378_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(18),
      Q => reg_378(18),
      R => '0'
    );
\reg_378_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(19),
      Q => reg_378(19),
      R => '0'
    );
\reg_378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(1),
      Q => reg_378(1),
      R => '0'
    );
\reg_378_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(20),
      Q => reg_378(20),
      R => '0'
    );
\reg_378_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(21),
      Q => reg_378(21),
      R => '0'
    );
\reg_378_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(22),
      Q => reg_378(22),
      R => '0'
    );
\reg_378_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(23),
      Q => reg_378(23),
      R => '0'
    );
\reg_378_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(24),
      Q => reg_378(24),
      R => '0'
    );
\reg_378_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(25),
      Q => reg_378(25),
      R => '0'
    );
\reg_378_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(26),
      Q => reg_378(26),
      R => '0'
    );
\reg_378_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(27),
      Q => reg_378(27),
      R => '0'
    );
\reg_378_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(28),
      Q => reg_378(28),
      R => '0'
    );
\reg_378_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(29),
      Q => reg_378(29),
      R => '0'
    );
\reg_378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(2),
      Q => reg_378(2),
      R => '0'
    );
\reg_378_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(30),
      Q => reg_378(30),
      R => '0'
    );
\reg_378_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(31),
      Q => reg_378(31),
      R => '0'
    );
\reg_378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(3),
      Q => reg_378(3),
      R => '0'
    );
\reg_378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(4),
      Q => reg_378(4),
      R => '0'
    );
\reg_378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(5),
      Q => reg_378(5),
      R => '0'
    );
\reg_378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(6),
      Q => reg_378(6),
      R => '0'
    );
\reg_378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(7),
      Q => reg_378(7),
      R => '0'
    );
\reg_378_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(8),
      Q => reg_378(8),
      R => '0'
    );
\reg_378_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3780,
      D => grp_fu_314_p2(9),
      Q => reg_378(9),
      R => '0'
    );
\reg_384[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_sig_394,
      I1 => \ap_CS_fsm_reg_n_0_[58]\,
      I2 => ap_sig_345,
      I3 => ap_sig_401,
      I4 => ap_sig_410,
      O => reg_3840
    );
\reg_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(0),
      Q => \reg_384_reg_n_0_[0]\,
      R => '0'
    );
\reg_384_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(10),
      Q => \reg_384_reg_n_0_[10]\,
      R => '0'
    );
\reg_384_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(11),
      Q => \reg_384_reg_n_0_[11]\,
      R => '0'
    );
\reg_384_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(12),
      Q => \reg_384_reg_n_0_[12]\,
      R => '0'
    );
\reg_384_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(13),
      Q => \reg_384_reg_n_0_[13]\,
      R => '0'
    );
\reg_384_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(14),
      Q => \reg_384_reg_n_0_[14]\,
      R => '0'
    );
\reg_384_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(15),
      Q => \reg_384_reg_n_0_[15]\,
      R => '0'
    );
\reg_384_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(16),
      Q => \reg_384_reg_n_0_[16]\,
      R => '0'
    );
\reg_384_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(17),
      Q => \reg_384_reg_n_0_[17]\,
      R => '0'
    );
\reg_384_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(18),
      Q => \reg_384_reg_n_0_[18]\,
      R => '0'
    );
\reg_384_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(19),
      Q => \reg_384_reg_n_0_[19]\,
      R => '0'
    );
\reg_384_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(1),
      Q => \reg_384_reg_n_0_[1]\,
      R => '0'
    );
\reg_384_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(20),
      Q => \reg_384_reg_n_0_[20]\,
      R => '0'
    );
\reg_384_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(21),
      Q => \reg_384_reg_n_0_[21]\,
      R => '0'
    );
\reg_384_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(22),
      Q => \reg_384_reg_n_0_[22]\,
      R => '0'
    );
\reg_384_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(23),
      Q => tmp_21_fu_517_p4(0),
      R => '0'
    );
\reg_384_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(24),
      Q => tmp_21_fu_517_p4(1),
      R => '0'
    );
\reg_384_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(25),
      Q => tmp_21_fu_517_p4(2),
      R => '0'
    );
\reg_384_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(26),
      Q => tmp_21_fu_517_p4(3),
      R => '0'
    );
\reg_384_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(27),
      Q => tmp_21_fu_517_p4(4),
      R => '0'
    );
\reg_384_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(28),
      Q => tmp_21_fu_517_p4(5),
      R => '0'
    );
\reg_384_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(29),
      Q => tmp_21_fu_517_p4(6),
      R => '0'
    );
\reg_384_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(2),
      Q => \reg_384_reg_n_0_[2]\,
      R => '0'
    );
\reg_384_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(30),
      Q => tmp_21_fu_517_p4(7),
      R => '0'
    );
\reg_384_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(31),
      Q => \reg_384_reg_n_0_[31]\,
      R => '0'
    );
\reg_384_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(3),
      Q => \reg_384_reg_n_0_[3]\,
      R => '0'
    );
\reg_384_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(4),
      Q => \reg_384_reg_n_0_[4]\,
      R => '0'
    );
\reg_384_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(5),
      Q => \reg_384_reg_n_0_[5]\,
      R => '0'
    );
\reg_384_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(6),
      Q => \reg_384_reg_n_0_[6]\,
      R => '0'
    );
\reg_384_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(7),
      Q => \reg_384_reg_n_0_[7]\,
      R => '0'
    );
\reg_384_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(8),
      Q => \reg_384_reg_n_0_[8]\,
      R => '0'
    );
\reg_384_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => grp_fu_303_p2(9),
      Q => \reg_384_reg_n_0_[9]\,
      R => '0'
    );
\rstIntN_read_reg_1542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => rstIntN,
      Q => rstIntN_read_reg_1542,
      R => '0'
    );
\sat[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC000AAAAAAAA"
    )
        port map (
      I0 => \sat_reg_n_0_[0]\,
      I1 => tmp_32_fu_624_p2,
      I2 => tmp_34_reg_1591,
      I3 => tmp_25_fu_560_p2,
      I4 => p_0_in0_out,
      I5 => ap_sig_505,
      O => \sat[0]_i_1_n_0\
    );
\sat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => tmp_2_fu_439_p3,
      I1 => p_0_in0_out,
      I2 => ap_sig_505,
      O => \sat[1]_i_1_n_0\
    );
\sat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \sat[0]_i_1_n_0\,
      Q => \sat_reg_n_0_[0]\,
      R => '0'
    );
\sat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \sat[1]_i_1_n_0\,
      Q => tmp_2_fu_439_p3,
      R => '0'
    );
\sh_assign_4_reg_1664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_78,
      Q => sh_assign_4_reg_1664(0),
      R => '0'
    );
\sh_assign_4_reg_1664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_71,
      Q => sh_assign_4_reg_1664(1),
      R => '0'
    );
\sh_assign_4_reg_1664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_70,
      Q => sh_assign_4_reg_1664(2),
      R => '0'
    );
\sh_assign_4_reg_1664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_69,
      Q => sh_assign_4_reg_1664(3),
      R => '0'
    );
\sh_assign_4_reg_1664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_68,
      Q => sh_assign_4_reg_1664(4),
      R => '0'
    );
\sh_assign_4_reg_1664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_67,
      Q => sh_assign_4_reg_1664(5),
      R => '0'
    );
\sh_assign_4_reg_1664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_66,
      Q => sh_assign_4_reg_1664(6),
      R => '0'
    );
\sh_assign_4_reg_1664_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_65,
      Q => sh_assign_4_reg_1664(7),
      R => '0'
    );
\sh_assign_6_reg_1690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_6_fu_1027_p2(0),
      Q => sh_assign_6_reg_1690(0),
      R => '0'
    );
\sh_assign_6_reg_1690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_6_fu_1027_p2(1),
      Q => sh_assign_6_reg_1690(1),
      R => '0'
    );
\sh_assign_6_reg_1690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_6_fu_1027_p2(2),
      Q => sh_assign_6_reg_1690(2),
      R => '0'
    );
\sh_assign_6_reg_1690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_6_fu_1027_p2(3),
      Q => sh_assign_6_reg_1690(3),
      R => '0'
    );
\sh_assign_6_reg_1690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_6_fu_1027_p2(4),
      Q => sh_assign_6_reg_1690(4),
      R => '0'
    );
\sh_assign_6_reg_1690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_6_fu_1027_p2(5),
      Q => sh_assign_6_reg_1690(5),
      R => '0'
    );
\sh_assign_6_reg_1690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_6_fu_1027_p2(6),
      Q => sh_assign_6_reg_1690(6),
      R => '0'
    );
\sh_assign_6_reg_1690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_58,
      Q => sh_assign_6_reg_1690(7),
      R => '0'
    );
\sh_assign_8_reg_1716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_8_fu_1077_p2(0),
      Q => sh_assign_8_reg_1716(0),
      R => '0'
    );
\sh_assign_8_reg_1716_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_8_fu_1077_p2(1),
      Q => sh_assign_8_reg_1716(1),
      R => '0'
    );
\sh_assign_8_reg_1716_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_8_fu_1077_p2(2),
      Q => sh_assign_8_reg_1716(2),
      R => '0'
    );
\sh_assign_8_reg_1716_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_8_fu_1077_p2(3),
      Q => sh_assign_8_reg_1716(3),
      R => '0'
    );
\sh_assign_8_reg_1716_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_8_fu_1077_p2(4),
      Q => sh_assign_8_reg_1716(4),
      R => '0'
    );
\sh_assign_8_reg_1716_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_8_fu_1077_p2(5),
      Q => sh_assign_8_reg_1716(5),
      R => '0'
    );
\sh_assign_8_reg_1716_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => sh_assign_8_fu_1077_p2(6),
      Q => sh_assign_8_reg_1716(6),
      R => '0'
    );
\sh_assign_8_reg_1716_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_26,
      Q => sh_assign_8_reg_1716(7),
      R => '0'
    );
\thrdHarmEna_read_reg_1489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_441,
      D => thrdHarmEna,
      Q => thrdHarmEna_read_reg_1489,
      R => '0'
    );
\tmp_16_reg_1612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(0),
      Q => tmp_16_reg_1612(0),
      R => '0'
    );
\tmp_16_reg_1612_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(10),
      Q => tmp_16_reg_1612(10),
      R => '0'
    );
\tmp_16_reg_1612_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(11),
      Q => tmp_16_reg_1612(11),
      R => '0'
    );
\tmp_16_reg_1612_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(12),
      Q => tmp_16_reg_1612(12),
      R => '0'
    );
\tmp_16_reg_1612_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(13),
      Q => tmp_16_reg_1612(13),
      R => '0'
    );
\tmp_16_reg_1612_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(14),
      Q => tmp_16_reg_1612(14),
      R => '0'
    );
\tmp_16_reg_1612_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(15),
      Q => tmp_16_reg_1612(15),
      R => '0'
    );
\tmp_16_reg_1612_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(16),
      Q => tmp_16_reg_1612(16),
      R => '0'
    );
\tmp_16_reg_1612_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(17),
      Q => tmp_16_reg_1612(17),
      R => '0'
    );
\tmp_16_reg_1612_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(18),
      Q => tmp_16_reg_1612(18),
      R => '0'
    );
\tmp_16_reg_1612_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(19),
      Q => tmp_16_reg_1612(19),
      R => '0'
    );
\tmp_16_reg_1612_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(1),
      Q => tmp_16_reg_1612(1),
      R => '0'
    );
\tmp_16_reg_1612_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(20),
      Q => tmp_16_reg_1612(20),
      R => '0'
    );
\tmp_16_reg_1612_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(21),
      Q => tmp_16_reg_1612(21),
      R => '0'
    );
\tmp_16_reg_1612_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(22),
      Q => tmp_16_reg_1612(22),
      R => '0'
    );
\tmp_16_reg_1612_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(23),
      Q => tmp_16_reg_1612(23),
      R => '0'
    );
\tmp_16_reg_1612_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(24),
      Q => tmp_16_reg_1612(24),
      R => '0'
    );
\tmp_16_reg_1612_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(25),
      Q => tmp_16_reg_1612(25),
      R => '0'
    );
\tmp_16_reg_1612_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(26),
      Q => tmp_16_reg_1612(26),
      R => '0'
    );
\tmp_16_reg_1612_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(27),
      Q => tmp_16_reg_1612(27),
      R => '0'
    );
\tmp_16_reg_1612_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(28),
      Q => tmp_16_reg_1612(28),
      R => '0'
    );
\tmp_16_reg_1612_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(29),
      Q => tmp_16_reg_1612(29),
      R => '0'
    );
\tmp_16_reg_1612_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(2),
      Q => tmp_16_reg_1612(2),
      R => '0'
    );
\tmp_16_reg_1612_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(30),
      Q => tmp_16_reg_1612(30),
      R => '0'
    );
\tmp_16_reg_1612_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(31),
      Q => tmp_16_reg_1612(31),
      R => '0'
    );
\tmp_16_reg_1612_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(3),
      Q => tmp_16_reg_1612(3),
      R => '0'
    );
\tmp_16_reg_1612_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(4),
      Q => tmp_16_reg_1612(4),
      R => '0'
    );
\tmp_16_reg_1612_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(5),
      Q => tmp_16_reg_1612(5),
      R => '0'
    );
\tmp_16_reg_1612_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(6),
      Q => tmp_16_reg_1612(6),
      R => '0'
    );
\tmp_16_reg_1612_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(7),
      Q => tmp_16_reg_1612(7),
      R => '0'
    );
\tmp_16_reg_1612_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(8),
      Q => tmp_16_reg_1612(8),
      R => '0'
    );
\tmp_16_reg_1612_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_518,
      D => tmp_16_fu_732_p3(9),
      Q => tmp_16_reg_1612(9),
      R => '0'
    );
\tmp_26_reg_1596[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \tmp_26_reg_1596[0]_i_2_n_0\,
      I1 => \params_y_min_read_reg_1499_reg_n_0_[22]\,
      I2 => \params_y_min_read_reg_1499_reg_n_0_[20]\,
      I3 => \params_y_min_read_reg_1499_reg_n_0_[21]\,
      I4 => \tmp_26_reg_1596[0]_i_3_n_0\,
      I5 => notlhs3_fu_566_p2,
      O => tmp_26_fu_578_p2
    );
\tmp_26_reg_1596[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_26_reg_1596[0]_i_5_n_0\,
      I1 => \params_y_min_read_reg_1499_reg_n_0_[14]\,
      I2 => \params_y_min_read_reg_1499_reg_n_0_[15]\,
      I3 => \params_y_min_read_reg_1499_reg_n_0_[12]\,
      I4 => \params_y_min_read_reg_1499_reg_n_0_[13]\,
      I5 => \tmp_26_reg_1596[0]_i_6_n_0\,
      O => \tmp_26_reg_1596[0]_i_2_n_0\
    );
\tmp_26_reg_1596[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[18]\,
      I1 => \params_y_min_read_reg_1499_reg_n_0_[19]\,
      I2 => \params_y_min_read_reg_1499_reg_n_0_[16]\,
      I3 => \params_y_min_read_reg_1499_reg_n_0_[17]\,
      O => \tmp_26_reg_1596[0]_i_3_n_0\
    );
\tmp_26_reg_1596[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => sel0(6),
      I3 => sel0(7),
      I4 => \tmp_26_reg_1596[0]_i_7_n_0\,
      O => notlhs3_fu_566_p2
    );
\tmp_26_reg_1596[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[10]\,
      I1 => \params_y_min_read_reg_1499_reg_n_0_[11]\,
      I2 => \params_y_min_read_reg_1499_reg_n_0_[8]\,
      I3 => \params_y_min_read_reg_1499_reg_n_0_[9]\,
      O => \tmp_26_reg_1596[0]_i_5_n_0\
    );
\tmp_26_reg_1596[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[5]\,
      I1 => \params_y_min_read_reg_1499_reg_n_0_[4]\,
      I2 => \params_y_min_read_reg_1499_reg_n_0_[7]\,
      I3 => \params_y_min_read_reg_1499_reg_n_0_[6]\,
      I4 => \tmp_26_reg_1596[0]_i_8_n_0\,
      O => \tmp_26_reg_1596[0]_i_6_n_0\
    );
\tmp_26_reg_1596[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \tmp_26_reg_1596[0]_i_7_n_0\
    );
\tmp_26_reg_1596[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[2]\,
      I1 => \params_y_min_read_reg_1499_reg_n_0_[3]\,
      I2 => \params_y_min_read_reg_1499_reg_n_0_[0]\,
      I3 => \params_y_min_read_reg_1499_reg_n_0_[1]\,
      O => \tmp_26_reg_1596[0]_i_8_n_0\
    );
\tmp_26_reg_1596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => tmp_26_fu_578_p2,
      Q => tmp_26_reg_1596,
      R => '0'
    );
\tmp_28_reg_1586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vsi_control_fcmp_32ns_32ns_1_1_U8_n_37,
      Q => tmp_28_reg_1586,
      R => '0'
    );
\tmp_32_reg_1601[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \tmp_32_reg_1601[0]_i_2_n_0\,
      I1 => params_y_max_read_reg_1507(22),
      I2 => params_y_max_read_reg_1507(20),
      I3 => params_y_max_read_reg_1507(21),
      I4 => \tmp_32_reg_1601[0]_i_3_n_0\,
      I5 => notlhs5_fu_612_p2,
      O => tmp_32_fu_624_p2
    );
\tmp_32_reg_1601[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_32_reg_1601[0]_i_5_n_0\,
      I1 => params_y_max_read_reg_1507(14),
      I2 => params_y_max_read_reg_1507(15),
      I3 => params_y_max_read_reg_1507(12),
      I4 => params_y_max_read_reg_1507(13),
      I5 => \tmp_32_reg_1601[0]_i_6_n_0\,
      O => \tmp_32_reg_1601[0]_i_2_n_0\
    );
\tmp_32_reg_1601[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_max_read_reg_1507(18),
      I1 => params_y_max_read_reg_1507(19),
      I2 => params_y_max_read_reg_1507(16),
      I3 => params_y_max_read_reg_1507(17),
      O => \tmp_32_reg_1601[0]_i_3_n_0\
    );
\tmp_32_reg_1601[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => params_y_max_read_reg_1507(28),
      I1 => params_y_max_read_reg_1507(27),
      I2 => params_y_max_read_reg_1507(29),
      I3 => params_y_max_read_reg_1507(30),
      I4 => \tmp_32_reg_1601[0]_i_7_n_0\,
      O => notlhs5_fu_612_p2
    );
\tmp_32_reg_1601[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_max_read_reg_1507(10),
      I1 => params_y_max_read_reg_1507(11),
      I2 => params_y_max_read_reg_1507(8),
      I3 => params_y_max_read_reg_1507(9),
      O => \tmp_32_reg_1601[0]_i_5_n_0\
    );
\tmp_32_reg_1601[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => params_y_max_read_reg_1507(5),
      I1 => params_y_max_read_reg_1507(4),
      I2 => params_y_max_read_reg_1507(7),
      I3 => params_y_max_read_reg_1507(6),
      I4 => \tmp_32_reg_1601[0]_i_8_n_0\,
      O => \tmp_32_reg_1601[0]_i_6_n_0\
    );
\tmp_32_reg_1601[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => params_y_max_read_reg_1507(25),
      I1 => params_y_max_read_reg_1507(26),
      I2 => params_y_max_read_reg_1507(23),
      I3 => params_y_max_read_reg_1507(24),
      O => \tmp_32_reg_1601[0]_i_7_n_0\
    );
\tmp_32_reg_1601[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => params_y_max_read_reg_1507(2),
      I1 => params_y_max_read_reg_1507(3),
      I2 => params_y_max_read_reg_1507(0),
      I3 => params_y_max_read_reg_1507(1),
      O => \tmp_32_reg_1601[0]_i_8_n_0\
    );
\tmp_32_reg_1601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => tmp_32_fu_624_p2,
      Q => tmp_32_reg_1601,
      R => '0'
    );
\tmp_34_reg_1591_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vsi_control_fcmp_32ns_32ns_1_1_U9_n_2,
      Q => tmp_34_reg_1591,
      R => '0'
    );
\tmp_42_i_i1_reg_1701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_70,
      Q => tmp_42_i_i1_reg_1701(1),
      R => '0'
    );
\tmp_42_i_i1_reg_1701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_69,
      Q => tmp_42_i_i1_reg_1701(2),
      R => '0'
    );
\tmp_42_i_i1_reg_1701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_68,
      Q => tmp_42_i_i1_reg_1701(3),
      R => '0'
    );
\tmp_42_i_i1_reg_1701_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_67,
      Q => tmp_42_i_i1_reg_1701(4),
      R => '0'
    );
\tmp_42_i_i1_reg_1701_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_66,
      Q => tmp_42_i_i1_reg_1701(5),
      R => '0'
    );
\tmp_42_i_i1_reg_1701_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_65,
      Q => tmp_42_i_i1_reg_1701(6),
      R => '0'
    );
\tmp_42_i_i1_reg_1701_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => tmp_i_i_i37_cast_fu_1023_p1(7),
      Q => tmp_42_i_i1_reg_1701(7),
      R => '0'
    );
\tmp_42_i_i2_reg_1727_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_38,
      Q => tmp_42_i_i2_reg_1727(1),
      R => '0'
    );
\tmp_42_i_i2_reg_1727_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_37,
      Q => tmp_42_i_i2_reg_1727(2),
      R => '0'
    );
\tmp_42_i_i2_reg_1727_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_36,
      Q => tmp_42_i_i2_reg_1727(3),
      R => '0'
    );
\tmp_42_i_i2_reg_1727_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_35,
      Q => tmp_42_i_i2_reg_1727(4),
      R => '0'
    );
\tmp_42_i_i2_reg_1727_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_34,
      Q => tmp_42_i_i2_reg_1727(5),
      R => '0'
    );
\tmp_42_i_i2_reg_1727_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_33,
      Q => tmp_42_i_i2_reg_1727(6),
      R => '0'
    );
\tmp_42_i_i2_reg_1727_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => tmp_i_i_i56_cast_fu_1073_p1(7),
      Q => tmp_42_i_i2_reg_1727(7),
      R => '0'
    );
\tmp_42_i_i_reg_1675_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_77,
      Q => tmp_42_i_i_reg_1675(1),
      R => '0'
    );
\tmp_42_i_i_reg_1675_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_76,
      Q => tmp_42_i_i_reg_1675(2),
      R => '0'
    );
\tmp_42_i_i_reg_1675_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_75,
      Q => tmp_42_i_i_reg_1675(3),
      R => '0'
    );
\tmp_42_i_i_reg_1675_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_74,
      Q => tmp_42_i_i_reg_1675(4),
      R => '0'
    );
\tmp_42_i_i_reg_1675_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_73,
      Q => tmp_42_i_i_reg_1675(5),
      R => '0'
    );
\tmp_42_i_i_reg_1675_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_72,
      Q => tmp_42_i_i_reg_1675(6),
      R => '0'
    );
\tmp_42_i_i_reg_1675_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_547,
      D => tmp_i_i_i28_cast_fu_973_p1(7),
      Q => tmp_42_i_i_reg_1675(7),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(0),
      Q => tmp_51_i4_reg_1484(0),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(10),
      Q => tmp_51_i4_reg_1484(10),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(11),
      Q => tmp_51_i4_reg_1484(11),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(12),
      Q => tmp_51_i4_reg_1484(12),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(13),
      Q => tmp_51_i4_reg_1484(13),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(14),
      Q => tmp_51_i4_reg_1484(14),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(15),
      Q => tmp_51_i4_reg_1484(15),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(16),
      Q => tmp_51_i4_reg_1484(16),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(17),
      Q => tmp_51_i4_reg_1484(17),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(18),
      Q => tmp_51_i4_reg_1484(18),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(19),
      Q => tmp_51_i4_reg_1484(19),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(1),
      Q => tmp_51_i4_reg_1484(1),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(20),
      Q => tmp_51_i4_reg_1484(20),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(21),
      Q => tmp_51_i4_reg_1484(21),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(22),
      Q => tmp_51_i4_reg_1484(22),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(23),
      Q => tmp_51_i4_reg_1484(23),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(24),
      Q => tmp_51_i4_reg_1484(24),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(25),
      Q => tmp_51_i4_reg_1484(25),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(26),
      Q => tmp_51_i4_reg_1484(26),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(27),
      Q => tmp_51_i4_reg_1484(27),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(28),
      Q => tmp_51_i4_reg_1484(28),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(29),
      Q => tmp_51_i4_reg_1484(29),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(2),
      Q => tmp_51_i4_reg_1484(2),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(30),
      Q => tmp_51_i4_reg_1484(30),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(31),
      Q => tmp_51_i4_reg_1484(31),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(3),
      Q => tmp_51_i4_reg_1484(3),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(4),
      Q => tmp_51_i4_reg_1484(4),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(5),
      Q => tmp_51_i4_reg_1484(5),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(6),
      Q => tmp_51_i4_reg_1484(6),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(7),
      Q => tmp_51_i4_reg_1484(7),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(8),
      Q => tmp_51_i4_reg_1484(8),
      R => '0'
    );
\tmp_51_i4_reg_1484_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_313,
      D => grp_fu_308_p2(9),
      Q => tmp_51_i4_reg_1484(9),
      R => '0'
    );
\tmp_i2_reg_1474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(0),
      Q => tmp_i2_reg_1474(0),
      R => '0'
    );
\tmp_i2_reg_1474_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(10),
      Q => tmp_i2_reg_1474(10),
      R => '0'
    );
\tmp_i2_reg_1474_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(11),
      Q => tmp_i2_reg_1474(11),
      R => '0'
    );
\tmp_i2_reg_1474_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(12),
      Q => tmp_i2_reg_1474(12),
      R => '0'
    );
\tmp_i2_reg_1474_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(13),
      Q => tmp_i2_reg_1474(13),
      R => '0'
    );
\tmp_i2_reg_1474_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(14),
      Q => tmp_i2_reg_1474(14),
      R => '0'
    );
\tmp_i2_reg_1474_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(15),
      Q => tmp_i2_reg_1474(15),
      R => '0'
    );
\tmp_i2_reg_1474_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(16),
      Q => tmp_i2_reg_1474(16),
      R => '0'
    );
\tmp_i2_reg_1474_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(17),
      Q => tmp_i2_reg_1474(17),
      R => '0'
    );
\tmp_i2_reg_1474_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(18),
      Q => tmp_i2_reg_1474(18),
      R => '0'
    );
\tmp_i2_reg_1474_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(19),
      Q => tmp_i2_reg_1474(19),
      R => '0'
    );
\tmp_i2_reg_1474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(1),
      Q => tmp_i2_reg_1474(1),
      R => '0'
    );
\tmp_i2_reg_1474_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(20),
      Q => tmp_i2_reg_1474(20),
      R => '0'
    );
\tmp_i2_reg_1474_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(21),
      Q => tmp_i2_reg_1474(21),
      R => '0'
    );
\tmp_i2_reg_1474_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(22),
      Q => tmp_i2_reg_1474(22),
      R => '0'
    );
\tmp_i2_reg_1474_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(23),
      Q => tmp_i2_reg_1474(23),
      R => '0'
    );
\tmp_i2_reg_1474_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(24),
      Q => tmp_i2_reg_1474(24),
      R => '0'
    );
\tmp_i2_reg_1474_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(25),
      Q => tmp_i2_reg_1474(25),
      R => '0'
    );
\tmp_i2_reg_1474_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(26),
      Q => tmp_i2_reg_1474(26),
      R => '0'
    );
\tmp_i2_reg_1474_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(27),
      Q => tmp_i2_reg_1474(27),
      R => '0'
    );
\tmp_i2_reg_1474_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(28),
      Q => tmp_i2_reg_1474(28),
      R => '0'
    );
\tmp_i2_reg_1474_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(29),
      Q => tmp_i2_reg_1474(29),
      R => '0'
    );
\tmp_i2_reg_1474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(2),
      Q => tmp_i2_reg_1474(2),
      R => '0'
    );
\tmp_i2_reg_1474_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(30),
      Q => tmp_i2_reg_1474(30),
      R => '0'
    );
\tmp_i2_reg_1474_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(31),
      Q => tmp_i2_reg_1474(31),
      R => '0'
    );
\tmp_i2_reg_1474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(3),
      Q => tmp_i2_reg_1474(3),
      R => '0'
    );
\tmp_i2_reg_1474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(4),
      Q => tmp_i2_reg_1474(4),
      R => '0'
    );
\tmp_i2_reg_1474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(5),
      Q => tmp_i2_reg_1474(5),
      R => '0'
    );
\tmp_i2_reg_1474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(6),
      Q => tmp_i2_reg_1474(6),
      R => '0'
    );
\tmp_i2_reg_1474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(7),
      Q => tmp_i2_reg_1474(7),
      R => '0'
    );
\tmp_i2_reg_1474_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(8),
      Q => tmp_i2_reg_1474(8),
      R => '0'
    );
\tmp_i2_reg_1474_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_289,
      D => grp_fu_338_p1(9),
      Q => tmp_i2_reg_1474(9),
      R => '0'
    );
vsi_control_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_AXILiteS_s_axi
     port map (
      ARESET => ARESET,
      D(31) => vsi_control_AXILiteS_s_axi_U_n_0,
      D(30) => vsi_control_AXILiteS_s_axi_U_n_1,
      D(29) => vsi_control_AXILiteS_s_axi_U_n_2,
      D(28) => vsi_control_AXILiteS_s_axi_U_n_3,
      D(27) => vsi_control_AXILiteS_s_axi_U_n_4,
      D(26) => vsi_control_AXILiteS_s_axi_U_n_5,
      D(25) => vsi_control_AXILiteS_s_axi_U_n_6,
      D(24) => vsi_control_AXILiteS_s_axi_U_n_7,
      D(23) => vsi_control_AXILiteS_s_axi_U_n_8,
      D(22) => vsi_control_AXILiteS_s_axi_U_n_9,
      D(21) => vsi_control_AXILiteS_s_axi_U_n_10,
      D(20) => vsi_control_AXILiteS_s_axi_U_n_11,
      D(19) => vsi_control_AXILiteS_s_axi_U_n_12,
      D(18) => vsi_control_AXILiteS_s_axi_U_n_13,
      D(17) => vsi_control_AXILiteS_s_axi_U_n_14,
      D(16) => vsi_control_AXILiteS_s_axi_U_n_15,
      D(15) => vsi_control_AXILiteS_s_axi_U_n_16,
      D(14) => vsi_control_AXILiteS_s_axi_U_n_17,
      D(13) => vsi_control_AXILiteS_s_axi_U_n_18,
      D(12) => vsi_control_AXILiteS_s_axi_U_n_19,
      D(11) => vsi_control_AXILiteS_s_axi_U_n_20,
      D(10) => vsi_control_AXILiteS_s_axi_U_n_21,
      D(9) => vsi_control_AXILiteS_s_axi_U_n_22,
      D(8) => vsi_control_AXILiteS_s_axi_U_n_23,
      D(7) => vsi_control_AXILiteS_s_axi_U_n_24,
      D(6) => vsi_control_AXILiteS_s_axi_U_n_25,
      D(5) => vsi_control_AXILiteS_s_axi_U_n_26,
      D(4) => vsi_control_AXILiteS_s_axi_U_n_27,
      D(3) => vsi_control_AXILiteS_s_axi_U_n_28,
      D(2) => vsi_control_AXILiteS_s_axi_U_n_29,
      D(1) => vsi_control_AXILiteS_s_axi_U_n_30,
      D(0) => vsi_control_AXILiteS_s_axi_U_n_31,
      Q(2) => ap_sig_683,
      Q(1) => ap_sig_441,
      Q(0) => ap_sig_676,
      \ap_CS_fsm_reg[42]\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_33,
      \ap_CS_fsm_reg[54]\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_34,
      \ap_CS_fsm_reg[54]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_35,
      \ap_CS_fsm_reg[54]_1\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_36,
      \ap_CS_fsm_reg[54]_10\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_45,
      \ap_CS_fsm_reg[54]_11\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_46,
      \ap_CS_fsm_reg[54]_12\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_47,
      \ap_CS_fsm_reg[54]_13\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_48,
      \ap_CS_fsm_reg[54]_14\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_49,
      \ap_CS_fsm_reg[54]_15\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_50,
      \ap_CS_fsm_reg[54]_16\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_51,
      \ap_CS_fsm_reg[54]_17\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_52,
      \ap_CS_fsm_reg[54]_18\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_53,
      \ap_CS_fsm_reg[54]_19\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_54,
      \ap_CS_fsm_reg[54]_2\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_37,
      \ap_CS_fsm_reg[54]_20\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_55,
      \ap_CS_fsm_reg[54]_21\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_56,
      \ap_CS_fsm_reg[54]_22\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_57,
      \ap_CS_fsm_reg[54]_23\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_58,
      \ap_CS_fsm_reg[54]_24\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_59,
      \ap_CS_fsm_reg[54]_25\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_60,
      \ap_CS_fsm_reg[54]_26\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_61,
      \ap_CS_fsm_reg[54]_27\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_62,
      \ap_CS_fsm_reg[54]_28\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_63,
      \ap_CS_fsm_reg[54]_29\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_64,
      \ap_CS_fsm_reg[54]_3\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_38,
      \ap_CS_fsm_reg[54]_30\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_65,
      \ap_CS_fsm_reg[54]_4\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_39,
      \ap_CS_fsm_reg[54]_5\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_40,
      \ap_CS_fsm_reg[54]_6\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_41,
      \ap_CS_fsm_reg[54]_7\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_42,
      \ap_CS_fsm_reg[54]_8\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_43,
      \ap_CS_fsm_reg[54]_9\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_44,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ctrlByp => ctrlByp,
      outEna => outEna,
      params_Kd(31 downto 0) => params_Kd(31 downto 0),
      params_Ki2(31 downto 0) => params_Ki2(31 downto 0),
      params_Kp(31 downto 0) => params_Kp(31 downto 0),
      params_vRef(31 downto 0) => params_vRef(31 downto 0),
      params_y_max(31 downto 0) => params_y_max(31 downto 0),
      params_y_min(31 downto 0) => params_y_min(31 downto 0),
      \reg_356_reg[31]\(31 downto 0) => reg_356(31 downto 0),
      \reg_362_reg[31]\(31 downto 0) => reg_362(31 downto 0),
      \reg_371_reg[31]\(31 downto 0) => reg_371(31 downto 0),
      rstIntN => rstIntN,
      s_axi_AXILiteS_ARADDR(6 downto 0) => s_axi_AXILiteS_ARADDR(6 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(6 downto 0) => s_axi_AXILiteS_AWADDR(6 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      thrdHarmEna => thrdHarmEna
    );
vsi_control_fadd_32ns_32ns_32_5_full_dsp_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fadd_32ns_32ns_32_5_full_dsp
     port map (
      D(31 downto 0) => grp_fu_308_p2(31 downto 0),
      Q(31 downto 0) => reg_362(31 downto 0),
      ap_clk => ap_clk
    );
vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_faddfsub_32ns_32ns_32_5_full_dsp
     port map (
      D(31 downto 0) => grp_fu_303_p2(31 downto 0),
      Q(31) => \reg_384_reg_n_0_[31]\,
      Q(30 downto 23) => tmp_21_fu_517_p4(7 downto 0),
      Q(22) => \reg_384_reg_n_0_[22]\,
      Q(21) => \reg_384_reg_n_0_[21]\,
      Q(20) => \reg_384_reg_n_0_[20]\,
      Q(19) => \reg_384_reg_n_0_[19]\,
      Q(18) => \reg_384_reg_n_0_[18]\,
      Q(17) => \reg_384_reg_n_0_[17]\,
      Q(16) => \reg_384_reg_n_0_[16]\,
      Q(15) => \reg_384_reg_n_0_[15]\,
      Q(14) => \reg_384_reg_n_0_[14]\,
      Q(13) => \reg_384_reg_n_0_[13]\,
      Q(12) => \reg_384_reg_n_0_[12]\,
      Q(11) => \reg_384_reg_n_0_[11]\,
      Q(10) => \reg_384_reg_n_0_[10]\,
      Q(9) => \reg_384_reg_n_0_[9]\,
      Q(8) => \reg_384_reg_n_0_[8]\,
      Q(7) => \reg_384_reg_n_0_[7]\,
      Q(6) => \reg_384_reg_n_0_[6]\,
      Q(5) => \reg_384_reg_n_0_[5]\,
      Q(4) => \reg_384_reg_n_0_[4]\,
      Q(3) => \reg_384_reg_n_0_[3]\,
      Q(2) => \reg_384_reg_n_0_[2]\,
      Q(1) => \reg_384_reg_n_0_[1]\,
      Q(0) => \reg_384_reg_n_0_[0]\,
      \ap_CS_fsm_reg[49]\(31) => vsi_control_AXILiteS_s_axi_U_n_0,
      \ap_CS_fsm_reg[49]\(30) => vsi_control_AXILiteS_s_axi_U_n_1,
      \ap_CS_fsm_reg[49]\(29) => vsi_control_AXILiteS_s_axi_U_n_2,
      \ap_CS_fsm_reg[49]\(28) => vsi_control_AXILiteS_s_axi_U_n_3,
      \ap_CS_fsm_reg[49]\(27) => vsi_control_AXILiteS_s_axi_U_n_4,
      \ap_CS_fsm_reg[49]\(26) => vsi_control_AXILiteS_s_axi_U_n_5,
      \ap_CS_fsm_reg[49]\(25) => vsi_control_AXILiteS_s_axi_U_n_6,
      \ap_CS_fsm_reg[49]\(24) => vsi_control_AXILiteS_s_axi_U_n_7,
      \ap_CS_fsm_reg[49]\(23) => vsi_control_AXILiteS_s_axi_U_n_8,
      \ap_CS_fsm_reg[49]\(22) => vsi_control_AXILiteS_s_axi_U_n_9,
      \ap_CS_fsm_reg[49]\(21) => vsi_control_AXILiteS_s_axi_U_n_10,
      \ap_CS_fsm_reg[49]\(20) => vsi_control_AXILiteS_s_axi_U_n_11,
      \ap_CS_fsm_reg[49]\(19) => vsi_control_AXILiteS_s_axi_U_n_12,
      \ap_CS_fsm_reg[49]\(18) => vsi_control_AXILiteS_s_axi_U_n_13,
      \ap_CS_fsm_reg[49]\(17) => vsi_control_AXILiteS_s_axi_U_n_14,
      \ap_CS_fsm_reg[49]\(16) => vsi_control_AXILiteS_s_axi_U_n_15,
      \ap_CS_fsm_reg[49]\(15) => vsi_control_AXILiteS_s_axi_U_n_16,
      \ap_CS_fsm_reg[49]\(14) => vsi_control_AXILiteS_s_axi_U_n_17,
      \ap_CS_fsm_reg[49]\(13) => vsi_control_AXILiteS_s_axi_U_n_18,
      \ap_CS_fsm_reg[49]\(12) => vsi_control_AXILiteS_s_axi_U_n_19,
      \ap_CS_fsm_reg[49]\(11) => vsi_control_AXILiteS_s_axi_U_n_20,
      \ap_CS_fsm_reg[49]\(10) => vsi_control_AXILiteS_s_axi_U_n_21,
      \ap_CS_fsm_reg[49]\(9) => vsi_control_AXILiteS_s_axi_U_n_22,
      \ap_CS_fsm_reg[49]\(8) => vsi_control_AXILiteS_s_axi_U_n_23,
      \ap_CS_fsm_reg[49]\(7) => vsi_control_AXILiteS_s_axi_U_n_24,
      \ap_CS_fsm_reg[49]\(6) => vsi_control_AXILiteS_s_axi_U_n_25,
      \ap_CS_fsm_reg[49]\(5) => vsi_control_AXILiteS_s_axi_U_n_26,
      \ap_CS_fsm_reg[49]\(4) => vsi_control_AXILiteS_s_axi_U_n_27,
      \ap_CS_fsm_reg[49]\(3) => vsi_control_AXILiteS_s_axi_U_n_28,
      \ap_CS_fsm_reg[49]\(2) => vsi_control_AXILiteS_s_axi_U_n_29,
      \ap_CS_fsm_reg[49]\(1) => vsi_control_AXILiteS_s_axi_U_n_30,
      \ap_CS_fsm_reg[49]\(0) => vsi_control_AXILiteS_s_axi_U_n_31,
      \ap_CS_fsm_reg[54]\(6) => ap_sig_690,
      \ap_CS_fsm_reg[54]\(5) => ap_sig_683,
      \ap_CS_fsm_reg[54]\(4) => ap_sig_401,
      \ap_CS_fsm_reg[54]\(3) => ap_sig_468,
      \ap_CS_fsm_reg[54]\(2) => ap_sig_441,
      \ap_CS_fsm_reg[54]\(1) => ap_sig_676,
      \ap_CS_fsm_reg[54]\(0) => ap_sig_385,
      ap_clk => ap_clk,
      \din0_buf1_reg[0]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_65,
      \din0_buf1_reg[10]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_55,
      \din0_buf1_reg[11]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_54,
      \din0_buf1_reg[12]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_53,
      \din0_buf1_reg[13]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_52,
      \din0_buf1_reg[14]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_51,
      \din0_buf1_reg[15]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_50,
      \din0_buf1_reg[16]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_49,
      \din0_buf1_reg[17]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_48,
      \din0_buf1_reg[18]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_47,
      \din0_buf1_reg[19]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_46,
      \din0_buf1_reg[1]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_64,
      \din0_buf1_reg[20]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_45,
      \din0_buf1_reg[21]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_44,
      \din0_buf1_reg[22]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_43,
      \din0_buf1_reg[23]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_42,
      \din0_buf1_reg[24]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_41,
      \din0_buf1_reg[25]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_40,
      \din0_buf1_reg[26]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_39,
      \din0_buf1_reg[27]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_38,
      \din0_buf1_reg[28]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_37,
      \din0_buf1_reg[29]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_36,
      \din0_buf1_reg[2]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_63,
      \din0_buf1_reg[30]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_35,
      \din0_buf1_reg[31]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_33,
      \din0_buf1_reg[31]_1\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_34,
      \din0_buf1_reg[3]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_62,
      \din0_buf1_reg[4]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_61,
      \din0_buf1_reg[5]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_60,
      \din0_buf1_reg[6]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_59,
      \din0_buf1_reg[7]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_58,
      \din0_buf1_reg[8]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_57,
      \din0_buf1_reg[9]_0\ => vsi_control_faddfsub_32ns_32ns_32_5_full_dsp_U0_n_56,
      \e_reg[31]\(31 downto 0) => e(31 downto 0),
      grp_fu_303_opcode1 => grp_fu_303_opcode1,
      \reg_356_reg[31]\(31 downto 0) => reg_356(31 downto 0),
      \reg_362_reg[31]\(31 downto 0) => reg_362(31 downto 0),
      \reg_371_reg[31]\(31 downto 0) => reg_371(31 downto 0),
      tmp_25_fu_560_p2 => tmp_25_fu_560_p2,
      \y_integral_load_s_reg_1573_reg[31]\(31) => \y_integral_load_s_reg_1573_reg_n_0_[31]\,
      \y_integral_load_s_reg_1573_reg[31]\(30) => \y_integral_load_s_reg_1573_reg_n_0_[30]\,
      \y_integral_load_s_reg_1573_reg[31]\(29) => \y_integral_load_s_reg_1573_reg_n_0_[29]\,
      \y_integral_load_s_reg_1573_reg[31]\(28) => \y_integral_load_s_reg_1573_reg_n_0_[28]\,
      \y_integral_load_s_reg_1573_reg[31]\(27) => \y_integral_load_s_reg_1573_reg_n_0_[27]\,
      \y_integral_load_s_reg_1573_reg[31]\(26) => \y_integral_load_s_reg_1573_reg_n_0_[26]\,
      \y_integral_load_s_reg_1573_reg[31]\(25) => \y_integral_load_s_reg_1573_reg_n_0_[25]\,
      \y_integral_load_s_reg_1573_reg[31]\(24) => \y_integral_load_s_reg_1573_reg_n_0_[24]\,
      \y_integral_load_s_reg_1573_reg[31]\(23) => \y_integral_load_s_reg_1573_reg_n_0_[23]\,
      \y_integral_load_s_reg_1573_reg[31]\(22) => \y_integral_load_s_reg_1573_reg_n_0_[22]\,
      \y_integral_load_s_reg_1573_reg[31]\(21) => \y_integral_load_s_reg_1573_reg_n_0_[21]\,
      \y_integral_load_s_reg_1573_reg[31]\(20) => \y_integral_load_s_reg_1573_reg_n_0_[20]\,
      \y_integral_load_s_reg_1573_reg[31]\(19) => \y_integral_load_s_reg_1573_reg_n_0_[19]\,
      \y_integral_load_s_reg_1573_reg[31]\(18) => \y_integral_load_s_reg_1573_reg_n_0_[18]\,
      \y_integral_load_s_reg_1573_reg[31]\(17) => \y_integral_load_s_reg_1573_reg_n_0_[17]\,
      \y_integral_load_s_reg_1573_reg[31]\(16) => \y_integral_load_s_reg_1573_reg_n_0_[16]\,
      \y_integral_load_s_reg_1573_reg[31]\(15) => \y_integral_load_s_reg_1573_reg_n_0_[15]\,
      \y_integral_load_s_reg_1573_reg[31]\(14) => \y_integral_load_s_reg_1573_reg_n_0_[14]\,
      \y_integral_load_s_reg_1573_reg[31]\(13) => \y_integral_load_s_reg_1573_reg_n_0_[13]\,
      \y_integral_load_s_reg_1573_reg[31]\(12) => \y_integral_load_s_reg_1573_reg_n_0_[12]\,
      \y_integral_load_s_reg_1573_reg[31]\(11) => \y_integral_load_s_reg_1573_reg_n_0_[11]\,
      \y_integral_load_s_reg_1573_reg[31]\(10) => \y_integral_load_s_reg_1573_reg_n_0_[10]\,
      \y_integral_load_s_reg_1573_reg[31]\(9) => \y_integral_load_s_reg_1573_reg_n_0_[9]\,
      \y_integral_load_s_reg_1573_reg[31]\(8) => \y_integral_load_s_reg_1573_reg_n_0_[8]\,
      \y_integral_load_s_reg_1573_reg[31]\(7) => \y_integral_load_s_reg_1573_reg_n_0_[7]\,
      \y_integral_load_s_reg_1573_reg[31]\(6) => \y_integral_load_s_reg_1573_reg_n_0_[6]\,
      \y_integral_load_s_reg_1573_reg[31]\(5) => \y_integral_load_s_reg_1573_reg_n_0_[5]\,
      \y_integral_load_s_reg_1573_reg[31]\(4) => \y_integral_load_s_reg_1573_reg_n_0_[4]\,
      \y_integral_load_s_reg_1573_reg[31]\(3) => \y_integral_load_s_reg_1573_reg_n_0_[3]\,
      \y_integral_load_s_reg_1573_reg[31]\(2) => \y_integral_load_s_reg_1573_reg_n_0_[2]\,
      \y_integral_load_s_reg_1573_reg[31]\(1) => \y_integral_load_s_reg_1573_reg_n_0_[1]\,
      \y_integral_load_s_reg_1573_reg[31]\(0) => \y_integral_load_s_reg_1573_reg_n_0_[0]\,
      \y_integral_new_1_reg_1606_reg[31]\(31 downto 0) => y_integral_new_1_reg_1606(31 downto 0)
    );
vsi_control_fcmp_32ns_32ns_1_1_U8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fcmp_32ns_32ns_1_1
     port map (
      D(1) => ap_NS_fsm(60),
      D(0) => vsi_control_fcmp_32ns_32ns_1_1_U8_n_1,
      E(0) => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      Q(4) => ap_sig_610,
      Q(3) => ap_sig_518,
      Q(2) => ap_sig_494,
      Q(1) => ap_sig_468,
      Q(0) => ap_sig_441,
      SR(0) => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36,
      grp_fu_303_opcode1 => grp_fu_303_opcode1,
      m_axis_result_tdata(0) => grp_fu_346_p2,
      notlhs8_fu_756_p2 => notlhs8_fu_756_p2,
      or_cond4_fu_507_p23_out => or_cond4_fu_507_p23_out,
      or_cond4_reg_1582 => or_cond4_reg_1582,
      \or_cond4_reg_1582_reg[0]\ => vsi_control_fcmp_32ns_32ns_1_1_U8_n_39,
      or_cond_fu_489_p24_out => or_cond_fu_489_p24_out,
      or_cond_reg_1578 => or_cond_reg_1578,
      \params_y_max_read_reg_1507_reg[31]\(31 downto 0) => params_y_max_read_reg_1507(31 downto 0),
      \params_y_min_read_reg_1499_reg[31]\(31) => \params_y_min_read_reg_1499_reg_n_0_[31]\,
      \params_y_min_read_reg_1499_reg[31]\(30 downto 23) => sel0(7 downto 0),
      \params_y_min_read_reg_1499_reg[31]\(22) => \params_y_min_read_reg_1499_reg_n_0_[22]\,
      \params_y_min_read_reg_1499_reg[31]\(21) => \params_y_min_read_reg_1499_reg_n_0_[21]\,
      \params_y_min_read_reg_1499_reg[31]\(20) => \params_y_min_read_reg_1499_reg_n_0_[20]\,
      \params_y_min_read_reg_1499_reg[31]\(19) => \params_y_min_read_reg_1499_reg_n_0_[19]\,
      \params_y_min_read_reg_1499_reg[31]\(18) => \params_y_min_read_reg_1499_reg_n_0_[18]\,
      \params_y_min_read_reg_1499_reg[31]\(17) => \params_y_min_read_reg_1499_reg_n_0_[17]\,
      \params_y_min_read_reg_1499_reg[31]\(16) => \params_y_min_read_reg_1499_reg_n_0_[16]\,
      \params_y_min_read_reg_1499_reg[31]\(15) => \params_y_min_read_reg_1499_reg_n_0_[15]\,
      \params_y_min_read_reg_1499_reg[31]\(14) => \params_y_min_read_reg_1499_reg_n_0_[14]\,
      \params_y_min_read_reg_1499_reg[31]\(13) => \params_y_min_read_reg_1499_reg_n_0_[13]\,
      \params_y_min_read_reg_1499_reg[31]\(12) => \params_y_min_read_reg_1499_reg_n_0_[12]\,
      \params_y_min_read_reg_1499_reg[31]\(11) => \params_y_min_read_reg_1499_reg_n_0_[11]\,
      \params_y_min_read_reg_1499_reg[31]\(10) => \params_y_min_read_reg_1499_reg_n_0_[10]\,
      \params_y_min_read_reg_1499_reg[31]\(9) => \params_y_min_read_reg_1499_reg_n_0_[9]\,
      \params_y_min_read_reg_1499_reg[31]\(8) => \params_y_min_read_reg_1499_reg_n_0_[8]\,
      \params_y_min_read_reg_1499_reg[31]\(7) => \params_y_min_read_reg_1499_reg_n_0_[7]\,
      \params_y_min_read_reg_1499_reg[31]\(6) => \params_y_min_read_reg_1499_reg_n_0_[6]\,
      \params_y_min_read_reg_1499_reg[31]\(5) => \params_y_min_read_reg_1499_reg_n_0_[5]\,
      \params_y_min_read_reg_1499_reg[31]\(4) => \params_y_min_read_reg_1499_reg_n_0_[4]\,
      \params_y_min_read_reg_1499_reg[31]\(3) => \params_y_min_read_reg_1499_reg_n_0_[3]\,
      \params_y_min_read_reg_1499_reg[31]\(2) => \params_y_min_read_reg_1499_reg_n_0_[2]\,
      \params_y_min_read_reg_1499_reg[31]\(1) => \params_y_min_read_reg_1499_reg_n_0_[1]\,
      \params_y_min_read_reg_1499_reg[31]\(0) => \params_y_min_read_reg_1499_reg_n_0_[0]\,
      \reg_384_reg[31]\(31) => \reg_384_reg_n_0_[31]\,
      \reg_384_reg[31]\(30 downto 23) => tmp_21_fu_517_p4(7 downto 0),
      \reg_384_reg[31]\(22) => \reg_384_reg_n_0_[22]\,
      \reg_384_reg[31]\(21) => \reg_384_reg_n_0_[21]\,
      \reg_384_reg[31]\(20) => \reg_384_reg_n_0_[20]\,
      \reg_384_reg[31]\(19) => \reg_384_reg_n_0_[19]\,
      \reg_384_reg[31]\(18) => \reg_384_reg_n_0_[18]\,
      \reg_384_reg[31]\(17) => \reg_384_reg_n_0_[17]\,
      \reg_384_reg[31]\(16) => \reg_384_reg_n_0_[16]\,
      \reg_384_reg[31]\(15) => \reg_384_reg_n_0_[15]\,
      \reg_384_reg[31]\(14) => \reg_384_reg_n_0_[14]\,
      \reg_384_reg[31]\(13) => \reg_384_reg_n_0_[13]\,
      \reg_384_reg[31]\(12) => \reg_384_reg_n_0_[12]\,
      \reg_384_reg[31]\(11) => \reg_384_reg_n_0_[11]\,
      \reg_384_reg[31]\(10) => \reg_384_reg_n_0_[10]\,
      \reg_384_reg[31]\(9) => \reg_384_reg_n_0_[9]\,
      \reg_384_reg[31]\(8) => \reg_384_reg_n_0_[8]\,
      \reg_384_reg[31]\(7) => \reg_384_reg_n_0_[7]\,
      \reg_384_reg[31]\(6) => \reg_384_reg_n_0_[6]\,
      \reg_384_reg[31]\(5) => \reg_384_reg_n_0_[5]\,
      \reg_384_reg[31]\(4) => \reg_384_reg_n_0_[4]\,
      \reg_384_reg[31]\(3) => \reg_384_reg_n_0_[3]\,
      \reg_384_reg[31]\(2) => \reg_384_reg_n_0_[2]\,
      \reg_384_reg[31]\(1) => \reg_384_reg_n_0_[1]\,
      \reg_384_reg[31]\(0) => \reg_384_reg_n_0_[0]\,
      rstIntN_read_reg_1542 => rstIntN_read_reg_1542,
      \sat_reg[0]\ => \sat_reg_n_0_[0]\,
      \tmp_16_reg_1612_reg[13]\ => \y[31]_i_3_n_0\,
      \tmp_16_reg_1612_reg[22]\ => \y[31]_i_5_n_0\,
      \tmp_16_reg_1612_reg[31]\(31 downto 0) => tmp_16_fu_732_p3(31 downto 0),
      \tmp_16_reg_1612_reg[31]_0\(31 downto 0) => tmp_16_reg_1612(31 downto 0),
      \tmp_16_reg_1612_reg[5]\ => \y[31]_i_4_n_0\,
      tmp_25_fu_560_p2 => tmp_25_fu_560_p2,
      tmp_26_reg_1596 => tmp_26_reg_1596,
      tmp_28_reg_1586 => tmp_28_reg_1586,
      \tmp_28_reg_1586_reg[0]\ => vsi_control_fcmp_32ns_32ns_1_1_U8_n_37,
      tmp_2_fu_439_p3 => tmp_2_fu_439_p3,
      tmp_32_reg_1601 => tmp_32_reg_1601,
      y_integral_flag_2_reg_281 => y_integral_flag_2_reg_281,
      \y_integral_flag_2_reg_281_reg[0]\ => vsi_control_fcmp_32ns_32ns_1_1_U8_n_35,
      \y_reg[31]\(31 downto 0) => tmp_18_fu_785_p3(31 downto 0)
    );
vsi_control_fcmp_32ns_32ns_1_1_U9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fcmp_32ns_32ns_1_1_0
     port map (
      Q(31) => \reg_384_reg_n_0_[31]\,
      Q(30 downto 23) => tmp_21_fu_517_p4(7 downto 0),
      Q(22) => \reg_384_reg_n_0_[22]\,
      Q(21) => \reg_384_reg_n_0_[21]\,
      Q(20) => \reg_384_reg_n_0_[20]\,
      Q(19) => \reg_384_reg_n_0_[19]\,
      Q(18) => \reg_384_reg_n_0_[18]\,
      Q(17) => \reg_384_reg_n_0_[17]\,
      Q(16) => \reg_384_reg_n_0_[16]\,
      Q(15) => \reg_384_reg_n_0_[15]\,
      Q(14) => \reg_384_reg_n_0_[14]\,
      Q(13) => \reg_384_reg_n_0_[13]\,
      Q(12) => \reg_384_reg_n_0_[12]\,
      Q(11) => \reg_384_reg_n_0_[11]\,
      Q(10) => \reg_384_reg_n_0_[10]\,
      Q(9) => \reg_384_reg_n_0_[9]\,
      Q(8) => \reg_384_reg_n_0_[8]\,
      Q(7) => \reg_384_reg_n_0_[7]\,
      Q(6) => \reg_384_reg_n_0_[6]\,
      Q(5) => \reg_384_reg_n_0_[5]\,
      Q(4) => \reg_384_reg_n_0_[4]\,
      Q(3) => \reg_384_reg_n_0_[3]\,
      Q(2) => \reg_384_reg_n_0_[2]\,
      Q(1) => \reg_384_reg_n_0_[1]\,
      Q(0) => \reg_384_reg_n_0_[0]\,
      \ap_CS_fsm_reg[47]\(0) => ap_sig_494,
      m_axis_result_tdata(0) => grp_fu_346_p2,
      or_cond4_fu_507_p23_out => or_cond4_fu_507_p23_out,
      \params_y_max_read_reg_1507_reg[31]\(31 downto 0) => params_y_max_read_reg_1507(31 downto 0),
      \sat_reg[0]\ => \sat_reg_n_0_[0]\,
      tmp_25_fu_560_p2 => tmp_25_fu_560_p2,
      tmp_2_fu_439_p3 => tmp_2_fu_439_p3,
      tmp_34_reg_1591 => tmp_34_reg_1591,
      \tmp_34_reg_1591_reg[0]\ => vsi_control_fcmp_32ns_32ns_1_1_U9_n_2
    );
vsi_control_fmul_32ns_32ns_32_4_max_dsp_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp
     port map (
      D(31 downto 0) => grp_fu_314_p2(31 downto 0),
      Q(7) => ap_sig_527,
      Q(6) => ap_sig_610,
      Q(5) => ap_sig_738,
      Q(4) => ap_sig_468,
      Q(3) => ap_sig_730,
      Q(2) => ap_sig_722,
      Q(1) => ap_sig_367,
      Q(0) => ap_sig_667,
      ap_clk => ap_clk,
      \ctrlByp_read_reg_1537_reg[0]\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      \ctrlByp_read_reg_1537_reg[0]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      \ctrlByp_read_reg_1537_reg[0]_1\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_34,
      \ctrlByp_read_reg_1537_reg[0]_10\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_43,
      \ctrlByp_read_reg_1537_reg[0]_11\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_44,
      \ctrlByp_read_reg_1537_reg[0]_12\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_45,
      \ctrlByp_read_reg_1537_reg[0]_13\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_46,
      \ctrlByp_read_reg_1537_reg[0]_14\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_47,
      \ctrlByp_read_reg_1537_reg[0]_15\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_48,
      \ctrlByp_read_reg_1537_reg[0]_16\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_49,
      \ctrlByp_read_reg_1537_reg[0]_17\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_50,
      \ctrlByp_read_reg_1537_reg[0]_18\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_51,
      \ctrlByp_read_reg_1537_reg[0]_19\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_52,
      \ctrlByp_read_reg_1537_reg[0]_2\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_35,
      \ctrlByp_read_reg_1537_reg[0]_20\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_53,
      \ctrlByp_read_reg_1537_reg[0]_21\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_54,
      \ctrlByp_read_reg_1537_reg[0]_22\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_55,
      \ctrlByp_read_reg_1537_reg[0]_23\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_56,
      \ctrlByp_read_reg_1537_reg[0]_24\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_57,
      \ctrlByp_read_reg_1537_reg[0]_25\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_58,
      \ctrlByp_read_reg_1537_reg[0]_26\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_59,
      \ctrlByp_read_reg_1537_reg[0]_27\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_60,
      \ctrlByp_read_reg_1537_reg[0]_28\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_61,
      \ctrlByp_read_reg_1537_reg[0]_29\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_62,
      \ctrlByp_read_reg_1537_reg[0]_3\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_36,
      \ctrlByp_read_reg_1537_reg[0]_30\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_63,
      \ctrlByp_read_reg_1537_reg[0]_4\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_37,
      \ctrlByp_read_reg_1537_reg[0]_5\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_38,
      \ctrlByp_read_reg_1537_reg[0]_6\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_39,
      \ctrlByp_read_reg_1537_reg[0]_7\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_40,
      \ctrlByp_read_reg_1537_reg[0]_8\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_41,
      \ctrlByp_read_reg_1537_reg[0]_9\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_42,
      \params_Kd_read_reg_1516_reg[31]\(31 downto 0) => params_Kd_read_reg_1516(31 downto 0),
      \params_Ki2_read_reg_1521_reg[31]\(31 downto 0) => params_Ki2_read_reg_1521(31 downto 0),
      \reg_351_reg[31]\(31 downto 0) => reg_351(31 downto 0),
      \reg_371_reg[31]\(31 downto 0) => reg_371(31 downto 0),
      \reg_378_reg[31]\(31 downto 0) => reg_378(31 downto 0),
      \reg_384_reg[31]\(31) => \reg_384_reg_n_0_[31]\,
      \reg_384_reg[31]\(30 downto 23) => tmp_21_fu_517_p4(7 downto 0),
      \reg_384_reg[31]\(22) => \reg_384_reg_n_0_[22]\,
      \reg_384_reg[31]\(21) => \reg_384_reg_n_0_[21]\,
      \reg_384_reg[31]\(20) => \reg_384_reg_n_0_[20]\,
      \reg_384_reg[31]\(19) => \reg_384_reg_n_0_[19]\,
      \reg_384_reg[31]\(18) => \reg_384_reg_n_0_[18]\,
      \reg_384_reg[31]\(17) => \reg_384_reg_n_0_[17]\,
      \reg_384_reg[31]\(16) => \reg_384_reg_n_0_[16]\,
      \reg_384_reg[31]\(15) => \reg_384_reg_n_0_[15]\,
      \reg_384_reg[31]\(14) => \reg_384_reg_n_0_[14]\,
      \reg_384_reg[31]\(13) => \reg_384_reg_n_0_[13]\,
      \reg_384_reg[31]\(12) => \reg_384_reg_n_0_[12]\,
      \reg_384_reg[31]\(11) => \reg_384_reg_n_0_[11]\,
      \reg_384_reg[31]\(10) => \reg_384_reg_n_0_[10]\,
      \reg_384_reg[31]\(9) => \reg_384_reg_n_0_[9]\,
      \reg_384_reg[31]\(8) => \reg_384_reg_n_0_[8]\,
      \reg_384_reg[31]\(7) => \reg_384_reg_n_0_[7]\,
      \reg_384_reg[31]\(6) => \reg_384_reg_n_0_[6]\,
      \reg_384_reg[31]\(5) => \reg_384_reg_n_0_[5]\,
      \reg_384_reg[31]\(4) => \reg_384_reg_n_0_[4]\,
      \reg_384_reg[31]\(3) => \reg_384_reg_n_0_[3]\,
      \reg_384_reg[31]\(2) => \reg_384_reg_n_0_[2]\,
      \reg_384_reg[31]\(1) => \reg_384_reg_n_0_[1]\,
      \reg_384_reg[31]\(0) => \reg_384_reg_n_0_[0]\
    );
vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_1
     port map (
      D(31) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_0,
      D(30 downto 23) => tmp_i_i_i28_cast_fu_973_p1(7 downto 0),
      D(22) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_9,
      D(21) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_10,
      D(20) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_11,
      D(19) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_12,
      D(18) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_13,
      D(17) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_14,
      D(16) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_15,
      D(15) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_16,
      D(14) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_17,
      D(13) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_18,
      D(12) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_19,
      D(11) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_20,
      D(10) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_21,
      D(9) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_22,
      D(8) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_23,
      D(7) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_24,
      D(6) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_25,
      D(5) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_26,
      D(4) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_27,
      D(3) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_28,
      D(2) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_29,
      D(1) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_30,
      D(0) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_31,
      Q(3) => ap_sig_527,
      Q(2) => ap_sig_468,
      Q(1) => ap_sig_367,
      Q(0) => ap_sig_667,
      ap_clk => ap_clk,
      ctrlByp_read_reg_1537 => ctrlByp_read_reg_1537,
      \din0_buf1_reg[0]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_63,
      \din0_buf1_reg[10]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_53,
      \din0_buf1_reg[11]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_52,
      \din0_buf1_reg[12]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_51,
      \din0_buf1_reg[13]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_50,
      \din0_buf1_reg[14]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_49,
      \din0_buf1_reg[15]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_48,
      \din0_buf1_reg[16]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_47,
      \din0_buf1_reg[17]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_46,
      \din0_buf1_reg[18]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_45,
      \din0_buf1_reg[19]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_44,
      \din0_buf1_reg[1]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_62,
      \din0_buf1_reg[20]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_43,
      \din0_buf1_reg[21]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_42,
      \din0_buf1_reg[22]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_41,
      \din0_buf1_reg[23]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_40,
      \din0_buf1_reg[24]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_39,
      \din0_buf1_reg[25]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_38,
      \din0_buf1_reg[26]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_37,
      \din0_buf1_reg[27]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_36,
      \din0_buf1_reg[28]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_35,
      \din0_buf1_reg[29]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_34,
      \din0_buf1_reg[2]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_61,
      \din0_buf1_reg[30]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_33,
      \din0_buf1_reg[31]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_32,
      \din0_buf1_reg[3]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_60,
      \din0_buf1_reg[4]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_59,
      \din0_buf1_reg[5]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_58,
      \din0_buf1_reg[6]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_57,
      \din0_buf1_reg[7]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_56,
      \din0_buf1_reg[8]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_55,
      \din0_buf1_reg[9]_0\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_54,
      \isNeg_2_reg_1669_reg[0]\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_64,
      \params_Kp_read_reg_1526_reg[31]\(31 downto 0) => params_Kp_read_reg_1526(31 downto 0),
      \params_vRef_read_reg_1531_reg[31]\(31 downto 0) => params_vRef_read_reg_1531(31 downto 0),
      phA(31 downto 0) => phA(31 downto 0),
      \reg_362_reg[31]\(31 downto 0) => reg_362(31 downto 0),
      \reg_384_reg[31]\(31) => \reg_384_reg_n_0_[31]\,
      \reg_384_reg[31]\(30 downto 23) => tmp_21_fu_517_p4(7 downto 0),
      \reg_384_reg[31]\(22) => \reg_384_reg_n_0_[22]\,
      \reg_384_reg[31]\(21) => \reg_384_reg_n_0_[21]\,
      \reg_384_reg[31]\(20) => \reg_384_reg_n_0_[20]\,
      \reg_384_reg[31]\(19) => \reg_384_reg_n_0_[19]\,
      \reg_384_reg[31]\(18) => \reg_384_reg_n_0_[18]\,
      \reg_384_reg[31]\(17) => \reg_384_reg_n_0_[17]\,
      \reg_384_reg[31]\(16) => \reg_384_reg_n_0_[16]\,
      \reg_384_reg[31]\(15) => \reg_384_reg_n_0_[15]\,
      \reg_384_reg[31]\(14) => \reg_384_reg_n_0_[14]\,
      \reg_384_reg[31]\(13) => \reg_384_reg_n_0_[13]\,
      \reg_384_reg[31]\(12) => \reg_384_reg_n_0_[12]\,
      \reg_384_reg[31]\(11) => \reg_384_reg_n_0_[11]\,
      \reg_384_reg[31]\(10) => \reg_384_reg_n_0_[10]\,
      \reg_384_reg[31]\(9) => \reg_384_reg_n_0_[9]\,
      \reg_384_reg[31]\(8) => \reg_384_reg_n_0_[8]\,
      \reg_384_reg[31]\(7) => \reg_384_reg_n_0_[7]\,
      \reg_384_reg[31]\(6) => \reg_384_reg_n_0_[6]\,
      \reg_384_reg[31]\(5) => \reg_384_reg_n_0_[5]\,
      \reg_384_reg[31]\(4) => \reg_384_reg_n_0_[4]\,
      \reg_384_reg[31]\(3) => \reg_384_reg_n_0_[3]\,
      \reg_384_reg[31]\(2) => \reg_384_reg_n_0_[2]\,
      \reg_384_reg[31]\(1) => \reg_384_reg_n_0_[1]\,
      \reg_384_reg[31]\(0) => \reg_384_reg_n_0_[0]\,
      \sh_assign_4_reg_1664_reg[0]\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_78,
      \sh_assign_4_reg_1664_reg[7]\(6) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_65,
      \sh_assign_4_reg_1664_reg[7]\(5) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_66,
      \sh_assign_4_reg_1664_reg[7]\(4) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_67,
      \sh_assign_4_reg_1664_reg[7]\(3) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_68,
      \sh_assign_4_reg_1664_reg[7]\(2) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_69,
      \sh_assign_4_reg_1664_reg[7]\(1) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_70,
      \sh_assign_4_reg_1664_reg[7]\(0) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_71,
      \tmp_42_i_i_reg_1675_reg[6]\(5) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_72,
      \tmp_42_i_i_reg_1675_reg[6]\(4) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_73,
      \tmp_42_i_i_reg_1675_reg[6]\(3) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_74,
      \tmp_42_i_i_reg_1675_reg[6]\(2) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_75,
      \tmp_42_i_i_reg_1675_reg[6]\(1) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_76,
      \tmp_42_i_i_reg_1675_reg[6]\(0) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U3_n_77,
      \tmp_51_i4_reg_1484_reg[31]\(31 downto 0) => tmp_51_i4_reg_1484(31 downto 0),
      \tmp_i2_reg_1474_reg[31]\(31 downto 0) => tmp_i2_reg_1474(31 downto 0),
      \y_reg[31]\(31 downto 0) => y(31 downto 0)
    );
vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_2
     port map (
      D(6) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_58,
      D(5 downto 0) => sh_assign_6_fu_1027_p2(6 downto 1),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk,
      ctrlByp_read_reg_1537 => ctrlByp_read_reg_1537,
      \isNeg_3_reg_1695_reg[0]\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_57,
      m_axis_result_tdata(24) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_0,
      m_axis_result_tdata(23) => tmp_i_i_i37_cast_fu_1023_p1(7),
      m_axis_result_tdata(22) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_2,
      m_axis_result_tdata(21) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_3,
      m_axis_result_tdata(20) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_4,
      m_axis_result_tdata(19) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_5,
      m_axis_result_tdata(18) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_6,
      m_axis_result_tdata(17) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_7,
      m_axis_result_tdata(16) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_8,
      m_axis_result_tdata(15) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_9,
      m_axis_result_tdata(14) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_10,
      m_axis_result_tdata(13) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_11,
      m_axis_result_tdata(12) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_12,
      m_axis_result_tdata(11) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_13,
      m_axis_result_tdata(10) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_14,
      m_axis_result_tdata(9) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_15,
      m_axis_result_tdata(8) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_16,
      m_axis_result_tdata(7) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_17,
      m_axis_result_tdata(6) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_18,
      m_axis_result_tdata(5) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_19,
      m_axis_result_tdata(4) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_20,
      m_axis_result_tdata(3) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_21,
      m_axis_result_tdata(2) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_22,
      m_axis_result_tdata(1) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_23,
      m_axis_result_tdata(0) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_24,
      \params_vRef_read_reg_1531_reg[31]\(31 downto 0) => params_vRef_read_reg_1531(31 downto 0),
      phB(31 downto 0) => phB(31 downto 0),
      sh_assign_6_fu_1027_p2(0) => sh_assign_6_fu_1027_p2(0),
      \tmp_42_i_i1_reg_1701_reg[6]\(5) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_65,
      \tmp_42_i_i1_reg_1701_reg[6]\(4) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_66,
      \tmp_42_i_i1_reg_1701_reg[6]\(3) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_67,
      \tmp_42_i_i1_reg_1701_reg[6]\(2) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_68,
      \tmp_42_i_i1_reg_1701_reg[6]\(1) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_69,
      \tmp_42_i_i1_reg_1701_reg[6]\(0) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U4_n_70,
      \y_reg[31]\(31 downto 0) => y(31 downto 0)
    );
vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_fmul_32ns_32ns_32_4_max_dsp_3
     port map (
      D(6) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_26,
      D(5 downto 0) => sh_assign_8_fu_1077_p2(6 downto 1),
      Q(31 downto 0) => din0_buf1(31 downto 0),
      ap_clk => ap_clk,
      \isNeg_4_reg_1721_reg[0]\ => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_25,
      m_axis_result_tdata(24) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_0,
      m_axis_result_tdata(23) => tmp_i_i_i56_cast_fu_1073_p1(7),
      m_axis_result_tdata(22) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_2,
      m_axis_result_tdata(21) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_3,
      m_axis_result_tdata(20) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_4,
      m_axis_result_tdata(19) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_5,
      m_axis_result_tdata(18) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_6,
      m_axis_result_tdata(17) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_7,
      m_axis_result_tdata(16) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_8,
      m_axis_result_tdata(15) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_9,
      m_axis_result_tdata(14) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_10,
      m_axis_result_tdata(13) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_11,
      m_axis_result_tdata(12) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_12,
      m_axis_result_tdata(11) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_13,
      m_axis_result_tdata(10) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_14,
      m_axis_result_tdata(9) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_15,
      m_axis_result_tdata(8) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_16,
      m_axis_result_tdata(7) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_17,
      m_axis_result_tdata(6) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_18,
      m_axis_result_tdata(5) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_19,
      m_axis_result_tdata(4) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_20,
      m_axis_result_tdata(3) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_21,
      m_axis_result_tdata(2) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_22,
      m_axis_result_tdata(1) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_23,
      m_axis_result_tdata(0) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_24,
      phC(31 downto 0) => phC(31 downto 0),
      sh_assign_8_fu_1077_p2(0) => sh_assign_8_fu_1077_p2(0),
      \tmp_42_i_i2_reg_1727_reg[6]\(5) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_33,
      \tmp_42_i_i2_reg_1727_reg[6]\(4) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_34,
      \tmp_42_i_i2_reg_1727_reg[6]\(3) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_35,
      \tmp_42_i_i2_reg_1727_reg[6]\(2) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_36,
      \tmp_42_i_i2_reg_1727_reg[6]\(1) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_37,
      \tmp_42_i_i2_reg_1727_reg[6]\(0) => vsi_control_fmul_32ns_32ns_32_4_max_dsp_U5_n_38
    );
vsi_control_sitofp_32ns_32_6_U6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_sitofp_32ns_32_6
     port map (
      D(31 downto 0) => grp_fu_335_p1(31 downto 0),
      Q(0) => ap_sig_289,
      ap_clk => ap_clk,
      va(11 downto 0) => va(11 downto 0),
      vc(11 downto 0) => vc(11 downto 0)
    );
vsi_control_sitofp_32ns_32_6_U7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control_sitofp_32ns_32_6_4
     port map (
      D(31 downto 0) => grp_fu_338_p1(31 downto 0),
      ap_clk => ap_clk,
      vb(11 downto 0) => vb(11 downto 0)
    );
\y[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => tmp_16_reg_1612(25),
      I1 => tmp_16_reg_1612(26),
      I2 => tmp_16_reg_1612(23),
      I3 => tmp_16_reg_1612(24),
      O => \y[31]_i_10_n_0\
    );
\y[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_16_reg_1612(13),
      I1 => tmp_16_reg_1612(12),
      I2 => tmp_16_reg_1612(15),
      I3 => tmp_16_reg_1612(14),
      I4 => \y[31]_i_7_n_0\,
      O => \y[31]_i_3_n_0\
    );
\y[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_16_reg_1612(5),
      I1 => tmp_16_reg_1612(4),
      I2 => tmp_16_reg_1612(7),
      I3 => tmp_16_reg_1612(6),
      I4 => \y[31]_i_8_n_0\,
      O => \y[31]_i_4_n_0\
    );
\y[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_16_reg_1612(22),
      I1 => tmp_16_reg_1612(20),
      I2 => tmp_16_reg_1612(21),
      I3 => \y[31]_i_9_n_0\,
      O => \y[31]_i_5_n_0\
    );
\y[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => tmp_16_reg_1612(28),
      I1 => tmp_16_reg_1612(27),
      I2 => tmp_16_reg_1612(29),
      I3 => tmp_16_reg_1612(30),
      I4 => \y[31]_i_10_n_0\,
      O => notlhs8_fu_756_p2
    );
\y[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_16_reg_1612(10),
      I1 => tmp_16_reg_1612(11),
      I2 => tmp_16_reg_1612(8),
      I3 => tmp_16_reg_1612(9),
      O => \y[31]_i_7_n_0\
    );
\y[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_16_reg_1612(2),
      I1 => tmp_16_reg_1612(3),
      I2 => tmp_16_reg_1612(0),
      I3 => tmp_16_reg_1612(1),
      O => \y[31]_i_8_n_0\
    );
\y[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_16_reg_1612(18),
      I1 => tmp_16_reg_1612(19),
      I2 => tmp_16_reg_1612(16),
      I3 => tmp_16_reg_1612(17),
      O => \y[31]_i_9_n_0\
    );
\y_integral[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_integral_flag_2_reg_281,
      I1 => \^ap_done\,
      O => y_integral0
    );
\y_integral_flag_2_reg_281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => vsi_control_fcmp_32ns_32ns_1_1_U8_n_35,
      Q => y_integral_flag_2_reg_281,
      R => '0'
    );
\y_integral_load_s_reg_1573[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_sig_468,
      I1 => rstIntN_read_reg_1542,
      O => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(0),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[0]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(10),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[10]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(11),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[11]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(12),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[12]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(13),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[13]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(14),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[14]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(15),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[15]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(16),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[16]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(17),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[17]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(18),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[18]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(19),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[19]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(1),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[1]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(20),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[20]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(21),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[21]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(22),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[22]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(23),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[23]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(24),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[24]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(25),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[25]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(26),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[26]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(27),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[27]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(28),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[28]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(29),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[29]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(2),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[2]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(30),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[30]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(31),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[31]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(3),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[3]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(4),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[4]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(5),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[5]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(6),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[6]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(7),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[7]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(8),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[8]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_load_s_reg_1573_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_468,
      D => y_integral(9),
      Q => \y_integral_load_s_reg_1573_reg_n_0_[9]\,
      R => \y_integral_load_s_reg_1573[31]_i_1_n_0\
    );
\y_integral_new_1_reg_1606[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[0]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(0),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[0]\,
      O => y_integral_new_1_fu_660_p3(0)
    );
\y_integral_new_1_reg_1606[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[10]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(10),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[10]\,
      O => y_integral_new_1_fu_660_p3(10)
    );
\y_integral_new_1_reg_1606[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[11]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(11),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[11]\,
      O => y_integral_new_1_fu_660_p3(11)
    );
\y_integral_new_1_reg_1606[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[12]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(12),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[12]\,
      O => y_integral_new_1_fu_660_p3(12)
    );
\y_integral_new_1_reg_1606[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[13]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(13),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[13]\,
      O => y_integral_new_1_fu_660_p3(13)
    );
\y_integral_new_1_reg_1606[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[14]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(14),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[14]\,
      O => y_integral_new_1_fu_660_p3(14)
    );
\y_integral_new_1_reg_1606[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[15]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(15),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[15]\,
      O => y_integral_new_1_fu_660_p3(15)
    );
\y_integral_new_1_reg_1606[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[16]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(16),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[16]\,
      O => y_integral_new_1_fu_660_p3(16)
    );
\y_integral_new_1_reg_1606[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[17]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(17),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[17]\,
      O => y_integral_new_1_fu_660_p3(17)
    );
\y_integral_new_1_reg_1606[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[18]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(18),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[18]\,
      O => y_integral_new_1_fu_660_p3(18)
    );
\y_integral_new_1_reg_1606[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[19]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(19),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[19]\,
      O => y_integral_new_1_fu_660_p3(19)
    );
\y_integral_new_1_reg_1606[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[1]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(1),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[1]\,
      O => y_integral_new_1_fu_660_p3(1)
    );
\y_integral_new_1_reg_1606[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[20]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(20),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[20]\,
      O => y_integral_new_1_fu_660_p3(20)
    );
\y_integral_new_1_reg_1606[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[21]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(21),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[21]\,
      O => y_integral_new_1_fu_660_p3(21)
    );
\y_integral_new_1_reg_1606[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[22]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(22),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[22]\,
      O => y_integral_new_1_fu_660_p3(22)
    );
\y_integral_new_1_reg_1606[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => sel0(0),
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(23),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => tmp_21_fu_517_p4(0),
      O => y_integral_new_1_fu_660_p3(23)
    );
\y_integral_new_1_reg_1606[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => sel0(1),
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(24),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => tmp_21_fu_517_p4(1),
      O => y_integral_new_1_fu_660_p3(24)
    );
\y_integral_new_1_reg_1606[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => sel0(2),
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(25),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => tmp_21_fu_517_p4(2),
      O => y_integral_new_1_fu_660_p3(25)
    );
\y_integral_new_1_reg_1606[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => sel0(3),
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(26),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => tmp_21_fu_517_p4(3),
      O => y_integral_new_1_fu_660_p3(26)
    );
\y_integral_new_1_reg_1606[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => sel0(4),
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(27),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => tmp_21_fu_517_p4(4),
      O => y_integral_new_1_fu_660_p3(27)
    );
\y_integral_new_1_reg_1606[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => sel0(5),
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(28),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => tmp_21_fu_517_p4(5),
      O => y_integral_new_1_fu_660_p3(28)
    );
\y_integral_new_1_reg_1606[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => sel0(6),
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(29),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => tmp_21_fu_517_p4(6),
      O => y_integral_new_1_fu_660_p3(29)
    );
\y_integral_new_1_reg_1606[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[2]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(2),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[2]\,
      O => y_integral_new_1_fu_660_p3(2)
    );
\y_integral_new_1_reg_1606[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => sel0(7),
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(30),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => tmp_21_fu_517_p4(7),
      O => y_integral_new_1_fu_660_p3(30)
    );
\y_integral_new_1_reg_1606[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[31]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(31),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[31]\,
      O => y_integral_new_1_fu_660_p3(31)
    );
\y_integral_new_1_reg_1606[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_28_reg_1586,
      I1 => tmp_26_fu_578_p2,
      I2 => tmp_25_fu_560_p2,
      O => p_0_in0_out
    );
\y_integral_new_1_reg_1606[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_32_fu_624_p2,
      I1 => tmp_34_reg_1591,
      O => \y_integral_new_1_reg_1606[31]_i_4_n_0\
    );
\y_integral_new_1_reg_1606[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[3]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(3),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[3]\,
      O => y_integral_new_1_fu_660_p3(3)
    );
\y_integral_new_1_reg_1606[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[4]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(4),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[4]\,
      O => y_integral_new_1_fu_660_p3(4)
    );
\y_integral_new_1_reg_1606[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[5]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(5),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[5]\,
      O => y_integral_new_1_fu_660_p3(5)
    );
\y_integral_new_1_reg_1606[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[6]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(6),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[6]\,
      O => y_integral_new_1_fu_660_p3(6)
    );
\y_integral_new_1_reg_1606[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[7]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(7),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[7]\,
      O => y_integral_new_1_fu_660_p3(7)
    );
\y_integral_new_1_reg_1606[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[8]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(8),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[8]\,
      O => y_integral_new_1_fu_660_p3(8)
    );
\y_integral_new_1_reg_1606[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \params_y_min_read_reg_1499_reg_n_0_[9]\,
      I1 => p_0_in0_out,
      I2 => params_y_max_read_reg_1507(9),
      I3 => tmp_25_fu_560_p2,
      I4 => \y_integral_new_1_reg_1606[31]_i_4_n_0\,
      I5 => \reg_384_reg_n_0_[9]\,
      O => y_integral_new_1_fu_660_p3(9)
    );
\y_integral_new_1_reg_1606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(0),
      Q => y_integral_new_1_reg_1606(0),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(10),
      Q => y_integral_new_1_reg_1606(10),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(11),
      Q => y_integral_new_1_reg_1606(11),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(12),
      Q => y_integral_new_1_reg_1606(12),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(13),
      Q => y_integral_new_1_reg_1606(13),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(14),
      Q => y_integral_new_1_reg_1606(14),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(15),
      Q => y_integral_new_1_reg_1606(15),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(16),
      Q => y_integral_new_1_reg_1606(16),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(17),
      Q => y_integral_new_1_reg_1606(17),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(18),
      Q => y_integral_new_1_reg_1606(18),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(19),
      Q => y_integral_new_1_reg_1606(19),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(1),
      Q => y_integral_new_1_reg_1606(1),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(20),
      Q => y_integral_new_1_reg_1606(20),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(21),
      Q => y_integral_new_1_reg_1606(21),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(22),
      Q => y_integral_new_1_reg_1606(22),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(23),
      Q => y_integral_new_1_reg_1606(23),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(24),
      Q => y_integral_new_1_reg_1606(24),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(25),
      Q => y_integral_new_1_reg_1606(25),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(26),
      Q => y_integral_new_1_reg_1606(26),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(27),
      Q => y_integral_new_1_reg_1606(27),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(28),
      Q => y_integral_new_1_reg_1606(28),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(29),
      Q => y_integral_new_1_reg_1606(29),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(2),
      Q => y_integral_new_1_reg_1606(2),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(30),
      Q => y_integral_new_1_reg_1606(30),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(31),
      Q => y_integral_new_1_reg_1606(31),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(3),
      Q => y_integral_new_1_reg_1606(3),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(4),
      Q => y_integral_new_1_reg_1606(4),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(5),
      Q => y_integral_new_1_reg_1606(5),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(6),
      Q => y_integral_new_1_reg_1606(6),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(7),
      Q => y_integral_new_1_reg_1606(7),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(8),
      Q => y_integral_new_1_reg_1606(8),
      R => '0'
    );
\y_integral_new_1_reg_1606_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_505,
      D => y_integral_new_1_fu_660_p3(9),
      Q => y_integral_new_1_reg_1606(9),
      R => '0'
    );
\y_integral_new_2_reg_292[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_sig_610,
      I1 => or_cond4_reg_1582,
      I2 => or_cond_reg_1578,
      O => \y_integral_new_2_reg_292[31]_i_2_n_0\
    );
\y_integral_new_2_reg_292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(0),
      Q => \y_integral_new_2_reg_292_reg_n_0_[0]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(10),
      Q => \y_integral_new_2_reg_292_reg_n_0_[10]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(11),
      Q => \y_integral_new_2_reg_292_reg_n_0_[11]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(12),
      Q => \y_integral_new_2_reg_292_reg_n_0_[12]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(13),
      Q => \y_integral_new_2_reg_292_reg_n_0_[13]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(14),
      Q => \y_integral_new_2_reg_292_reg_n_0_[14]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(15),
      Q => \y_integral_new_2_reg_292_reg_n_0_[15]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(16),
      Q => \y_integral_new_2_reg_292_reg_n_0_[16]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(17),
      Q => \y_integral_new_2_reg_292_reg_n_0_[17]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(18),
      Q => \y_integral_new_2_reg_292_reg_n_0_[18]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(19),
      Q => \y_integral_new_2_reg_292_reg_n_0_[19]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(1),
      Q => \y_integral_new_2_reg_292_reg_n_0_[1]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(20),
      Q => \y_integral_new_2_reg_292_reg_n_0_[20]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(21),
      Q => \y_integral_new_2_reg_292_reg_n_0_[21]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(22),
      Q => \y_integral_new_2_reg_292_reg_n_0_[22]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(23),
      Q => \y_integral_new_2_reg_292_reg_n_0_[23]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(24),
      Q => \y_integral_new_2_reg_292_reg_n_0_[24]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(25),
      Q => \y_integral_new_2_reg_292_reg_n_0_[25]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(26),
      Q => \y_integral_new_2_reg_292_reg_n_0_[26]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(27),
      Q => \y_integral_new_2_reg_292_reg_n_0_[27]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(28),
      Q => \y_integral_new_2_reg_292_reg_n_0_[28]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(29),
      Q => \y_integral_new_2_reg_292_reg_n_0_[29]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(2),
      Q => \y_integral_new_2_reg_292_reg_n_0_[2]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(30),
      Q => \y_integral_new_2_reg_292_reg_n_0_[30]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(31),
      Q => \y_integral_new_2_reg_292_reg_n_0_[31]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(3),
      Q => \y_integral_new_2_reg_292_reg_n_0_[3]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(4),
      Q => \y_integral_new_2_reg_292_reg_n_0_[4]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(5),
      Q => \y_integral_new_2_reg_292_reg_n_0_[5]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(6),
      Q => \y_integral_new_2_reg_292_reg_n_0_[6]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(7),
      Q => \y_integral_new_2_reg_292_reg_n_0_[7]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(8),
      Q => \y_integral_new_2_reg_292_reg_n_0_[8]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_new_2_reg_292_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => y_integral_new_1_reg_1606(9),
      Q => \y_integral_new_2_reg_292_reg_n_0_[9]\,
      R => vsi_control_fcmp_32ns_32ns_1_1_U8_n_36
    );
\y_integral_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[0]\,
      Q => y_integral(0),
      R => '0'
    );
\y_integral_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[10]\,
      Q => y_integral(10),
      R => '0'
    );
\y_integral_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[11]\,
      Q => y_integral(11),
      R => '0'
    );
\y_integral_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[12]\,
      Q => y_integral(12),
      R => '0'
    );
\y_integral_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[13]\,
      Q => y_integral(13),
      R => '0'
    );
\y_integral_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[14]\,
      Q => y_integral(14),
      R => '0'
    );
\y_integral_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[15]\,
      Q => y_integral(15),
      R => '0'
    );
\y_integral_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[16]\,
      Q => y_integral(16),
      R => '0'
    );
\y_integral_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[17]\,
      Q => y_integral(17),
      R => '0'
    );
\y_integral_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[18]\,
      Q => y_integral(18),
      R => '0'
    );
\y_integral_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[19]\,
      Q => y_integral(19),
      R => '0'
    );
\y_integral_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[1]\,
      Q => y_integral(1),
      R => '0'
    );
\y_integral_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[20]\,
      Q => y_integral(20),
      R => '0'
    );
\y_integral_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[21]\,
      Q => y_integral(21),
      R => '0'
    );
\y_integral_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[22]\,
      Q => y_integral(22),
      R => '0'
    );
\y_integral_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[23]\,
      Q => y_integral(23),
      R => '0'
    );
\y_integral_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[24]\,
      Q => y_integral(24),
      R => '0'
    );
\y_integral_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[25]\,
      Q => y_integral(25),
      R => '0'
    );
\y_integral_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[26]\,
      Q => y_integral(26),
      R => '0'
    );
\y_integral_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[27]\,
      Q => y_integral(27),
      R => '0'
    );
\y_integral_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[28]\,
      Q => y_integral(28),
      R => '0'
    );
\y_integral_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[29]\,
      Q => y_integral(29),
      R => '0'
    );
\y_integral_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[2]\,
      Q => y_integral(2),
      R => '0'
    );
\y_integral_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[30]\,
      Q => y_integral(30),
      R => '0'
    );
\y_integral_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[31]\,
      Q => y_integral(31),
      R => '0'
    );
\y_integral_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[3]\,
      Q => y_integral(3),
      R => '0'
    );
\y_integral_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[4]\,
      Q => y_integral(4),
      R => '0'
    );
\y_integral_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[5]\,
      Q => y_integral(5),
      R => '0'
    );
\y_integral_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[6]\,
      Q => y_integral(6),
      R => '0'
    );
\y_integral_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[7]\,
      Q => y_integral(7),
      R => '0'
    );
\y_integral_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[8]\,
      Q => y_integral(8),
      R => '0'
    );
\y_integral_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_integral0,
      D => \y_integral_new_2_reg_292_reg_n_0_[9]\,
      Q => y_integral(9),
      R => '0'
    );
\y_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(0),
      Q => y(0),
      R => '0'
    );
\y_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(10),
      Q => y(10),
      R => '0'
    );
\y_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(11),
      Q => y(11),
      R => '0'
    );
\y_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(12),
      Q => y(12),
      R => '0'
    );
\y_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(13),
      Q => y(13),
      R => '0'
    );
\y_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(14),
      Q => y(14),
      R => '0'
    );
\y_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(15),
      Q => y(15),
      R => '0'
    );
\y_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(16),
      Q => y(16),
      R => '0'
    );
\y_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(17),
      Q => y(17),
      R => '0'
    );
\y_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(18),
      Q => y(18),
      R => '0'
    );
\y_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(19),
      Q => y(19),
      R => '0'
    );
\y_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(1),
      Q => y(1),
      R => '0'
    );
\y_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(20),
      Q => y(20),
      R => '0'
    );
\y_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(21),
      Q => y(21),
      R => '0'
    );
\y_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(22),
      Q => y(22),
      R => '0'
    );
\y_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(23),
      Q => y(23),
      R => '0'
    );
\y_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(24),
      Q => y(24),
      R => '0'
    );
\y_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(25),
      Q => y(25),
      R => '0'
    );
\y_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(26),
      Q => y(26),
      R => '0'
    );
\y_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(27),
      Q => y(27),
      R => '0'
    );
\y_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(28),
      Q => y(28),
      R => '0'
    );
\y_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(29),
      Q => y(29),
      R => '0'
    );
\y_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(2),
      Q => y(2),
      R => '0'
    );
\y_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(30),
      Q => y(30),
      R => '0'
    );
\y_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(31),
      Q => y(31),
      R => '0'
    );
\y_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(3),
      Q => y(3),
      R => '0'
    );
\y_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(4),
      Q => y(4),
      R => '0'
    );
\y_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(5),
      Q => y(5),
      R => '0'
    );
\y_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(6),
      Q => y(6),
      R => '0'
    );
\y_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(7),
      Q => y(7),
      R => '0'
    );
\y_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(8),
      Q => y(8),
      R => '0'
    );
\y_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \y_integral_new_2_reg_292[31]_i_2_n_0\,
      D => tmp_18_fu_785_p3(9),
      Q => y(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    va : in STD_LOGIC_VECTOR ( 11 downto 0 );
    vb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    vc : in STD_LOGIC_VECTOR ( 11 downto 0 );
    phA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    phB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    phC : in STD_LOGIC_VECTOR ( 31 downto 0 );
    da : out STD_LOGIC_VECTOR ( 8 downto 0 );
    db : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dc : out STD_LOGIC_VECTOR ( 8 downto 0 );
    driverEna : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWMthrdHarmEna : out STD_LOGIC_VECTOR ( 0 to 0 );
    Vma8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ma8b : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "top_design_vsi_control_0_0,vsi_control,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "vsi_control,Vivado 2017.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of U0 : label is 7;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of U0 : label is 32;
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vsi_control
     port map (
      PWMthrdHarmEna(0) => PWMthrdHarmEna(0),
      Vma8b(7 downto 0) => Vma8b(7 downto 0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      da(8 downto 0) => da(8 downto 0),
      db(8 downto 0) => db(8 downto 0),
      dc(8 downto 0) => dc(8 downto 0),
      driverEna(0) => driverEna(0),
      ma8b(7 downto 0) => ma8b(7 downto 0),
      phA(31 downto 0) => phA(31 downto 0),
      phB(31 downto 0) => phB(31 downto 0),
      phC(31 downto 0) => phC(31 downto 0),
      s_axi_AXILiteS_ARADDR(6 downto 0) => s_axi_AXILiteS_ARADDR(6 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(6 downto 0) => s_axi_AXILiteS_AWADDR(6 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      va(11 downto 0) => va(11 downto 0),
      vb(11 downto 0) => vb(11 downto 0),
      vc(11 downto 0) => vc(11 downto 0)
    );
end STRUCTURE;
