#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 30 11:16:50 2022
# Process ID: 16996
# Current directory: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16260 C:\Users\bianca.palade\Desktop\assignment1\assign1.2 - Copy\assign1.xpr
# Log file: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/vivado.log
# Journal file: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 712.574 ; gain = 112.000
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.v}}]
set_property is_enabled false [get_files  {{C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.mem}}]
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Apr 30 11:28:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Apr 30 11:32:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seq_core_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sim_1/new/seq_core_test.v" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file 'opcode.v' [C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sim_1/new/seq_core_test.v:2]
INFO: [VRFC 10-311] analyzing module seq_core_test
ERROR: [VRFC 10-2865] module 'seq_core_test' ignored due to previous errors [C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sim_1/new/seq_core_test.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Apr 30 11:37:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Apr 30 11:38:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Apr 30 11:39:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'seq_core' is not ideal for floorplanning, since the cellview 'seq_core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1088.906 ; gain = 2.004
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1088.906 ; gain = 2.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1089.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1224.684 ; gain = 463.156
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1679.395 ; gain = 373.141
set_property is_enabled true [get_files  {{C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.v}}]
set_property is_enabled true [get_files  {{C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.mem}}]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seq_core_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sim_1/new/seq_core_test.v" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file 'opcode.v' [C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sim_1/new/seq_core_test.v:2]
INFO: [VRFC 10-311] analyzing module seq_core_test
ERROR: [VRFC 10-2865] module 'seq_core_test' ignored due to previous errors [C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sim_1/new/seq_core_test.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seq_core_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sim_1/new/seq_core_test.v" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file 'opcode.v' [C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sim_1/new/seq_core_test.v:2]
INFO: [VRFC 10-311] analyzing module seq_core_test
ERROR: [VRFC 10-2865] module 'seq_core_test' ignored due to previous errors [C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sim_1/new/seq_core_test.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seq_core_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sim_1/new/seq_core_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
"xelab -wto f2d9520accde4101adaca746b9fef6bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_test_behav xil_defaultlib.seq_core_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f2d9520accde4101adaca746b9fef6bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_test_behav xil_defaultlib.seq_core_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.seq_core_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_test_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1679.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_test_behav -key {Behavioral:sim_1:Functional:seq_core_test} -tclbatch {seq_core_test.tcl} -view {{C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/testbench_behav.wcfg}
source seq_core_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1679.395 ; gain = 0.000
set_property is_enabled false [get_files  {{C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.v}}]
set_property is_enabled false [get_files  {{C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.mem}}]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/synth_1

launch_runs synth_1 -jobs 2
[Sat Apr 30 11:44:32 2022] Launched synth_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Apr 30 11:46:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Apr 30 11:57:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/impl_1/runme.log
ipx::package_project -root_dir {c:/users/bianca.palade/desktop/assignment1/assign1.2 - copy} -vendor xilinx.com -library user -taxonomy /UserIP
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.mem'.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "assign1.srcs/sources_1/new/opcode.v" from the top-level HDL file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/synth_1

launch_runs synth_1 -jobs 2
[Sat Apr 30 14:51:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Apr 30 14:52:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'seq_core' is not ideal for floorplanning, since the cellview 'seq_core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1679.395 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1679.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ipx::package_project -root_dir {c:/users/bianca.palade/desktop/assignment1/assign1.2 - copy} -vendor xilinx.com -library user -taxonomy /UserIP -force
CRITICAL WARNING: [IP_Flow 19-5376] File 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.mem'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property is_enabled false [get_files  {{C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v}}]
ipx::package_project -root_dir {c:/users/bianca.palade/desktop/assignment1/assign1.2 - copy} -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/opcode.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2 - Copy/assign1.srcs/sources_1/new/data_memory.mem'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 30 15:41:08 2022...
