--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/Xtemp/matrix_multiplier/matrix_multiplier.ise -intstyle ise -v 3 -s 7 -xml
top_module top_module.ncd -o top_module.twr top_module.pcf -ucf top_module.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc2vp30,ff896,-7 (PRODUCTION 1.94 2008-07-25)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
nxt         |   -0.309(R)|    1.034(R)|clk_BUFGP         |   0.000|
rst         |    0.325(R)|    0.539(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |    8.248(R)|clk_BUFGP         |   0.000|
leds<1>     |    8.635(R)|clk_BUFGP         |   0.000|
leds<2>     |    8.031(R)|clk_BUFGP         |   0.000|
leds<3>     |    8.202(R)|clk_BUFGP         |   0.000|
leds<4>     |    8.019(R)|clk_BUFGP         |   0.000|
leds<5>     |    8.070(R)|clk_BUFGP         |   0.000|
leds<6>     |    7.823(R)|clk_BUFGP         |   0.000|
leds<7>     |    7.682(R)|clk_BUFGP         |   0.000|
leds<8>     |    8.217(R)|clk_BUFGP         |   0.000|
leds<9>     |    7.991(R)|clk_BUFGP         |   0.000|
leds<10>    |    7.881(R)|clk_BUFGP         |   0.000|
leds<11>    |    7.785(R)|clk_BUFGP         |   0.000|
leds<12>    |    6.228(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.495|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 08 12:12:12 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



