verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.001 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads
cd obj_dir && make -f Vtop_module.mk
make[1]: Nothing to be done for `default'.
obj_dir/Vtop_module
input_vars:
top->d = 0xaa
top->areset = 0x0
At 0 clock cycle of 4, top->q = 0x0, expected = 0xaa
input_vars:
top->d = 0xf0
top->areset = 0x0
At 1 clock cycle of 4, top->q = 0xaa, expected = 0xf0
input_vars:
top->d = 0xf
top->areset = 0x0
At 2 clock cycle of 4, top->q = 0xf0, expected = 0xf
input_vars:
top->d = 0xff
top->areset = 0x0
At 3 clock cycle of 4, top->q = 0xf, expected = 0xff
Test failed,unpass = 4 for scenario NormalDataCapture
Test passed for scenario AsynchronousResetAssertion
input_vars:
top->d = 0xf0
top->areset = 0x0
At 2 clock cycle of 4, top->q = 0x0, expected = 0xf0
input_vars:
top->d = 0xf
top->areset = 0x0
At 3 clock cycle of 4, top->q = 0xf0, expected = 0xf
Test failed,unpass = 2 for scenario ResetReleaseOperation
input_vars:
top->d = 0x0
top->areset = 0x0
At 0 clock cycle of 3, top->q = 0xf, expected = 0x0
input_vars:
top->d = 0xff
top->areset = 0x0
At 1 clock cycle of 3, top->q = 0x0, expected = 0xff
input_vars:
top->d = 0xaa
top->areset = 0x0
At 2 clock cycle of 3, top->q = 0xff, expected = 0xaa
Test failed,unpass = 3 for scenario SetupTimeVerification
input_vars:
top->d = 0xff
top->areset = 0x0
At 0 clock cycle of 3, top->q = 0xaa, expected = 0xff
input_vars:
top->d = 0x0
top->areset = 0x0
At 1 clock cycle of 3, top->q = 0xff, expected = 0x0
input_vars:
top->d = 0xaa
top->areset = 0x0
At 2 clock cycle of 3, top->q = 0x0, expected = 0xaa
Test failed,unpass = 3 for scenario HoldTimeVerification
input_vars:
top->d = 0x55
top->areset = 0x0
At 1 clock cycle of 4, top->q = 0xaa, expected = 0x55
input_vars:
top->d = 0xaa
top->areset = 0x0
At 2 clock cycle of 4, top->q = 0x55, expected = 0xaa
input_vars:
top->d = 0x55
top->areset = 0x0
At 3 clock cycle of 4, top->q = 0xaa, expected = 0x55
Test failed,unpass = 3 for scenario AlternatingBitPatterns
input_vars:
top->d = 0x1
top->areset = 0x0
At 0 clock cycle of 8, top->q = 0x55, expected = 0x1
input_vars:
top->d = 0x2
top->areset = 0x0
At 1 clock cycle of 8, top->q = 0x1, expected = 0x2
input_vars:
top->d = 0x4
top->areset = 0x0
At 2 clock cycle of 8, top->q = 0x2, expected = 0x4
input_vars:
top->d = 0x8
top->areset = 0x0
At 3 clock cycle of 8, top->q = 0x4, expected = 0x8
input_vars:
top->d = 0x10
top->areset = 0x0
At 4 clock cycle of 8, top->q = 0x8, expected = 0x10
input_vars:
top->d = 0x20
top->areset = 0x0
At 5 clock cycle of 8, top->q = 0x10, expected = 0x20
input_vars:
top->d = 0x40
top->areset = 0x0
At 6 clock cycle of 8, top->q = 0x20, expected = 0x40
input_vars:
top->d = 0x80
top->areset = 0x0
At 7 clock cycle of 8, top->q = 0x40, expected = 0x80
Test failed,unpass = 8 for scenario WalkingOnesPattern
input_vars:
top->d = 0xff
top->areset = 0x0
At 0 clock cycle of 4, top->q = 0x80, expected = 0xff
input_vars:
top->d = 0xaa
top->areset = 0x0
At 1 clock cycle of 4, top->q = 0xff, expected = 0xaa
Test failed,unpass = 2 for scenario ResetDuringDataChange
sim finished
Unpass: 2
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: end at 68ps; walltime 0.000 s; speed 228.956 ns/s
- Verilator: cpu 0.000 s on 1 threads; alloced 0 MB
make: *** [run] Error 2
