# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_gpio_module.sv failed with 4 errors.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 12 compiles, 1 failed with 4 errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# vsim work.risc_v_mike_tb_uni 
# Start time: 16:11:25 on Mar 04,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
# Compile of risc_v_mike_top.sv was successful.
vsim work.risc_v_mike_tb_uni
# End time: 16:12:13 on Mar 04,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 4
# vsim work.risc_v_mike_tb_uni 
# Start time: 16:12:13 on Mar 04,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of risc_v_mike_gpio_module.sv was successful.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_modelsim/wave.do}
vsim work.risc_v_mike_tb_uni
# End time: 16:15:18 on Mar 04,2024, Elapsed time: 0:03:05
# Errors: 0, Warnings: 2
# vsim work.risc_v_mike_tb_uni 
# Start time: 16:15:18 on Mar 04,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
run
run
# Paste insertion failed: CHECKER_ERROR: ** UI-Msg: (vish-4014) No objects found matching 'CHECKER_ERROR'.
