0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/JP/Documents/School/ECE524/UART/UART.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sim_1/new/baud_gen_tb.v,1762840431,verilog,,,,baud_gen_tb,,,,,,,,
C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sim_1/new/uart_rx_tb.v,1763266076,verilog,,,,uart_rx_tb,,,,,,,,
C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sim_1/new/uart_tx_tb.v,1762842577,verilog,,,,uart_tx_tb,,,,,,,,
C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sim_1/new/uart_tx_v2_tb.v,1764011882,verilog,,,,uart_tx_v2_tb,,,,,,,,
C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/baud_gen.v,1762840356,verilog,,C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sim_1/new/baud_gen_tb.v,,baud_gen,,,,,,,,
C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_rx.v,1763535408,verilog,,C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sim_1/new/uart_rx_tb.v,,uart_rx,,,,,,,,
C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_tx.v,1762842832,verilog,,C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sim_1/new/uart_tx_tb.v,,uart_tx,,,,,,,,
C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sources_1/new/uart_tx_v2.v,1763873963,verilog,,C:/Users/JP/Documents/School/ECE524/UART/UART.srcs/sim_1/new/uart_tx_v2_tb.v,,uart_tx_v2,,,,,,,,
