ARM GAS  /tmp/cchnVGpG.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	__NVIC_SystemReset:
  25              	.LFB39:
  26              		.file 2 "Drivers/CMSIS/Include/core_cm0plus.h"
   1:Drivers/CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:Drivers/CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0plus.h ****  * @version  V5.0.9
   5:Drivers/CMSIS/Include/core_cm0plus.h ****  * @date     21. August 2019
   6:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0plus.h **** /*
   8:Drivers/CMSIS/Include/core_cm0plus.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  10:Drivers/CMSIS/Include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  12:Drivers/CMSIS/Include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  16:Drivers/CMSIS/Include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0plus.h ****  *
  18:Drivers/CMSIS/Include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0plus.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  24:Drivers/CMSIS/Include/core_cm0plus.h **** 
  25:Drivers/CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0plus.h **** 
  31:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
ARM GAS  /tmp/cchnVGpG.s 			page 2


  33:Drivers/CMSIS/Include/core_cm0plus.h **** 
  34:Drivers/CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0plus.h **** 
  36:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0plus.h **** 
  40:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  41:Drivers/CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0plus.h **** 
  44:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0plus.h **** 
  47:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0plus.h **** 
  50:Drivers/CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  53:Drivers/CMSIS/Include/core_cm0plus.h **** 
  54:Drivers/CMSIS/Include/core_cm0plus.h **** 
  55:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0plus.h **** /**
  59:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0plus.h ****  */
  62:Drivers/CMSIS/Include/core_cm0plus.h **** 
  63:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0plus.h ****  
  65:Drivers/CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:Drivers/CMSIS/Include/core_cm0plus.h **** 
  71:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:Drivers/CMSIS/Include/core_cm0plus.h **** 
  73:Drivers/CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0plus.h **** */
  76:Drivers/CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0plus.h **** 
  78:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0plus.h **** 
  83:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_FP
  85:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0plus.h **** 
  88:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
ARM GAS  /tmp/cchnVGpG.s 			page 3


  90:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0plus.h **** 
  93:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0plus.h **** 
  98:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0plus.h **** 
 103:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0plus.h **** 
 108:Drivers/CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0plus.h **** 
 113:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0plus.h **** 
 115:Drivers/CMSIS/Include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0plus.h **** 
 117:Drivers/CMSIS/Include/core_cm0plus.h **** 
 118:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0plus.h **** }
 120:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0plus.h **** 
 122:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0plus.h **** 
 124:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0plus.h **** 
 126:Drivers/CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0plus.h **** 
 129:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0plus.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0plus.h **** 
 133:Drivers/CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0plus.h **** 
 140:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0plus.h **** 
 145:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
ARM GAS  /tmp/cchnVGpG.s 			page 4


 147:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0plus.h **** 
 150:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 154:Drivers/CMSIS/Include/core_cm0plus.h **** 
 155:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:Drivers/CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:Drivers/CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 160:Drivers/CMSIS/Include/core_cm0plus.h **** 
 161:Drivers/CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 163:Drivers/CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:Drivers/CMSIS/Include/core_cm0plus.h **** 
 165:Drivers/CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:Drivers/CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:Drivers/CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 168:Drivers/CMSIS/Include/core_cm0plus.h **** */
 169:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 170:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 172:Drivers/CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 174:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:Drivers/CMSIS/Include/core_cm0plus.h **** 
 177:Drivers/CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:Drivers/CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:Drivers/CMSIS/Include/core_cm0plus.h **** 
 182:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:Drivers/CMSIS/Include/core_cm0plus.h **** 
 184:Drivers/CMSIS/Include/core_cm0plus.h **** 
 185:Drivers/CMSIS/Include/core_cm0plus.h **** 
 186:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 187:Drivers/CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 188:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 189:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register
 190:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 191:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 192:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 193:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 194:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 195:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 196:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:Drivers/CMSIS/Include/core_cm0plus.h **** */
 199:Drivers/CMSIS/Include/core_cm0plus.h **** 
 200:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 201:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
ARM GAS  /tmp/cchnVGpG.s 			page 5


 204:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 205:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 206:Drivers/CMSIS/Include/core_cm0plus.h **** 
 207:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 208:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 210:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 211:Drivers/CMSIS/Include/core_cm0plus.h **** {
 212:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 213:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 214:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:Drivers/CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 222:Drivers/CMSIS/Include/core_cm0plus.h **** 
 223:Drivers/CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 224:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 225:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:Drivers/CMSIS/Include/core_cm0plus.h **** 
 227:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:Drivers/CMSIS/Include/core_cm0plus.h **** 
 230:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:Drivers/CMSIS/Include/core_cm0plus.h **** 
 233:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:Drivers/CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:Drivers/CMSIS/Include/core_cm0plus.h **** 
 236:Drivers/CMSIS/Include/core_cm0plus.h **** 
 237:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 238:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 240:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 241:Drivers/CMSIS/Include/core_cm0plus.h **** {
 242:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 243:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 244:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 249:Drivers/CMSIS/Include/core_cm0plus.h **** 
 250:Drivers/CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/Include/core_cm0plus.h **** 
 254:Drivers/CMSIS/Include/core_cm0plus.h **** 
 255:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 256:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 258:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 259:Drivers/CMSIS/Include/core_cm0plus.h **** {
 260:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
ARM GAS  /tmp/cchnVGpG.s 			page 6


 261:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 262:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:Drivers/CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 273:Drivers/CMSIS/Include/core_cm0plus.h **** 
 274:Drivers/CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0plus.h **** 
 278:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0plus.h **** 
 281:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 282:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/Include/core_cm0plus.h **** 
 284:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/Include/core_cm0plus.h **** 
 287:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/Include/core_cm0plus.h **** 
 290:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:Drivers/CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:Drivers/CMSIS/Include/core_cm0plus.h **** 
 293:Drivers/CMSIS/Include/core_cm0plus.h **** 
 294:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 295:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 297:Drivers/CMSIS/Include/core_cm0plus.h **** typedef union
 298:Drivers/CMSIS/Include/core_cm0plus.h **** {
 299:Drivers/CMSIS/Include/core_cm0plus.h ****   struct
 300:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 301:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:Drivers/CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 307:Drivers/CMSIS/Include/core_cm0plus.h **** 
 308:Drivers/CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:Drivers/CMSIS/Include/core_cm0plus.h **** 
 312:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:Drivers/CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:Drivers/CMSIS/Include/core_cm0plus.h **** 
 315:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:Drivers/CMSIS/Include/core_cm0plus.h **** 
 317:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/cchnVGpG.s 			page 7


 318:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 319:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 323:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 324:Drivers/CMSIS/Include/core_cm0plus.h **** 
 325:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 326:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 328:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 329:Drivers/CMSIS/Include/core_cm0plus.h **** {
 330:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1[31U];
 334:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 339:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:Drivers/CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 341:Drivers/CMSIS/Include/core_cm0plus.h **** 
 342:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:Drivers/CMSIS/Include/core_cm0plus.h **** 
 344:Drivers/CMSIS/Include/core_cm0plus.h **** 
 345:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 346:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 350:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 351:Drivers/CMSIS/Include/core_cm0plus.h **** 
 352:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 353:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 355:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 356:Drivers/CMSIS/Include/core_cm0plus.h **** {
 357:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 362:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 364:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:Drivers/CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:Drivers/CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 371:Drivers/CMSIS/Include/core_cm0plus.h **** 
 372:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
ARM GAS  /tmp/cchnVGpG.s 			page 8


 375:Drivers/CMSIS/Include/core_cm0plus.h **** 
 376:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0plus.h **** 
 379:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0plus.h **** 
 382:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0plus.h **** 
 385:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0plus.h **** 
 388:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0plus.h **** 
 392:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0plus.h **** 
 395:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0plus.h **** 
 398:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0plus.h **** 
 401:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0plus.h **** 
 404:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0plus.h **** 
 407:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0plus.h **** 
 410:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0plus.h **** 
 413:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm0plus.h **** 
 416:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 421:Drivers/CMSIS/Include/core_cm0plus.h **** 
 422:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:Drivers/CMSIS/Include/core_cm0plus.h **** 
 426:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:Drivers/CMSIS/Include/core_cm0plus.h **** 
 429:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/cchnVGpG.s 			page 9


 432:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0plus.h **** 
 435:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm0plus.h **** 
 438:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm0plus.h **** 
 442:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm0plus.h **** 
 445:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm0plus.h **** 
 448:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm0plus.h **** 
 452:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm0plus.h **** 
 455:Drivers/CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:Drivers/CMSIS/Include/core_cm0plus.h **** 
 459:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:Drivers/CMSIS/Include/core_cm0plus.h **** 
 461:Drivers/CMSIS/Include/core_cm0plus.h **** 
 462:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 463:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 467:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 468:Drivers/CMSIS/Include/core_cm0plus.h **** 
 469:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 470:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 472:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 473:Drivers/CMSIS/Include/core_cm0plus.h **** {
 474:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:Drivers/CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 479:Drivers/CMSIS/Include/core_cm0plus.h **** 
 480:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0plus.h **** 
 484:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0plus.h **** 
 487:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
ARM GAS  /tmp/cchnVGpG.s 			page 10


 489:Drivers/CMSIS/Include/core_cm0plus.h **** 
 490:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:Drivers/CMSIS/Include/core_cm0plus.h **** 
 493:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:Drivers/CMSIS/Include/core_cm0plus.h **** 
 497:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:Drivers/CMSIS/Include/core_cm0plus.h **** 
 501:Drivers/CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:Drivers/CMSIS/Include/core_cm0plus.h **** 
 505:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:Drivers/CMSIS/Include/core_cm0plus.h **** 
 508:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 510:Drivers/CMSIS/Include/core_cm0plus.h **** 
 511:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:Drivers/CMSIS/Include/core_cm0plus.h **** 
 513:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 515:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 519:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 520:Drivers/CMSIS/Include/core_cm0plus.h **** 
 521:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 522:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 524:Drivers/CMSIS/Include/core_cm0plus.h **** typedef struct
 525:Drivers/CMSIS/Include/core_cm0plus.h **** {
 526:Drivers/CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:Drivers/CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:Drivers/CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 532:Drivers/CMSIS/Include/core_cm0plus.h **** 
 533:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:Drivers/CMSIS/Include/core_cm0plus.h **** 
 535:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:Drivers/CMSIS/Include/core_cm0plus.h **** 
 539:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:Drivers/CMSIS/Include/core_cm0plus.h **** 
 542:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:Drivers/CMSIS/Include/core_cm0plus.h **** 
 545:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
ARM GAS  /tmp/cchnVGpG.s 			page 11


 546:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:Drivers/CMSIS/Include/core_cm0plus.h **** 
 549:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:Drivers/CMSIS/Include/core_cm0plus.h **** 
 552:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:Drivers/CMSIS/Include/core_cm0plus.h **** 
 555:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:Drivers/CMSIS/Include/core_cm0plus.h **** 
 559:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:Drivers/CMSIS/Include/core_cm0plus.h **** 
 563:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:Drivers/CMSIS/Include/core_cm0plus.h **** 
 566:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 567:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:Drivers/CMSIS/Include/core_cm0plus.h **** 
 569:Drivers/CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:Drivers/CMSIS/Include/core_cm0plus.h **** 
 573:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:Drivers/CMSIS/Include/core_cm0plus.h **** 
 576:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:Drivers/CMSIS/Include/core_cm0plus.h **** 
 579:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:Drivers/CMSIS/Include/core_cm0plus.h **** 
 582:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:Drivers/CMSIS/Include/core_cm0plus.h **** 
 585:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:Drivers/CMSIS/Include/core_cm0plus.h **** 
 588:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:Drivers/CMSIS/Include/core_cm0plus.h **** 
 591:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:Drivers/CMSIS/Include/core_cm0plus.h **** 
 594:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:Drivers/CMSIS/Include/core_cm0plus.h **** 
 597:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:Drivers/CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:Drivers/CMSIS/Include/core_cm0plus.h **** 
 600:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 602:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/cchnVGpG.s 			page 12


 603:Drivers/CMSIS/Include/core_cm0plus.h **** 
 604:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 605:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:Drivers/CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 610:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 611:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:Drivers/CMSIS/Include/core_cm0plus.h **** 
 613:Drivers/CMSIS/Include/core_cm0plus.h **** 
 614:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 615:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 619:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 620:Drivers/CMSIS/Include/core_cm0plus.h **** 
 621:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 622:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 624:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:Drivers/CMSIS/Include/core_cm0plus.h **** */
 627:Drivers/CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:Drivers/CMSIS/Include/core_cm0plus.h **** 
 629:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 630:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:Drivers/CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:Drivers/CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:Drivers/CMSIS/Include/core_cm0plus.h **** */
 635:Drivers/CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:Drivers/CMSIS/Include/core_cm0plus.h **** 
 637:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:Drivers/CMSIS/Include/core_cm0plus.h **** 
 639:Drivers/CMSIS/Include/core_cm0plus.h **** 
 640:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 641:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 645:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 646:Drivers/CMSIS/Include/core_cm0plus.h **** 
 647:Drivers/CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:Drivers/CMSIS/Include/core_cm0plus.h **** 
 653:Drivers/CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:Drivers/CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:Drivers/CMSIS/Include/core_cm0plus.h **** 
 657:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:Drivers/CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
ARM GAS  /tmp/cchnVGpG.s 			page 13


 660:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 661:Drivers/CMSIS/Include/core_cm0plus.h **** 
 662:Drivers/CMSIS/Include/core_cm0plus.h **** /*@} */
 663:Drivers/CMSIS/Include/core_cm0plus.h **** 
 664:Drivers/CMSIS/Include/core_cm0plus.h **** 
 665:Drivers/CMSIS/Include/core_cm0plus.h **** 
 666:Drivers/CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 667:Drivers/CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:Drivers/CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 669:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
 670:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 671:Drivers/CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 672:Drivers/CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 673:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 674:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:Drivers/CMSIS/Include/core_cm0plus.h **** */
 676:Drivers/CMSIS/Include/core_cm0plus.h **** 
 677:Drivers/CMSIS/Include/core_cm0plus.h **** 
 678:Drivers/CMSIS/Include/core_cm0plus.h **** 
 679:Drivers/CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 681:Drivers/CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:Drivers/CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:Drivers/CMSIS/Include/core_cm0plus.h ****   @{
 685:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 686:Drivers/CMSIS/Include/core_cm0plus.h **** 
 687:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 691:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 693:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:Drivers/CMSIS/Include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:Drivers/CMSIS/Include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:Drivers/CMSIS/Include/core_cm0plus.h **** 
 707:Drivers/CMSIS/Include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:Drivers/CMSIS/Include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:Drivers/CMSIS/Include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:Drivers/CMSIS/Include/core_cm0plus.h ****   #endif
 711:Drivers/CMSIS/Include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 713:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:Drivers/CMSIS/Include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:Drivers/CMSIS/Include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/cchnVGpG.s 			page 14


 717:Drivers/CMSIS/Include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:Drivers/CMSIS/Include/core_cm0plus.h **** 
 719:Drivers/CMSIS/Include/core_cm0plus.h **** 
 720:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:Drivers/CMSIS/Include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:Drivers/CMSIS/Include/core_cm0plus.h **** 
 725:Drivers/CMSIS/Include/core_cm0plus.h **** 
 726:Drivers/CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:Drivers/CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:Drivers/CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:Drivers/CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:Drivers/CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:Drivers/CMSIS/Include/core_cm0plus.h **** 
 732:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:Drivers/CMSIS/Include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:Drivers/CMSIS/Include/core_cm0plus.h **** 
 735:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 736:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 738:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 741:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:Drivers/CMSIS/Include/core_cm0plus.h **** {
 743:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 744:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 745:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 746:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 747:Drivers/CMSIS/Include/core_cm0plus.h ****     __COMPILER_BARRIER();
 748:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 749:Drivers/CMSIS/Include/core_cm0plus.h **** }
 750:Drivers/CMSIS/Include/core_cm0plus.h **** 
 751:Drivers/CMSIS/Include/core_cm0plus.h **** 
 752:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 753:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 754:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 755:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 756:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 757:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 758:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 759:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 760:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 761:Drivers/CMSIS/Include/core_cm0plus.h **** {
 762:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 763:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 764:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 765:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 766:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 767:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 768:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 769:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 770:Drivers/CMSIS/Include/core_cm0plus.h **** }
 771:Drivers/CMSIS/Include/core_cm0plus.h **** 
 772:Drivers/CMSIS/Include/core_cm0plus.h **** 
 773:Drivers/CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  /tmp/cchnVGpG.s 			page 15


 774:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Disable Interrupt
 775:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 776:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 777:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 778:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 779:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 780:Drivers/CMSIS/Include/core_cm0plus.h **** {
 781:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 782:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 783:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 784:Drivers/CMSIS/Include/core_cm0plus.h ****     __DSB();
 785:Drivers/CMSIS/Include/core_cm0plus.h ****     __ISB();
 786:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 787:Drivers/CMSIS/Include/core_cm0plus.h **** }
 788:Drivers/CMSIS/Include/core_cm0plus.h **** 
 789:Drivers/CMSIS/Include/core_cm0plus.h **** 
 790:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 791:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 792:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 793:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 794:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 795:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 796:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 797:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 798:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 799:Drivers/CMSIS/Include/core_cm0plus.h **** {
 800:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 801:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 802:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 803:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 804:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 805:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 806:Drivers/CMSIS/Include/core_cm0plus.h ****     return(0U);
 807:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 808:Drivers/CMSIS/Include/core_cm0plus.h **** }
 809:Drivers/CMSIS/Include/core_cm0plus.h **** 
 810:Drivers/CMSIS/Include/core_cm0plus.h **** 
 811:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 812:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 813:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 814:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 815:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
 816:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 817:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 818:Drivers/CMSIS/Include/core_cm0plus.h **** {
 819:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 820:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 821:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 822:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 823:Drivers/CMSIS/Include/core_cm0plus.h **** }
 824:Drivers/CMSIS/Include/core_cm0plus.h **** 
 825:Drivers/CMSIS/Include/core_cm0plus.h **** 
 826:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 827:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 828:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 829:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 830:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    IRQn must not be negative.
ARM GAS  /tmp/cchnVGpG.s 			page 16


 831:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 832:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 833:Drivers/CMSIS/Include/core_cm0plus.h **** {
 834:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 835:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 836:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 837:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 838:Drivers/CMSIS/Include/core_cm0plus.h **** }
 839:Drivers/CMSIS/Include/core_cm0plus.h **** 
 840:Drivers/CMSIS/Include/core_cm0plus.h **** 
 841:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 842:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 843:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 844:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 845:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 846:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 847:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 848:Drivers/CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 849:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 850:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 851:Drivers/CMSIS/Include/core_cm0plus.h **** {
 852:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 853:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 854:Drivers/CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 855:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 856:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 857:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 858:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 859:Drivers/CMSIS/Include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 860:Drivers/CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 861:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 862:Drivers/CMSIS/Include/core_cm0plus.h **** }
 863:Drivers/CMSIS/Include/core_cm0plus.h **** 
 864:Drivers/CMSIS/Include/core_cm0plus.h **** 
 865:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 866:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Priority
 867:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
 868:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 869:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 870:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn  Interrupt number.
 871:Drivers/CMSIS/Include/core_cm0plus.h ****   \return             Interrupt Priority.
 872:Drivers/CMSIS/Include/core_cm0plus.h ****                       Value is aligned automatically to the implemented priority bits of the microc
 873:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 874:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 875:Drivers/CMSIS/Include/core_cm0plus.h **** {
 876:Drivers/CMSIS/Include/core_cm0plus.h **** 
 877:Drivers/CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 878:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 879:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 880:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 881:Drivers/CMSIS/Include/core_cm0plus.h ****   else
 882:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 883:Drivers/CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 884:Drivers/CMSIS/Include/core_cm0plus.h ****   }
 885:Drivers/CMSIS/Include/core_cm0plus.h **** }
 886:Drivers/CMSIS/Include/core_cm0plus.h **** 
 887:Drivers/CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/cchnVGpG.s 			page 17


 888:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 889:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Encode Priority
 890:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Encodes the priority for an interrupt with the given priority group,
 891:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value, and subpriority value.
 892:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 893:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
 894:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 895:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
 896:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
 897:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
 898:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 899:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 900:Drivers/CMSIS/Include/core_cm0plus.h **** {
 901:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 902:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 903:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 904:Drivers/CMSIS/Include/core_cm0plus.h **** 
 905:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 906:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 907:Drivers/CMSIS/Include/core_cm0plus.h **** 
 908:Drivers/CMSIS/Include/core_cm0plus.h ****   return (
 909:Drivers/CMSIS/Include/core_cm0plus.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 910:Drivers/CMSIS/Include/core_cm0plus.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 911:Drivers/CMSIS/Include/core_cm0plus.h ****          );
 912:Drivers/CMSIS/Include/core_cm0plus.h **** }
 913:Drivers/CMSIS/Include/core_cm0plus.h **** 
 914:Drivers/CMSIS/Include/core_cm0plus.h **** 
 915:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 916:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Decode Priority
 917:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Decodes an interrupt priority value with a given priority group to
 918:Drivers/CMSIS/Include/core_cm0plus.h ****            preemptive priority value and subpriority value.
 919:Drivers/CMSIS/Include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 920:Drivers/CMSIS/Include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 921:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
 922:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 923:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
 924:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
 925:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 926:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
 927:Drivers/CMSIS/Include/core_cm0plus.h **** {
 928:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 929:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 930:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 931:Drivers/CMSIS/Include/core_cm0plus.h **** 
 932:Drivers/CMSIS/Include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 933:Drivers/CMSIS/Include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 934:Drivers/CMSIS/Include/core_cm0plus.h **** 
 935:Drivers/CMSIS/Include/core_cm0plus.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 936:Drivers/CMSIS/Include/core_cm0plus.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 937:Drivers/CMSIS/Include/core_cm0plus.h **** }
 938:Drivers/CMSIS/Include/core_cm0plus.h **** 
 939:Drivers/CMSIS/Include/core_cm0plus.h **** 
 940:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 941:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Vector
 942:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
 943:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 944:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
ARM GAS  /tmp/cchnVGpG.s 			page 18


 945:Drivers/CMSIS/Include/core_cm0plus.h ****            VTOR must been relocated to SRAM before.
 946:Drivers/CMSIS/Include/core_cm0plus.h ****            If VTOR is not present address 0 must be mapped to SRAM.
 947:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number
 948:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   vector    Address of interrupt handler function
 949:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 950:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
 951:Drivers/CMSIS/Include/core_cm0plus.h **** {
 952:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 953:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 954:Drivers/CMSIS/Include/core_cm0plus.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
 955:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 956:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 957:Drivers/CMSIS/Include/core_cm0plus.h ****   *(vectors + (int32_t)IRQn) = vector;                              /* use pointer arithmetic to ac
 958:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 959:Drivers/CMSIS/Include/core_cm0plus.h ****   /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */
 960:Drivers/CMSIS/Include/core_cm0plus.h **** }
 961:Drivers/CMSIS/Include/core_cm0plus.h **** 
 962:Drivers/CMSIS/Include/core_cm0plus.h **** 
 963:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 964:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Vector
 965:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Reads an interrupt vector from interrupt vector table.
 966:Drivers/CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 967:Drivers/CMSIS/Include/core_cm0plus.h ****            or negative to specify a processor exception.
 968:Drivers/CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number.
 969:Drivers/CMSIS/Include/core_cm0plus.h ****   \return                 Address of interrupt handler function
 970:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 971:Drivers/CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
 972:Drivers/CMSIS/Include/core_cm0plus.h **** {
 973:Drivers/CMSIS/Include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 974:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 975:Drivers/CMSIS/Include/core_cm0plus.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
 976:Drivers/CMSIS/Include/core_cm0plus.h **** #else
 977:Drivers/CMSIS/Include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 978:Drivers/CMSIS/Include/core_cm0plus.h ****   return *(vectors + (int32_t)IRQn);                                /* use pointer arithmetic to ac
 979:Drivers/CMSIS/Include/core_cm0plus.h **** #endif
 980:Drivers/CMSIS/Include/core_cm0plus.h **** }
 981:Drivers/CMSIS/Include/core_cm0plus.h **** 
 982:Drivers/CMSIS/Include/core_cm0plus.h **** 
 983:Drivers/CMSIS/Include/core_cm0plus.h **** /**
 984:Drivers/CMSIS/Include/core_cm0plus.h ****   \brief   System Reset
 985:Drivers/CMSIS/Include/core_cm0plus.h ****   \details Initiates a system reset request to reset the MCU.
 986:Drivers/CMSIS/Include/core_cm0plus.h ****  */
 987:Drivers/CMSIS/Include/core_cm0plus.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 988:Drivers/CMSIS/Include/core_cm0plus.h **** {
  27              		.loc 2 988 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 989:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure all outstanding memor
  33              		.loc 2 989 3 view .LVU1
  34              	.LBB8:
  35              	.LBI8:
  36              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
ARM GAS  /tmp/cchnVGpG.s 			page 19


   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
ARM GAS  /tmp/cchnVGpG.s 			page 20


  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
ARM GAS  /tmp/cchnVGpG.s 			page 21


 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
ARM GAS  /tmp/cchnVGpG.s 			page 22


 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cchnVGpG.s 			page 23


 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  37              		.loc 3 269 27 view .LVU2
  38              	.LBB9:
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  39              		.loc 3 271 3 view .LVU3
  40              		.syntax divided
  41              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 BFF34F8F 		dsb 0xF
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.LBE9:
  47              	.LBE8:
 990:Drivers/CMSIS/Include/core_cm0plus.h ****                                                                        buffered write are completed
 991:Drivers/CMSIS/Include/core_cm0plus.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  48              		.loc 2 991 3 view .LVU4
  49              		.loc 2 991 15 is_stmt 0 view .LVU5
  50 0004 034B     		ldr	r3, .L3
ARM GAS  /tmp/cchnVGpG.s 			page 24


  51 0006 044A     		ldr	r2, .L3+4
  52 0008 DA60     		str	r2, [r3, #12]
 992:Drivers/CMSIS/Include/core_cm0plus.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
 993:Drivers/CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure completion of memory 
  53              		.loc 2 993 3 is_stmt 1 view .LVU6
  54              	.LBB10:
  55              	.LBI10:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  56              		.loc 3 269 27 view .LVU7
  57              	.LBB11:
  58              		.loc 3 271 3 view .LVU8
  59              		.syntax divided
  60              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  61 000a BFF34F8F 		dsb 0xF
  62              	@ 0 "" 2
  63              		.thumb
  64              		.syntax unified
  65              	.L2:
  66              	.LBE11:
  67              	.LBE10:
 994:Drivers/CMSIS/Include/core_cm0plus.h **** 
 995:Drivers/CMSIS/Include/core_cm0plus.h ****   for(;;)                                                           /* wait until reset */
  68              		.loc 2 995 3 view .LVU9
 996:Drivers/CMSIS/Include/core_cm0plus.h ****   {
 997:Drivers/CMSIS/Include/core_cm0plus.h ****     __NOP();
  69              		.loc 2 997 5 discriminator 1 view .LVU10
  70              		.syntax divided
  71              	@ 997 "Drivers/CMSIS/Include/core_cm0plus.h" 1
  72 000e C046     		nop
  73              	@ 0 "" 2
 995:Drivers/CMSIS/Include/core_cm0plus.h ****   {
  74              		.loc 2 995 3 view .LVU11
  75              		.thumb
  76              		.syntax unified
  77 0010 FDE7     		b	.L2
  78              	.L4:
  79 0012 C046     		.align	2
  80              	.L3:
  81 0014 00ED00E0 		.word	-536810240
  82 0018 0400FA05 		.word	100270084
  83              		.cfi_endproc
  84              	.LFE39:
  86              		.section	.text.MX_GPIO_Init,"ax",%progbits
  87              		.align	1
  88              		.syntax unified
  89              		.code	16
  90              		.thumb_func
  92              	MX_GPIO_Init:
  93              	.LFB365:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
ARM GAS  /tmp/cchnVGpG.s 			page 25


   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** #define CAN_CMD_ID     200
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** FDCAN_HandleTypeDef hfdcan1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  48:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_ADC1_Init(void);
  58:Core/Src/main.c **** static void MX_FDCAN1_Init(void);
  59:Core/Src/main.c **** static void MX_TIM2_Init(void);
  60:Core/Src/main.c **** static void MX_TIM3_Init(void);
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
ARM GAS  /tmp/cchnVGpG.s 			page 26


  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** void CAN_SendAck(uint8_t *data, uint8_t len)
  68:Core/Src/main.c **** {
  69:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   txHeader.Identifier = CAN_CMD_ID;
  72:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
  73:Core/Src/main.c ****   txHeader.TxFrameType = FDCAN_DATA_FRAME;
  74:Core/Src/main.c ****   txHeader.DataLength = len;
  75:Core/Src/main.c ****   txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
  76:Core/Src/main.c ****   txHeader.BitRateSwitch = FDCAN_BRS_OFF;
  77:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
  78:Core/Src/main.c ****   txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
  79:Core/Src/main.c ****   txHeader.MessageMarker = 0;
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) == 0);
  82:Core/Src/main.c ****   HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
  83:Core/Src/main.c **** }
  84:Core/Src/main.c **** /* USER CODE END 0 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /**
  87:Core/Src/main.c ****   * @brief  The application entry point.
  88:Core/Src/main.c ****   * @retval int
  89:Core/Src/main.c ****   */
  90:Core/Src/main.c **** int main(void)
  91:Core/Src/main.c **** {
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END 1 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 100:Core/Src/main.c ****   HAL_Init();
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END Init */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Configure the system clock */
 107:Core/Src/main.c ****   SystemClock_Config();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END SysInit */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Initialize all configured peripherals */
 114:Core/Src/main.c ****   MX_GPIO_Init();
 115:Core/Src/main.c ****   MX_ADC1_Init();
 116:Core/Src/main.c ****   MX_FDCAN1_Init();
 117:Core/Src/main.c ****   MX_TIM2_Init();
 118:Core/Src/main.c ****   MX_TIM3_Init();
 119:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 120:Core/Src/main.c ****   HAL_FDCAN_Start(&hfdcan1);
 121:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 122:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
ARM GAS  /tmp/cchnVGpG.s 			page 27


 123:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 124:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   FDCAN_RxHeaderTypeDef rxHeader;
 127:Core/Src/main.c ****   uint8_t rxData[8];
 128:Core/Src/main.c ****   uint8_t txData[8];
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* USER CODE END 2 */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* Infinite loop */
 134:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 135:Core/Src/main.c ****   while (1)
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****     /* USER CODE END WHILE */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 140:Core/Src/main.c ****     if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0)
 141:Core/Src/main.c ****     {
 142:Core/Src/main.c ****       HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData);
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****       txData[0] = rxData[0];
 145:Core/Src/main.c ****       txData[1] = 0x00; // OK
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****       int servo_val = rxData[1] | (rxData[2] << 8);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****       switch (rxData[0])
 150:Core/Src/main.c ****       {
 151:Core/Src/main.c ****         case 0x00:
 152:Core/Src/main.c ****           txData[1] = 0x02; break;
 153:Core/Src/main.c ****         case 0x01: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);   break;
 154:Core/Src/main.c ****         case 0x02: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);   break;
 155:Core/Src/main.c ****         case 0x03: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);   break;
 156:Core/Src/main.c ****         case 0x04: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);   break;
 157:Core/Src/main.c ****         case 0x05: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);   break;
 158:Core/Src/main.c ****         case 0x06: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);   break;
 159:Core/Src/main.c ****         case 0x07: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   break;
 160:Core/Src/main.c ****         case 0x08: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);   break;
 161:Core/Src/main.c ****         case 0x11: TIM2->CCR1 = servo_val; break;
 162:Core/Src/main.c ****         case 0x12: TIM2->CCR2 = servo_val; break;
 163:Core/Src/main.c ****         case 0x13: TIM2->CCR3 = servo_val; break;
 164:Core/Src/main.c ****         case 0x14: TIM3->CCR1 = servo_val; break;
 165:Core/Src/main.c ****         case 0x15: *(uint16_t*)(&txData[1]) = TIM2->CCR1; CAN_SendAck(txData, 3);break;
 166:Core/Src/main.c ****         case 0x16: *(uint16_t*)(&txData[1]) = TIM2->CCR2; CAN_SendAck(txData, 3);break;
 167:Core/Src/main.c ****         case 0x17: *(uint16_t*)(&txData[1]) = TIM2->CCR3; CAN_SendAck(txData, 3);break;
 168:Core/Src/main.c ****         case 0x18: *(uint16_t*)(&txData[1]) = TIM3->CCR1; CAN_SendAck(txData, 3);break;
 169:Core/Src/main.c ****         case 0xFF:
 170:Core/Src/main.c ****           CAN_SendAck(txData, 2);
 171:Core/Src/main.c ****           HAL_Delay(10);
 172:Core/Src/main.c ****           NVIC_SystemReset();
 173:Core/Src/main.c ****           break;
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****         default:
 177:Core/Src/main.c ****           continue;
 178:Core/Src/main.c ****       }
 179:Core/Src/main.c **** 
ARM GAS  /tmp/cchnVGpG.s 			page 28


 180:Core/Src/main.c ****       CAN_SendAck(txData, 2);
 181:Core/Src/main.c ****     }
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c ****   /* USER CODE END 3 */
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /**
 187:Core/Src/main.c ****   * @brief System Clock Configuration
 188:Core/Src/main.c ****   * @retval None
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c **** void SystemClock_Config(void)
 191:Core/Src/main.c **** {
 192:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 193:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 198:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 201:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 202:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 203:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 204:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 205:Core/Src/main.c ****   {
 206:Core/Src/main.c ****     Error_Handler();
 207:Core/Src/main.c ****   }
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 212:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 213:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 214:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 215:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 216:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 219:Core/Src/main.c ****   {
 220:Core/Src/main.c ****     Error_Handler();
 221:Core/Src/main.c ****   }
 222:Core/Src/main.c **** }
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** /**
 225:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 226:Core/Src/main.c ****   * @param None
 227:Core/Src/main.c ****   * @retval None
 228:Core/Src/main.c ****   */
 229:Core/Src/main.c **** static void MX_ADC1_Init(void)
 230:Core/Src/main.c **** {
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
ARM GAS  /tmp/cchnVGpG.s 			page 29


 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 243:Core/Src/main.c ****   */
 244:Core/Src/main.c ****   hadc1.Instance = ADC1;
 245:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 246:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 247:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 248:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 249:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 250:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 251:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 252:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 253:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 254:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 255:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 256:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 257:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 258:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 259:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 260:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 261:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 262:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 263:Core/Src/main.c ****   {
 264:Core/Src/main.c ****     Error_Handler();
 265:Core/Src/main.c ****   }
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /** Configure Regular Channel
 268:Core/Src/main.c ****   */
 269:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 270:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 271:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 272:Core/Src/main.c ****   {
 273:Core/Src/main.c ****     Error_Handler();
 274:Core/Src/main.c ****   }
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /** Configure Regular Channel
 277:Core/Src/main.c ****   */
 278:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_5;
 279:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 280:Core/Src/main.c ****   {
 281:Core/Src/main.c ****     Error_Handler();
 282:Core/Src/main.c ****   }
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /** Configure Regular Channel
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_7;
 287:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 288:Core/Src/main.c ****   {
 289:Core/Src/main.c ****     Error_Handler();
 290:Core/Src/main.c ****   }
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /** Configure Regular Channel
 293:Core/Src/main.c ****   */
ARM GAS  /tmp/cchnVGpG.s 			page 30


 294:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_18;
 295:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 296:Core/Src/main.c ****   {
 297:Core/Src/main.c ****     Error_Handler();
 298:Core/Src/main.c ****   }
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /** Configure Regular Channel
 301:Core/Src/main.c ****   */
 302:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_19;
 303:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 304:Core/Src/main.c ****   {
 305:Core/Src/main.c ****     Error_Handler();
 306:Core/Src/main.c ****   }
 307:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c **** }
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** /**
 314:Core/Src/main.c ****   * @brief FDCAN1 Initialization Function
 315:Core/Src/main.c ****   * @param None
 316:Core/Src/main.c ****   * @retval None
 317:Core/Src/main.c ****   */
 318:Core/Src/main.c **** static void MX_FDCAN1_Init(void)
 319:Core/Src/main.c **** {
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 0 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 0 */
 324:Core/Src/main.c **** 
 325:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 1 */
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 1 */
 328:Core/Src/main.c ****   hfdcan1.Instance = FDCAN1;
 329:Core/Src/main.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 330:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 331:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 332:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = ENABLE;
 333:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 334:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 335:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 4;
 336:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 337:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 13;
 338:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 2;
 339:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 340:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 341:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 342:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 343:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 1;
 344:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 345:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 346:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 347:Core/Src/main.c ****   {
 348:Core/Src/main.c ****     Error_Handler();
 349:Core/Src/main.c ****   }
 350:Core/Src/main.c ****   /* USER CODE BEGIN FDCAN1_Init 2 */
ARM GAS  /tmp/cchnVGpG.s 			page 31


 351:Core/Src/main.c ****   FDCAN_FilterTypeDef filter = {0};
 352:Core/Src/main.c ****   filter.IdType = FDCAN_STANDARD_ID;
 353:Core/Src/main.c ****   filter.FilterIndex = 0;
 354:Core/Src/main.c ****   filter.FilterType = FDCAN_FILTER_DUAL;
 355:Core/Src/main.c ****   filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 356:Core/Src/main.c ****   filter.FilterID1 = CAN_CMD_ID;
 357:Core/Src/main.c ****   filter.FilterID2 = 0;
 358:Core/Src/main.c ****   HAL_FDCAN_ConfigFilter(&hfdcan1, &filter);
 359:Core/Src/main.c ****   HAL_FDCAN_ConfigGlobalFilter(
 360:Core/Src/main.c ****     &hfdcan1,
 361:Core/Src/main.c ****     FDCAN_REJECT,  // Non-matching standard frames
 362:Core/Src/main.c ****     FDCAN_REJECT,  // Non-matching extended frames
 363:Core/Src/main.c ****     FDCAN_REJECT,  // Reject remote standard frames
 364:Core/Src/main.c ****     FDCAN_REJECT   // Reject remote extended frames
 365:Core/Src/main.c ****   );
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE END FDCAN1_Init 2 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c **** }
 370:Core/Src/main.c **** 
 371:Core/Src/main.c **** /**
 372:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 373:Core/Src/main.c ****   * @param None
 374:Core/Src/main.c ****   * @retval None
 375:Core/Src/main.c ****   */
 376:Core/Src/main.c **** static void MX_TIM2_Init(void)
 377:Core/Src/main.c **** {
 378:Core/Src/main.c **** 
 379:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 384:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 389:Core/Src/main.c ****   htim2.Instance = TIM2;
 390:Core/Src/main.c ****   htim2.Init.Prescaler = 11;
 391:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 392:Core/Src/main.c ****   htim2.Init.Period = 19999;
 393:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 394:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 395:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 396:Core/Src/main.c ****   {
 397:Core/Src/main.c ****     Error_Handler();
 398:Core/Src/main.c ****   }
 399:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 400:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 401:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 402:Core/Src/main.c ****   {
 403:Core/Src/main.c ****     Error_Handler();
 404:Core/Src/main.c ****   }
 405:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 406:Core/Src/main.c ****   sConfigOC.Pulse = 1500;
 407:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  /tmp/cchnVGpG.s 			page 32


 408:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 409:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 410:Core/Src/main.c ****   {
 411:Core/Src/main.c ****     Error_Handler();
 412:Core/Src/main.c ****   }
 413:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 414:Core/Src/main.c ****   {
 415:Core/Src/main.c ****     Error_Handler();
 416:Core/Src/main.c ****   }
 417:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 418:Core/Src/main.c ****   {
 419:Core/Src/main.c ****     Error_Handler();
 420:Core/Src/main.c ****   }
 421:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 422:Core/Src/main.c **** 
 423:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 424:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 425:Core/Src/main.c **** 
 426:Core/Src/main.c **** }
 427:Core/Src/main.c **** 
 428:Core/Src/main.c **** /**
 429:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 430:Core/Src/main.c ****   * @param None
 431:Core/Src/main.c ****   * @retval None
 432:Core/Src/main.c ****   */
 433:Core/Src/main.c **** static void MX_TIM3_Init(void)
 434:Core/Src/main.c **** {
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 441:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 446:Core/Src/main.c ****   htim3.Instance = TIM3;
 447:Core/Src/main.c ****   htim3.Init.Prescaler = 11;
 448:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 449:Core/Src/main.c ****   htim3.Init.Period = 19999;
 450:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 451:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 452:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 457:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 458:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 459:Core/Src/main.c ****   {
 460:Core/Src/main.c ****     Error_Handler();
 461:Core/Src/main.c ****   }
 462:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 463:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 464:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  /tmp/cchnVGpG.s 			page 33


 465:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 466:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 467:Core/Src/main.c ****   {
 468:Core/Src/main.c ****     Error_Handler();
 469:Core/Src/main.c ****   }
 470:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 473:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 474:Core/Src/main.c **** 
 475:Core/Src/main.c **** }
 476:Core/Src/main.c **** 
 477:Core/Src/main.c **** /**
 478:Core/Src/main.c ****   * @brief GPIO Initialization Function
 479:Core/Src/main.c ****   * @param None
 480:Core/Src/main.c ****   * @retval None
 481:Core/Src/main.c ****   */
 482:Core/Src/main.c **** static void MX_GPIO_Init(void)
 483:Core/Src/main.c **** {
  94              		.loc 1 483 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  99              	.LCFI0:
 100              		.cfi_def_cfa_offset 20
 101              		.cfi_offset 4, -20
 102              		.cfi_offset 5, -16
 103              		.cfi_offset 6, -12
 104              		.cfi_offset 7, -8
 105              		.cfi_offset 14, -4
 106 0002 C646     		mov	lr, r8
 107 0004 00B5     		push	{lr}
 108              	.LCFI1:
 109              		.cfi_def_cfa_offset 24
 110              		.cfi_offset 8, -24
 111 0006 88B0     		sub	sp, sp, #32
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 56
 484:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 484 3 view .LVU13
 115              		.loc 1 484 20 is_stmt 0 view .LVU14
 116 0008 03AC     		add	r4, sp, #12
 117 000a 1422     		movs	r2, #20
 118 000c 0021     		movs	r1, #0
 119 000e 2000     		movs	r0, r4
 120 0010 FFF7FEFF 		bl	memset
 121              	.LVL0:
 485:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 490:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 122              		.loc 1 490 3 is_stmt 1 view .LVU15
 123              	.LBB12:
 124              		.loc 1 490 3 view .LVU16
ARM GAS  /tmp/cchnVGpG.s 			page 34


 125              		.loc 1 490 3 view .LVU17
 126 0014 254B     		ldr	r3, .L6
 127 0016 596B     		ldr	r1, [r3, #52]
 128 0018 0222     		movs	r2, #2
 129 001a 1143     		orrs	r1, r2
 130 001c 5963     		str	r1, [r3, #52]
 131              		.loc 1 490 3 view .LVU18
 132 001e 596B     		ldr	r1, [r3, #52]
 133 0020 0A40     		ands	r2, r1
 134 0022 0092     		str	r2, [sp]
 135              		.loc 1 490 3 view .LVU19
 136 0024 009A     		ldr	r2, [sp]
 137              	.LBE12:
 138              		.loc 1 490 3 view .LVU20
 491:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 139              		.loc 1 491 3 view .LVU21
 140              	.LBB13:
 141              		.loc 1 491 3 view .LVU22
 142              		.loc 1 491 3 view .LVU23
 143 0026 5A6B     		ldr	r2, [r3, #52]
 144 0028 0126     		movs	r6, #1
 145 002a 3243     		orrs	r2, r6
 146 002c 5A63     		str	r2, [r3, #52]
 147              		.loc 1 491 3 view .LVU24
 148 002e 5A6B     		ldr	r2, [r3, #52]
 149 0030 3240     		ands	r2, r6
 150 0032 0192     		str	r2, [sp, #4]
 151              		.loc 1 491 3 view .LVU25
 152 0034 019A     		ldr	r2, [sp, #4]
 153              	.LBE13:
 154              		.loc 1 491 3 view .LVU26
 492:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 155              		.loc 1 492 3 view .LVU27
 156              	.LBB14:
 157              		.loc 1 492 3 view .LVU28
 158              		.loc 1 492 3 view .LVU29
 159 0036 596B     		ldr	r1, [r3, #52]
 160 0038 0422     		movs	r2, #4
 161 003a 1143     		orrs	r1, r2
 162 003c 5963     		str	r1, [r3, #52]
 163              		.loc 1 492 3 view .LVU30
 164 003e 5B6B     		ldr	r3, [r3, #52]
 165 0040 1A40     		ands	r2, r3
 166 0042 0292     		str	r2, [sp, #8]
 167              		.loc 1 492 3 view .LVU31
 168 0044 029B     		ldr	r3, [sp, #8]
 169              	.LBE14:
 170              		.loc 1 492 3 view .LVU32
 493:Core/Src/main.c **** 
 494:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 495:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9|GPIO_PIN_8, GPIO_PIN_RESET);
 171              		.loc 1 495 3 view .LVU33
 172 0046 C025     		movs	r5, #192
 173 0048 AD00     		lsls	r5, r5, #2
 174 004a 194B     		ldr	r3, .L6+4
 175 004c 9846     		mov	r8, r3
 176 004e 0022     		movs	r2, #0
ARM GAS  /tmp/cchnVGpG.s 			page 35


 177 0050 2900     		movs	r1, r5
 178 0052 1800     		movs	r0, r3
 179 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL1:
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 498:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 181              		.loc 1 498 3 view .LVU34
 182 0058 A027     		movs	r7, #160
 183 005a FF05     		lsls	r7, r7, #23
 184 005c 0122     		movs	r2, #1
 185 005e 0F21     		movs	r1, #15
 186 0060 3800     		movs	r0, r7
 187 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 188              	.LVL2:
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 501:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 189              		.loc 1 501 3 view .LVU35
 190 0066 0022     		movs	r2, #0
 191 0068 2900     		movs	r1, r5
 192 006a 3800     		movs	r0, r7
 193 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 194              	.LVL3:
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 504:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 195              		.loc 1 504 3 view .LVU36
 196 0070 0122     		movs	r2, #1
 197 0072 1021     		movs	r1, #16
 198 0074 4046     		mov	r0, r8
 199 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 200              	.LVL4:
 505:Core/Src/main.c **** 
 506:Core/Src/main.c ****   /*Configure GPIO pins : PB9 PB4 PB8 */
 507:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_4|GPIO_PIN_8;
 201              		.loc 1 507 3 view .LVU37
 202              		.loc 1 507 23 is_stmt 0 view .LVU38
 203 007a C423     		movs	r3, #196
 204 007c 9B00     		lsls	r3, r3, #2
 205 007e 0393     		str	r3, [sp, #12]
 508:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 206              		.loc 1 508 3 is_stmt 1 view .LVU39
 207              		.loc 1 508 24 is_stmt 0 view .LVU40
 208 0080 0496     		str	r6, [sp, #16]
 509:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 509 3 is_stmt 1 view .LVU41
 210              		.loc 1 509 24 is_stmt 0 view .LVU42
 211 0082 0025     		movs	r5, #0
 212 0084 0595     		str	r5, [sp, #20]
 510:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 213              		.loc 1 510 3 is_stmt 1 view .LVU43
 214              		.loc 1 510 25 is_stmt 0 view .LVU44
 215 0086 0695     		str	r5, [sp, #24]
 511:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 216              		.loc 1 511 3 is_stmt 1 view .LVU45
 217 0088 2100     		movs	r1, r4
ARM GAS  /tmp/cchnVGpG.s 			page 36


 218 008a 4046     		mov	r0, r8
 219 008c FFF7FEFF 		bl	HAL_GPIO_Init
 220              	.LVL5:
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   /*Configure GPIO pins : PA0 PA1 PA2 PA3
 514:Core/Src/main.c ****                            PA8 PA9 */
 515:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 221              		.loc 1 515 3 view .LVU46
 222              		.loc 1 515 23 is_stmt 0 view .LVU47
 223 0090 084B     		ldr	r3, .L6+8
 224 0092 0393     		str	r3, [sp, #12]
 516:Core/Src/main.c ****                           |GPIO_PIN_8|GPIO_PIN_9;
 517:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 225              		.loc 1 517 3 is_stmt 1 view .LVU48
 226              		.loc 1 517 24 is_stmt 0 view .LVU49
 227 0094 0496     		str	r6, [sp, #16]
 518:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 228              		.loc 1 518 3 is_stmt 1 view .LVU50
 229              		.loc 1 518 24 is_stmt 0 view .LVU51
 230 0096 0595     		str	r5, [sp, #20]
 519:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 231              		.loc 1 519 3 is_stmt 1 view .LVU52
 232              		.loc 1 519 25 is_stmt 0 view .LVU53
 233 0098 0695     		str	r5, [sp, #24]
 520:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 234              		.loc 1 520 3 is_stmt 1 view .LVU54
 235 009a 2100     		movs	r1, r4
 236 009c 3800     		movs	r0, r7
 237 009e FFF7FEFF 		bl	HAL_GPIO_Init
 238              	.LVL6:
 521:Core/Src/main.c **** 
 522:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 525:Core/Src/main.c **** }
 239              		.loc 1 525 1 is_stmt 0 view .LVU55
 240 00a2 08B0     		add	sp, sp, #32
 241              		@ sp needed
 242 00a4 80BC     		pop	{r7}
 243 00a6 B846     		mov	r8, r7
 244 00a8 F0BD     		pop	{r4, r5, r6, r7, pc}
 245              	.L7:
 246 00aa C046     		.align	2
 247              	.L6:
 248 00ac 00100240 		.word	1073876992
 249 00b0 00040050 		.word	1342178304
 250 00b4 0F030000 		.word	783
 251              		.cfi_endproc
 252              	.LFE365:
 254              		.section	.text.CAN_SendAck,"ax",%progbits
 255              		.align	1
 256              		.global	CAN_SendAck
 257              		.syntax unified
 258              		.code	16
 259              		.thumb_func
 261              	CAN_SendAck:
 262              	.LVL7:
ARM GAS  /tmp/cchnVGpG.s 			page 37


 263              	.LFB358:
  68:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
 264              		.loc 1 68 1 is_stmt 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 40
 267              		@ frame_needed = 0, uses_anonymous_args = 0
  68:Core/Src/main.c ****   FDCAN_TxHeaderTypeDef txHeader = {0};
 268              		.loc 1 68 1 is_stmt 0 view .LVU57
 269 0000 70B5     		push	{r4, r5, r6, lr}
 270              	.LCFI3:
 271              		.cfi_def_cfa_offset 16
 272              		.cfi_offset 4, -16
 273              		.cfi_offset 5, -12
 274              		.cfi_offset 6, -8
 275              		.cfi_offset 14, -4
 276 0002 8AB0     		sub	sp, sp, #40
 277              	.LCFI4:
 278              		.cfi_def_cfa_offset 56
 279 0004 0400     		movs	r4, r0
 280 0006 0D00     		movs	r5, r1
  69:Core/Src/main.c **** 
 281              		.loc 1 69 3 is_stmt 1 view .LVU58
  69:Core/Src/main.c **** 
 282              		.loc 1 69 25 is_stmt 0 view .LVU59
 283 0008 01AE     		add	r6, sp, #4
 284 000a 2422     		movs	r2, #36
 285 000c 0021     		movs	r1, #0
 286              	.LVL8:
  69:Core/Src/main.c **** 
 287              		.loc 1 69 25 view .LVU60
 288 000e 3000     		movs	r0, r6
 289              	.LVL9:
  69:Core/Src/main.c **** 
 290              		.loc 1 69 25 view .LVU61
 291 0010 FFF7FEFF 		bl	memset
 292              	.LVL10:
  71:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
 293              		.loc 1 71 3 is_stmt 1 view .LVU62
  71:Core/Src/main.c ****   txHeader.IdType = FDCAN_STANDARD_ID;
 294              		.loc 1 71 23 is_stmt 0 view .LVU63
 295 0014 C823     		movs	r3, #200
 296 0016 0193     		str	r3, [sp, #4]
  72:Core/Src/main.c ****   txHeader.TxFrameType = FDCAN_DATA_FRAME;
 297              		.loc 1 72 3 is_stmt 1 view .LVU64
  73:Core/Src/main.c ****   txHeader.DataLength = len;
 298              		.loc 1 73 3 view .LVU65
  74:Core/Src/main.c ****   txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 299              		.loc 1 74 3 view .LVU66
  74:Core/Src/main.c ****   txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 300              		.loc 1 74 23 is_stmt 0 view .LVU67
 301 0018 0495     		str	r5, [sp, #16]
  75:Core/Src/main.c ****   txHeader.BitRateSwitch = FDCAN_BRS_OFF;
 302              		.loc 1 75 3 is_stmt 1 view .LVU68
  76:Core/Src/main.c ****   txHeader.FDFormat = FDCAN_CLASSIC_CAN;
 303              		.loc 1 76 3 view .LVU69
  77:Core/Src/main.c ****   txHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 304              		.loc 1 77 3 view .LVU70
ARM GAS  /tmp/cchnVGpG.s 			page 38


  78:Core/Src/main.c ****   txHeader.MessageMarker = 0;
 305              		.loc 1 78 3 view .LVU71
  79:Core/Src/main.c **** 
 306              		.loc 1 79 3 view .LVU72
  81:Core/Src/main.c ****   HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 307              		.loc 1 81 3 view .LVU73
 308              	.L9:
  81:Core/Src/main.c ****   HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 309              		.loc 1 81 49 discriminator 1 view .LVU74
  81:Core/Src/main.c ****   HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 310              		.loc 1 81 10 is_stmt 0 discriminator 1 view .LVU75
 311 001a 0648     		ldr	r0, .L10
 312 001c FFF7FEFF 		bl	HAL_FDCAN_GetTxFifoFreeLevel
 313              	.LVL11:
  81:Core/Src/main.c ****   HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &txHeader, data);
 314              		.loc 1 81 49 discriminator 1 view .LVU76
 315 0020 0028     		cmp	r0, #0
 316 0022 FAD0     		beq	.L9
  82:Core/Src/main.c **** }
 317              		.loc 1 82 3 is_stmt 1 view .LVU77
 318 0024 0348     		ldr	r0, .L10
 319 0026 2200     		movs	r2, r4
 320 0028 01A9     		add	r1, sp, #4
 321 002a FFF7FEFF 		bl	HAL_FDCAN_AddMessageToTxFifoQ
 322              	.LVL12:
  83:Core/Src/main.c **** /* USER CODE END 0 */
 323              		.loc 1 83 1 is_stmt 0 view .LVU78
 324 002e 0AB0     		add	sp, sp, #40
 325              		@ sp needed
 326              	.LVL13:
 327              	.LVL14:
  83:Core/Src/main.c **** /* USER CODE END 0 */
 328              		.loc 1 83 1 view .LVU79
 329 0030 70BD     		pop	{r4, r5, r6, pc}
 330              	.L11:
 331 0032 C046     		.align	2
 332              	.L10:
 333 0034 00000000 		.word	hfdcan1
 334              		.cfi_endproc
 335              	.LFE358:
 337              		.section	.text.Error_Handler,"ax",%progbits
 338              		.align	1
 339              		.global	Error_Handler
 340              		.syntax unified
 341              		.code	16
 342              		.thumb_func
 344              	Error_Handler:
 345              	.LFB366:
 526:Core/Src/main.c **** 
 527:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 528:Core/Src/main.c **** 
 529:Core/Src/main.c **** /* USER CODE END 4 */
 530:Core/Src/main.c **** 
 531:Core/Src/main.c **** /**
 532:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 533:Core/Src/main.c ****   * @retval None
 534:Core/Src/main.c ****   */
ARM GAS  /tmp/cchnVGpG.s 			page 39


 535:Core/Src/main.c **** void Error_Handler(void)
 536:Core/Src/main.c **** {
 346              		.loc 1 536 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ Volatile: function does not return.
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              		@ link register save eliminated.
 537:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 538:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 539:Core/Src/main.c ****   __disable_irq();
 352              		.loc 1 539 3 view .LVU81
 353              	.LBB15:
 354              	.LBI15:
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchnVGpG.s 			page 40


 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  /tmp/cchnVGpG.s 			page 41


 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
ARM GAS  /tmp/cchnVGpG.s 			page 42


 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cchnVGpG.s 			page 43


 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
ARM GAS  /tmp/cchnVGpG.s 			page 44


 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cchnVGpG.s 			page 45


 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
ARM GAS  /tmp/cchnVGpG.s 			page 46


 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
ARM GAS  /tmp/cchnVGpG.s 			page 47


 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cchnVGpG.s 			page 48


 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
ARM GAS  /tmp/cchnVGpG.s 			page 49


 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
ARM GAS  /tmp/cchnVGpG.s 			page 50


 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  /tmp/cchnVGpG.s 			page 51


 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 355              		.loc 3 960 27 view .LVU82
 356              	.LBB16:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 357              		.loc 3 962 3 view .LVU83
 358              		.syntax divided
 359              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 360 0000 72B6     		cpsid i
 361              	@ 0 "" 2
 362              		.thumb
 363              		.syntax unified
 364              	.L13:
 365              	.LBE16:
 366              	.LBE15:
 540:Core/Src/main.c ****   while (1)
 367              		.loc 1 540 3 view .LVU84
 541:Core/Src/main.c ****   {
 542:Core/Src/main.c ****   }
 368              		.loc 1 542 3 view .LVU85
 540:Core/Src/main.c ****   while (1)
 369              		.loc 1 540 9 view .LVU86
 370 0002 FEE7     		b	.L13
 371              		.cfi_endproc
 372              	.LFE366:
 374              		.section	.text.MX_ADC1_Init,"ax",%progbits
 375              		.align	1
 376              		.syntax unified
 377              		.code	16
 378              		.thumb_func
 380              	MX_ADC1_Init:
 381              	.LFB361:
 230:Core/Src/main.c **** 
 382              		.loc 1 230 1 view -0
 383              		.cfi_startproc
 384              		@ args = 0, pretend = 0, frame = 16
 385              		@ frame_needed = 0, uses_anonymous_args = 0
 386 0000 00B5     		push	{lr}
 387              	.LCFI5:
ARM GAS  /tmp/cchnVGpG.s 			page 52


 388              		.cfi_def_cfa_offset 4
 389              		.cfi_offset 14, -4
 390 0002 85B0     		sub	sp, sp, #20
 391              	.LCFI6:
 392              		.cfi_def_cfa_offset 24
 236:Core/Src/main.c **** 
 393              		.loc 1 236 3 view .LVU88
 236:Core/Src/main.c **** 
 394              		.loc 1 236 26 is_stmt 0 view .LVU89
 395 0004 0C22     		movs	r2, #12
 396 0006 0021     		movs	r1, #0
 397 0008 01A8     		add	r0, sp, #4
 398 000a FFF7FEFF 		bl	memset
 399              	.LVL15:
 244:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 400              		.loc 1 244 3 is_stmt 1 view .LVU90
 244:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 401              		.loc 1 244 18 is_stmt 0 view .LVU91
 402 000e 2D48     		ldr	r0, .L27
 403 0010 2D4B     		ldr	r3, .L27+4
 404 0012 0360     		str	r3, [r0]
 245:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 405              		.loc 1 245 3 is_stmt 1 view .LVU92
 245:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 406              		.loc 1 245 29 is_stmt 0 view .LVU93
 407 0014 C023     		movs	r3, #192
 408 0016 1B06     		lsls	r3, r3, #24
 409 0018 4360     		str	r3, [r0, #4]
 246:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 410              		.loc 1 246 3 is_stmt 1 view .LVU94
 246:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 411              		.loc 1 246 25 is_stmt 0 view .LVU95
 412 001a 0023     		movs	r3, #0
 413 001c 8360     		str	r3, [r0, #8]
 247:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 414              		.loc 1 247 3 is_stmt 1 view .LVU96
 247:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 415              		.loc 1 247 24 is_stmt 0 view .LVU97
 416 001e C360     		str	r3, [r0, #12]
 248:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 417              		.loc 1 248 3 is_stmt 1 view .LVU98
 248:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 418              		.loc 1 248 27 is_stmt 0 view .LVU99
 419 0020 8022     		movs	r2, #128
 420 0022 1206     		lsls	r2, r2, #24
 421 0024 0261     		str	r2, [r0, #16]
 249:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 422              		.loc 1 249 3 is_stmt 1 view .LVU100
 249:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 423              		.loc 1 249 27 is_stmt 0 view .LVU101
 424 0026 0422     		movs	r2, #4
 425 0028 4261     		str	r2, [r0, #20]
 250:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 426              		.loc 1 250 3 is_stmt 1 view .LVU102
 250:Core/Src/main.c ****   hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 427              		.loc 1 250 31 is_stmt 0 view .LVU103
 428 002a 0376     		strb	r3, [r0, #24]
ARM GAS  /tmp/cchnVGpG.s 			page 53


 251:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 429              		.loc 1 251 3 is_stmt 1 view .LVU104
 251:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 430              		.loc 1 251 35 is_stmt 0 view .LVU105
 431 002c 4376     		strb	r3, [r0, #25]
 252:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 432              		.loc 1 252 3 is_stmt 1 view .LVU106
 252:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 433              		.loc 1 252 33 is_stmt 0 view .LVU107
 434 002e 8376     		strb	r3, [r0, #26]
 253:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 435              		.loc 1 253 3 is_stmt 1 view .LVU108
 253:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 436              		.loc 1 253 30 is_stmt 0 view .LVU109
 437 0030 033A     		subs	r2, r2, #3
 438 0032 C261     		str	r2, [r0, #28]
 254:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 439              		.loc 1 254 3 is_stmt 1 view .LVU110
 254:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 440              		.loc 1 254 36 is_stmt 0 view .LVU111
 441 0034 1F32     		adds	r2, r2, #31
 442 0036 8354     		strb	r3, [r0, r2]
 255:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 443              		.loc 1 255 3 is_stmt 1 view .LVU112
 255:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 444              		.loc 1 255 31 is_stmt 0 view .LVU113
 445 0038 4362     		str	r3, [r0, #36]
 256:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 446              		.loc 1 256 3 is_stmt 1 view .LVU114
 256:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 447              		.loc 1 256 35 is_stmt 0 view .LVU115
 448 003a 8362     		str	r3, [r0, #40]
 257:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 449              		.loc 1 257 3 is_stmt 1 view .LVU116
 257:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 450              		.loc 1 257 36 is_stmt 0 view .LVU117
 451 003c 0C32     		adds	r2, r2, #12
 452 003e 8354     		strb	r3, [r0, r2]
 258:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 453              		.loc 1 258 3 is_stmt 1 view .LVU118
 258:Core/Src/main.c ****   hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 454              		.loc 1 258 22 is_stmt 0 view .LVU119
 455 0040 0363     		str	r3, [r0, #48]
 259:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 456              		.loc 1 259 3 is_stmt 1 view .LVU120
 259:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 457              		.loc 1 259 34 is_stmt 0 view .LVU121
 458 0042 4363     		str	r3, [r0, #52]
 260:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 459              		.loc 1 260 3 is_stmt 1 view .LVU122
 260:Core/Src/main.c ****   hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 460              		.loc 1 260 31 is_stmt 0 view .LVU123
 461 0044 1032     		adds	r2, r2, #16
 462 0046 8354     		strb	r3, [r0, r2]
 261:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 463              		.loc 1 261 3 is_stmt 1 view .LVU124
 261:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
ARM GAS  /tmp/cchnVGpG.s 			page 54


 464              		.loc 1 261 35 is_stmt 0 view .LVU125
 465 0048 C364     		str	r3, [r0, #76]
 262:Core/Src/main.c ****   {
 466              		.loc 1 262 3 is_stmt 1 view .LVU126
 262:Core/Src/main.c ****   {
 467              		.loc 1 262 7 is_stmt 0 view .LVU127
 468 004a FFF7FEFF 		bl	HAL_ADC_Init
 469              	.LVL16:
 262:Core/Src/main.c ****   {
 470              		.loc 1 262 6 discriminator 1 view .LVU128
 471 004e 0028     		cmp	r0, #0
 472 0050 2BD1     		bne	.L21
 269:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 473              		.loc 1 269 3 is_stmt 1 view .LVU129
 269:Core/Src/main.c ****   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 474              		.loc 1 269 19 is_stmt 0 view .LVU130
 475 0052 01A9     		add	r1, sp, #4
 476 0054 1D4B     		ldr	r3, .L27+8
 477 0056 0193     		str	r3, [sp, #4]
 270:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 478              		.loc 1 270 3 is_stmt 1 view .LVU131
 270:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 479              		.loc 1 270 16 is_stmt 0 view .LVU132
 480 0058 0123     		movs	r3, #1
 481 005a 4B60     		str	r3, [r1, #4]
 271:Core/Src/main.c ****   {
 482              		.loc 1 271 3 is_stmt 1 view .LVU133
 271:Core/Src/main.c ****   {
 483              		.loc 1 271 7 is_stmt 0 view .LVU134
 484 005c 1948     		ldr	r0, .L27
 485 005e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 486              	.LVL17:
 271:Core/Src/main.c ****   {
 487              		.loc 1 271 6 discriminator 1 view .LVU135
 488 0062 0028     		cmp	r0, #0
 489 0064 23D1     		bne	.L22
 278:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 490              		.loc 1 278 3 is_stmt 1 view .LVU136
 278:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 491              		.loc 1 278 19 is_stmt 0 view .LVU137
 492 0066 1A4B     		ldr	r3, .L27+12
 493 0068 0193     		str	r3, [sp, #4]
 279:Core/Src/main.c ****   {
 494              		.loc 1 279 3 is_stmt 1 view .LVU138
 279:Core/Src/main.c ****   {
 495              		.loc 1 279 7 is_stmt 0 view .LVU139
 496 006a 1648     		ldr	r0, .L27
 497 006c 01A9     		add	r1, sp, #4
 498 006e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 499              	.LVL18:
 279:Core/Src/main.c ****   {
 500              		.loc 1 279 6 discriminator 1 view .LVU140
 501 0072 0028     		cmp	r0, #0
 502 0074 1DD1     		bne	.L23
 286:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 503              		.loc 1 286 3 is_stmt 1 view .LVU141
 286:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
ARM GAS  /tmp/cchnVGpG.s 			page 55


 504              		.loc 1 286 19 is_stmt 0 view .LVU142
 505 0076 174B     		ldr	r3, .L27+16
 506 0078 0193     		str	r3, [sp, #4]
 287:Core/Src/main.c ****   {
 507              		.loc 1 287 3 is_stmt 1 view .LVU143
 287:Core/Src/main.c ****   {
 508              		.loc 1 287 7 is_stmt 0 view .LVU144
 509 007a 1248     		ldr	r0, .L27
 510 007c 01A9     		add	r1, sp, #4
 511 007e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 512              	.LVL19:
 287:Core/Src/main.c ****   {
 513              		.loc 1 287 6 discriminator 1 view .LVU145
 514 0082 0028     		cmp	r0, #0
 515 0084 17D1     		bne	.L24
 294:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 516              		.loc 1 294 3 is_stmt 1 view .LVU146
 294:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 517              		.loc 1 294 19 is_stmt 0 view .LVU147
 518 0086 144B     		ldr	r3, .L27+20
 519 0088 0193     		str	r3, [sp, #4]
 295:Core/Src/main.c ****   {
 520              		.loc 1 295 3 is_stmt 1 view .LVU148
 295:Core/Src/main.c ****   {
 521              		.loc 1 295 7 is_stmt 0 view .LVU149
 522 008a 0E48     		ldr	r0, .L27
 523 008c 01A9     		add	r1, sp, #4
 524 008e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 525              	.LVL20:
 295:Core/Src/main.c ****   {
 526              		.loc 1 295 6 discriminator 1 view .LVU150
 527 0092 0028     		cmp	r0, #0
 528 0094 11D1     		bne	.L25
 302:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 529              		.loc 1 302 3 is_stmt 1 view .LVU151
 302:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 530              		.loc 1 302 19 is_stmt 0 view .LVU152
 531 0096 114B     		ldr	r3, .L27+24
 532 0098 0193     		str	r3, [sp, #4]
 303:Core/Src/main.c ****   {
 533              		.loc 1 303 3 is_stmt 1 view .LVU153
 303:Core/Src/main.c ****   {
 534              		.loc 1 303 7 is_stmt 0 view .LVU154
 535 009a 0A48     		ldr	r0, .L27
 536 009c 01A9     		add	r1, sp, #4
 537 009e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 538              	.LVL21:
 303:Core/Src/main.c ****   {
 539              		.loc 1 303 6 discriminator 1 view .LVU155
 540 00a2 0028     		cmp	r0, #0
 541 00a4 0BD1     		bne	.L26
 311:Core/Src/main.c **** 
 542              		.loc 1 311 1 view .LVU156
 543 00a6 05B0     		add	sp, sp, #20
 544              		@ sp needed
 545 00a8 00BD     		pop	{pc}
 546              	.L21:
ARM GAS  /tmp/cchnVGpG.s 			page 56


 264:Core/Src/main.c ****   }
 547              		.loc 1 264 5 is_stmt 1 view .LVU157
 548 00aa FFF7FEFF 		bl	Error_Handler
 549              	.LVL22:
 550              	.L22:
 273:Core/Src/main.c ****   }
 551              		.loc 1 273 5 view .LVU158
 552 00ae FFF7FEFF 		bl	Error_Handler
 553              	.LVL23:
 554              	.L23:
 281:Core/Src/main.c ****   }
 555              		.loc 1 281 5 view .LVU159
 556 00b2 FFF7FEFF 		bl	Error_Handler
 557              	.LVL24:
 558              	.L24:
 289:Core/Src/main.c ****   }
 559              		.loc 1 289 5 view .LVU160
 560 00b6 FFF7FEFF 		bl	Error_Handler
 561              	.LVL25:
 562              	.L25:
 297:Core/Src/main.c ****   }
 563              		.loc 1 297 5 view .LVU161
 564 00ba FFF7FEFF 		bl	Error_Handler
 565              	.LVL26:
 566              	.L26:
 305:Core/Src/main.c ****   }
 567              		.loc 1 305 5 view .LVU162
 568 00be FFF7FEFF 		bl	Error_Handler
 569              	.LVL27:
 570              	.L28:
 571 00c2 C046     		.align	2
 572              	.L27:
 573 00c4 00000000 		.word	hadc1
 574 00c8 00240140 		.word	1073816576
 575 00cc 10000010 		.word	268435472
 576 00d0 20000014 		.word	335544352
 577 00d4 8000001C 		.word	469762176
 578 00d8 00000448 		.word	1208221696
 579 00dc 0000084C 		.word	1275592704
 580              		.cfi_endproc
 581              	.LFE361:
 583              		.section	.text.MX_FDCAN1_Init,"ax",%progbits
 584              		.align	1
 585              		.syntax unified
 586              		.code	16
 587              		.thumb_func
 589              	MX_FDCAN1_Init:
 590              	.LFB362:
 319:Core/Src/main.c **** 
 591              		.loc 1 319 1 view -0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 24
 594              		@ frame_needed = 0, uses_anonymous_args = 0
 595 0000 10B5     		push	{r4, lr}
 596              	.LCFI7:
 597              		.cfi_def_cfa_offset 8
 598              		.cfi_offset 4, -8
ARM GAS  /tmp/cchnVGpG.s 			page 57


 599              		.cfi_offset 14, -4
 600 0002 88B0     		sub	sp, sp, #32
 601              	.LCFI8:
 602              		.cfi_def_cfa_offset 40
 328:Core/Src/main.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 603              		.loc 1 328 3 view .LVU164
 328:Core/Src/main.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 604              		.loc 1 328 20 is_stmt 0 view .LVU165
 605 0004 1C48     		ldr	r0, .L32
 606 0006 1D4B     		ldr	r3, .L32+4
 607 0008 0360     		str	r3, [r0]
 329:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 608              		.loc 1 329 3 is_stmt 1 view .LVU166
 329:Core/Src/main.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 609              		.loc 1 329 29 is_stmt 0 view .LVU167
 610 000a 0023     		movs	r3, #0
 611 000c 4360     		str	r3, [r0, #4]
 330:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 612              		.loc 1 330 3 is_stmt 1 view .LVU168
 330:Core/Src/main.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 613              		.loc 1 330 28 is_stmt 0 view .LVU169
 614 000e 8360     		str	r3, [r0, #8]
 331:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = ENABLE;
 615              		.loc 1 331 3 is_stmt 1 view .LVU170
 331:Core/Src/main.c ****   hfdcan1.Init.AutoRetransmission = ENABLE;
 616              		.loc 1 331 21 is_stmt 0 view .LVU171
 617 0010 C360     		str	r3, [r0, #12]
 332:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 618              		.loc 1 332 3 is_stmt 1 view .LVU172
 332:Core/Src/main.c ****   hfdcan1.Init.TransmitPause = DISABLE;
 619              		.loc 1 332 35 is_stmt 0 view .LVU173
 620 0012 0122     		movs	r2, #1
 621 0014 0274     		strb	r2, [r0, #16]
 333:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 622              		.loc 1 333 3 is_stmt 1 view .LVU174
 333:Core/Src/main.c ****   hfdcan1.Init.ProtocolException = DISABLE;
 623              		.loc 1 333 30 is_stmt 0 view .LVU175
 624 0016 4374     		strb	r3, [r0, #17]
 334:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 4;
 625              		.loc 1 334 3 is_stmt 1 view .LVU176
 334:Core/Src/main.c ****   hfdcan1.Init.NominalPrescaler = 4;
 626              		.loc 1 334 34 is_stmt 0 view .LVU177
 627 0018 8374     		strb	r3, [r0, #18]
 335:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 628              		.loc 1 335 3 is_stmt 1 view .LVU178
 335:Core/Src/main.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
 629              		.loc 1 335 33 is_stmt 0 view .LVU179
 630 001a 0421     		movs	r1, #4
 631 001c 4161     		str	r1, [r0, #20]
 336:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 13;
 632              		.loc 1 336 3 is_stmt 1 view .LVU180
 336:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg1 = 13;
 633              		.loc 1 336 37 is_stmt 0 view .LVU181
 634 001e 8261     		str	r2, [r0, #24]
 337:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 2;
 635              		.loc 1 337 3 is_stmt 1 view .LVU182
 337:Core/Src/main.c ****   hfdcan1.Init.NominalTimeSeg2 = 2;
ARM GAS  /tmp/cchnVGpG.s 			page 58


 636              		.loc 1 337 32 is_stmt 0 view .LVU183
 637 0020 0931     		adds	r1, r1, #9
 638 0022 C161     		str	r1, [r0, #28]
 338:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 639              		.loc 1 338 3 is_stmt 1 view .LVU184
 338:Core/Src/main.c ****   hfdcan1.Init.DataPrescaler = 1;
 640              		.loc 1 338 32 is_stmt 0 view .LVU185
 641 0024 0B39     		subs	r1, r1, #11
 642 0026 0162     		str	r1, [r0, #32]
 339:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 643              		.loc 1 339 3 is_stmt 1 view .LVU186
 339:Core/Src/main.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
 644              		.loc 1 339 30 is_stmt 0 view .LVU187
 645 0028 4262     		str	r2, [r0, #36]
 340:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 646              		.loc 1 340 3 is_stmt 1 view .LVU188
 340:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
 647              		.loc 1 340 34 is_stmt 0 view .LVU189
 648 002a 8262     		str	r2, [r0, #40]
 341:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 649              		.loc 1 341 3 is_stmt 1 view .LVU190
 341:Core/Src/main.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
 650              		.loc 1 341 29 is_stmt 0 view .LVU191
 651 002c C262     		str	r2, [r0, #44]
 342:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 1;
 652              		.loc 1 342 3 is_stmt 1 view .LVU192
 342:Core/Src/main.c ****   hfdcan1.Init.StdFiltersNbr = 1;
 653              		.loc 1 342 29 is_stmt 0 view .LVU193
 654 002e 0263     		str	r2, [r0, #48]
 343:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 655              		.loc 1 343 3 is_stmt 1 view .LVU194
 343:Core/Src/main.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
 656              		.loc 1 343 30 is_stmt 0 view .LVU195
 657 0030 4263     		str	r2, [r0, #52]
 344:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 658              		.loc 1 344 3 is_stmt 1 view .LVU196
 344:Core/Src/main.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 659              		.loc 1 344 30 is_stmt 0 view .LVU197
 660 0032 8363     		str	r3, [r0, #56]
 345:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 661              		.loc 1 345 3 is_stmt 1 view .LVU198
 345:Core/Src/main.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 662              		.loc 1 345 32 is_stmt 0 view .LVU199
 663 0034 C363     		str	r3, [r0, #60]
 346:Core/Src/main.c ****   {
 664              		.loc 1 346 3 is_stmt 1 view .LVU200
 346:Core/Src/main.c ****   {
 665              		.loc 1 346 7 is_stmt 0 view .LVU201
 666 0036 FFF7FEFF 		bl	HAL_FDCAN_Init
 667              	.LVL28:
 346:Core/Src/main.c ****   {
 668              		.loc 1 346 6 discriminator 1 view .LVU202
 669 003a 0028     		cmp	r0, #0
 670 003c 19D1     		bne	.L31
 351:Core/Src/main.c ****   filter.IdType = FDCAN_STANDARD_ID;
 671              		.loc 1 351 3 is_stmt 1 view .LVU203
 351:Core/Src/main.c ****   filter.IdType = FDCAN_STANDARD_ID;
ARM GAS  /tmp/cchnVGpG.s 			page 59


 672              		.loc 1 351 23 is_stmt 0 view .LVU204
 673 003e 02AC     		add	r4, sp, #8
 674 0040 1822     		movs	r2, #24
 675 0042 0021     		movs	r1, #0
 676 0044 2000     		movs	r0, r4
 677 0046 FFF7FEFF 		bl	memset
 678              	.LVL29:
 352:Core/Src/main.c ****   filter.FilterIndex = 0;
 679              		.loc 1 352 3 is_stmt 1 view .LVU205
 353:Core/Src/main.c ****   filter.FilterType = FDCAN_FILTER_DUAL;
 680              		.loc 1 353 3 view .LVU206
 354:Core/Src/main.c ****   filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 681              		.loc 1 354 3 view .LVU207
 354:Core/Src/main.c ****   filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 682              		.loc 1 354 21 is_stmt 0 view .LVU208
 683 004a 0123     		movs	r3, #1
 684 004c 0493     		str	r3, [sp, #16]
 355:Core/Src/main.c ****   filter.FilterID1 = CAN_CMD_ID;
 685              		.loc 1 355 3 is_stmt 1 view .LVU209
 355:Core/Src/main.c ****   filter.FilterID1 = CAN_CMD_ID;
 686              		.loc 1 355 23 is_stmt 0 view .LVU210
 687 004e 0593     		str	r3, [sp, #20]
 356:Core/Src/main.c ****   filter.FilterID2 = 0;
 688              		.loc 1 356 3 is_stmt 1 view .LVU211
 356:Core/Src/main.c ****   filter.FilterID2 = 0;
 689              		.loc 1 356 20 is_stmt 0 view .LVU212
 690 0050 C733     		adds	r3, r3, #199
 691 0052 0693     		str	r3, [sp, #24]
 357:Core/Src/main.c ****   HAL_FDCAN_ConfigFilter(&hfdcan1, &filter);
 692              		.loc 1 357 3 is_stmt 1 view .LVU213
 358:Core/Src/main.c ****   HAL_FDCAN_ConfigGlobalFilter(
 693              		.loc 1 358 3 view .LVU214
 694 0054 084B     		ldr	r3, .L32
 695 0056 2100     		movs	r1, r4
 696 0058 1C00     		movs	r4, r3
 697 005a 1800     		movs	r0, r3
 698 005c FFF7FEFF 		bl	HAL_FDCAN_ConfigFilter
 699              	.LVL30:
 359:Core/Src/main.c ****     &hfdcan1,
 700              		.loc 1 359 3 view .LVU215
 701 0060 0223     		movs	r3, #2
 702 0062 0093     		str	r3, [sp]
 703 0064 0222     		movs	r2, #2
 704 0066 0221     		movs	r1, #2
 705 0068 2000     		movs	r0, r4
 706 006a FFF7FEFF 		bl	HAL_FDCAN_ConfigGlobalFilter
 707              	.LVL31:
 369:Core/Src/main.c **** 
 708              		.loc 1 369 1 is_stmt 0 view .LVU216
 709 006e 08B0     		add	sp, sp, #32
 710              		@ sp needed
 711 0070 10BD     		pop	{r4, pc}
 712              	.L31:
 348:Core/Src/main.c ****   }
 713              		.loc 1 348 5 is_stmt 1 view .LVU217
 714 0072 FFF7FEFF 		bl	Error_Handler
 715              	.LVL32:
ARM GAS  /tmp/cchnVGpG.s 			page 60


 716              	.L33:
 717 0076 C046     		.align	2
 718              	.L32:
 719 0078 00000000 		.word	hfdcan1
 720 007c 00640040 		.word	1073767424
 721              		.cfi_endproc
 722              	.LFE362:
 724              		.section	.text.MX_TIM2_Init,"ax",%progbits
 725              		.align	1
 726              		.syntax unified
 727              		.code	16
 728              		.thumb_func
 730              	MX_TIM2_Init:
 731              	.LFB363:
 377:Core/Src/main.c **** 
 732              		.loc 1 377 1 view -0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 40
 735              		@ frame_needed = 0, uses_anonymous_args = 0
 736 0000 00B5     		push	{lr}
 737              	.LCFI9:
 738              		.cfi_def_cfa_offset 4
 739              		.cfi_offset 14, -4
 740 0002 8BB0     		sub	sp, sp, #44
 741              	.LCFI10:
 742              		.cfi_def_cfa_offset 48
 383:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 743              		.loc 1 383 3 view .LVU219
 383:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 744              		.loc 1 383 27 is_stmt 0 view .LVU220
 745 0004 0C22     		movs	r2, #12
 746 0006 0021     		movs	r1, #0
 747 0008 07A8     		add	r0, sp, #28
 748 000a FFF7FEFF 		bl	memset
 749              	.LVL33:
 384:Core/Src/main.c **** 
 750              		.loc 1 384 3 is_stmt 1 view .LVU221
 384:Core/Src/main.c **** 
 751              		.loc 1 384 22 is_stmt 0 view .LVU222
 752 000e 1C22     		movs	r2, #28
 753 0010 0021     		movs	r1, #0
 754 0012 6846     		mov	r0, sp
 755 0014 FFF7FEFF 		bl	memset
 756              	.LVL34:
 389:Core/Src/main.c ****   htim2.Init.Prescaler = 11;
 757              		.loc 1 389 3 is_stmt 1 view .LVU223
 389:Core/Src/main.c ****   htim2.Init.Prescaler = 11;
 758              		.loc 1 389 18 is_stmt 0 view .LVU224
 759 0018 2248     		ldr	r0, .L45
 760 001a 8023     		movs	r3, #128
 761 001c DB05     		lsls	r3, r3, #23
 762 001e 0360     		str	r3, [r0]
 390:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 763              		.loc 1 390 3 is_stmt 1 view .LVU225
 390:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 764              		.loc 1 390 24 is_stmt 0 view .LVU226
 765 0020 0B23     		movs	r3, #11
ARM GAS  /tmp/cchnVGpG.s 			page 61


 766 0022 4360     		str	r3, [r0, #4]
 391:Core/Src/main.c ****   htim2.Init.Period = 19999;
 767              		.loc 1 391 3 is_stmt 1 view .LVU227
 391:Core/Src/main.c ****   htim2.Init.Period = 19999;
 768              		.loc 1 391 26 is_stmt 0 view .LVU228
 769 0024 0023     		movs	r3, #0
 770 0026 8360     		str	r3, [r0, #8]
 392:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 771              		.loc 1 392 3 is_stmt 1 view .LVU229
 392:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 772              		.loc 1 392 21 is_stmt 0 view .LVU230
 773 0028 1F4A     		ldr	r2, .L45+4
 774 002a C260     		str	r2, [r0, #12]
 393:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 775              		.loc 1 393 3 is_stmt 1 view .LVU231
 393:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 776              		.loc 1 393 28 is_stmt 0 view .LVU232
 777 002c 0361     		str	r3, [r0, #16]
 394:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 778              		.loc 1 394 3 is_stmt 1 view .LVU233
 394:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 779              		.loc 1 394 32 is_stmt 0 view .LVU234
 780 002e 8033     		adds	r3, r3, #128
 781 0030 8361     		str	r3, [r0, #24]
 395:Core/Src/main.c ****   {
 782              		.loc 1 395 3 is_stmt 1 view .LVU235
 395:Core/Src/main.c ****   {
 783              		.loc 1 395 7 is_stmt 0 view .LVU236
 784 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 785              	.LVL35:
 395:Core/Src/main.c ****   {
 786              		.loc 1 395 6 discriminator 1 view .LVU237
 787 0036 0028     		cmp	r0, #0
 788 0038 29D1     		bne	.L40
 399:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 789              		.loc 1 399 3 is_stmt 1 view .LVU238
 399:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 790              		.loc 1 399 37 is_stmt 0 view .LVU239
 791 003a 07A9     		add	r1, sp, #28
 792 003c 0023     		movs	r3, #0
 793 003e 0793     		str	r3, [sp, #28]
 400:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 794              		.loc 1 400 3 is_stmt 1 view .LVU240
 400:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 795              		.loc 1 400 33 is_stmt 0 view .LVU241
 796 0040 8B60     		str	r3, [r1, #8]
 401:Core/Src/main.c ****   {
 797              		.loc 1 401 3 is_stmt 1 view .LVU242
 401:Core/Src/main.c ****   {
 798              		.loc 1 401 7 is_stmt 0 view .LVU243
 799 0042 1848     		ldr	r0, .L45
 800 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 801              	.LVL36:
 401:Core/Src/main.c ****   {
 802              		.loc 1 401 6 discriminator 1 view .LVU244
 803 0048 0028     		cmp	r0, #0
 804 004a 22D1     		bne	.L41
ARM GAS  /tmp/cchnVGpG.s 			page 62


 405:Core/Src/main.c ****   sConfigOC.Pulse = 1500;
 805              		.loc 1 405 3 is_stmt 1 view .LVU245
 405:Core/Src/main.c ****   sConfigOC.Pulse = 1500;
 806              		.loc 1 405 20 is_stmt 0 view .LVU246
 807 004c 6946     		mov	r1, sp
 808 004e 6023     		movs	r3, #96
 809 0050 0093     		str	r3, [sp]
 406:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 810              		.loc 1 406 3 is_stmt 1 view .LVU247
 406:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 811              		.loc 1 406 19 is_stmt 0 view .LVU248
 812 0052 164B     		ldr	r3, .L45+8
 813 0054 0193     		str	r3, [sp, #4]
 407:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 814              		.loc 1 407 3 is_stmt 1 view .LVU249
 407:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 815              		.loc 1 407 24 is_stmt 0 view .LVU250
 816 0056 0023     		movs	r3, #0
 817 0058 0293     		str	r3, [sp, #8]
 408:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 818              		.loc 1 408 3 is_stmt 1 view .LVU251
 408:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 819              		.loc 1 408 24 is_stmt 0 view .LVU252
 820 005a 0493     		str	r3, [sp, #16]
 409:Core/Src/main.c ****   {
 821              		.loc 1 409 3 is_stmt 1 view .LVU253
 409:Core/Src/main.c ****   {
 822              		.loc 1 409 7 is_stmt 0 view .LVU254
 823 005c 1148     		ldr	r0, .L45
 824 005e 0022     		movs	r2, #0
 825 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 826              	.LVL37:
 409:Core/Src/main.c ****   {
 827              		.loc 1 409 6 discriminator 1 view .LVU255
 828 0064 0028     		cmp	r0, #0
 829 0066 16D1     		bne	.L42
 413:Core/Src/main.c ****   {
 830              		.loc 1 413 3 is_stmt 1 view .LVU256
 413:Core/Src/main.c ****   {
 831              		.loc 1 413 7 is_stmt 0 view .LVU257
 832 0068 0E48     		ldr	r0, .L45
 833 006a 0422     		movs	r2, #4
 834 006c 6946     		mov	r1, sp
 835 006e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 836              	.LVL38:
 413:Core/Src/main.c ****   {
 837              		.loc 1 413 6 discriminator 1 view .LVU258
 838 0072 0028     		cmp	r0, #0
 839 0074 11D1     		bne	.L43
 417:Core/Src/main.c ****   {
 840              		.loc 1 417 3 is_stmt 1 view .LVU259
 417:Core/Src/main.c ****   {
 841              		.loc 1 417 7 is_stmt 0 view .LVU260
 842 0076 0B48     		ldr	r0, .L45
 843 0078 0822     		movs	r2, #8
 844 007a 6946     		mov	r1, sp
 845 007c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  /tmp/cchnVGpG.s 			page 63


 846              	.LVL39:
 417:Core/Src/main.c ****   {
 847              		.loc 1 417 6 discriminator 1 view .LVU261
 848 0080 0028     		cmp	r0, #0
 849 0082 0CD1     		bne	.L44
 424:Core/Src/main.c **** 
 850              		.loc 1 424 3 is_stmt 1 view .LVU262
 851 0084 0748     		ldr	r0, .L45
 852 0086 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 853              	.LVL40:
 426:Core/Src/main.c **** 
 854              		.loc 1 426 1 is_stmt 0 view .LVU263
 855 008a 0BB0     		add	sp, sp, #44
 856              		@ sp needed
 857 008c 00BD     		pop	{pc}
 858              	.L40:
 397:Core/Src/main.c ****   }
 859              		.loc 1 397 5 is_stmt 1 view .LVU264
 860 008e FFF7FEFF 		bl	Error_Handler
 861              	.LVL41:
 862              	.L41:
 403:Core/Src/main.c ****   }
 863              		.loc 1 403 5 view .LVU265
 864 0092 FFF7FEFF 		bl	Error_Handler
 865              	.LVL42:
 866              	.L42:
 411:Core/Src/main.c ****   }
 867              		.loc 1 411 5 view .LVU266
 868 0096 FFF7FEFF 		bl	Error_Handler
 869              	.LVL43:
 870              	.L43:
 415:Core/Src/main.c ****   }
 871              		.loc 1 415 5 view .LVU267
 872 009a FFF7FEFF 		bl	Error_Handler
 873              	.LVL44:
 874              	.L44:
 419:Core/Src/main.c ****   }
 875              		.loc 1 419 5 view .LVU268
 876 009e FFF7FEFF 		bl	Error_Handler
 877              	.LVL45:
 878              	.L46:
 879 00a2 C046     		.align	2
 880              	.L45:
 881 00a4 00000000 		.word	htim2
 882 00a8 1F4E0000 		.word	19999
 883 00ac DC050000 		.word	1500
 884              		.cfi_endproc
 885              	.LFE363:
 887              		.section	.text.MX_TIM3_Init,"ax",%progbits
 888              		.align	1
 889              		.syntax unified
 890              		.code	16
 891              		.thumb_func
 893              	MX_TIM3_Init:
 894              	.LFB364:
 434:Core/Src/main.c **** 
 895              		.loc 1 434 1 view -0
ARM GAS  /tmp/cchnVGpG.s 			page 64


 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 40
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899 0000 00B5     		push	{lr}
 900              	.LCFI11:
 901              		.cfi_def_cfa_offset 4
 902              		.cfi_offset 14, -4
 903 0002 8BB0     		sub	sp, sp, #44
 904              	.LCFI12:
 905              		.cfi_def_cfa_offset 48
 440:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 906              		.loc 1 440 3 view .LVU270
 440:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 907              		.loc 1 440 27 is_stmt 0 view .LVU271
 908 0004 0C22     		movs	r2, #12
 909 0006 0021     		movs	r1, #0
 910 0008 07A8     		add	r0, sp, #28
 911 000a FFF7FEFF 		bl	memset
 912              	.LVL46:
 441:Core/Src/main.c **** 
 913              		.loc 1 441 3 is_stmt 1 view .LVU272
 441:Core/Src/main.c **** 
 914              		.loc 1 441 22 is_stmt 0 view .LVU273
 915 000e 1C22     		movs	r2, #28
 916 0010 0021     		movs	r1, #0
 917 0012 6846     		mov	r0, sp
 918 0014 FFF7FEFF 		bl	memset
 919              	.LVL47:
 446:Core/Src/main.c ****   htim3.Init.Prescaler = 11;
 920              		.loc 1 446 3 is_stmt 1 view .LVU274
 446:Core/Src/main.c ****   htim3.Init.Prescaler = 11;
 921              		.loc 1 446 18 is_stmt 0 view .LVU275
 922 0018 1748     		ldr	r0, .L54
 923 001a 184B     		ldr	r3, .L54+4
 924 001c 0360     		str	r3, [r0]
 447:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 925              		.loc 1 447 3 is_stmt 1 view .LVU276
 447:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 926              		.loc 1 447 24 is_stmt 0 view .LVU277
 927 001e 0B23     		movs	r3, #11
 928 0020 4360     		str	r3, [r0, #4]
 448:Core/Src/main.c ****   htim3.Init.Period = 19999;
 929              		.loc 1 448 3 is_stmt 1 view .LVU278
 448:Core/Src/main.c ****   htim3.Init.Period = 19999;
 930              		.loc 1 448 26 is_stmt 0 view .LVU279
 931 0022 0023     		movs	r3, #0
 932 0024 8360     		str	r3, [r0, #8]
 449:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 933              		.loc 1 449 3 is_stmt 1 view .LVU280
 449:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 934              		.loc 1 449 21 is_stmt 0 view .LVU281
 935 0026 164A     		ldr	r2, .L54+8
 936 0028 C260     		str	r2, [r0, #12]
 450:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 937              		.loc 1 450 3 is_stmt 1 view .LVU282
 450:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 938              		.loc 1 450 28 is_stmt 0 view .LVU283
ARM GAS  /tmp/cchnVGpG.s 			page 65


 939 002a 0361     		str	r3, [r0, #16]
 451:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 940              		.loc 1 451 3 is_stmt 1 view .LVU284
 451:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 941              		.loc 1 451 32 is_stmt 0 view .LVU285
 942 002c 8361     		str	r3, [r0, #24]
 452:Core/Src/main.c ****   {
 943              		.loc 1 452 3 is_stmt 1 view .LVU286
 452:Core/Src/main.c ****   {
 944              		.loc 1 452 7 is_stmt 0 view .LVU287
 945 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 946              	.LVL48:
 452:Core/Src/main.c ****   {
 947              		.loc 1 452 6 discriminator 1 view .LVU288
 948 0032 0028     		cmp	r0, #0
 949 0034 1AD1     		bne	.L51
 456:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 950              		.loc 1 456 3 is_stmt 1 view .LVU289
 456:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 951              		.loc 1 456 37 is_stmt 0 view .LVU290
 952 0036 07A9     		add	r1, sp, #28
 953 0038 0023     		movs	r3, #0
 954 003a 0793     		str	r3, [sp, #28]
 457:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 955              		.loc 1 457 3 is_stmt 1 view .LVU291
 457:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 956              		.loc 1 457 33 is_stmt 0 view .LVU292
 957 003c 8B60     		str	r3, [r1, #8]
 458:Core/Src/main.c ****   {
 958              		.loc 1 458 3 is_stmt 1 view .LVU293
 458:Core/Src/main.c ****   {
 959              		.loc 1 458 7 is_stmt 0 view .LVU294
 960 003e 0E48     		ldr	r0, .L54
 961 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 962              	.LVL49:
 458:Core/Src/main.c ****   {
 963              		.loc 1 458 6 discriminator 1 view .LVU295
 964 0044 0028     		cmp	r0, #0
 965 0046 13D1     		bne	.L52
 462:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 966              		.loc 1 462 3 is_stmt 1 view .LVU296
 462:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 967              		.loc 1 462 20 is_stmt 0 view .LVU297
 968 0048 6946     		mov	r1, sp
 969 004a 6023     		movs	r3, #96
 970 004c 0093     		str	r3, [sp]
 463:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 971              		.loc 1 463 3 is_stmt 1 view .LVU298
 463:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 972              		.loc 1 463 19 is_stmt 0 view .LVU299
 973 004e 0023     		movs	r3, #0
 974 0050 0193     		str	r3, [sp, #4]
 464:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 975              		.loc 1 464 3 is_stmt 1 view .LVU300
 464:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 976              		.loc 1 464 24 is_stmt 0 view .LVU301
 977 0052 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/cchnVGpG.s 			page 66


 465:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 978              		.loc 1 465 3 is_stmt 1 view .LVU302
 465:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 979              		.loc 1 465 24 is_stmt 0 view .LVU303
 980 0054 0493     		str	r3, [sp, #16]
 466:Core/Src/main.c ****   {
 981              		.loc 1 466 3 is_stmt 1 view .LVU304
 466:Core/Src/main.c ****   {
 982              		.loc 1 466 7 is_stmt 0 view .LVU305
 983 0056 0848     		ldr	r0, .L54
 984 0058 0022     		movs	r2, #0
 985 005a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 986              	.LVL50:
 466:Core/Src/main.c ****   {
 987              		.loc 1 466 6 discriminator 1 view .LVU306
 988 005e 0028     		cmp	r0, #0
 989 0060 08D1     		bne	.L53
 473:Core/Src/main.c **** 
 990              		.loc 1 473 3 is_stmt 1 view .LVU307
 991 0062 0548     		ldr	r0, .L54
 992 0064 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 993              	.LVL51:
 475:Core/Src/main.c **** 
 994              		.loc 1 475 1 is_stmt 0 view .LVU308
 995 0068 0BB0     		add	sp, sp, #44
 996              		@ sp needed
 997 006a 00BD     		pop	{pc}
 998              	.L51:
 454:Core/Src/main.c ****   }
 999              		.loc 1 454 5 is_stmt 1 view .LVU309
 1000 006c FFF7FEFF 		bl	Error_Handler
 1001              	.LVL52:
 1002              	.L52:
 460:Core/Src/main.c ****   }
 1003              		.loc 1 460 5 view .LVU310
 1004 0070 FFF7FEFF 		bl	Error_Handler
 1005              	.LVL53:
 1006              	.L53:
 468:Core/Src/main.c ****   }
 1007              		.loc 1 468 5 view .LVU311
 1008 0074 FFF7FEFF 		bl	Error_Handler
 1009              	.LVL54:
 1010              	.L55:
 1011              		.align	2
 1012              	.L54:
 1013 0078 00000000 		.word	htim3
 1014 007c 00040040 		.word	1073742848
 1015 0080 1F4E0000 		.word	19999
 1016              		.cfi_endproc
 1017              	.LFE364:
 1019              		.section	.text.SystemClock_Config,"ax",%progbits
 1020              		.align	1
 1021              		.global	SystemClock_Config
 1022              		.syntax unified
 1023              		.code	16
 1024              		.thumb_func
 1026              	SystemClock_Config:
ARM GAS  /tmp/cchnVGpG.s 			page 67


 1027              	.LFB360:
 191:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1028              		.loc 1 191 1 view -0
 1029              		.cfi_startproc
 1030              		@ args = 0, pretend = 0, frame = 48
 1031              		@ frame_needed = 0, uses_anonymous_args = 0
 1032 0000 10B5     		push	{r4, lr}
 1033              	.LCFI13:
 1034              		.cfi_def_cfa_offset 8
 1035              		.cfi_offset 4, -8
 1036              		.cfi_offset 14, -4
 1037 0002 8CB0     		sub	sp, sp, #48
 1038              	.LCFI14:
 1039              		.cfi_def_cfa_offset 56
 192:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1040              		.loc 1 192 3 view .LVU313
 192:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1041              		.loc 1 192 22 is_stmt 0 view .LVU314
 1042 0004 05AC     		add	r4, sp, #20
 1043 0006 1C22     		movs	r2, #28
 1044 0008 0021     		movs	r1, #0
 1045 000a 2000     		movs	r0, r4
 1046 000c FFF7FEFF 		bl	memset
 1047              	.LVL55:
 193:Core/Src/main.c **** 
 1048              		.loc 1 193 3 is_stmt 1 view .LVU315
 193:Core/Src/main.c **** 
 1049              		.loc 1 193 22 is_stmt 0 view .LVU316
 1050 0010 1422     		movs	r2, #20
 1051 0012 0021     		movs	r1, #0
 1052 0014 6846     		mov	r0, sp
 1053 0016 FFF7FEFF 		bl	memset
 1054              	.LVL56:
 195:Core/Src/main.c **** 
 1055              		.loc 1 195 3 is_stmt 1 view .LVU317
 1056 001a 134A     		ldr	r2, .L61
 1057 001c 1368     		ldr	r3, [r2]
 1058 001e 0721     		movs	r1, #7
 1059 0020 8B43     		bics	r3, r1
 1060 0022 1360     		str	r3, [r2]
 200:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1061              		.loc 1 200 3 view .LVU318
 200:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1062              		.loc 1 200 36 is_stmt 0 view .LVU319
 1063 0024 0223     		movs	r3, #2
 1064 0026 0593     		str	r3, [sp, #20]
 201:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 1065              		.loc 1 201 3 is_stmt 1 view .LVU320
 201:Core/Src/main.c ****   RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 1066              		.loc 1 201 30 is_stmt 0 view .LVU321
 1067 0028 FE33     		adds	r3, r3, #254
 1068 002a 0893     		str	r3, [sp, #32]
 202:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1069              		.loc 1 202 3 is_stmt 1 view .LVU322
 202:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1070              		.loc 1 202 28 is_stmt 0 view .LVU323
 1071 002c 8023     		movs	r3, #128
ARM GAS  /tmp/cchnVGpG.s 			page 68


 1072 002e 5B01     		lsls	r3, r3, #5
 1073 0030 0993     		str	r3, [sp, #36]
 203:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1074              		.loc 1 203 3 is_stmt 1 view .LVU324
 203:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1075              		.loc 1 203 41 is_stmt 0 view .LVU325
 1076 0032 4023     		movs	r3, #64
 1077 0034 0A93     		str	r3, [sp, #40]
 204:Core/Src/main.c ****   {
 1078              		.loc 1 204 3 is_stmt 1 view .LVU326
 204:Core/Src/main.c ****   {
 1079              		.loc 1 204 7 is_stmt 0 view .LVU327
 1080 0036 2000     		movs	r0, r4
 1081 0038 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1082              	.LVL57:
 204:Core/Src/main.c ****   {
 1083              		.loc 1 204 6 discriminator 1 view .LVU328
 1084 003c 0028     		cmp	r0, #0
 1085 003e 0ED1     		bne	.L59
 211:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 1086              		.loc 1 211 3 is_stmt 1 view .LVU329
 211:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 1087              		.loc 1 211 31 is_stmt 0 view .LVU330
 1088 0040 6846     		mov	r0, sp
 1089 0042 0723     		movs	r3, #7
 1090 0044 0093     		str	r3, [sp]
 213:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1091              		.loc 1 213 3 is_stmt 1 view .LVU331
 213:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1092              		.loc 1 213 34 is_stmt 0 view .LVU332
 1093 0046 0023     		movs	r3, #0
 1094 0048 0193     		str	r3, [sp, #4]
 214:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1095              		.loc 1 214 3 is_stmt 1 view .LVU333
 214:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 1096              		.loc 1 214 35 is_stmt 0 view .LVU334
 1097 004a 0293     		str	r3, [sp, #8]
 215:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 1098              		.loc 1 215 3 is_stmt 1 view .LVU335
 215:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 1099              		.loc 1 215 35 is_stmt 0 view .LVU336
 1100 004c 0393     		str	r3, [sp, #12]
 216:Core/Src/main.c **** 
 1101              		.loc 1 216 3 is_stmt 1 view .LVU337
 216:Core/Src/main.c **** 
 1102              		.loc 1 216 36 is_stmt 0 view .LVU338
 1103 004e 0493     		str	r3, [sp, #16]
 218:Core/Src/main.c ****   {
 1104              		.loc 1 218 3 is_stmt 1 view .LVU339
 218:Core/Src/main.c ****   {
 1105              		.loc 1 218 7 is_stmt 0 view .LVU340
 1106 0050 0021     		movs	r1, #0
 1107 0052 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1108              	.LVL58:
 218:Core/Src/main.c ****   {
 1109              		.loc 1 218 6 discriminator 1 view .LVU341
 1110 0056 0028     		cmp	r0, #0
ARM GAS  /tmp/cchnVGpG.s 			page 69


 1111 0058 03D1     		bne	.L60
 222:Core/Src/main.c **** 
 1112              		.loc 1 222 1 view .LVU342
 1113 005a 0CB0     		add	sp, sp, #48
 1114              		@ sp needed
 1115 005c 10BD     		pop	{r4, pc}
 1116              	.L59:
 206:Core/Src/main.c ****   }
 1117              		.loc 1 206 5 is_stmt 1 view .LVU343
 1118 005e FFF7FEFF 		bl	Error_Handler
 1119              	.LVL59:
 1120              	.L60:
 220:Core/Src/main.c ****   }
 1121              		.loc 1 220 5 view .LVU344
 1122 0062 FFF7FEFF 		bl	Error_Handler
 1123              	.LVL60:
 1124              	.L62:
 1125 0066 C046     		.align	2
 1126              	.L61:
 1127 0068 00200240 		.word	1073881088
 1128              		.cfi_endproc
 1129              	.LFE360:
 1131              		.section	.text.main,"ax",%progbits
 1132              		.align	1
 1133              		.global	main
 1134              		.syntax unified
 1135              		.code	16
 1136              		.thumb_func
 1138              	main:
 1139              	.LFB359:
  91:Core/Src/main.c **** 
 1140              		.loc 1 91 1 view -0
 1141              		.cfi_startproc
 1142              		@ args = 0, pretend = 0, frame = 56
 1143              		@ frame_needed = 0, uses_anonymous_args = 0
 1144 0000 10B5     		push	{r4, lr}
 1145              	.LCFI15:
 1146              		.cfi_def_cfa_offset 8
 1147              		.cfi_offset 4, -8
 1148              		.cfi_offset 14, -4
 1149 0002 8EB0     		sub	sp, sp, #56
 1150              	.LCFI16:
 1151              		.cfi_def_cfa_offset 64
 100:Core/Src/main.c **** 
 1152              		.loc 1 100 3 view .LVU346
 1153 0004 FFF7FEFF 		bl	HAL_Init
 1154              	.LVL61:
 107:Core/Src/main.c **** 
 1155              		.loc 1 107 3 view .LVU347
 1156 0008 FFF7FEFF 		bl	SystemClock_Config
 1157              	.LVL62:
 114:Core/Src/main.c ****   MX_ADC1_Init();
 1158              		.loc 1 114 3 view .LVU348
 1159 000c FFF7FEFF 		bl	MX_GPIO_Init
 1160              	.LVL63:
 115:Core/Src/main.c ****   MX_FDCAN1_Init();
 1161              		.loc 1 115 3 view .LVU349
ARM GAS  /tmp/cchnVGpG.s 			page 70


 1162 0010 FFF7FEFF 		bl	MX_ADC1_Init
 1163              	.LVL64:
 116:Core/Src/main.c ****   MX_TIM2_Init();
 1164              		.loc 1 116 3 view .LVU350
 1165 0014 FFF7FEFF 		bl	MX_FDCAN1_Init
 1166              	.LVL65:
 117:Core/Src/main.c ****   MX_TIM3_Init();
 1167              		.loc 1 117 3 view .LVU351
 1168 0018 FFF7FEFF 		bl	MX_TIM2_Init
 1169              	.LVL66:
 118:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1170              		.loc 1 118 3 view .LVU352
 1171 001c FFF7FEFF 		bl	MX_TIM3_Init
 1172              	.LVL67:
 120:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 1173              		.loc 1 120 3 view .LVU353
 1174 0020 6448     		ldr	r0, .L88
 1175 0022 FFF7FEFF 		bl	HAL_FDCAN_Start
 1176              	.LVL68:
 121:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 1177              		.loc 1 121 3 view .LVU354
 1178 0026 644C     		ldr	r4, .L88+4
 1179 0028 0021     		movs	r1, #0
 1180 002a 2000     		movs	r0, r4
 1181 002c FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1182              	.LVL69:
 122:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 1183              		.loc 1 122 3 view .LVU355
 1184 0030 0421     		movs	r1, #4
 1185 0032 2000     		movs	r0, r4
 1186 0034 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1187              	.LVL70:
 123:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 1188              		.loc 1 123 3 view .LVU356
 1189 0038 0821     		movs	r1, #8
 1190 003a 2000     		movs	r0, r4
 1191 003c FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1192              	.LVL71:
 124:Core/Src/main.c **** 
 1193              		.loc 1 124 3 view .LVU357
 1194 0040 5E48     		ldr	r0, .L88+8
 1195 0042 0021     		movs	r1, #0
 1196 0044 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1197              	.LVL72:
 1198 0048 11E0     		b	.L66
 1199              	.LVL73:
 1200              	.L67:
 1201              	.LBB17:
 149:Core/Src/main.c ****       {
 1202              		.loc 1 149 7 is_stmt 0 view .LVU358
 1203 004a FF2B     		cmp	r3, #255
 1204 004c 0FD1     		bne	.L66
 170:Core/Src/main.c ****           HAL_Delay(10);
 1205              		.loc 1 170 11 is_stmt 1 view .LVU359
 1206 004e 0221     		movs	r1, #2
 1207              	.LVL74:
 170:Core/Src/main.c ****           HAL_Delay(10);
ARM GAS  /tmp/cchnVGpG.s 			page 71


 1208              		.loc 1 170 11 is_stmt 0 view .LVU360
 1209 0050 6846     		mov	r0, sp
 1210 0052 FFF7FEFF 		bl	CAN_SendAck
 1211              	.LVL75:
 171:Core/Src/main.c ****           NVIC_SystemReset();
 1212              		.loc 1 171 11 is_stmt 1 view .LVU361
 1213 0056 0A20     		movs	r0, #10
 1214 0058 FFF7FEFF 		bl	HAL_Delay
 1215              	.LVL76:
 172:Core/Src/main.c ****           break;
 1216              		.loc 1 172 11 view .LVU362
 1217 005c FFF7FEFF 		bl	__NVIC_SystemReset
 1218              	.LVL77:
 1219              	.L85:
 152:Core/Src/main.c ****         case 0x01: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);   break;
 1220              		.loc 1 152 11 view .LVU363
 152:Core/Src/main.c ****         case 0x01: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);   break;
 1221              		.loc 1 152 21 is_stmt 0 view .LVU364
 1222 0060 6B46     		mov	r3, sp
 1223 0062 0222     		movs	r2, #2
 1224 0064 5A70     		strb	r2, [r3, #1]
 152:Core/Src/main.c ****         case 0x01: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);   break;
 1225              		.loc 1 152 29 is_stmt 1 view .LVU365
 1226              	.LVL78:
 1227              	.L87:
 180:Core/Src/main.c ****     }
 1228              		.loc 1 180 7 view .LVU366
 1229 0066 0221     		movs	r1, #2
 1230 0068 6846     		mov	r0, sp
 1231 006a FFF7FEFF 		bl	CAN_SendAck
 1232              	.LVL79:
 1233              	.L66:
 180:Core/Src/main.c ****     }
 1234              		.loc 1 180 7 is_stmt 0 view .LVU367
 1235              	.LBE17:
 126:Core/Src/main.c ****   uint8_t rxData[8];
 1236              		.loc 1 126 3 is_stmt 1 view .LVU368
 127:Core/Src/main.c ****   uint8_t txData[8];
 1237              		.loc 1 127 3 view .LVU369
 128:Core/Src/main.c **** 
 1238              		.loc 1 128 3 view .LVU370
 135:Core/Src/main.c ****   {
 1239              		.loc 1 135 3 view .LVU371
 140:Core/Src/main.c ****     {
 1240              		.loc 1 140 5 view .LVU372
 140:Core/Src/main.c ****     {
 1241              		.loc 1 140 9 is_stmt 0 view .LVU373
 1242 006e 5148     		ldr	r0, .L88
 1243 0070 4021     		movs	r1, #64
 1244 0072 FFF7FEFF 		bl	HAL_FDCAN_GetRxFifoFillLevel
 1245              	.LVL80:
 140:Core/Src/main.c ****     {
 1246              		.loc 1 140 8 discriminator 1 view .LVU374
 1247 0076 0028     		cmp	r0, #0
 1248 0078 F9D0     		beq	.L66
 1249              	.LBB18:
 142:Core/Src/main.c **** 
ARM GAS  /tmp/cchnVGpG.s 			page 72


 1250              		.loc 1 142 7 is_stmt 1 view .LVU375
 1251 007a 02AC     		add	r4, sp, #8
 1252 007c 4D48     		ldr	r0, .L88
 1253 007e 2300     		movs	r3, r4
 1254 0080 04AA     		add	r2, sp, #16
 1255 0082 4021     		movs	r1, #64
 1256 0084 FFF7FEFF 		bl	HAL_FDCAN_GetRxMessage
 1257              	.LVL81:
 144:Core/Src/main.c ****       txData[1] = 0x00; // OK
 1258              		.loc 1 144 7 view .LVU376
 144:Core/Src/main.c ****       txData[1] = 0x00; // OK
 1259              		.loc 1 144 25 is_stmt 0 view .LVU377
 1260 0088 2378     		ldrb	r3, [r4]
 144:Core/Src/main.c ****       txData[1] = 0x00; // OK
 1261              		.loc 1 144 17 view .LVU378
 1262 008a 6A46     		mov	r2, sp
 1263 008c 1370     		strb	r3, [r2]
 145:Core/Src/main.c **** 
 1264              		.loc 1 145 7 is_stmt 1 view .LVU379
 145:Core/Src/main.c **** 
 1265              		.loc 1 145 17 is_stmt 0 view .LVU380
 1266 008e 0021     		movs	r1, #0
 1267 0090 5170     		strb	r1, [r2, #1]
 147:Core/Src/main.c **** 
 1268              		.loc 1 147 7 is_stmt 1 view .LVU381
 147:Core/Src/main.c **** 
 1269              		.loc 1 147 29 is_stmt 0 view .LVU382
 1270 0092 6178     		ldrb	r1, [r4, #1]
 147:Core/Src/main.c **** 
 1271              		.loc 1 147 42 view .LVU383
 1272 0094 A278     		ldrb	r2, [r4, #2]
 147:Core/Src/main.c **** 
 1273              		.loc 1 147 46 view .LVU384
 1274 0096 1202     		lsls	r2, r2, #8
 147:Core/Src/main.c **** 
 1275              		.loc 1 147 11 view .LVU385
 1276 0098 1143     		orrs	r1, r2
 1277              	.LVL82:
 149:Core/Src/main.c ****       {
 1278              		.loc 1 149 7 is_stmt 1 view .LVU386
 1279 009a 182B     		cmp	r3, #24
 1280 009c D5D8     		bhi	.L67
 1281 009e E6D8     		bhi	.L66
 1282 00a0 9B00     		lsls	r3, r3, #2
 1283 00a2 474A     		ldr	r2, .L88+12
 1284 00a4 D358     		ldr	r3, [r2, r3]
 1285 00a6 9F46     		mov	pc, r3
 1286              		.section	.rodata.main,"a",%progbits
 1287              		.align	2
 1288              	.L69:
 1289 0000 60000000 		.word	.L85
 1290 0004 A8000000 		.word	.L84
 1291 0008 B6000000 		.word	.L83
 1292 000c C4000000 		.word	.L82
 1293 0010 D2000000 		.word	.L81
 1294 0014 E0000000 		.word	.L80
 1295 0018 EE000000 		.word	.L79
ARM GAS  /tmp/cchnVGpG.s 			page 73


 1296 001c FC000000 		.word	.L78
 1297 0020 0A010000 		.word	.L77
 1298 0024 6E000000 		.word	.L66
 1299 0028 6E000000 		.word	.L66
 1300 002c 6E000000 		.word	.L66
 1301 0030 6E000000 		.word	.L66
 1302 0034 6E000000 		.word	.L66
 1303 0038 6E000000 		.word	.L66
 1304 003c 6E000000 		.word	.L66
 1305 0040 6E000000 		.word	.L66
 1306 0044 18010000 		.word	.L76
 1307 0048 20010000 		.word	.L75
 1308 004c 28010000 		.word	.L74
 1309 0050 30010000 		.word	.L73
 1310 0054 36010000 		.word	.L72
 1311 0058 56010000 		.word	.L71
 1312 005c 76010000 		.word	.L70
 1313 0060 96010000 		.word	.L68
 1314              		.section	.text.main
 1315              	.L84:
 153:Core/Src/main.c ****         case 0x02: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);   break;
 1316              		.loc 1 153 20 view .LVU387
 1317 00a8 A020     		movs	r0, #160
 1318 00aa 0122     		movs	r2, #1
 1319 00ac 0121     		movs	r1, #1
 1320              	.LVL83:
 153:Core/Src/main.c ****         case 0x02: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);   break;
 1321              		.loc 1 153 20 is_stmt 0 view .LVU388
 1322 00ae C005     		lsls	r0, r0, #23
 1323 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1324              	.LVL84:
 153:Core/Src/main.c ****         case 0x02: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);   break;
 1325              		.loc 1 153 74 is_stmt 1 discriminator 1 view .LVU389
 153:Core/Src/main.c ****         case 0x02: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);   break;
 1326              		.loc 1 153 74 is_stmt 0 view .LVU390
 1327 00b4 D7E7     		b	.L87
 1328              	.LVL85:
 1329              	.L83:
 154:Core/Src/main.c ****         case 0x03: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);   break;
 1330              		.loc 1 154 20 is_stmt 1 view .LVU391
 1331 00b6 A020     		movs	r0, #160
 1332 00b8 0122     		movs	r2, #1
 1333 00ba 0221     		movs	r1, #2
 1334              	.LVL86:
 154:Core/Src/main.c ****         case 0x03: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);   break;
 1335              		.loc 1 154 20 is_stmt 0 view .LVU392
 1336 00bc C005     		lsls	r0, r0, #23
 1337 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 1338              	.LVL87:
 154:Core/Src/main.c ****         case 0x03: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);   break;
 1339              		.loc 1 154 74 is_stmt 1 discriminator 1 view .LVU393
 154:Core/Src/main.c ****         case 0x03: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);   break;
 1340              		.loc 1 154 74 is_stmt 0 view .LVU394
 1341 00c2 D0E7     		b	.L87
 1342              	.LVL88:
 1343              	.L82:
 155:Core/Src/main.c ****         case 0x04: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);   break;
ARM GAS  /tmp/cchnVGpG.s 			page 74


 1344              		.loc 1 155 20 is_stmt 1 view .LVU395
 1345 00c4 A020     		movs	r0, #160
 1346 00c6 0122     		movs	r2, #1
 1347 00c8 0421     		movs	r1, #4
 1348              	.LVL89:
 155:Core/Src/main.c ****         case 0x04: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);   break;
 1349              		.loc 1 155 20 is_stmt 0 view .LVU396
 1350 00ca C005     		lsls	r0, r0, #23
 1351 00cc FFF7FEFF 		bl	HAL_GPIO_WritePin
 1352              	.LVL90:
 155:Core/Src/main.c ****         case 0x04: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);   break;
 1353              		.loc 1 155 74 is_stmt 1 discriminator 1 view .LVU397
 155:Core/Src/main.c ****         case 0x04: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);   break;
 1354              		.loc 1 155 74 is_stmt 0 view .LVU398
 1355 00d0 C9E7     		b	.L87
 1356              	.LVL91:
 1357              	.L81:
 156:Core/Src/main.c ****         case 0x05: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);   break;
 1358              		.loc 1 156 20 is_stmt 1 view .LVU399
 1359 00d2 A020     		movs	r0, #160
 1360 00d4 0122     		movs	r2, #1
 1361 00d6 0821     		movs	r1, #8
 1362              	.LVL92:
 156:Core/Src/main.c ****         case 0x05: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);   break;
 1363              		.loc 1 156 20 is_stmt 0 view .LVU400
 1364 00d8 C005     		lsls	r0, r0, #23
 1365 00da FFF7FEFF 		bl	HAL_GPIO_WritePin
 1366              	.LVL93:
 156:Core/Src/main.c ****         case 0x05: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);   break;
 1367              		.loc 1 156 74 is_stmt 1 discriminator 1 view .LVU401
 156:Core/Src/main.c ****         case 0x05: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);   break;
 1368              		.loc 1 156 74 is_stmt 0 view .LVU402
 1369 00de C2E7     		b	.L87
 1370              	.LVL94:
 1371              	.L80:
 157:Core/Src/main.c ****         case 0x06: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);   break;
 1372              		.loc 1 157 20 is_stmt 1 view .LVU403
 1373 00e0 A020     		movs	r0, #160
 1374 00e2 0022     		movs	r2, #0
 1375 00e4 0121     		movs	r1, #1
 1376              	.LVL95:
 157:Core/Src/main.c ****         case 0x06: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);   break;
 1377              		.loc 1 157 20 is_stmt 0 view .LVU404
 1378 00e6 C005     		lsls	r0, r0, #23
 1379 00e8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1380              	.LVL96:
 157:Core/Src/main.c ****         case 0x06: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);   break;
 1381              		.loc 1 157 76 is_stmt 1 discriminator 1 view .LVU405
 157:Core/Src/main.c ****         case 0x06: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);   break;
 1382              		.loc 1 157 76 is_stmt 0 view .LVU406
 1383 00ec BBE7     		b	.L87
 1384              	.LVL97:
 1385              	.L79:
 158:Core/Src/main.c ****         case 0x07: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   break;
 1386              		.loc 1 158 20 is_stmt 1 view .LVU407
 1387 00ee A020     		movs	r0, #160
 1388 00f0 0022     		movs	r2, #0
ARM GAS  /tmp/cchnVGpG.s 			page 75


 1389 00f2 0221     		movs	r1, #2
 1390              	.LVL98:
 158:Core/Src/main.c ****         case 0x07: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   break;
 1391              		.loc 1 158 20 is_stmt 0 view .LVU408
 1392 00f4 C005     		lsls	r0, r0, #23
 1393 00f6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1394              	.LVL99:
 158:Core/Src/main.c ****         case 0x07: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   break;
 1395              		.loc 1 158 76 is_stmt 1 discriminator 1 view .LVU409
 158:Core/Src/main.c ****         case 0x07: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);   break;
 1396              		.loc 1 158 76 is_stmt 0 view .LVU410
 1397 00fa B4E7     		b	.L87
 1398              	.LVL100:
 1399              	.L78:
 159:Core/Src/main.c ****         case 0x08: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);   break;
 1400              		.loc 1 159 20 is_stmt 1 view .LVU411
 1401 00fc A020     		movs	r0, #160
 1402 00fe 0022     		movs	r2, #0
 1403 0100 0421     		movs	r1, #4
 1404              	.LVL101:
 159:Core/Src/main.c ****         case 0x08: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);   break;
 1405              		.loc 1 159 20 is_stmt 0 view .LVU412
 1406 0102 C005     		lsls	r0, r0, #23
 1407 0104 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1408              	.LVL102:
 159:Core/Src/main.c ****         case 0x08: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);   break;
 1409              		.loc 1 159 76 is_stmt 1 discriminator 1 view .LVU413
 159:Core/Src/main.c ****         case 0x08: HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);   break;
 1410              		.loc 1 159 76 is_stmt 0 view .LVU414
 1411 0108 ADE7     		b	.L87
 1412              	.LVL103:
 1413              	.L77:
 160:Core/Src/main.c ****         case 0x11: TIM2->CCR1 = servo_val; break;
 1414              		.loc 1 160 20 is_stmt 1 view .LVU415
 1415 010a A020     		movs	r0, #160
 1416 010c 0022     		movs	r2, #0
 1417 010e 0821     		movs	r1, #8
 1418              	.LVL104:
 160:Core/Src/main.c ****         case 0x11: TIM2->CCR1 = servo_val; break;
 1419              		.loc 1 160 20 is_stmt 0 view .LVU416
 1420 0110 C005     		lsls	r0, r0, #23
 1421 0112 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1422              	.LVL105:
 160:Core/Src/main.c ****         case 0x11: TIM2->CCR1 = servo_val; break;
 1423              		.loc 1 160 76 is_stmt 1 discriminator 1 view .LVU417
 160:Core/Src/main.c ****         case 0x11: TIM2->CCR1 = servo_val; break;
 1424              		.loc 1 160 76 is_stmt 0 view .LVU418
 1425 0116 A6E7     		b	.L87
 1426              	.LVL106:
 1427              	.L76:
 161:Core/Src/main.c ****         case 0x12: TIM2->CCR2 = servo_val; break;
 1428              		.loc 1 161 20 is_stmt 1 view .LVU419
 161:Core/Src/main.c ****         case 0x12: TIM2->CCR2 = servo_val; break;
 1429              		.loc 1 161 31 is_stmt 0 view .LVU420
 1430 0118 8023     		movs	r3, #128
 1431 011a DB05     		lsls	r3, r3, #23
 1432 011c 5963     		str	r1, [r3, #52]
ARM GAS  /tmp/cchnVGpG.s 			page 76


 161:Core/Src/main.c ****         case 0x12: TIM2->CCR2 = servo_val; break;
 1433              		.loc 1 161 44 is_stmt 1 view .LVU421
 1434 011e A2E7     		b	.L87
 1435              	.L75:
 162:Core/Src/main.c ****         case 0x13: TIM2->CCR3 = servo_val; break;
 1436              		.loc 1 162 20 view .LVU422
 162:Core/Src/main.c ****         case 0x13: TIM2->CCR3 = servo_val; break;
 1437              		.loc 1 162 31 is_stmt 0 view .LVU423
 1438 0120 8023     		movs	r3, #128
 1439 0122 DB05     		lsls	r3, r3, #23
 1440 0124 9963     		str	r1, [r3, #56]
 162:Core/Src/main.c ****         case 0x13: TIM2->CCR3 = servo_val; break;
 1441              		.loc 1 162 44 is_stmt 1 view .LVU424
 1442 0126 9EE7     		b	.L87
 1443              	.L74:
 163:Core/Src/main.c ****         case 0x14: TIM3->CCR1 = servo_val; break;
 1444              		.loc 1 163 20 view .LVU425
 163:Core/Src/main.c ****         case 0x14: TIM3->CCR1 = servo_val; break;
 1445              		.loc 1 163 31 is_stmt 0 view .LVU426
 1446 0128 8023     		movs	r3, #128
 1447 012a DB05     		lsls	r3, r3, #23
 1448 012c D963     		str	r1, [r3, #60]
 163:Core/Src/main.c ****         case 0x14: TIM3->CCR1 = servo_val; break;
 1449              		.loc 1 163 44 is_stmt 1 view .LVU427
 1450 012e 9AE7     		b	.L87
 1451              	.L73:
 164:Core/Src/main.c ****         case 0x15: *(uint16_t*)(&txData[1]) = TIM2->CCR1; CAN_SendAck(txData, 3);break;
 1452              		.loc 1 164 20 view .LVU428
 164:Core/Src/main.c ****         case 0x15: *(uint16_t*)(&txData[1]) = TIM2->CCR1; CAN_SendAck(txData, 3);break;
 1453              		.loc 1 164 31 is_stmt 0 view .LVU429
 1454 0130 244B     		ldr	r3, .L88+16
 1455 0132 5963     		str	r1, [r3, #52]
 164:Core/Src/main.c ****         case 0x15: *(uint16_t*)(&txData[1]) = TIM2->CCR1; CAN_SendAck(txData, 3);break;
 1456              		.loc 1 164 44 is_stmt 1 view .LVU430
 1457 0134 97E7     		b	.L87
 1458              	.L72:
 165:Core/Src/main.c ****         case 0x16: *(uint16_t*)(&txData[1]) = TIM2->CCR2; CAN_SendAck(txData, 3);break;
 1459              		.loc 1 165 20 view .LVU431
 165:Core/Src/main.c ****         case 0x16: *(uint16_t*)(&txData[1]) = TIM2->CCR2; CAN_SendAck(txData, 3);break;
 1460              		.loc 1 165 51 is_stmt 0 view .LVU432
 1461 0136 8023     		movs	r3, #128
 1462 0138 DB05     		lsls	r3, r3, #23
 1463 013a 5B6B     		ldr	r3, [r3, #52]
 165:Core/Src/main.c ****         case 0x16: *(uint16_t*)(&txData[1]) = TIM2->CCR2; CAN_SendAck(txData, 3);break;
 1464              		.loc 1 165 45 view .LVU433
 1465 013c 6A46     		mov	r2, sp
 1466 013e 511C     		adds	r1, r2, #1
 1467              	.LVL107:
 165:Core/Src/main.c ****         case 0x16: *(uint16_t*)(&txData[1]) = TIM2->CCR2; CAN_SendAck(txData, 3);break;
 1468              		.loc 1 165 45 view .LVU434
 1469 0140 9AB2     		uxth	r2, r3
 1470 0142 FF20     		movs	r0, #255
 1471 0144 0340     		ands	r3, r0
 1472 0146 0B70     		strb	r3, [r1]
 1473 0148 120A     		lsrs	r2, r2, #8
 1474 014a 4A70     		strb	r2, [r1, #1]
 165:Core/Src/main.c ****         case 0x16: *(uint16_t*)(&txData[1]) = TIM2->CCR2; CAN_SendAck(txData, 3);break;
ARM GAS  /tmp/cchnVGpG.s 			page 77


 1475              		.loc 1 165 59 is_stmt 1 view .LVU435
 1476 014c 0321     		movs	r1, #3
 1477 014e 6846     		mov	r0, sp
 1478 0150 FFF7FEFF 		bl	CAN_SendAck
 1479              	.LVL108:
 165:Core/Src/main.c ****         case 0x16: *(uint16_t*)(&txData[1]) = TIM2->CCR2; CAN_SendAck(txData, 3);break;
 1480              		.loc 1 165 82 discriminator 1 view .LVU436
 165:Core/Src/main.c ****         case 0x16: *(uint16_t*)(&txData[1]) = TIM2->CCR2; CAN_SendAck(txData, 3);break;
 1481              		.loc 1 165 82 is_stmt 0 view .LVU437
 1482 0154 87E7     		b	.L87
 1483              	.LVL109:
 1484              	.L71:
 166:Core/Src/main.c ****         case 0x17: *(uint16_t*)(&txData[1]) = TIM2->CCR3; CAN_SendAck(txData, 3);break;
 1485              		.loc 1 166 20 is_stmt 1 view .LVU438
 166:Core/Src/main.c ****         case 0x17: *(uint16_t*)(&txData[1]) = TIM2->CCR3; CAN_SendAck(txData, 3);break;
 1486              		.loc 1 166 51 is_stmt 0 view .LVU439
 1487 0156 8023     		movs	r3, #128
 1488 0158 DB05     		lsls	r3, r3, #23
 1489 015a 9B6B     		ldr	r3, [r3, #56]
 166:Core/Src/main.c ****         case 0x17: *(uint16_t*)(&txData[1]) = TIM2->CCR3; CAN_SendAck(txData, 3);break;
 1490              		.loc 1 166 45 view .LVU440
 1491 015c 6A46     		mov	r2, sp
 1492 015e 511C     		adds	r1, r2, #1
 1493              	.LVL110:
 166:Core/Src/main.c ****         case 0x17: *(uint16_t*)(&txData[1]) = TIM2->CCR3; CAN_SendAck(txData, 3);break;
 1494              		.loc 1 166 45 view .LVU441
 1495 0160 9AB2     		uxth	r2, r3
 1496 0162 FF20     		movs	r0, #255
 1497 0164 0340     		ands	r3, r0
 1498 0166 0B70     		strb	r3, [r1]
 1499 0168 120A     		lsrs	r2, r2, #8
 1500 016a 4A70     		strb	r2, [r1, #1]
 166:Core/Src/main.c ****         case 0x17: *(uint16_t*)(&txData[1]) = TIM2->CCR3; CAN_SendAck(txData, 3);break;
 1501              		.loc 1 166 59 is_stmt 1 view .LVU442
 1502 016c 0321     		movs	r1, #3
 1503 016e 6846     		mov	r0, sp
 1504 0170 FFF7FEFF 		bl	CAN_SendAck
 1505              	.LVL111:
 166:Core/Src/main.c ****         case 0x17: *(uint16_t*)(&txData[1]) = TIM2->CCR3; CAN_SendAck(txData, 3);break;
 1506              		.loc 1 166 82 discriminator 1 view .LVU443
 166:Core/Src/main.c ****         case 0x17: *(uint16_t*)(&txData[1]) = TIM2->CCR3; CAN_SendAck(txData, 3);break;
 1507              		.loc 1 166 82 is_stmt 0 view .LVU444
 1508 0174 77E7     		b	.L87
 1509              	.LVL112:
 1510              	.L70:
 167:Core/Src/main.c ****         case 0x18: *(uint16_t*)(&txData[1]) = TIM3->CCR1; CAN_SendAck(txData, 3);break;
 1511              		.loc 1 167 20 is_stmt 1 view .LVU445
 167:Core/Src/main.c ****         case 0x18: *(uint16_t*)(&txData[1]) = TIM3->CCR1; CAN_SendAck(txData, 3);break;
 1512              		.loc 1 167 51 is_stmt 0 view .LVU446
 1513 0176 8023     		movs	r3, #128
 1514 0178 DB05     		lsls	r3, r3, #23
 1515 017a DB6B     		ldr	r3, [r3, #60]
 167:Core/Src/main.c ****         case 0x18: *(uint16_t*)(&txData[1]) = TIM3->CCR1; CAN_SendAck(txData, 3);break;
 1516              		.loc 1 167 45 view .LVU447
 1517 017c 6A46     		mov	r2, sp
 1518 017e 511C     		adds	r1, r2, #1
 1519              	.LVL113:
ARM GAS  /tmp/cchnVGpG.s 			page 78


 167:Core/Src/main.c ****         case 0x18: *(uint16_t*)(&txData[1]) = TIM3->CCR1; CAN_SendAck(txData, 3);break;
 1520              		.loc 1 167 45 view .LVU448
 1521 0180 9AB2     		uxth	r2, r3
 1522 0182 FF20     		movs	r0, #255
 1523 0184 0340     		ands	r3, r0
 1524 0186 0B70     		strb	r3, [r1]
 1525 0188 120A     		lsrs	r2, r2, #8
 1526 018a 4A70     		strb	r2, [r1, #1]
 167:Core/Src/main.c ****         case 0x18: *(uint16_t*)(&txData[1]) = TIM3->CCR1; CAN_SendAck(txData, 3);break;
 1527              		.loc 1 167 59 is_stmt 1 view .LVU449
 1528 018c 0321     		movs	r1, #3
 1529 018e 6846     		mov	r0, sp
 1530 0190 FFF7FEFF 		bl	CAN_SendAck
 1531              	.LVL114:
 167:Core/Src/main.c ****         case 0x18: *(uint16_t*)(&txData[1]) = TIM3->CCR1; CAN_SendAck(txData, 3);break;
 1532              		.loc 1 167 82 discriminator 1 view .LVU450
 167:Core/Src/main.c ****         case 0x18: *(uint16_t*)(&txData[1]) = TIM3->CCR1; CAN_SendAck(txData, 3);break;
 1533              		.loc 1 167 82 is_stmt 0 view .LVU451
 1534 0194 67E7     		b	.L87
 1535              	.LVL115:
 1536              	.L68:
 168:Core/Src/main.c ****         case 0xFF:
 1537              		.loc 1 168 20 is_stmt 1 view .LVU452
 168:Core/Src/main.c ****         case 0xFF:
 1538              		.loc 1 168 51 is_stmt 0 view .LVU453
 1539 0196 0B4B     		ldr	r3, .L88+16
 1540 0198 5B6B     		ldr	r3, [r3, #52]
 168:Core/Src/main.c ****         case 0xFF:
 1541              		.loc 1 168 45 view .LVU454
 1542 019a 6A46     		mov	r2, sp
 1543 019c 511C     		adds	r1, r2, #1
 1544              	.LVL116:
 168:Core/Src/main.c ****         case 0xFF:
 1545              		.loc 1 168 45 view .LVU455
 1546 019e 9AB2     		uxth	r2, r3
 1547 01a0 FF20     		movs	r0, #255
 1548 01a2 0340     		ands	r3, r0
 1549 01a4 0B70     		strb	r3, [r1]
 1550 01a6 120A     		lsrs	r2, r2, #8
 1551 01a8 4A70     		strb	r2, [r1, #1]
 168:Core/Src/main.c ****         case 0xFF:
 1552              		.loc 1 168 59 is_stmt 1 view .LVU456
 1553 01aa 0321     		movs	r1, #3
 1554 01ac 6846     		mov	r0, sp
 1555 01ae FFF7FEFF 		bl	CAN_SendAck
 1556              	.LVL117:
 168:Core/Src/main.c ****         case 0xFF:
 1557              		.loc 1 168 82 discriminator 1 view .LVU457
 168:Core/Src/main.c ****         case 0xFF:
 1558              		.loc 1 168 82 is_stmt 0 view .LVU458
 1559 01b2 58E7     		b	.L87
 1560              	.L89:
 1561              		.align	2
 1562              	.L88:
 1563 01b4 00000000 		.word	hfdcan1
 1564 01b8 00000000 		.word	htim2
 1565 01bc 00000000 		.word	htim3
ARM GAS  /tmp/cchnVGpG.s 			page 79


 1566 01c0 00000000 		.word	.L69
 1567 01c4 00040040 		.word	1073742848
 1568              	.LBE18:
 1569              		.cfi_endproc
 1570              	.LFE359:
 1572              		.global	htim3
 1573              		.section	.bss.htim3,"aw",%nobits
 1574              		.align	2
 1577              	htim3:
 1578 0000 00000000 		.space	76
 1578      00000000 
 1578      00000000 
 1578      00000000 
 1578      00000000 
 1579              		.global	htim2
 1580              		.section	.bss.htim2,"aw",%nobits
 1581              		.align	2
 1584              	htim2:
 1585 0000 00000000 		.space	76
 1585      00000000 
 1585      00000000 
 1585      00000000 
 1585      00000000 
 1586              		.global	hfdcan1
 1587              		.section	.bss.hfdcan1,"aw",%nobits
 1588              		.align	2
 1591              	hfdcan1:
 1592 0000 00000000 		.space	100
 1592      00000000 
 1592      00000000 
 1592      00000000 
 1592      00000000 
 1593              		.global	hadc1
 1594              		.section	.bss.hadc1,"aw",%nobits
 1595              		.align	2
 1598              	hadc1:
 1599 0000 00000000 		.space	100
 1599      00000000 
 1599      00000000 
 1599      00000000 
 1599      00000000 
 1600              		.text
 1601              	.Letext0:
 1602              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1603              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1604              		.file 6 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c092xx.h"
 1605              		.file 7 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c0xx.h"
 1606              		.file 8 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_def.h"
 1607              		.file 9 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_rcc.h"
 1608              		.file 10 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_gpio.h"
 1609              		.file 11 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_dma.h"
 1610              		.file 12 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_adc.h"
 1611              		.file 13 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_tim.h"
 1612              		.file 14 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_fdcan.h"
 1613              		.file 15 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal_tim_ex.h"
 1614              		.file 16 "Core/Inc/main.h"
 1615              		.file 17 "Drivers/STM32C0xx_HAL_Driver/Inc/stm32c0xx_hal.h"
ARM GAS  /tmp/cchnVGpG.s 			page 80


 1616              		.file 18 "<built-in>"
ARM GAS  /tmp/cchnVGpG.s 			page 81


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cchnVGpG.s:19     .text.__NVIC_SystemReset:00000000 $t
     /tmp/cchnVGpG.s:24     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
     /tmp/cchnVGpG.s:81     .text.__NVIC_SystemReset:00000014 $d
     /tmp/cchnVGpG.s:87     .text.MX_GPIO_Init:00000000 $t
     /tmp/cchnVGpG.s:92     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cchnVGpG.s:248    .text.MX_GPIO_Init:000000ac $d
     /tmp/cchnVGpG.s:255    .text.CAN_SendAck:00000000 $t
     /tmp/cchnVGpG.s:261    .text.CAN_SendAck:00000000 CAN_SendAck
     /tmp/cchnVGpG.s:333    .text.CAN_SendAck:00000034 $d
     /tmp/cchnVGpG.s:1591   .bss.hfdcan1:00000000 hfdcan1
     /tmp/cchnVGpG.s:338    .text.Error_Handler:00000000 $t
     /tmp/cchnVGpG.s:344    .text.Error_Handler:00000000 Error_Handler
     /tmp/cchnVGpG.s:375    .text.MX_ADC1_Init:00000000 $t
     /tmp/cchnVGpG.s:380    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
     /tmp/cchnVGpG.s:573    .text.MX_ADC1_Init:000000c4 $d
     /tmp/cchnVGpG.s:1598   .bss.hadc1:00000000 hadc1
     /tmp/cchnVGpG.s:584    .text.MX_FDCAN1_Init:00000000 $t
     /tmp/cchnVGpG.s:589    .text.MX_FDCAN1_Init:00000000 MX_FDCAN1_Init
     /tmp/cchnVGpG.s:719    .text.MX_FDCAN1_Init:00000078 $d
     /tmp/cchnVGpG.s:725    .text.MX_TIM2_Init:00000000 $t
     /tmp/cchnVGpG.s:730    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/cchnVGpG.s:881    .text.MX_TIM2_Init:000000a4 $d
     /tmp/cchnVGpG.s:1584   .bss.htim2:00000000 htim2
     /tmp/cchnVGpG.s:888    .text.MX_TIM3_Init:00000000 $t
     /tmp/cchnVGpG.s:893    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/cchnVGpG.s:1013   .text.MX_TIM3_Init:00000078 $d
     /tmp/cchnVGpG.s:1577   .bss.htim3:00000000 htim3
     /tmp/cchnVGpG.s:1020   .text.SystemClock_Config:00000000 $t
     /tmp/cchnVGpG.s:1026   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cchnVGpG.s:1127   .text.SystemClock_Config:00000068 $d
     /tmp/cchnVGpG.s:1132   .text.main:00000000 $t
     /tmp/cchnVGpG.s:1138   .text.main:00000000 main
     /tmp/cchnVGpG.s:1287   .rodata.main:00000000 $d
     /tmp/cchnVGpG.s:1563   .text.main:000001b4 $d
     /tmp/cchnVGpG.s:1574   .bss.htim3:00000000 $d
     /tmp/cchnVGpG.s:1581   .bss.htim2:00000000 $d
     /tmp/cchnVGpG.s:1588   .bss.hfdcan1:00000000 $d
     /tmp/cchnVGpG.s:1595   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_FDCAN_GetTxFifoFreeLevel
HAL_FDCAN_AddMessageToTxFifoQ
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_FDCAN_Init
HAL_FDCAN_ConfigFilter
HAL_FDCAN_ConfigGlobalFilter
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_RCC_OscConfig
ARM GAS  /tmp/cchnVGpG.s 			page 82


HAL_RCC_ClockConfig
HAL_Init
HAL_FDCAN_Start
HAL_TIM_PWM_Start
HAL_Delay
HAL_FDCAN_GetRxFifoFillLevel
HAL_FDCAN_GetRxMessage
