<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>hw_cpu_tpiu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_dd8fa7f0a423552d37651735ac37558f.html">ti</a></li><li class="navelem"><a class="el" href="dir_15fb9a92674a5e15cac1f3112cfb19ae.html">drivers</a></li><li class="navelem"><a class="el" href="dir_88f8ae67b7f372cbc8de25b69c832970.html">itm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">hw_cpu_tpiu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="hw__cpu__tpiu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab8d99faca2b1c8f912c7b5de3f1303f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ab8d99faca2b1c8f912c7b5de3f1303f6">CPU_TPIU_O_SSPSR</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ab8d99faca2b1c8f912c7b5de3f1303f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab814d9c463d3b5018d1983fb9fc14bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ab814d9c463d3b5018d1983fb9fc14bf2">CPU_TPIU_O_CSPSR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ab814d9c463d3b5018d1983fb9fc14bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfca6a71366fcb766b463d7e33bc2991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#adfca6a71366fcb766b463d7e33bc2991">CPU_TPIU_O_ACPR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:adfca6a71366fcb766b463d7e33bc2991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97dfbca8a7157af5c18dd27f1bff5994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a97dfbca8a7157af5c18dd27f1bff5994">CPU_TPIU_O_SPPR</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="separator:a97dfbca8a7157af5c18dd27f1bff5994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70bab4280c532b92c7f8fb0910af55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ac70bab4280c532b92c7f8fb0910af55f">CPU_TPIU_O_FFSR</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:ac70bab4280c532b92c7f8fb0910af55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af2e6a953381a65fc8441f0031cfad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a1af2e6a953381a65fc8441f0031cfad1">CPU_TPIU_O_FFCR</a>&#160;&#160;&#160;0x00000304</td></tr>
<tr class="separator:a1af2e6a953381a65fc8441f0031cfad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33fed74ecf50bc57a486fd2c2a116fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#aa33fed74ecf50bc57a486fd2c2a116fc">CPU_TPIU_O_FSCR</a>&#160;&#160;&#160;0x00000308</td></tr>
<tr class="separator:aa33fed74ecf50bc57a486fd2c2a116fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f95b4871f651bfebc4f7eb9d186e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#af3f95b4871f651bfebc4f7eb9d186e3e">CPU_TPIU_O_CLAIMMASK</a>&#160;&#160;&#160;0x00000FA0</td></tr>
<tr class="separator:af3f95b4871f651bfebc4f7eb9d186e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50582623733a1dd997bd5d1cc04b85d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a50582623733a1dd997bd5d1cc04b85d3">CPU_TPIU_O_CLAIMSET</a>&#160;&#160;&#160;0x00000FA0</td></tr>
<tr class="separator:a50582623733a1dd997bd5d1cc04b85d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b23c111878bd4ec4f0c58c984776cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a1b23c111878bd4ec4f0c58c984776cc6">CPU_TPIU_O_CLAIMTAG</a>&#160;&#160;&#160;0x00000FA4</td></tr>
<tr class="separator:a1b23c111878bd4ec4f0c58c984776cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57b7b06bf021b5a9010debbe5632e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ae57b7b06bf021b5a9010debbe5632e23">CPU_TPIU_O_CLAIMCLR</a>&#160;&#160;&#160;0x00000FA4</td></tr>
<tr class="separator:ae57b7b06bf021b5a9010debbe5632e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8823c2923122ea554720285998e60098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a8823c2923122ea554720285998e60098">CPU_TPIU_O_LAR</a>&#160;&#160;&#160;0x00000FB0</td></tr>
<tr class="separator:a8823c2923122ea554720285998e60098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96521b62285e21f39b0049a02b96c64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a96521b62285e21f39b0049a02b96c64b">CPU_TPIU_O_DEVID</a>&#160;&#160;&#160;0x00000FC8</td></tr>
<tr class="separator:a96521b62285e21f39b0049a02b96c64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee32bc5c5bd8beba696d560fa1be167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#aaee32bc5c5bd8beba696d560fa1be167">CPU_TPIU_SSPSR_FOUR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:aaee32bc5c5bd8beba696d560fa1be167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262b26194e3f30dc8c69872923ee469f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a262b26194e3f30dc8c69872923ee469f">CPU_TPIU_SSPSR_FOUR_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a262b26194e3f30dc8c69872923ee469f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1980c08d28690e6f8ac9ba0594f9ff45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a1980c08d28690e6f8ac9ba0594f9ff45">CPU_TPIU_SSPSR_FOUR_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a1980c08d28690e6f8ac9ba0594f9ff45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14dae9d214bf7a24582bc8ae131726a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a14dae9d214bf7a24582bc8ae131726a3">CPU_TPIU_SSPSR_FOUR_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a14dae9d214bf7a24582bc8ae131726a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20b9ff1a11e87eae90fbe459e8dadb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ae20b9ff1a11e87eae90fbe459e8dadb8">CPU_TPIU_SSPSR_THREE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ae20b9ff1a11e87eae90fbe459e8dadb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6496412ec785a574f517c4a0c387796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#af6496412ec785a574f517c4a0c387796">CPU_TPIU_SSPSR_THREE_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af6496412ec785a574f517c4a0c387796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5bd8a699435acd0acbf10503acbda9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#af5bd8a699435acd0acbf10503acbda9f">CPU_TPIU_SSPSR_THREE_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:af5bd8a699435acd0acbf10503acbda9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9c37e1ced11b590a50568c9f897324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#abd9c37e1ced11b590a50568c9f897324">CPU_TPIU_SSPSR_THREE_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:abd9c37e1ced11b590a50568c9f897324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4523f7eaf077197987313050d78bad3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a4523f7eaf077197987313050d78bad3a">CPU_TPIU_SSPSR_TWO</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a4523f7eaf077197987313050d78bad3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596bff995544935770f8a76b41d0c425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a596bff995544935770f8a76b41d0c425">CPU_TPIU_SSPSR_TWO_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a596bff995544935770f8a76b41d0c425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02073af13a78e1146a0bfe7eebcf04d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a02073af13a78e1146a0bfe7eebcf04d0">CPU_TPIU_SSPSR_TWO_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a02073af13a78e1146a0bfe7eebcf04d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aace98cfdd6288b6bf8cec0196ad71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a4aace98cfdd6288b6bf8cec0196ad71a">CPU_TPIU_SSPSR_TWO_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a4aace98cfdd6288b6bf8cec0196ad71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a1abfffeaa44f490e219cdbbab3521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#aa7a1abfffeaa44f490e219cdbbab3521">CPU_TPIU_SSPSR_ONE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aa7a1abfffeaa44f490e219cdbbab3521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6cd174a56ea7dab85ce099189aff9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a5c6cd174a56ea7dab85ce099189aff9b">CPU_TPIU_SSPSR_ONE_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5c6cd174a56ea7dab85ce099189aff9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9366288fb9d443f3b399da76e740118a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a9366288fb9d443f3b399da76e740118a">CPU_TPIU_SSPSR_ONE_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a9366288fb9d443f3b399da76e740118a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866b1de8c9776825987976903647d6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a866b1de8c9776825987976903647d6f7">CPU_TPIU_SSPSR_ONE_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a866b1de8c9776825987976903647d6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4f90fc053aed49cd60011259fabf4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#afb4f90fc053aed49cd60011259fabf4b">CPU_TPIU_CSPSR_FOUR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:afb4f90fc053aed49cd60011259fabf4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04947569c4f2042d705a68d51616ebfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a04947569c4f2042d705a68d51616ebfc">CPU_TPIU_CSPSR_FOUR_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a04947569c4f2042d705a68d51616ebfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28823cfdf1d446099ec115f71a99ba8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a28823cfdf1d446099ec115f71a99ba8a">CPU_TPIU_CSPSR_FOUR_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a28823cfdf1d446099ec115f71a99ba8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b23ba6aea56138994f3fbdb9edd941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a76b23ba6aea56138994f3fbdb9edd941">CPU_TPIU_CSPSR_FOUR_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a76b23ba6aea56138994f3fbdb9edd941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3ebb102d7e36d821fe4b8e9597f4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a7b3ebb102d7e36d821fe4b8e9597f4c2">CPU_TPIU_CSPSR_THREE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a7b3ebb102d7e36d821fe4b8e9597f4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e0dcf6068e7958cb2e66bc21188365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a58e0dcf6068e7958cb2e66bc21188365">CPU_TPIU_CSPSR_THREE_BITN</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a58e0dcf6068e7958cb2e66bc21188365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bc5a45e46bc5068baf939aab77d409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a64bc5a45e46bc5068baf939aab77d409">CPU_TPIU_CSPSR_THREE_M</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:a64bc5a45e46bc5068baf939aab77d409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b15d836d0db436109a8081400fcc484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a8b15d836d0db436109a8081400fcc484">CPU_TPIU_CSPSR_THREE_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a8b15d836d0db436109a8081400fcc484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd00125d189e3ec5369d5bb7451b14c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#acd00125d189e3ec5369d5bb7451b14c1">CPU_TPIU_CSPSR_TWO</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:acd00125d189e3ec5369d5bb7451b14c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1d6fc226dad35726112ae5562b6178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a9f1d6fc226dad35726112ae5562b6178">CPU_TPIU_CSPSR_TWO_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a9f1d6fc226dad35726112ae5562b6178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41633f36c4c50a22605a2a913c83ac2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a41633f36c4c50a22605a2a913c83ac2b">CPU_TPIU_CSPSR_TWO_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a41633f36c4c50a22605a2a913c83ac2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4a7f4da1ce295c89d14dc863b2eae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a5c4a7f4da1ce295c89d14dc863b2eae1">CPU_TPIU_CSPSR_TWO_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a5c4a7f4da1ce295c89d14dc863b2eae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b854893ccb605eb3d3f1d2dfec8e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a98b854893ccb605eb3d3f1d2dfec8e91">CPU_TPIU_CSPSR_ONE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a98b854893ccb605eb3d3f1d2dfec8e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9259fd68e9a6335655b1577f12aea471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a9259fd68e9a6335655b1577f12aea471">CPU_TPIU_CSPSR_ONE_BITN</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9259fd68e9a6335655b1577f12aea471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a123b9a4ae3a80de5e83cb94acc7028d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a123b9a4ae3a80de5e83cb94acc7028d8">CPU_TPIU_CSPSR_ONE_M</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a123b9a4ae3a80de5e83cb94acc7028d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5802e59304689a00b7d867c897e30cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a5802e59304689a00b7d867c897e30cd8">CPU_TPIU_CSPSR_ONE_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5802e59304689a00b7d867c897e30cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93c7ebb2bc1ff944763a9b3f4d58bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ad93c7ebb2bc1ff944763a9b3f4d58bc0">CPU_TPIU_ACPR_PRESCALER_W</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ad93c7ebb2bc1ff944763a9b3f4d58bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3242c0e2574015f37344b2f7b4c086d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a3242c0e2574015f37344b2f7b4c086d8">CPU_TPIU_ACPR_PRESCALER_M</a>&#160;&#160;&#160;0x00001FFF</td></tr>
<tr class="separator:a3242c0e2574015f37344b2f7b4c086d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2310237fafa9875646a962a61acbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a4e2310237fafa9875646a962a61acbb6">CPU_TPIU_ACPR_PRESCALER_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4e2310237fafa9875646a962a61acbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa210f48907f128bf24035d9f13541850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#aa210f48907f128bf24035d9f13541850">CPU_TPIU_SPPR_PROTOCOL_W</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aa210f48907f128bf24035d9f13541850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85fc5c2b0d3c80ea3dcee1dc666facdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a85fc5c2b0d3c80ea3dcee1dc666facdb">CPU_TPIU_SPPR_PROTOCOL_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:a85fc5c2b0d3c80ea3dcee1dc666facdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f834a0f0c27dcc4b92315a3c4bc5af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a5f834a0f0c27dcc4b92315a3c4bc5af5">CPU_TPIU_SPPR_PROTOCOL_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5f834a0f0c27dcc4b92315a3c4bc5af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a9dac88f1ae58d5850c785f0cc80b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a2a9dac88f1ae58d5850c785f0cc80b34">CPU_TPIU_SPPR_PROTOCOL_SWO_NRZ</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a2a9dac88f1ae58d5850c785f0cc80b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3370b88740996446fc13af80848690ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a3370b88740996446fc13af80848690ac">CPU_TPIU_SPPR_PROTOCOL_SWO_MANCHESTER</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a3370b88740996446fc13af80848690ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda1a1fd733eec9ad64b1209208ac84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#abda1a1fd733eec9ad64b1209208ac84a">CPU_TPIU_SPPR_PROTOCOL_TRACEPORT</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:abda1a1fd733eec9ad64b1209208ac84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f44bfdc0ad2776e703fbe86772dcbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ab1f44bfdc0ad2776e703fbe86772dcbb">CPU_TPIU_FFSR_FTNONSTOP</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ab1f44bfdc0ad2776e703fbe86772dcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cae9cd5fc0209de79913f9cd6687b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a6cae9cd5fc0209de79913f9cd6687b3b">CPU_TPIU_FFSR_FTNONSTOP_BITN</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6cae9cd5fc0209de79913f9cd6687b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3c40a509dff764702863dc38202f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a7c3c40a509dff764702863dc38202f89">CPU_TPIU_FFSR_FTNONSTOP_M</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:a7c3c40a509dff764702863dc38202f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a5df2501d95611cef4dba86a3127104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a7a5df2501d95611cef4dba86a3127104">CPU_TPIU_FFSR_FTNONSTOP_S</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a7a5df2501d95611cef4dba86a3127104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d04e9af82c756be2da74c9fefba7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a19d04e9af82c756be2da74c9fefba7dd">CPU_TPIU_FFCR_TRIGIN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a19d04e9af82c756be2da74c9fefba7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e0667cfeed958ca3b2b1dff6bd0b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ac5e0667cfeed958ca3b2b1dff6bd0b41">CPU_TPIU_FFCR_TRIGIN_BITN</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ac5e0667cfeed958ca3b2b1dff6bd0b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5e1939e25c6280ec584a16c1a6e65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a8c5e1939e25c6280ec584a16c1a6e65b">CPU_TPIU_FFCR_TRIGIN_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a8c5e1939e25c6280ec584a16c1a6e65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39293219d25b67f622293cd9efd483c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a39293219d25b67f622293cd9efd483c8">CPU_TPIU_FFCR_TRIGIN_S</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a39293219d25b67f622293cd9efd483c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7818363e15325bbc2cbb0804f20f4552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a7818363e15325bbc2cbb0804f20f4552">CPU_TPIU_FFCR_ENFCONT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a7818363e15325bbc2cbb0804f20f4552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8458fc0e6f5e5baea742dbc1a657f7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a8458fc0e6f5e5baea742dbc1a657f7db">CPU_TPIU_FFCR_ENFCONT_BITN</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a8458fc0e6f5e5baea742dbc1a657f7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a237c4b554dceac348edbc595894ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a5a237c4b554dceac348edbc595894ec2">CPU_TPIU_FFCR_ENFCONT_M</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:a5a237c4b554dceac348edbc595894ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d28dd0ecbd83f42f70c51ff38090a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a1d28dd0ecbd83f42f70c51ff38090a59">CPU_TPIU_FFCR_ENFCONT_S</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a1d28dd0ecbd83f42f70c51ff38090a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cdea9e40bb18f2357e50b550e3e986f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a2cdea9e40bb18f2357e50b550e3e986f">CPU_TPIU_FSCR_FSCR_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:a2cdea9e40bb18f2357e50b550e3e986f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f051c1b1702164f924c42f0c19a20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a05f051c1b1702164f924c42f0c19a20b">CPU_TPIU_FSCR_FSCR_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:a05f051c1b1702164f924c42f0c19a20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8639c88b5653fdb79e33faa4480f21bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a8639c88b5653fdb79e33faa4480f21bc">CPU_TPIU_FSCR_FSCR_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8639c88b5653fdb79e33faa4480f21bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09aabfde9467d534e2e49d77ebe1d3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a09aabfde9467d534e2e49d77ebe1d3bf">CPU_TPIU_CLAIMMASK_CLAIMMASK_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:a09aabfde9467d534e2e49d77ebe1d3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f4c16fab0df7e0ce9dd47e7fd54af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ae5f4c16fab0df7e0ce9dd47e7fd54af2">CPU_TPIU_CLAIMMASK_CLAIMMASK_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:ae5f4c16fab0df7e0ce9dd47e7fd54af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade66e7dc2c694b24a93f1ffa8f555de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ade66e7dc2c694b24a93f1ffa8f555de8">CPU_TPIU_CLAIMMASK_CLAIMMASK_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ade66e7dc2c694b24a93f1ffa8f555de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad02a1ecfa272e1948e3e3c16b1938884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ad02a1ecfa272e1948e3e3c16b1938884">CPU_TPIU_CLAIMSET_CLAIMSET_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ad02a1ecfa272e1948e3e3c16b1938884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8cbc09474dc9ffbf79a1b07df7237f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#aee8cbc09474dc9ffbf79a1b07df7237f">CPU_TPIU_CLAIMSET_CLAIMSET_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:aee8cbc09474dc9ffbf79a1b07df7237f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe1f5ff88890444c6c56f555463bd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#affe1f5ff88890444c6c56f555463bd60">CPU_TPIU_CLAIMSET_CLAIMSET_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:affe1f5ff88890444c6c56f555463bd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf27513af413d13a1f0def613fdf8679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#acf27513af413d13a1f0def613fdf8679">CPU_TPIU_CLAIMTAG_CLAIMTAG_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:acf27513af413d13a1f0def613fdf8679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3465000fff2653b80d29b97b1134fdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a3465000fff2653b80d29b97b1134fdcd">CPU_TPIU_CLAIMTAG_CLAIMTAG_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:a3465000fff2653b80d29b97b1134fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed004782a921e31bbb939743e1b1a1a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#aed004782a921e31bbb939743e1b1a1a3">CPU_TPIU_CLAIMTAG_CLAIMTAG_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aed004782a921e31bbb939743e1b1a1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaae88a7a8899ccebf75c5bd9e506b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#afaae88a7a8899ccebf75c5bd9e506b01">CPU_TPIU_CLAIMCLR_CLAIMCLR_W</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:afaae88a7a8899ccebf75c5bd9e506b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7c8a7188edc57dad0568c52f33cbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ade7c8a7188edc57dad0568c52f33cbfa">CPU_TPIU_CLAIMCLR_CLAIMCLR_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr class="separator:ade7c8a7188edc57dad0568c52f33cbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e74b7dc90a4ce2a2e25381d664dffbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a1e74b7dc90a4ce2a2e25381d664dffbf">CPU_TPIU_CLAIMCLR_CLAIMCLR_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a1e74b7dc90a4ce2a2e25381d664dffbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19f5b3342390d9b2184b6ae6b5a503b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ae19f5b3342390d9b2184b6ae6b5a503b">CPU_TPIU_DEVID_NRZ_SWO</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ae19f5b3342390d9b2184b6ae6b5a503b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2bfdfa165c588278ae6ff3901694e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a5f2bfdfa165c588278ae6ff3901694e0">CPU_TPIU_DEVID_NRZ_SWO_BITN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a5f2bfdfa165c588278ae6ff3901694e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee2fc436b13f41270b8b83447680233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a3ee2fc436b13f41270b8b83447680233">CPU_TPIU_DEVID_NRZ_SWO_M</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:a3ee2fc436b13f41270b8b83447680233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c457df16536a5c25054de487ccf6dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a3c457df16536a5c25054de487ccf6dbc">CPU_TPIU_DEVID_NRZ_SWO_S</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a3c457df16536a5c25054de487ccf6dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18dca12f7e2b7b8d68ef441f436828eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a18dca12f7e2b7b8d68ef441f436828eb">CPU_TPIU_DEVID_MANCHESTER_SWO</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a18dca12f7e2b7b8d68ef441f436828eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade86b3caa2b3f71c74c5f25bd542eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#aade86b3caa2b3f71c74c5f25bd542eba">CPU_TPIU_DEVID_MANCHESTER_SWO_BITN</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:aade86b3caa2b3f71c74c5f25bd542eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e1e100ea9c7c0ce689e153981119b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a74e1e100ea9c7c0ce689e153981119b4">CPU_TPIU_DEVID_MANCHESTER_SWO_M</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:a74e1e100ea9c7c0ce689e153981119b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0047b4830b7615840d423fd689dc780b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a0047b4830b7615840d423fd689dc780b">CPU_TPIU_DEVID_MANCHESTER_SWO_S</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:a0047b4830b7615840d423fd689dc780b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a03ffbf805732cb280826db0fbe6e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a4a03ffbf805732cb280826db0fbe6e77">CPU_TPIU_DEVID_PARALLEL_TRACE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:a4a03ffbf805732cb280826db0fbe6e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d796b9bb110d1382709e6b04fb87de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a3d796b9bb110d1382709e6b04fb87de8">CPU_TPIU_DEVID_PARALLEL_TRACE_BITN</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a3d796b9bb110d1382709e6b04fb87de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49f1bafc285d9af9dc70912d06b183e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ac49f1bafc285d9af9dc70912d06b183e">CPU_TPIU_DEVID_PARALLEL_TRACE_M</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ac49f1bafc285d9af9dc70912d06b183e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ab93c38b6bc859cd71bf67f1f8c205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a39ab93c38b6bc859cd71bf67f1f8c205">CPU_TPIU_DEVID_PARALLEL_TRACE_S</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:a39ab93c38b6bc859cd71bf67f1f8c205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3f7981da2bbfe874ecb4d4dfde685e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a5b3f7981da2bbfe874ecb4d4dfde685e">CPU_TPIU_DEVID_FIFO_SIZE_W</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a5b3f7981da2bbfe874ecb4d4dfde685e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d4c3cb259b311e52a580616ecb3e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a53d4c3cb259b311e52a580616ecb3e94">CPU_TPIU_DEVID_FIFO_SIZE_M</a>&#160;&#160;&#160;0x000001C0</td></tr>
<tr class="separator:a53d4c3cb259b311e52a580616ecb3e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f3b63ce40dccf5fcb63a9a75f83b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a93f3b63ce40dccf5fcb63a9a75f83b5c">CPU_TPIU_DEVID_FIFO_SIZE_S</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a93f3b63ce40dccf5fcb63a9a75f83b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0cef66ad1477e1ae4e4cdb164ffb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#afd0cef66ad1477e1ae4e4cdb164ffb8b">CPU_TPIU_DEVID_ASYNC_TRACECLKIN</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:afd0cef66ad1477e1ae4e4cdb164ffb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d040b65f86fff055ba6c75a1e298bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a1d040b65f86fff055ba6c75a1e298bc4">CPU_TPIU_DEVID_ASYNC_TRACECLKIN_BITN</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a1d040b65f86fff055ba6c75a1e298bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0498000b36f26cdddbe02be93e3533e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a0498000b36f26cdddbe02be93e3533e2">CPU_TPIU_DEVID_ASYNC_TRACECLKIN_M</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:a0498000b36f26cdddbe02be93e3533e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a53d3195d0f5b479732365f0be2c4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a0a53d3195d0f5b479732365f0be2c4d7">CPU_TPIU_DEVID_ASYNC_TRACECLKIN_S</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:a0a53d3195d0f5b479732365f0be2c4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81a770391b742d194308269010bc10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#ab81a770391b742d194308269010bc10d">CPU_TPIU_DEVID_NUM_INPUTS_W</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ab81a770391b742d194308269010bc10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b70f61a3d7ba678e0841663d901d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a57b70f61a3d7ba678e0841663d901d81">CPU_TPIU_DEVID_NUM_INPUTS_M</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr class="separator:a57b70f61a3d7ba678e0841663d901d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc83c57532ecc5716bceab7f50e61fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a5bc83c57532ecc5716bceab7f50e61fd">CPU_TPIU_DEVID_NUM_INPUTS_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5bc83c57532ecc5716bceab7f50e61fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb27ee0e36b3034f1f75f6902de7912d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#abb27ee0e36b3034f1f75f6902de7912d">CPU_TPIU_DEVID_NUM_INPUTS_ONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:abb27ee0e36b3034f1f75f6902de7912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd1eaa8f18f9a7b42a4780403a8c344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__cpu__tpiu_8h.html#a8bd1eaa8f18f9a7b42a4780403a8c344">CPU_TPIU_DEVID_NUM_INPUTS_TWO</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:a8bd1eaa8f18f9a7b42a4780403a8c344"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab8d99faca2b1c8f912c7b5de3f1303f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d99faca2b1c8f912c7b5de3f1303f6">&sect;&nbsp;</a></span>CPU_TPIU_O_SSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_SSPSR&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab814d9c463d3b5018d1983fb9fc14bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab814d9c463d3b5018d1983fb9fc14bf2">&sect;&nbsp;</a></span>CPU_TPIU_O_CSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_CSPSR&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfca6a71366fcb766b463d7e33bc2991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfca6a71366fcb766b463d7e33bc2991">&sect;&nbsp;</a></span>CPU_TPIU_O_ACPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_ACPR&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97dfbca8a7157af5c18dd27f1bff5994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97dfbca8a7157af5c18dd27f1bff5994">&sect;&nbsp;</a></span>CPU_TPIU_O_SPPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_SPPR&#160;&#160;&#160;0x000000F0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac70bab4280c532b92c7f8fb0910af55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70bab4280c532b92c7f8fb0910af55f">&sect;&nbsp;</a></span>CPU_TPIU_O_FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_FFSR&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1af2e6a953381a65fc8441f0031cfad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af2e6a953381a65fc8441f0031cfad1">&sect;&nbsp;</a></span>CPU_TPIU_O_FFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_FFCR&#160;&#160;&#160;0x00000304</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa33fed74ecf50bc57a486fd2c2a116fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa33fed74ecf50bc57a486fd2c2a116fc">&sect;&nbsp;</a></span>CPU_TPIU_O_FSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_FSCR&#160;&#160;&#160;0x00000308</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3f95b4871f651bfebc4f7eb9d186e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f95b4871f651bfebc4f7eb9d186e3e">&sect;&nbsp;</a></span>CPU_TPIU_O_CLAIMMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_CLAIMMASK&#160;&#160;&#160;0x00000FA0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50582623733a1dd997bd5d1cc04b85d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50582623733a1dd997bd5d1cc04b85d3">&sect;&nbsp;</a></span>CPU_TPIU_O_CLAIMSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_CLAIMSET&#160;&#160;&#160;0x00000FA0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b23c111878bd4ec4f0c58c984776cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b23c111878bd4ec4f0c58c984776cc6">&sect;&nbsp;</a></span>CPU_TPIU_O_CLAIMTAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_CLAIMTAG&#160;&#160;&#160;0x00000FA4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae57b7b06bf021b5a9010debbe5632e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae57b7b06bf021b5a9010debbe5632e23">&sect;&nbsp;</a></span>CPU_TPIU_O_CLAIMCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_CLAIMCLR&#160;&#160;&#160;0x00000FA4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8823c2923122ea554720285998e60098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8823c2923122ea554720285998e60098">&sect;&nbsp;</a></span>CPU_TPIU_O_LAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_LAR&#160;&#160;&#160;0x00000FB0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96521b62285e21f39b0049a02b96c64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96521b62285e21f39b0049a02b96c64b">&sect;&nbsp;</a></span>CPU_TPIU_O_DEVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_O_DEVID&#160;&#160;&#160;0x00000FC8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaee32bc5c5bd8beba696d560fa1be167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaee32bc5c5bd8beba696d560fa1be167">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_FOUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_FOUR&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a262b26194e3f30dc8c69872923ee469f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262b26194e3f30dc8c69872923ee469f">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_FOUR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_FOUR_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1980c08d28690e6f8ac9ba0594f9ff45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1980c08d28690e6f8ac9ba0594f9ff45">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_FOUR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_FOUR_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14dae9d214bf7a24582bc8ae131726a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14dae9d214bf7a24582bc8ae131726a3">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_FOUR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_FOUR_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae20b9ff1a11e87eae90fbe459e8dadb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20b9ff1a11e87eae90fbe459e8dadb8">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_THREE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_THREE&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6496412ec785a574f517c4a0c387796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6496412ec785a574f517c4a0c387796">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_THREE_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_THREE_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5bd8a699435acd0acbf10503acbda9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5bd8a699435acd0acbf10503acbda9f">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_THREE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_THREE_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd9c37e1ced11b590a50568c9f897324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9c37e1ced11b590a50568c9f897324">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_THREE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_THREE_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4523f7eaf077197987313050d78bad3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4523f7eaf077197987313050d78bad3a">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_TWO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_TWO&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a596bff995544935770f8a76b41d0c425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596bff995544935770f8a76b41d0c425">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_TWO_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_TWO_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02073af13a78e1146a0bfe7eebcf04d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02073af13a78e1146a0bfe7eebcf04d0">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_TWO_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_TWO_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aace98cfdd6288b6bf8cec0196ad71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aace98cfdd6288b6bf8cec0196ad71a">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_TWO_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_TWO_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7a1abfffeaa44f490e219cdbbab3521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7a1abfffeaa44f490e219cdbbab3521">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_ONE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c6cd174a56ea7dab85ce099189aff9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6cd174a56ea7dab85ce099189aff9b">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_ONE_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_ONE_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9366288fb9d443f3b399da76e740118a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9366288fb9d443f3b399da76e740118a">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_ONE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_ONE_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a866b1de8c9776825987976903647d6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a866b1de8c9776825987976903647d6f7">&sect;&nbsp;</a></span>CPU_TPIU_SSPSR_ONE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SSPSR_ONE_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb4f90fc053aed49cd60011259fabf4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4f90fc053aed49cd60011259fabf4b">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_FOUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_FOUR&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04947569c4f2042d705a68d51616ebfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04947569c4f2042d705a68d51616ebfc">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_FOUR_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_FOUR_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28823cfdf1d446099ec115f71a99ba8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28823cfdf1d446099ec115f71a99ba8a">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_FOUR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_FOUR_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76b23ba6aea56138994f3fbdb9edd941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b23ba6aea56138994f3fbdb9edd941">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_FOUR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_FOUR_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b3ebb102d7e36d821fe4b8e9597f4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b3ebb102d7e36d821fe4b8e9597f4c2">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_THREE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_THREE&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58e0dcf6068e7958cb2e66bc21188365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e0dcf6068e7958cb2e66bc21188365">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_THREE_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_THREE_BITN&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64bc5a45e46bc5068baf939aab77d409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64bc5a45e46bc5068baf939aab77d409">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_THREE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_THREE_M&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b15d836d0db436109a8081400fcc484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b15d836d0db436109a8081400fcc484">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_THREE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_THREE_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd00125d189e3ec5369d5bb7451b14c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd00125d189e3ec5369d5bb7451b14c1">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_TWO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_TWO&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f1d6fc226dad35726112ae5562b6178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f1d6fc226dad35726112ae5562b6178">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_TWO_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_TWO_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41633f36c4c50a22605a2a913c83ac2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41633f36c4c50a22605a2a913c83ac2b">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_TWO_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_TWO_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c4a7f4da1ce295c89d14dc863b2eae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c4a7f4da1ce295c89d14dc863b2eae1">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_TWO_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_TWO_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98b854893ccb605eb3d3f1d2dfec8e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98b854893ccb605eb3d3f1d2dfec8e91">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_ONE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9259fd68e9a6335655b1577f12aea471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9259fd68e9a6335655b1577f12aea471">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_ONE_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_ONE_BITN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a123b9a4ae3a80de5e83cb94acc7028d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123b9a4ae3a80de5e83cb94acc7028d8">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_ONE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_ONE_M&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5802e59304689a00b7d867c897e30cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5802e59304689a00b7d867c897e30cd8">&sect;&nbsp;</a></span>CPU_TPIU_CSPSR_ONE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CSPSR_ONE_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad93c7ebb2bc1ff944763a9b3f4d58bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93c7ebb2bc1ff944763a9b3f4d58bc0">&sect;&nbsp;</a></span>CPU_TPIU_ACPR_PRESCALER_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_ACPR_PRESCALER_W&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3242c0e2574015f37344b2f7b4c086d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3242c0e2574015f37344b2f7b4c086d8">&sect;&nbsp;</a></span>CPU_TPIU_ACPR_PRESCALER_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_ACPR_PRESCALER_M&#160;&#160;&#160;0x00001FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e2310237fafa9875646a962a61acbb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2310237fafa9875646a962a61acbb6">&sect;&nbsp;</a></span>CPU_TPIU_ACPR_PRESCALER_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_ACPR_PRESCALER_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa210f48907f128bf24035d9f13541850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa210f48907f128bf24035d9f13541850">&sect;&nbsp;</a></span>CPU_TPIU_SPPR_PROTOCOL_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SPPR_PROTOCOL_W&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85fc5c2b0d3c80ea3dcee1dc666facdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85fc5c2b0d3c80ea3dcee1dc666facdb">&sect;&nbsp;</a></span>CPU_TPIU_SPPR_PROTOCOL_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SPPR_PROTOCOL_M&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f834a0f0c27dcc4b92315a3c4bc5af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f834a0f0c27dcc4b92315a3c4bc5af5">&sect;&nbsp;</a></span>CPU_TPIU_SPPR_PROTOCOL_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SPPR_PROTOCOL_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a9dac88f1ae58d5850c785f0cc80b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a9dac88f1ae58d5850c785f0cc80b34">&sect;&nbsp;</a></span>CPU_TPIU_SPPR_PROTOCOL_SWO_NRZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SPPR_PROTOCOL_SWO_NRZ&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3370b88740996446fc13af80848690ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3370b88740996446fc13af80848690ac">&sect;&nbsp;</a></span>CPU_TPIU_SPPR_PROTOCOL_SWO_MANCHESTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SPPR_PROTOCOL_SWO_MANCHESTER&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abda1a1fd733eec9ad64b1209208ac84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda1a1fd733eec9ad64b1209208ac84a">&sect;&nbsp;</a></span>CPU_TPIU_SPPR_PROTOCOL_TRACEPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_SPPR_PROTOCOL_TRACEPORT&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1f44bfdc0ad2776e703fbe86772dcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f44bfdc0ad2776e703fbe86772dcbb">&sect;&nbsp;</a></span>CPU_TPIU_FFSR_FTNONSTOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFSR_FTNONSTOP&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cae9cd5fc0209de79913f9cd6687b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cae9cd5fc0209de79913f9cd6687b3b">&sect;&nbsp;</a></span>CPU_TPIU_FFSR_FTNONSTOP_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFSR_FTNONSTOP_BITN&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c3c40a509dff764702863dc38202f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3c40a509dff764702863dc38202f89">&sect;&nbsp;</a></span>CPU_TPIU_FFSR_FTNONSTOP_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFSR_FTNONSTOP_M&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a5df2501d95611cef4dba86a3127104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a5df2501d95611cef4dba86a3127104">&sect;&nbsp;</a></span>CPU_TPIU_FFSR_FTNONSTOP_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFSR_FTNONSTOP_S&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19d04e9af82c756be2da74c9fefba7dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d04e9af82c756be2da74c9fefba7dd">&sect;&nbsp;</a></span>CPU_TPIU_FFCR_TRIGIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFCR_TRIGIN&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5e0667cfeed958ca3b2b1dff6bd0b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e0667cfeed958ca3b2b1dff6bd0b41">&sect;&nbsp;</a></span>CPU_TPIU_FFCR_TRIGIN_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFCR_TRIGIN_BITN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c5e1939e25c6280ec584a16c1a6e65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5e1939e25c6280ec584a16c1a6e65b">&sect;&nbsp;</a></span>CPU_TPIU_FFCR_TRIGIN_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFCR_TRIGIN_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39293219d25b67f622293cd9efd483c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39293219d25b67f622293cd9efd483c8">&sect;&nbsp;</a></span>CPU_TPIU_FFCR_TRIGIN_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFCR_TRIGIN_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7818363e15325bbc2cbb0804f20f4552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7818363e15325bbc2cbb0804f20f4552">&sect;&nbsp;</a></span>CPU_TPIU_FFCR_ENFCONT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFCR_ENFCONT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8458fc0e6f5e5baea742dbc1a657f7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8458fc0e6f5e5baea742dbc1a657f7db">&sect;&nbsp;</a></span>CPU_TPIU_FFCR_ENFCONT_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFCR_ENFCONT_BITN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a237c4b554dceac348edbc595894ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a237c4b554dceac348edbc595894ec2">&sect;&nbsp;</a></span>CPU_TPIU_FFCR_ENFCONT_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFCR_ENFCONT_M&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d28dd0ecbd83f42f70c51ff38090a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d28dd0ecbd83f42f70c51ff38090a59">&sect;&nbsp;</a></span>CPU_TPIU_FFCR_ENFCONT_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FFCR_ENFCONT_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cdea9e40bb18f2357e50b550e3e986f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cdea9e40bb18f2357e50b550e3e986f">&sect;&nbsp;</a></span>CPU_TPIU_FSCR_FSCR_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FSCR_FSCR_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05f051c1b1702164f924c42f0c19a20b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f051c1b1702164f924c42f0c19a20b">&sect;&nbsp;</a></span>CPU_TPIU_FSCR_FSCR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FSCR_FSCR_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8639c88b5653fdb79e33faa4480f21bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8639c88b5653fdb79e33faa4480f21bc">&sect;&nbsp;</a></span>CPU_TPIU_FSCR_FSCR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_FSCR_FSCR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09aabfde9467d534e2e49d77ebe1d3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09aabfde9467d534e2e49d77ebe1d3bf">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMMASK_CLAIMMASK_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMMASK_CLAIMMASK_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5f4c16fab0df7e0ce9dd47e7fd54af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f4c16fab0df7e0ce9dd47e7fd54af2">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMMASK_CLAIMMASK_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMMASK_CLAIMMASK_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade66e7dc2c694b24a93f1ffa8f555de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade66e7dc2c694b24a93f1ffa8f555de8">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMMASK_CLAIMMASK_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMMASK_CLAIMMASK_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad02a1ecfa272e1948e3e3c16b1938884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad02a1ecfa272e1948e3e3c16b1938884">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMSET_CLAIMSET_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMSET_CLAIMSET_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee8cbc09474dc9ffbf79a1b07df7237f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee8cbc09474dc9ffbf79a1b07df7237f">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMSET_CLAIMSET_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMSET_CLAIMSET_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affe1f5ff88890444c6c56f555463bd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe1f5ff88890444c6c56f555463bd60">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMSET_CLAIMSET_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMSET_CLAIMSET_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf27513af413d13a1f0def613fdf8679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf27513af413d13a1f0def613fdf8679">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMTAG_CLAIMTAG_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMTAG_CLAIMTAG_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3465000fff2653b80d29b97b1134fdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3465000fff2653b80d29b97b1134fdcd">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMTAG_CLAIMTAG_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMTAG_CLAIMTAG_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed004782a921e31bbb939743e1b1a1a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed004782a921e31bbb939743e1b1a1a3">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMTAG_CLAIMTAG_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMTAG_CLAIMTAG_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaae88a7a8899ccebf75c5bd9e506b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaae88a7a8899ccebf75c5bd9e506b01">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMCLR_CLAIMCLR_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMCLR_CLAIMCLR_W&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade7c8a7188edc57dad0568c52f33cbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7c8a7188edc57dad0568c52f33cbfa">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMCLR_CLAIMCLR_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMCLR_CLAIMCLR_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e74b7dc90a4ce2a2e25381d664dffbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e74b7dc90a4ce2a2e25381d664dffbf">&sect;&nbsp;</a></span>CPU_TPIU_CLAIMCLR_CLAIMCLR_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_CLAIMCLR_CLAIMCLR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae19f5b3342390d9b2184b6ae6b5a503b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae19f5b3342390d9b2184b6ae6b5a503b">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_NRZ_SWO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_NRZ_SWO&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f2bfdfa165c588278ae6ff3901694e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f2bfdfa165c588278ae6ff3901694e0">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_NRZ_SWO_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_NRZ_SWO_BITN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ee2fc436b13f41270b8b83447680233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee2fc436b13f41270b8b83447680233">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_NRZ_SWO_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_NRZ_SWO_M&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c457df16536a5c25054de487ccf6dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c457df16536a5c25054de487ccf6dbc">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_NRZ_SWO_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_NRZ_SWO_S&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18dca12f7e2b7b8d68ef441f436828eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18dca12f7e2b7b8d68ef441f436828eb">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_MANCHESTER_SWO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_MANCHESTER_SWO&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aade86b3caa2b3f71c74c5f25bd542eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade86b3caa2b3f71c74c5f25bd542eba">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_MANCHESTER_SWO_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_MANCHESTER_SWO_BITN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74e1e100ea9c7c0ce689e153981119b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e1e100ea9c7c0ce689e153981119b4">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_MANCHESTER_SWO_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_MANCHESTER_SWO_M&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0047b4830b7615840d423fd689dc780b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0047b4830b7615840d423fd689dc780b">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_MANCHESTER_SWO_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_MANCHESTER_SWO_S&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a03ffbf805732cb280826db0fbe6e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a03ffbf805732cb280826db0fbe6e77">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_PARALLEL_TRACE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_PARALLEL_TRACE&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d796b9bb110d1382709e6b04fb87de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d796b9bb110d1382709e6b04fb87de8">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_PARALLEL_TRACE_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_PARALLEL_TRACE_BITN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac49f1bafc285d9af9dc70912d06b183e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49f1bafc285d9af9dc70912d06b183e">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_PARALLEL_TRACE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_PARALLEL_TRACE_M&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39ab93c38b6bc859cd71bf67f1f8c205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39ab93c38b6bc859cd71bf67f1f8c205">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_PARALLEL_TRACE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_PARALLEL_TRACE_S&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b3f7981da2bbfe874ecb4d4dfde685e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3f7981da2bbfe874ecb4d4dfde685e">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_FIFO_SIZE_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_FIFO_SIZE_W&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53d4c3cb259b311e52a580616ecb3e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d4c3cb259b311e52a580616ecb3e94">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_FIFO_SIZE_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_FIFO_SIZE_M&#160;&#160;&#160;0x000001C0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93f3b63ce40dccf5fcb63a9a75f83b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f3b63ce40dccf5fcb63a9a75f83b5c">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_FIFO_SIZE_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_FIFO_SIZE_S&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd0cef66ad1477e1ae4e4cdb164ffb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0cef66ad1477e1ae4e4cdb164ffb8b">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_ASYNC_TRACECLKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_ASYNC_TRACECLKIN&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d040b65f86fff055ba6c75a1e298bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d040b65f86fff055ba6c75a1e298bc4">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_ASYNC_TRACECLKIN_BITN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_ASYNC_TRACECLKIN_BITN&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0498000b36f26cdddbe02be93e3533e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0498000b36f26cdddbe02be93e3533e2">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_ASYNC_TRACECLKIN_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_ASYNC_TRACECLKIN_M&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a53d3195d0f5b479732365f0be2c4d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a53d3195d0f5b479732365f0be2c4d7">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_ASYNC_TRACECLKIN_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_ASYNC_TRACECLKIN_S&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab81a770391b742d194308269010bc10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab81a770391b742d194308269010bc10d">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_NUM_INPUTS_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_NUM_INPUTS_W&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57b70f61a3d7ba678e0841663d901d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b70f61a3d7ba678e0841663d901d81">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_NUM_INPUTS_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_NUM_INPUTS_M&#160;&#160;&#160;0x0000001F</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bc83c57532ecc5716bceab7f50e61fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc83c57532ecc5716bceab7f50e61fd">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_NUM_INPUTS_S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_NUM_INPUTS_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb27ee0e36b3034f1f75f6902de7912d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb27ee0e36b3034f1f75f6902de7912d">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_NUM_INPUTS_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_NUM_INPUTS_ONE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bd1eaa8f18f9a7b42a4780403a8c344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd1eaa8f18f9a7b42a4780403a8c344">&sect;&nbsp;</a></span>CPU_TPIU_DEVID_NUM_INPUTS_TWO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU_TPIU_DEVID_NUM_INPUTS_TWO&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2023</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
