*****************************************************************

  Device    [devC_S]

  Author    [guoxi]

  Abstract  [C Part of CLMS]

  Revision History:

********************************************************************************/
gate
device devC_S : device CLMS
{
    parameter
    (
        config string CP_GRS_EN         = "TRUE",  
        config bit     CP_INITC[31:0] = 32'hffff_ffff,
        config string  CP_MODEC       = "LUT5",           //"LUT5" "ROM" "WMUX" "RAM" "ARITH" "PRIENC" "MUX4" "XOR" "COMP" "RAM"
        config string  CP_MASK      = "FALSE",          //Disable; Enable
        config string  CP_Y2MUX_SEL   = "FX",             //"FX":F2 "CYX":CYC "MF":QP1
        config string  CP_Q2MUX_SEL   = "YX",             //"YX":Y2 "MX":M1 "SRQ":Q1
        config string  CP_RS_MODE     = "ASYNC",          //"SYNC" "ASYNC" - CLMS Global
        config string  CP_FF2_RS      = "SET",            //"RESET" "SET"
        config string  CP_RSMUX_SEL   = "LOCAL",          //"LOCAL":RS; "CHAIN":RSIN
        config string  CP_CEMUX_SEL   = "LOCAL",          //"LOCAL":CE; "CHAIN":CEIN
        
        config string  CP_LRS_EN  = "FALSE",              //"Disable"; "Enable"
        config string  CP_LRS_POL = "FALSE",              //"RS"; "Invert RS" - CLMS Global
        config string  CP_LCE_EN  = "FALSE",              // "Disable"; "Enable"
        config string  CP_LCE_POL = "FALSE",              // "CE";  "Invert CE" - CLMS Global
        config string  CP_CLK_POL = "FALSE"               //"CLK"; "Invert CLK" - CLMS Global

    );
    
    port
    (  
               input    C0,
               input    C1,
               input    C2,
               input    C3,
               input    C4,
               input    CD,
               output   Y2,
               output   Q2,
               input    M1,
               input    RS,
               input    CE,
               input    CLK,
        logic  input    FGC_CIN,
        logic  output   FGC_COUT,
               input    RSCI,
               input    CECI,
               output   RSCO,
               output   CECO
    );
}; // end of device devC_S


/*******************************************************************************

  Device    [devC_S]

  Author    [guoxi]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devC_S
{
    // Wires for input ports
    wire ntC0;
    wire ntC1;
    wire ntC2;
    wire ntC3;
    wire ntC4;
    wire ntCD;
    wire ntM1;
    wire ntRS;
    wire ntCE;
    wire ntCLK;  
    wire ntRSCI;
    wire ntCECI;

    // Wires connecting to output ports
    wire ntY2;
    wire ntQ2; 
    wire ntCECO;
    wire ntRSCO;

    // Internal wires
    wire ntL5C;
    wire ntCYC;
    wire ntQD2;
    wire ntCYB;
    wire ntCLKCO;
    wire ntRS_P;
    wire ntCE_P;
    
    //
    // Connection to ports
    //
 
    ntC0      <= C0;
    ntC1      <= C1;
    ntC2      <= C2;
    ntC3      <= C3;
    ntC4      <= C4;
    ntCD      <= CD;

    ntM1      <= M1;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;   
    ntCYB     <= FGC_CIN;
    ntRSCI    <= RSCI;
    ntCECI    <= CECI;  

    Y2        <= ntY2;
    Q2        <= ntQ2;
      
    FGC_COUT  <= ntCYC;
    RSCO      <= ntRSCO;
    CECO      <= ntCECO;
    
    //
    // Instances. FGA section
    //

    device FYS FYC
        parameter map
        (
            CP_INIT   => CP_INITC,
            CP_MODE   => CP_MODEC,
            CP_MASK   => CP_MASK 
        )
        port map
        (
            A0   => ntC0,
            A1   => ntC1,
            A2   => ntC2,
            A3   => ntC3,
            A4   => ntC4,
            AD   => ntCD,
            CIN  => ntCYB,
            COUT => ntCYC,
            L5   => ntL5C
        );
   
    device YMUX  Y2MUX
        parameter map
        (
            CP_OUT_SEL => CP_Y2MUX_SEL
        )
        port map
        (
            Y    => ntY2,
            FX   => ntL5C,
            CYX  => ntCYC
        );
    
    device QMUX  Q2MUX
        parameter map
        (
            CP_OUT_SEL => CP_Q2MUX_SEL
        )
        port map
        (
            Q    => ntQD2,
            YX   => ntY2,
            MX   => ntM1
        );
    
    device FF FF2
        parameter map
        (
            CP_GRS_EN  => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS   => CP_FF2_RS
        )
        port map
        (
            Q   => ntQ2,
            D   => ntQD2,
            CE  => ntCECO,
            CLK => ntCLKCO,
            RS  => ntRSCO
        );

    device MUX2_P  CEMUX
        parameter map
        (
            SEL => CP_CEMUX_SEL
        )
        port map
        (
            DOUT  => ntCECO,
            DI1   => ntCECI,
            DI0   => ntCE_P
        );
    
    device MUX2_P  RSMUX
        parameter map
        (
            SEL => CP_RSMUX_SEL
        )
        port map
        (
            DOUT  => ntRSCO,
            DI1   => ntRSCI,
            DI0   => ntRS_P
        );
    device CLK_POLMUX  CLKPOLMUX
        parameter map
        (
            CP_CLK_POL => CP_CLK_POL
        )
        port map
        (
            Y  => ntCLKCO,
            IN => ntCLK
        );
        
    device LCE_POLMUX  LCEPOLMUX
        parameter map
        (
            CP_LCE_EN  => CP_LCE_EN,
            CP_LCE_POL => CP_LCE_POL
        )
        port map
        (
            Y  => ntCE_P,
            IN => ntCE
        );
        
    device LRS_POLMUX  LRSPOLMUX
        parameter map
        (
            CP_LRS_EN  => CP_LRS_EN,
            CP_LRS_POL => CP_LRS_POL
        )
        port map
        (
            Y  => ntRS_P,
            IN => ntRS
        );
   
}; // end of structure netlist of devC_S
