#-----------------------------------------------------------
# Vivado v2014.4_63036 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Feb 06 16:08:49 2015
# Process ID: 7196
# Log file: D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.runs/synth_1/top.vds
# Journal file: D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.cache/wt [current_project]
# set_property parent.project_path D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:zc702:part0:1.1 [current_project]
# add_files -quiet D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.runs/RAM_camera_synth_1/RAM_camera.dcp
# set_property used_in_implementation false [get_files D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.runs/RAM_camera_synth_1/RAM_camera.dcp]
# read_vhdl -library xil_defaultlib {
#   D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c_command.vhd
#   D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c_rom.vhd
#   D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c.vhd
#   D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/RAM_to_TFTLCD.vhd
#   D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/clk_generator.vhd
#   D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_to_RAM.vhd
#   D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/top.vhd
# }
# read_xdc D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/constrs_1/new/top.xdc
# set_property used_in_implementation false [get_files D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/constrs_1/new/top.xdc]
# catch { write_hwdef -file top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top top -part xc7z020clg484-1
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 240.832 ; gain = 80.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/top.vhd:35]
	Parameter simulation bound to: 1'b0 
INFO: [Synth 8-3491] module 'clk_generator' declared at 'D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/clk_generator.vhd:5' bound to instance 'component_clk_generator_TFTLCD' of component 'clk_generator' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'clk_generator' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/clk_generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clk_generator' (1#1) [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/clk_generator.vhd:13]
INFO: [Synth 8-3491] module 'clk_generator' declared at 'D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/clk_generator.vhd:5' bound to instance 'component_clk_generator_i2c' of component 'clk_generator' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/top.vhd:180]
INFO: [Synth 8-3491] module 'camera_i2c' declared at 'D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c.vhd:5' bound to instance 'component_camera_i2c' of component 'camera_i2c' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/top.vhd:187]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c.vhd:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c_rom.vhd:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c.vhd:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c_rom.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (2#1) [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c_rom.vhd:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c_command.vhd:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c.vhd:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c_command.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (3#1) [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c_command.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (4#1) [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_i2c.vhd:18]
	Parameter simulation bound to: 1'b0 
INFO: [Synth 8-3491] module 'camera_to_RAM' declared at 'D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_to_RAM.vhd:5' bound to instance 'component_camera_to_RAM' of component 'camera_to_RAM' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/top.vhd:199]
INFO: [Synth 8-638] synthesizing module 'camera_to_RAM__parameterized0' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_to_RAM.vhd:25]
	Parameter simulation bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'camera_to_RAM__parameterized0' (5#1) [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/camera_to_RAM.vhd:25]
INFO: [Synth 8-3491] module 'RAM_camera' declared at 'D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.runs/synth_1/.Xil/Vivado-7196-huins-PC/realtime/RAM_camera_stub.v:7' bound to instance 'component_RAM_camera' of component 'RAM_camera' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/top.vhd:214]
INFO: [Synth 8-638] synthesizing module 'RAM_camera' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.runs/synth_1/.Xil/Vivado-7196-huins-PC/realtime/RAM_camera_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'RAM_camera' (6#1) [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.runs/synth_1/.Xil/Vivado-7196-huins-PC/realtime/RAM_camera_stub.v:7]
INFO: [Synth 8-3491] module 'RAM_to_TFTLCD' declared at 'D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/RAM_to_TFTLCD.vhd:5' bound to instance 'component_RAM_to_TFTLCD' of component 'RAM_to_TFTLCD' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/top.vhd:225]
INFO: [Synth 8-638] synthesizing module 'RAM_to_TFTLCD' [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/RAM_to_TFTLCD.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'RAM_to_TFTLCD' (7#1) [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/RAM_to_TFTLCD.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/sources_1/new/top.vhd:35]
WARNING: [Synth 8-3917] design top has port TFTLCD_DE_out driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port resetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 275.160 ; gain = 114.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 275.160 ; gain = 114.676
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/work_edu/Education/0_Start/ch13_pl_cis/ch13_pl_cis/ch13_pl_cis.srcs/constrs_1/new/top.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 597.750 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
ROM "i2c_rom_data" won't be mapped to RAM because it is too sparse.
ROM "i2c_rom_data" won't be mapped to RAM because it is too sparse.
ROM "sig_i2c_rom_final" won't be mapped to RAM because it is too sparse.
ROM "sig_i2c_rom_final" won't be mapped to RAM because it is too sparse.
ROM "sig_i2c_sda1" won't be mapped to RAM because it is too sparse.
ROM "sig_i2c_sda1" won't be mapped to RAM because it is too sparse.
ROM "sig_i2c_command_end" won't be mapped to RAM because it is too sparse.
ROM "sig_i2c_command_end" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	  13 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	 112 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
	  13 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
	  88 Input      1 Bit        Muxes := 4     
	 115 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
Module clk_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module camera_i2c_rom 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	  13 Input     23 Bit        Muxes := 1     
	 112 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  13 Input      1 Bit        Muxes := 2     
Module camera_i2c_command 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	  88 Input      1 Bit        Muxes := 4     
	 115 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module camera_i2c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
Module camera_to_RAM__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RAM_to_TFTLCD 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port TFTLCD_DE_out driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port resetn
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 597.750 ; gain = 437.266

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\component_camera_i2c/component_camera_i2c_rom/i2c_rom_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\component_camera_i2c/component_camera_i2c_command/sig_i2c_command_data_reg[14] )
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_rom/i2c_rom_data_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_rom/i2c_rom_data_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_rom/i2c_rom_data_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_rom/i2c_rom_data_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_rom/i2c_rom_data_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_rom/i2c_rom_data_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_rom/i2c_rom_data_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_rom/i2c_rom_data_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_command/sig_i2c_command_data_reg[31] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_command/sig_i2c_command_data_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_command/sig_i2c_command_data_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_command/sig_i2c_command_data_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_command/sig_i2c_command_data_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_command/sig_i2c_command_data_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_command/sig_i2c_command_data_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_command/sig_i2c_command_data_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\component_camera_i2c/component_camera_i2c_command/sig_i2c_command_data_reg[14] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 597.750 ; gain = 437.266

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM_camera    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |RAM_camera |     1|
|2     |BUFG       |     4|
|3     |CARRY4     |    54|
|4     |INV        |     2|
|5     |LUT1       |   143|
|6     |LUT2       |   138|
|7     |LUT3       |    12|
|8     |LUT4       |    24|
|9     |LUT5       |    41|
|10    |LUT6       |   121|
|11    |MUXF7      |    14|
|12    |MUXF8      |     2|
|13    |FDRE       |   294|
|14    |FDSE       |    16|
|15    |IBUF       |    13|
|16    |OBUF       |    25|
|17    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------------+------+
|      |Instance                         |Module                        |Cells |
+------+---------------------------------+------------------------------+------+
|1     |top                              |                              |   920|
|2     |  component_RAM_to_TFTLCD        |RAM_to_TFTLCD                 |   284|
|3     |  component_camera_i2c           |camera_i2c                    |   297|
|4     |    component_camera_i2c_command |camera_i2c_command            |   123|
|5     |    component_camera_i2c_rom     |camera_i2c_rom                |   114|
|6     |  component_camera_to_RAM        |camera_to_RAM__parameterized0 |   196|
|7     |  component_clk_generator_TFTLCD |clk_generator                 |    41|
|8     |  component_clk_generator_i2c    |clk_generator_0               |    41|
+------+---------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 597.750 ; gain = 437.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 597.750 ; gain = 80.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 597.750 ; gain = 437.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  INV => LUT1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 597.750 ; gain = 405.023
# write_checkpoint -noxdef top.dcp
# catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 597.750 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 06 16:09:21 2015...
