 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : fx_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
Version: V-2023.12-SP5-3
Date   : Sat Aug 16 15:41:30 2025
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc[0] (net)                      3                   0.00       0.32 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.03 *     0.35 r                   0.90
  n369 (net)                        2                   0.00       0.35 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.03      0.03 *     0.38 f                   0.90
  n461 (net)                        2                   0.00       0.38 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.45 f                   0.90
  intadd_0_n14 (net)                1                   0.00       0.45 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.52 f    mo             0.90
  intadd_0_n13 (net)                1                   0.00       0.52 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.59 f    mo             0.90
  intadd_0_n12 (net)                1                   0.00       0.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.66 f    mo             0.90
  intadd_0_n11 (net)                1                   0.00       0.66 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.73 f    mo             0.90
  intadd_0_n10 (net)                1                   0.00       0.73 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.79 f    mo             0.90
  intadd_0_n9 (net)                 1                   0.00       0.79 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.86 f    mo             0.90
  intadd_0_n8 (net)                 1                   0.00       0.86 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.93 f    mo             0.90
  intadd_0_n7 (net)                 1                   0.00       0.93 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.99 f    mo             0.90
  intadd_0_n6 (net)                 1                   0.00       0.99 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.06 f    mo             0.90
  intadd_0_n5 (net)                 1                   0.00       1.06 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.13 f    mo             0.90
  intadd_0_n4 (net)                 1                   0.00       1.13 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.19 f    mo             0.90
  intadd_0_n3 (net)                 1                   0.00       1.19 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.26 f    mo             0.90
  intadd_0_n2 (net)                 1                   0.00       1.26 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.04      0.07 *     1.33 f    mo             0.90
  intadd_0_n1 (net)                 3                   0.00       1.33 f                   
  U360/Z (C8T28SOI_LR_AO12CX4_P0)             0.03      0.05 *     1.38 f                   0.90
  n458 (net)                        2                   0.00       1.38 f                   
  U361/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.04 *     1.42 r                   0.90
  n447 (net)                        3                   0.00       1.42 r                   
  U362/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.44 f                   0.90
  n449 (net)                        2                   0.00       1.44 f                   
  U363/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.03 *     1.47 r                   0.90
  n341 (net)                        3                   0.00       1.47 r                   
  U369/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.49 f                   0.90
  n346 (net)                        2                   0.00       1.49 f                   
  U373/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.04 *     1.53 r                   0.90
  n348 (net)                        3                   0.00       1.53 r                   
  U376/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     1.56 f                   0.90
  n353 (net)                        2                   0.00       1.56 f                   
  U380/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.04      0.04 *     1.60 r                   0.90
  n355 (net)                        3                   0.00       1.60 r                   
  U383/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     1.63 f                   0.90
  n361 (net)                        2                   0.00       1.63 f                   
  U387/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.04 *     1.67 r                   0.90
  n363 (net)                        3                   0.00       1.67 r                   
  U388/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     1.69 f                   0.90
  n364 (net)                        2                   0.00       1.69 f                   
  U391/Z (C8T28SOI_LR_AOI22AX2_P0)            0.04      0.04 *     1.73 f                   0.90
  n367 (net)                        1                   0.00       1.73 f                   
  U392/Z (C8T28SOI_LR_AOI22X2_P0)             0.05      0.05 *     1.77 r                   0.90
  n156 (net)                        1                   0.00       1.77 r                   
  acc_reg_21_/D (C8T28SOI_LR_DFPRQX4_P0)      0.05      0.00 *     1.77 r                   0.90
  data arrival time                                                1.77                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.02       9.88                     
  data required time                                               9.88                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.88                     
  data arrival time                                               -1.77                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.10                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc[0] (net)                      3                   0.00       0.32 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.03 *     0.35 r                   0.90
  n369 (net)                        2                   0.00       0.35 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.03      0.03 *     0.38 f                   0.90
  n461 (net)                        2                   0.00       0.38 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.45 f                   0.90
  intadd_0_n14 (net)                1                   0.00       0.45 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.52 f    mo             0.90
  intadd_0_n13 (net)                1                   0.00       0.52 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.59 f    mo             0.90
  intadd_0_n12 (net)                1                   0.00       0.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.66 f    mo             0.90
  intadd_0_n11 (net)                1                   0.00       0.66 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.73 f    mo             0.90
  intadd_0_n10 (net)                1                   0.00       0.73 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.79 f    mo             0.90
  intadd_0_n9 (net)                 1                   0.00       0.79 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.86 f    mo             0.90
  intadd_0_n8 (net)                 1                   0.00       0.86 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.93 f    mo             0.90
  intadd_0_n7 (net)                 1                   0.00       0.93 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.99 f    mo             0.90
  intadd_0_n6 (net)                 1                   0.00       0.99 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.06 f    mo             0.90
  intadd_0_n5 (net)                 1                   0.00       1.06 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.13 f    mo             0.90
  intadd_0_n4 (net)                 1                   0.00       1.13 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.19 f    mo             0.90
  intadd_0_n3 (net)                 1                   0.00       1.19 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.26 f    mo             0.90
  intadd_0_n2 (net)                 1                   0.00       1.26 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.04      0.07 *     1.33 f    mo             0.90
  intadd_0_n1 (net)                 3                   0.00       1.33 f                   
  U360/Z (C8T28SOI_LR_AO12CX4_P0)             0.03      0.05 *     1.38 f                   0.90
  n458 (net)                        2                   0.00       1.38 f                   
  U361/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.04 *     1.42 r                   0.90
  n447 (net)                        3                   0.00       1.42 r                   
  U362/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.44 f                   0.90
  n449 (net)                        2                   0.00       1.44 f                   
  U363/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.03 *     1.47 r                   0.90
  n341 (net)                        3                   0.00       1.47 r                   
  U369/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.49 f                   0.90
  n346 (net)                        2                   0.00       1.49 f                   
  U373/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.04 *     1.53 r                   0.90
  n348 (net)                        3                   0.00       1.53 r                   
  U376/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     1.56 f                   0.90
  n353 (net)                        2                   0.00       1.56 f                   
  U380/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.04      0.04 *     1.60 r                   0.90
  n355 (net)                        3                   0.00       1.60 r                   
  U381/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     1.62 f                   0.90
  n357 (net)                        2                   0.00       1.62 f                   
  U384/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.64 r                   0.90
  n362 (net)                        2                   0.00       1.64 r                   
  U385/Z (C8T28SOI_LR_NAND3X3_P0)             0.03      0.02 *     1.66 f                   0.90
  n359 (net)                        1                   0.00       1.66 f                   
  U386/Z (C8T28SOI_LR_AOI22X2_P0)             0.05      0.04 *     1.71 r                   0.90
  n155 (net)                        1                   0.00       1.71 r                   
  acc_reg_20_/D (C8T28SOI_LR_DFPRQX4_P0)      0.05      0.00 *     1.71 r                   0.90
  data arrival time                                                1.71                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.02       9.88                     
  data required time                                               9.88                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.88                     
  data arrival time                                               -1.71                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.17                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc[0] (net)                      3                   0.00       0.32 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.03 *     0.35 r                   0.90
  n369 (net)                        2                   0.00       0.35 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.03      0.03 *     0.38 f                   0.90
  n461 (net)                        2                   0.00       0.38 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.45 f                   0.90
  intadd_0_n14 (net)                1                   0.00       0.45 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.52 f    mo             0.90
  intadd_0_n13 (net)                1                   0.00       0.52 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.59 f    mo             0.90
  intadd_0_n12 (net)                1                   0.00       0.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.66 f    mo             0.90
  intadd_0_n11 (net)                1                   0.00       0.66 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.73 f    mo             0.90
  intadd_0_n10 (net)                1                   0.00       0.73 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.79 f    mo             0.90
  intadd_0_n9 (net)                 1                   0.00       0.79 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.86 f    mo             0.90
  intadd_0_n8 (net)                 1                   0.00       0.86 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.93 f    mo             0.90
  intadd_0_n7 (net)                 1                   0.00       0.93 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.99 f    mo             0.90
  intadd_0_n6 (net)                 1                   0.00       0.99 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.06 f    mo             0.90
  intadd_0_n5 (net)                 1                   0.00       1.06 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.13 f    mo             0.90
  intadd_0_n4 (net)                 1                   0.00       1.13 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.19 f    mo             0.90
  intadd_0_n3 (net)                 1                   0.00       1.19 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.26 f    mo             0.90
  intadd_0_n2 (net)                 1                   0.00       1.26 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.04      0.07 *     1.33 f    mo             0.90
  intadd_0_n1 (net)                 3                   0.00       1.33 f                   
  U360/Z (C8T28SOI_LR_AO12CX4_P0)             0.03      0.05 *     1.38 f                   0.90
  n458 (net)                        2                   0.00       1.38 f                   
  U361/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.04 *     1.42 r                   0.90
  n447 (net)                        3                   0.00       1.42 r                   
  U362/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.44 f                   0.90
  n449 (net)                        2                   0.00       1.44 f                   
  U363/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.03 *     1.47 r                   0.90
  n341 (net)                        3                   0.00       1.47 r                   
  U369/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.49 f                   0.90
  n346 (net)                        2                   0.00       1.49 f                   
  U373/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.04 *     1.53 r                   0.90
  n348 (net)                        3                   0.00       1.53 r                   
  U374/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     1.55 f                   0.90
  n349 (net)                        2                   0.00       1.55 f                   
  U377/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     1.58 r                   0.90
  n354 (net)                        2                   0.00       1.58 r                   
  U378/Z (C8T28SOI_LR_NAND3X3_P0)             0.03      0.02 *     1.60 f                   0.90
  n351 (net)                        1                   0.00       1.60 f                   
  U379/Z (C8T28SOI_LR_AOI22X2_P0)             0.05      0.04 *     1.65 r                   0.90
  n154 (net)                        1                   0.00       1.65 r                   
  acc_reg_19_/D (C8T28SOI_LR_DFPRQX4_P0)      0.05      0.00 *     1.65 r                   0.90
  data arrival time                                                1.65                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.02       9.88                     
  data required time                                               9.88                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.88                     
  data arrival time                                               -1.65                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.23                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc[0] (net)                      3                   0.00       0.32 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.03 *     0.35 r                   0.90
  n369 (net)                        2                   0.00       0.35 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.03      0.03 *     0.38 f                   0.90
  n461 (net)                        2                   0.00       0.38 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.45 f                   0.90
  intadd_0_n14 (net)                1                   0.00       0.45 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.52 f    mo             0.90
  intadd_0_n13 (net)                1                   0.00       0.52 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.59 f    mo             0.90
  intadd_0_n12 (net)                1                   0.00       0.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.66 f    mo             0.90
  intadd_0_n11 (net)                1                   0.00       0.66 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.73 f    mo             0.90
  intadd_0_n10 (net)                1                   0.00       0.73 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.79 f    mo             0.90
  intadd_0_n9 (net)                 1                   0.00       0.79 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.86 f    mo             0.90
  intadd_0_n8 (net)                 1                   0.00       0.86 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.93 f    mo             0.90
  intadd_0_n7 (net)                 1                   0.00       0.93 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.99 f    mo             0.90
  intadd_0_n6 (net)                 1                   0.00       0.99 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.06 f    mo             0.90
  intadd_0_n5 (net)                 1                   0.00       1.06 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.13 f    mo             0.90
  intadd_0_n4 (net)                 1                   0.00       1.13 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.19 f    mo             0.90
  intadd_0_n3 (net)                 1                   0.00       1.19 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.26 f    mo             0.90
  intadd_0_n2 (net)                 1                   0.00       1.26 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.04      0.07 *     1.33 f    mo             0.90
  intadd_0_n1 (net)                 3                   0.00       1.33 f                   
  U360/Z (C8T28SOI_LR_AO12CX4_P0)             0.03      0.05 *     1.38 f                   0.90
  n458 (net)                        2                   0.00       1.38 f                   
  U361/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.04 *     1.42 r                   0.90
  n447 (net)                        3                   0.00       1.42 r                   
  U362/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.44 f                   0.90
  n449 (net)                        2                   0.00       1.44 f                   
  U363/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.03 *     1.47 r                   0.90
  n341 (net)                        3                   0.00       1.47 r                   
  U367/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.49 f                   0.90
  n342 (net)                        2                   0.00       1.49 f                   
  U370/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     1.52 r                   0.90
  n347 (net)                        2                   0.00       1.52 r                   
  U371/Z (C8T28SOI_LR_NAND3X3_P0)             0.04      0.03 *     1.55 f                   0.90
  n344 (net)                        1                   0.00       1.55 f                   
  U372/Z (C8T28SOI_LR_AOI22X2_P0)             0.06      0.05 *     1.60 r                   0.90
  n153 (net)                        1                   0.00       1.60 r                   
  acc_reg_18_/D (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     1.60 r                   0.90
  data arrival time                                                1.60                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.03       9.87                     
  data required time                                               9.87                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.87                     
  data arrival time                                               -1.60                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.28                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc[0] (net)                      3                   0.00       0.32 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.03 *     0.35 r                   0.90
  n369 (net)                        2                   0.00       0.35 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.03      0.03 *     0.38 f                   0.90
  n461 (net)                        2                   0.00       0.38 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.45 f                   0.90
  intadd_0_n14 (net)                1                   0.00       0.45 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.52 f    mo             0.90
  intadd_0_n13 (net)                1                   0.00       0.52 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.59 f    mo             0.90
  intadd_0_n12 (net)                1                   0.00       0.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.66 f    mo             0.90
  intadd_0_n11 (net)                1                   0.00       0.66 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.73 f    mo             0.90
  intadd_0_n10 (net)                1                   0.00       0.73 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.79 f    mo             0.90
  intadd_0_n9 (net)                 1                   0.00       0.79 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.86 f    mo             0.90
  intadd_0_n8 (net)                 1                   0.00       0.86 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.93 f    mo             0.90
  intadd_0_n7 (net)                 1                   0.00       0.93 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.99 f    mo             0.90
  intadd_0_n6 (net)                 1                   0.00       0.99 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.06 f    mo             0.90
  intadd_0_n5 (net)                 1                   0.00       1.06 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.13 f    mo             0.90
  intadd_0_n4 (net)                 1                   0.00       1.13 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.19 f    mo             0.90
  intadd_0_n3 (net)                 1                   0.00       1.19 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.26 f    mo             0.90
  intadd_0_n2 (net)                 1                   0.00       1.26 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.04      0.07 *     1.33 f    mo             0.90
  intadd_0_n1 (net)                 3                   0.00       1.33 f                   
  U365/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     1.40 f                   0.90
  n453 (net)                        3                   0.00       1.40 f                   
  U366/Z (C8T28SOI_LR_OAI12X3_P0)             0.05      0.04 *     1.45 r                   0.90
  n448 (net)                        2                   0.00       1.45 r                   
  U454/Z (C8T28SOI_LR_NAND3X3_P0)             0.03      0.03 *     1.47 f                   0.90
  n450 (net)                        1                   0.00       1.47 f                   
  U455/Z (C8T28SOI_LR_AOI22AX2_P0)            0.11      0.08 *     1.55 r                   0.90
  n152 (net)                        1                   0.00       1.55 r                   
  acc_reg_17_/D (C8T28SOI_LR_DFPRQX4_P0)      0.11      0.00 *     1.55 r                   0.90
  data arrival time                                                1.55                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.03       9.87                     
  data required time                                               9.87                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.87                     
  data arrival time                                               -1.55                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.32                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc[0] (net)                      3                   0.00       0.32 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.03 *     0.35 r                   0.90
  n369 (net)                        2                   0.00       0.35 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.03      0.03 *     0.38 f                   0.90
  n461 (net)                        2                   0.00       0.38 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.45 f                   0.90
  intadd_0_n14 (net)                1                   0.00       0.45 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.52 f    mo             0.90
  intadd_0_n13 (net)                1                   0.00       0.52 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.59 f    mo             0.90
  intadd_0_n12 (net)                1                   0.00       0.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.66 f    mo             0.90
  intadd_0_n11 (net)                1                   0.00       0.66 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.73 f    mo             0.90
  intadd_0_n10 (net)                1                   0.00       0.73 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.79 f    mo             0.90
  intadd_0_n9 (net)                 1                   0.00       0.79 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.86 f    mo             0.90
  intadd_0_n8 (net)                 1                   0.00       0.86 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.93 f    mo             0.90
  intadd_0_n7 (net)                 1                   0.00       0.93 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.99 f    mo             0.90
  intadd_0_n6 (net)                 1                   0.00       0.99 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.06 f    mo             0.90
  intadd_0_n5 (net)                 1                   0.00       1.06 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.13 f    mo             0.90
  intadd_0_n4 (net)                 1                   0.00       1.13 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.19 f    mo             0.90
  intadd_0_n3 (net)                 1                   0.00       1.19 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.26 f    mo             0.90
  intadd_0_n2 (net)                 1                   0.00       1.26 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.04      0.07 *     1.33 f    mo             0.90
  intadd_0_n1 (net)                 3                   0.00       1.33 f                   
  U365/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     1.40 f                   0.90
  n453 (net)                        3                   0.00       1.40 f                   
  U451/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     1.43 r                   0.90
  n457 (net)                        2                   0.00       1.43 r                   
  U458/Z (C8T28SOI_LR_NAND3X3_P0)             0.04      0.03 *     1.46 f                   0.90
  n459 (net)                        1                   0.00       1.46 f                   
  U459/Z (C8T28SOI_LR_AOI22AX2_P0)            0.07      0.06 *     1.52 r                   0.90
  n151 (net)                        1                   0.00       1.52 r                   
  acc_reg_16_/D (C8T28SOI_LR_DFPRQX4_P0)      0.07      0.00 *     1.52 r                   0.90
  data arrival time                                                1.52                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.03       9.87                     
  data required time                                               9.87                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.87                     
  data arrival time                                               -1.52                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.35                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc[0] (net)                      3                   0.00       0.32 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.03 *     0.35 r                   0.90
  n369 (net)                        2                   0.00       0.35 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.03      0.03 *     0.38 f                   0.90
  n461 (net)                        2                   0.00       0.38 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.45 f                   0.90
  intadd_0_n14 (net)                1                   0.00       0.45 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.52 f    mo             0.90
  intadd_0_n13 (net)                1                   0.00       0.52 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.59 f    mo             0.90
  intadd_0_n12 (net)                1                   0.00       0.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.66 f    mo             0.90
  intadd_0_n11 (net)                1                   0.00       0.66 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.73 f    mo             0.90
  intadd_0_n10 (net)                1                   0.00       0.73 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.79 f    mo             0.90
  intadd_0_n9 (net)                 1                   0.00       0.79 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.86 f    mo             0.90
  intadd_0_n8 (net)                 1                   0.00       0.86 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.93 f    mo             0.90
  intadd_0_n7 (net)                 1                   0.00       0.93 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.99 f    mo             0.90
  intadd_0_n6 (net)                 1                   0.00       0.99 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.06 f    mo             0.90
  intadd_0_n5 (net)                 1                   0.00       1.06 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.13 f    mo             0.90
  intadd_0_n4 (net)                 1                   0.00       1.13 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.19 f    mo             0.90
  intadd_0_n3 (net)                 1                   0.00       1.19 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.26 f    mo             0.90
  intadd_0_n2 (net)                 1                   0.00       1.26 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.04      0.07 *     1.33 f    mo             0.90
  intadd_0_n1 (net)                 3                   0.00       1.33 f                   
  U365/S0 (C8T28SOI_LR_FA1X4_P0)              0.02      0.09 *     1.42 r                   0.90
  n272 (net)                        1                   0.00       1.42 r                   
  U243/Z (C8T28SOI_LR_NOR2AX4_P0)             0.06      0.04 *     1.46 r                   0.90
  n150 (net)                        1                   0.00       1.46 r                   
  acc_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     1.46 r                   0.90
  data arrival time                                                1.46                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.03       9.87                     
  data required time                                               9.87                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.87                     
  data arrival time                                               -1.46                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.41                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc[0] (net)                      3                   0.00       0.32 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.03 *     0.35 r                   0.90
  n369 (net)                        2                   0.00       0.35 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.03      0.03 *     0.38 f                   0.90
  n461 (net)                        2                   0.00       0.38 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.45 f                   0.90
  intadd_0_n14 (net)                1                   0.00       0.45 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.52 f    mo             0.90
  intadd_0_n13 (net)                1                   0.00       0.52 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.59 f    mo             0.90
  intadd_0_n12 (net)                1                   0.00       0.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.66 f    mo             0.90
  intadd_0_n11 (net)                1                   0.00       0.66 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.73 f    mo             0.90
  intadd_0_n10 (net)                1                   0.00       0.73 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.79 f    mo             0.90
  intadd_0_n9 (net)                 1                   0.00       0.79 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.86 f    mo             0.90
  intadd_0_n8 (net)                 1                   0.00       0.86 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.93 f    mo             0.90
  intadd_0_n7 (net)                 1                   0.00       0.93 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.99 f    mo             0.90
  intadd_0_n6 (net)                 1                   0.00       0.99 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.06 f    mo             0.90
  intadd_0_n5 (net)                 1                   0.00       1.06 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.13 f    mo             0.90
  intadd_0_n4 (net)                 1                   0.00       1.13 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.19 f    mo             0.90
  intadd_0_n3 (net)                 1                   0.00       1.19 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.26 f    mo             0.90
  intadd_0_n2 (net)                 1                   0.00       1.26 f                   
  intadd_0_U2/S0 (C8T28SOI_LR_FA1X4_P0)       0.02      0.09 *     1.35 r    mo             0.90
  intadd_0_SUM_13_ (net)            1                   0.00       1.35 r                   
  U237/Z (C8T28SOI_LR_NOR2AX4_P0)             0.07      0.05 *     1.39 r                   0.90
  n149 (net)                        1                   0.00       1.39 r                   
  acc_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)      0.07      0.00 *     1.39 r                   0.90
  data arrival time                                                1.39                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.03       9.87                     
  data required time                                               9.87                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.87                     
  data arrival time                                               -1.39                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.48                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc[0] (net)                      3                   0.00       0.32 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.03 *     0.35 r                   0.90
  n369 (net)                        2                   0.00       0.35 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.03      0.03 *     0.38 f                   0.90
  n461 (net)                        2                   0.00       0.38 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.45 f                   0.90
  intadd_0_n14 (net)                1                   0.00       0.45 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.52 f    mo             0.90
  intadd_0_n13 (net)                1                   0.00       0.52 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.59 f    mo             0.90
  intadd_0_n12 (net)                1                   0.00       0.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.66 f    mo             0.90
  intadd_0_n11 (net)                1                   0.00       0.66 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.73 f    mo             0.90
  intadd_0_n10 (net)                1                   0.00       0.73 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.79 f    mo             0.90
  intadd_0_n9 (net)                 1                   0.00       0.79 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.86 f    mo             0.90
  intadd_0_n8 (net)                 1                   0.00       0.86 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.93 f    mo             0.90
  intadd_0_n7 (net)                 1                   0.00       0.93 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.99 f    mo             0.90
  intadd_0_n6 (net)                 1                   0.00       0.99 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.06 f    mo             0.90
  intadd_0_n5 (net)                 1                   0.00       1.06 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.13 f    mo             0.90
  intadd_0_n4 (net)                 1                   0.00       1.13 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.19 f    mo             0.90
  intadd_0_n3 (net)                 1                   0.00       1.19 f                   
  intadd_0_U3/S0 (C8T28SOI_LR_FA1X4_P0)       0.02      0.08 *     1.28 r    mo             0.90
  intadd_0_SUM_12_ (net)            1                   0.00       1.28 r                   
  U232/Z (C8T28SOI_LR_NOR2AX4_P0)             0.07      0.04 *     1.32 r                   0.90
  n148 (net)                        1                   0.00       1.32 r                   
  acc_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)      0.07      0.00 *     1.32 r                   0.90
  data arrival time                                                1.32                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.03       9.87                     
  data required time                                               9.87                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.87                     
  data arrival time                                               -1.32                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.55                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc[0] (net)                      3                   0.00       0.32 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.03      0.03 *     0.35 r                   0.90
  n369 (net)                        2                   0.00       0.35 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.03      0.03 *     0.38 f                   0.90
  n461 (net)                        2                   0.00       0.38 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.45 f                   0.90
  intadd_0_n14 (net)                1                   0.00       0.45 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.52 f    mo             0.90
  intadd_0_n13 (net)                1                   0.00       0.52 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.59 f    mo             0.90
  intadd_0_n12 (net)                1                   0.00       0.59 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.66 f    mo             0.90
  intadd_0_n11 (net)                1                   0.00       0.66 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.73 f    mo             0.90
  intadd_0_n10 (net)                1                   0.00       0.73 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.79 f    mo             0.90
  intadd_0_n9 (net)                 1                   0.00       0.79 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.86 f    mo             0.90
  intadd_0_n8 (net)                 1                   0.00       0.86 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.93 f    mo             0.90
  intadd_0_n7 (net)                 1                   0.00       0.93 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.99 f    mo             0.90
  intadd_0_n6 (net)                 1                   0.00       0.99 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.06 f    mo             0.90
  intadd_0_n5 (net)                 1                   0.00       1.06 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.13 f    mo             0.90
  intadd_0_n4 (net)                 1                   0.00       1.13 f                   
  intadd_0_U4/S0 (C8T28SOI_LR_FA1X4_P0)       0.03      0.09 *     1.22 r    mo             0.90
  intadd_0_SUM_11_ (net)            1                   0.00       1.22 r                   
  U231/Z (C8T28SOI_LR_NOR2AX4_P0)             0.05      0.04 *     1.26 r                   0.90
  n147 (net)                        1                   0.00       1.26 r                   
  acc_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)      0.05      0.00 *     1.26 r                   0.90
  data arrival time                                                1.26                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.02       9.88                     
  data required time                                               9.88                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.88                     
  data arrival time                                               -1.26                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.62                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.04      0.08 *     0.33 f                   0.90
  n302 (net)                         2                   0.00       0.33 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.04      0.05 *     0.38 r                   0.90
  n280 (net)                         2                   0.00       0.38 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.02      0.02 *     0.40 f                   0.90
  n281 (net)                         1                   0.00       0.40 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.05      0.06 *     0.45 f                   0.90
  n330 (net)                         4                   0.00       0.45 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.12      0.10 *     0.55 r                   0.90
  n387 (net)                         6                   0.00       0.55 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.04      0.03 *     0.58 f                   0.90
  n385 (net)                         2                   0.00       0.58 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.17      0.12 *     0.69 r                   0.90
  intadd_3_A_0_ (net)                2                   0.00       0.69 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.06      0.04 *     0.73 f                   0.90
  n390 (net)                         1                   0.00       0.73 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.04      0.12 *     0.85 r                   0.90
  n394 (net)                         1                   0.00       0.85 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.08 *     0.93 f                   0.90
  intadd_1_A_3_ (net)                1                   0.00       0.93 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.00 f    mo             0.90
  intadd_1_n7 (net)                  1                   0.00       1.00 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.07 f    mo             0.90
  intadd_1_n6 (net)                  1                   0.00       1.07 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.14 f    mo             0.90
  intadd_1_n5 (net)                  1                   0.00       1.14 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.20 f    mo             0.90
  intadd_1_n4 (net)                  1                   0.00       1.20 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.27 f    mo             0.90
  intadd_1_n3 (net)                  1                   0.00       1.27 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.34 f    mo             0.90
  intadd_1_n2 (net)                  1                   0.00       1.34 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.41 f    mo             0.90
  intadd_1_n1 (net)                  2                   0.00       1.41 f                   
  U281/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.03      0.04 *     1.45 r                   0.90
  n288 (net)                         1                   0.00       1.45 r                   
  U282/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.03      0.06 *     1.51 r                   0.90
  n290 (net)                         2                   0.00       1.51 r                   
  U284/Z (C8T28SOI_LR_NAND2X4_P0)              0.03      0.02 *     1.53 f                   0.90
  n297 (net)                         2                   0.00       1.53 f                   
  U288/Z (C8T28SOI_LR_OAI12X3_P0)              0.10      0.07 *     1.60 r                   0.90
  n421 (net)                         2                   0.00       1.60 r                   
  U431/Z (C8T28SOI_LR_OAI12X3_P0)              0.03      0.02 *     1.63 f                   0.90
  n92 (net)                          1                   0.00       1.63 f                   
  mult_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     1.63 f                   0.90
  data arrival time                                                 1.63                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -1.63                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.25                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.04      0.08 *     0.33 f                   0.90
  n302 (net)                         2                   0.00       0.33 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.04      0.05 *     0.38 r                   0.90
  n280 (net)                         2                   0.00       0.38 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.02      0.02 *     0.40 f                   0.90
  n281 (net)                         1                   0.00       0.40 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.05      0.06 *     0.45 f                   0.90
  n330 (net)                         4                   0.00       0.45 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.12      0.10 *     0.55 r                   0.90
  n387 (net)                         6                   0.00       0.55 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.04      0.03 *     0.58 f                   0.90
  n385 (net)                         2                   0.00       0.58 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.17      0.12 *     0.69 r                   0.90
  intadd_3_A_0_ (net)                2                   0.00       0.69 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.06      0.04 *     0.73 f                   0.90
  n390 (net)                         1                   0.00       0.73 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.04      0.12 *     0.85 r                   0.90
  n394 (net)                         1                   0.00       0.85 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.08 *     0.93 f                   0.90
  intadd_1_A_3_ (net)                1                   0.00       0.93 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.00 f    mo             0.90
  intadd_1_n7 (net)                  1                   0.00       1.00 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.07 f    mo             0.90
  intadd_1_n6 (net)                  1                   0.00       1.07 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.14 f    mo             0.90
  intadd_1_n5 (net)                  1                   0.00       1.14 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.20 f    mo             0.90
  intadd_1_n4 (net)                  1                   0.00       1.20 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.27 f    mo             0.90
  intadd_1_n3 (net)                  1                   0.00       1.27 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.34 f    mo             0.90
  intadd_1_n2 (net)                  1                   0.00       1.34 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.41 f    mo             0.90
  intadd_1_n1 (net)                  2                   0.00       1.41 f                   
  U281/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.03      0.04 *     1.45 r                   0.90
  n288 (net)                         1                   0.00       1.45 r                   
  U282/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.03      0.07 *     1.52 f                   0.90
  n290 (net)                         2                   0.00       1.52 f                   
  U284/Z (C8T28SOI_LR_NAND2X4_P0)              0.03      0.03 *     1.55 r                   0.90
  n297 (net)                         2                   0.00       1.55 r                   
  U290/Z (C8T28SOI_LR_NAND2X4_P0)              0.03      0.02 *     1.56 f                   0.90
  n299 (net)                         1                   0.00       1.56 f                   
  U291/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.07      0.05 *     1.62 r                   0.90
  n91 (net)                          1                   0.00       1.62 r                   
  mult_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)      0.07      0.00 *     1.62 r                   0.90
  data arrival time                                                 1.62                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.03       9.87                     
  data required time                                                9.87                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.87                     
  data arrival time                                                -1.62                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.26                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.04      0.08 *     0.33 f                   0.90
  n302 (net)                         2                   0.00       0.33 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.04      0.05 *     0.38 r                   0.90
  n280 (net)                         2                   0.00       0.38 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.02      0.02 *     0.40 f                   0.90
  n281 (net)                         1                   0.00       0.40 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.05      0.06 *     0.45 f                   0.90
  n330 (net)                         4                   0.00       0.45 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.12      0.10 *     0.55 r                   0.90
  n387 (net)                         6                   0.00       0.55 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.04      0.03 *     0.58 f                   0.90
  n385 (net)                         2                   0.00       0.58 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.17      0.12 *     0.69 r                   0.90
  intadd_3_A_0_ (net)                2                   0.00       0.69 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.06      0.04 *     0.73 f                   0.90
  n390 (net)                         1                   0.00       0.73 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.04      0.12 *     0.85 r                   0.90
  n394 (net)                         1                   0.00       0.85 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.08 *     0.93 f                   0.90
  intadd_1_A_3_ (net)                1                   0.00       0.93 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.00 f    mo             0.90
  intadd_1_n7 (net)                  1                   0.00       1.00 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.07 f    mo             0.90
  intadd_1_n6 (net)                  1                   0.00       1.07 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.14 f    mo             0.90
  intadd_1_n5 (net)                  1                   0.00       1.14 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.20 f    mo             0.90
  intadd_1_n4 (net)                  1                   0.00       1.20 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.27 f    mo             0.90
  intadd_1_n3 (net)                  1                   0.00       1.27 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.34 f    mo             0.90
  intadd_1_n2 (net)                  1                   0.00       1.34 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.41 f    mo             0.90
  intadd_1_n1 (net)                  2                   0.00       1.41 f                   
  U281/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.03      0.04 *     1.45 r                   0.90
  n288 (net)                         1                   0.00       1.45 r                   
  U282/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.03      0.06 *     1.51 r                   0.90
  n290 (net)                         2                   0.00       1.51 r                   
  U284/Z (C8T28SOI_LR_NAND2X4_P0)              0.03      0.02 *     1.53 f                   0.90
  n297 (net)                         2                   0.00       1.53 f                   
  U288/Z (C8T28SOI_LR_OAI12X3_P0)              0.10      0.07 *     1.60 r                   0.90
  n421 (net)                         2                   0.00       1.60 r                   
  U289/Z (C8T28SOI_LR_CNIVX4_P16)              0.02      0.02 *     1.62 f                   0.90
  n93 (net)                          1                   0.00       1.62 f                   
  mult_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)      0.02      0.00 *     1.62 f                   0.90
  data arrival time                                                 1.62                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -1.62                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.26                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.04      0.08 *     0.33 f                   0.90
  n302 (net)                         2                   0.00       0.33 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.04      0.05 *     0.38 r                   0.90
  n280 (net)                         2                   0.00       0.38 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.02      0.02 *     0.40 f                   0.90
  n281 (net)                         1                   0.00       0.40 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.05      0.06 *     0.45 f                   0.90
  n330 (net)                         4                   0.00       0.45 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.12      0.10 *     0.55 r                   0.90
  n387 (net)                         6                   0.00       0.55 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.04      0.03 *     0.58 f                   0.90
  n385 (net)                         2                   0.00       0.58 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.17      0.12 *     0.69 r                   0.90
  intadd_3_A_0_ (net)                2                   0.00       0.69 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.06      0.04 *     0.73 f                   0.90
  n390 (net)                         1                   0.00       0.73 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.04      0.12 *     0.85 r                   0.90
  n394 (net)                         1                   0.00       0.85 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.08 *     0.93 f                   0.90
  intadd_1_A_3_ (net)                1                   0.00       0.93 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.00 f    mo             0.90
  intadd_1_n7 (net)                  1                   0.00       1.00 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.07 f    mo             0.90
  intadd_1_n6 (net)                  1                   0.00       1.07 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.14 f    mo             0.90
  intadd_1_n5 (net)                  1                   0.00       1.14 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.20 f    mo             0.90
  intadd_1_n4 (net)                  1                   0.00       1.20 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.27 f    mo             0.90
  intadd_1_n3 (net)                  1                   0.00       1.27 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.34 f    mo             0.90
  intadd_1_n2 (net)                  1                   0.00       1.34 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.41 f    mo             0.90
  intadd_1_n1 (net)                  2                   0.00       1.41 f                   
  U281/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.03      0.04 *     1.45 r                   0.90
  n288 (net)                         1                   0.00       1.45 r                   
  U282/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.03      0.07 *     1.52 f                   0.90
  n290 (net)                         2                   0.00       1.52 f                   
  U283/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.06      0.05 *     1.56 r                   0.90
  n90 (net)                          1                   0.00       1.56 r                   
  mult_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     1.56 r                   0.90
  data arrival time                                                 1.56                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.03       9.87                     
  data required time                                                9.87                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.87                     
  data arrival time                                                -1.56                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.31                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.04      0.08 *     0.33 f                   0.90
  n302 (net)                         2                   0.00       0.33 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.04      0.05 *     0.38 r                   0.90
  n280 (net)                         2                   0.00       0.38 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.02      0.02 *     0.40 f                   0.90
  n281 (net)                         1                   0.00       0.40 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.05      0.06 *     0.45 f                   0.90
  n330 (net)                         4                   0.00       0.45 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.12      0.10 *     0.55 r                   0.90
  n387 (net)                         6                   0.00       0.55 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.04      0.03 *     0.58 f                   0.90
  n385 (net)                         2                   0.00       0.58 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.17      0.12 *     0.69 r                   0.90
  intadd_3_A_0_ (net)                2                   0.00       0.69 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.06      0.04 *     0.73 f                   0.90
  n390 (net)                         1                   0.00       0.73 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.04      0.12 *     0.85 r                   0.90
  n394 (net)                         1                   0.00       0.85 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.08 *     0.93 f                   0.90
  intadd_1_A_3_ (net)                1                   0.00       0.93 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.00 f    mo             0.90
  intadd_1_n7 (net)                  1                   0.00       1.00 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.07 f    mo             0.90
  intadd_1_n6 (net)                  1                   0.00       1.07 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.14 f    mo             0.90
  intadd_1_n5 (net)                  1                   0.00       1.14 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.20 f    mo             0.90
  intadd_1_n4 (net)                  1                   0.00       1.20 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.27 f    mo             0.90
  intadd_1_n3 (net)                  1                   0.00       1.27 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.34 f    mo             0.90
  intadd_1_n2 (net)                  1                   0.00       1.34 f                   
  intadd_1_U2/S0 (C8T28SOI_LR_FA1X4_P0)        0.05      0.10 *     1.44 r    mo             0.90
  intadd_1_SUM_9_ (net)              2                   0.00       1.44 r                   
  U241/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.05      0.04 *     1.48 r                   0.90
  n89 (net)                          1                   0.00       1.48 r                   
  mult_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)      0.05      0.00 *     1.48 r                   0.90
  data arrival time                                                 1.48                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -1.48                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.39                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.04      0.08 *     0.33 f                   0.90
  n302 (net)                         2                   0.00       0.33 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.04      0.05 *     0.38 r                   0.90
  n280 (net)                         2                   0.00       0.38 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.02      0.02 *     0.40 f                   0.90
  n281 (net)                         1                   0.00       0.40 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.05      0.06 *     0.45 f                   0.90
  n330 (net)                         4                   0.00       0.45 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.12      0.10 *     0.55 r                   0.90
  n387 (net)                         6                   0.00       0.55 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.04      0.03 *     0.58 f                   0.90
  n385 (net)                         2                   0.00       0.58 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.17      0.12 *     0.69 r                   0.90
  intadd_3_A_0_ (net)                2                   0.00       0.69 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.06      0.04 *     0.73 f                   0.90
  n390 (net)                         1                   0.00       0.73 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.04      0.12 *     0.85 r                   0.90
  n394 (net)                         1                   0.00       0.85 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.08 *     0.93 f                   0.90
  intadd_1_A_3_ (net)                1                   0.00       0.93 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.00 f    mo             0.90
  intadd_1_n7 (net)                  1                   0.00       1.00 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.07 f    mo             0.90
  intadd_1_n6 (net)                  1                   0.00       1.07 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.14 f    mo             0.90
  intadd_1_n5 (net)                  1                   0.00       1.14 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.20 f    mo             0.90
  intadd_1_n4 (net)                  1                   0.00       1.20 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     1.27 f    mo             0.90
  intadd_1_n3 (net)                  1                   0.00       1.27 f                   
  intadd_1_U3/S0 (C8T28SOI_LR_FA1X4_P0)        0.03      0.10 *     1.36 r    mo             0.90
  intadd_1_SUM_8_ (net)              2                   0.00       1.36 r                   
  U433/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.02      0.08 *     1.44 f                   0.90
  n88 (net)                          1                   0.00       1.44 f                   
  mult_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)      0.02      0.00 *     1.44 f                   0.90
  data arrival time                                                 1.44                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -1.44                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.44                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  input external delay                                  0.05       0.25 f                   
  win[0] (in)                                 0.00      0.00       0.25 f                   
  win[0] (net)                      5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)               0.04      0.08 *     0.33 f                   0.90
  n302 (net)                        2                   0.00       0.33 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.04      0.05 *     0.38 r                   0.90
  n280 (net)                        2                   0.00       0.38 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)              0.02      0.02 *     0.40 f                   0.90
  n281 (net)                        1                   0.00       0.40 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.05      0.06 *     0.45 f                   0.90
  n330 (net)                        4                   0.00       0.45 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)             0.12      0.10 *     0.55 r                   0.90
  n387 (net)                        6                   0.00       0.55 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.58 f                   0.90
  n385 (net)                        2                   0.00       0.58 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)              0.17      0.12 *     0.69 r                   0.90
  intadd_3_A_0_ (net)               2                   0.00       0.69 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)            0.06      0.04 *     0.73 f                   0.90
  n390 (net)                        1                   0.00       0.73 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)              0.04      0.12 *     0.85 r                   0.90
  n394 (net)                        1                   0.00       0.85 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)              0.03      0.08 *     0.93 f                   0.90
  intadd_1_A_3_ (net)               1                   0.00       0.93 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.00 f    mo             0.90
  intadd_1_n7 (net)                 1                   0.00       1.00 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.07 f    mo             0.90
  intadd_1_n6 (net)                 1                   0.00       1.07 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.14 f    mo             0.90
  intadd_1_n5 (net)                 1                   0.00       1.14 f                   
  intadd_1_U5/S0 (C8T28SOI_LR_FA1X4_P0)       0.03      0.09 *     1.23 r    mo             0.90
  intadd_1_SUM_6_ (net)             2                   0.00       1.23 r                   
  U234/Z (C8T28SOI_LR_CNNAND2AX9_P16)         0.03      0.05 *     1.28 r                   0.90
  n270 (net)                        2                   0.00       1.28 r                   
  U235/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.30 f                   0.90
  n269 (net)                        1                   0.00       1.30 f                   
  U236/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.10      0.07 *     1.37 r                   0.90
  n87 (net)                         1                   0.00       1.37 r                   
  mult_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00 *     1.37 r                   0.90
  data arrival time                                                1.37                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  mult_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.03       9.87                     
  data required time                                               9.87                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.87                     
  data arrival time                                               -1.37                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.50                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  input external delay                                  0.05       0.25 f                   
  win[0] (in)                                 0.00      0.00       0.25 f                   
  win[0] (net)                      5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)               0.04      0.08 *     0.33 f                   0.90
  n302 (net)                        2                   0.00       0.33 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.04      0.05 *     0.38 r                   0.90
  n280 (net)                        2                   0.00       0.38 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)              0.02      0.02 *     0.40 f                   0.90
  n281 (net)                        1                   0.00       0.40 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.05      0.06 *     0.45 f                   0.90
  n330 (net)                        4                   0.00       0.45 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)             0.12      0.10 *     0.55 r                   0.90
  n387 (net)                        6                   0.00       0.55 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.58 f                   0.90
  n385 (net)                        2                   0.00       0.58 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)              0.17      0.12 *     0.69 r                   0.90
  intadd_3_A_0_ (net)               2                   0.00       0.69 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)            0.06      0.04 *     0.73 f                   0.90
  n390 (net)                        1                   0.00       0.73 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)              0.04      0.12 *     0.85 r                   0.90
  n394 (net)                        1                   0.00       0.85 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)              0.03      0.08 *     0.93 f                   0.90
  intadd_1_A_3_ (net)               1                   0.00       0.93 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.00 f    mo             0.90
  intadd_1_n7 (net)                 1                   0.00       1.00 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.07 f    mo             0.90
  intadd_1_n6 (net)                 1                   0.00       1.07 f                   
  intadd_1_U6/S0 (C8T28SOI_LR_FA1X4_P0)       0.04      0.10 *     1.17 r    mo             0.90
  intadd_1_SUM_5_ (net)             2                   0.00       1.17 r                   
  U233/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02      0.02 *     1.20 f                   0.90
  n426 (net)                        2                   0.00       1.20 f                   
  U434/Z (C8T28SOI_LR_NOR2X4_P0)              0.07      0.05 *     1.24 r                   0.90
  n427 (net)                        1                   0.00       1.24 r                   
  U435/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.03      0.08 *     1.32 f                   0.90
  n86 (net)                         1                   0.00       1.32 f                   
  mult_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     1.32 f                   0.90
  data arrival time                                                1.32                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  mult_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.02       9.88                     
  data required time                                               9.88                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.88                     
  data arrival time                                               -1.32                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.55                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  input external delay                                  0.05       0.25 f                   
  win[0] (in)                                 0.00      0.00       0.25 f                   
  win[0] (net)                      5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)               0.04      0.08 *     0.33 f                   0.90
  n302 (net)                        2                   0.00       0.33 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.04      0.05 *     0.38 r                   0.90
  n280 (net)                        2                   0.00       0.38 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)              0.02      0.02 *     0.40 f                   0.90
  n281 (net)                        1                   0.00       0.40 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.05      0.06 *     0.45 f                   0.90
  n330 (net)                        4                   0.00       0.45 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)             0.12      0.10 *     0.55 r                   0.90
  n387 (net)                        6                   0.00       0.55 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.58 f                   0.90
  n385 (net)                        2                   0.00       0.58 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)              0.17      0.12 *     0.69 r                   0.90
  intadd_3_A_0_ (net)               2                   0.00       0.69 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)            0.06      0.04 *     0.73 f                   0.90
  n390 (net)                        1                   0.00       0.73 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)              0.04      0.12 *     0.85 r                   0.90
  n394 (net)                        1                   0.00       0.85 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)              0.03      0.08 *     0.93 f                   0.90
  intadd_1_A_3_ (net)               1                   0.00       0.93 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.00 f    mo             0.90
  intadd_1_n7 (net)                 1                   0.00       1.00 f                   
  intadd_1_U7/S0 (C8T28SOI_LR_FA1X4_P0)       0.03      0.09 *     1.10 r    mo             0.90
  intadd_1_SUM_4_ (net)             2                   0.00       1.10 r                   
  U228/Z (C8T28SOI_LR_CNNAND2AX9_P16)         0.03      0.05 *     1.15 r                   0.90
  n268 (net)                        2                   0.00       1.15 r                   
  U229/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     1.17 f                   0.90
  n267 (net)                        1                   0.00       1.17 f                   
  U230/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.09      0.07 *     1.24 r                   0.90
  n85 (net)                         1                   0.00       1.24 r                   
  mult_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.09      0.00 *     1.24 r                   0.90
  data arrival time                                                1.24                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  mult_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.03       9.87                     
  data required time                                               9.87                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.87                     
  data arrival time                                               -1.24                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.64                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  input external delay                                  0.05       0.25 f                   
  win[0] (in)                                 0.00      0.00       0.25 f                   
  win[0] (net)                      5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)               0.04      0.08 *     0.33 f                   0.90
  n302 (net)                        2                   0.00       0.33 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.04      0.05 *     0.38 r                   0.90
  n280 (net)                        2                   0.00       0.38 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)              0.02      0.02 *     0.40 f                   0.90
  n281 (net)                        1                   0.00       0.40 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.05      0.06 *     0.45 f                   0.90
  n330 (net)                        4                   0.00       0.45 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)             0.12      0.10 *     0.55 r                   0.90
  n387 (net)                        6                   0.00       0.55 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.58 f                   0.90
  n385 (net)                        2                   0.00       0.58 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)              0.17      0.12 *     0.69 r                   0.90
  intadd_3_A_0_ (net)               2                   0.00       0.69 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)            0.06      0.04 *     0.73 f                   0.90
  n390 (net)                        1                   0.00       0.73 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)              0.04      0.12 *     0.85 r                   0.90
  n394 (net)                        1                   0.00       0.85 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)              0.03      0.08 *     0.93 f                   0.90
  intadd_1_A_3_ (net)               1                   0.00       0.93 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.00 f    mo             0.90
  intadd_1_n7 (net)                 1                   0.00       1.00 f                   
  intadd_1_U7/S0 (C8T28SOI_LR_FA1X4_P0)       0.03      0.09 *     1.10 r    mo             0.90
  intadd_1_SUM_4_ (net)             2                   0.00       1.10 r                   
  U437/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.03      0.09 *     1.18 f                   0.90
  n84 (net)                         1                   0.00       1.18 f                   
  mult_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     1.18 f                   0.90
  data arrival time                                                1.18                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  mult_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.02       9.88                     
  data required time                                               9.88                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.88                     
  data arrival time                                               -1.18                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.70                     


  Startpoint: acc_rc_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[3] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[3] (net)                       1                   0.00       0.32 f                   
  acc_o[3] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[5] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_9_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[5] (net)                       1                   0.00       0.32 f                   
  acc_o[5] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: vld_o_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  vld_o_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  vld_o (net)                          1                   0.00       0.32 f                   
  vld_o (out)                                    0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[0] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[0] (net)                       1                   0.00       0.32 f                   
  acc_o[0] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[1] (net)                       1                   0.00       0.32 f                   
  acc_o[1] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[2] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[2] (net)                       1                   0.00       0.32 f                   
  acc_o[2] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_rc_reg_10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[6] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  acc_rc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_10_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[6] (net)                        1                   0.00       0.32 f                   
  acc_o[6] (out)                                  0.02      0.00 *     0.32 f                   
  data arrival time                                                    0.32                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  output external delay                                    -0.05       9.85                     
  data required time                                                   9.85                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.85                     
  data arrival time                                                   -0.32                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.53                     


  Startpoint: acc_rc_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[7] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  acc_rc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[7] (net)                        1                   0.00       0.32 f                   
  acc_o[7] (out)                                  0.02      0.00 *     0.32 f                   
  data arrival time                                                    0.32                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  output external delay                                    -0.05       9.85                     
  data required time                                                   9.85                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.85                     
  data arrival time                                                   -0.32                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.53                     


  Startpoint: acc_rc_reg_8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[4] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_rc_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[4] (net)                       1                   0.00       0.32 f                   
  acc_o[4] (out)                                 0.02      0.00 *     0.32 f                   
  data arrival time                                                   0.32                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.32                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.53                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_21_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc[0] (net)                      3                   0.00       0.27 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     0.29 r                   1.10
  n369 (net)                        2                   0.00       0.29 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.31 f                   1.10
  n461 (net)                        2                   0.00       0.31 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n14 (net)                1                   0.00       0.35 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n13 (net)                1                   0.00       0.39 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n12 (net)                1                   0.00       0.43 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n11 (net)                1                   0.00       0.47 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.51 f    mo             1.10
  intadd_0_n10 (net)                1                   0.00       0.51 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.55 f    mo             1.10
  intadd_0_n9 (net)                 1                   0.00       0.55 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.59 f    mo             1.10
  intadd_0_n8 (net)                 1                   0.00       0.59 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.63 f    mo             1.10
  intadd_0_n7 (net)                 1                   0.00       0.63 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.67 f    mo             1.10
  intadd_0_n6 (net)                 1                   0.00       0.67 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.71 f    mo             1.10
  intadd_0_n5 (net)                 1                   0.00       0.71 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.75 f    mo             1.10
  intadd_0_n4 (net)                 1                   0.00       0.75 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n3 (net)                 1                   0.00       0.78 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n2 (net)                 1                   0.00       0.82 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.87 f    mo             1.10
  intadd_0_n1 (net)                 3                   0.00       0.87 f                   
  U360/Z (C8T28SOI_LR_AO12CX4_P0)             0.02      0.03 *     0.90 f                   1.10
  n458 (net)                        2                   0.00       0.90 f                   
  U361/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     0.92 r                   1.10
  n447 (net)                        3                   0.00       0.92 r                   
  U362/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.01 *     0.93 f                   1.10
  n449 (net)                        2                   0.00       0.93 f                   
  U363/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.95 r                   1.10
  n341 (net)                        3                   0.00       0.95 r                   
  U369/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.01 *     0.96 f                   1.10
  n346 (net)                        2                   0.00       0.96 f                   
  U373/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     0.99 r                   1.10
  n348 (net)                        3                   0.00       0.99 r                   
  U376/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     1.00 f                   1.10
  n353 (net)                        2                   0.00       1.00 f                   
  U380/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.03 *     1.03 r                   1.10
  n355 (net)                        3                   0.00       1.03 r                   
  U383/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     1.05 f                   1.10
  n361 (net)                        2                   0.00       1.05 f                   
  U387/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     1.07 r                   1.10
  n363 (net)                        3                   0.00       1.07 r                   
  U388/Z (C8T28SOI_LR_NAND2X4_P0)             0.01      0.01 *     1.08 f                   1.10
  n364 (net)                        2                   0.00       1.08 f                   
  U391/Z (C8T28SOI_LR_AOI22AX2_P0)            0.02      0.02 *     1.10 f                   1.10
  n367 (net)                        1                   0.00       1.10 f                   
  U392/Z (C8T28SOI_LR_AOI22X2_P0)             0.03      0.03 *     1.13 r                   1.10
  n156 (net)                        1                   0.00       1.13 r                   
  acc_reg_21_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     1.13 r                   1.10
  data arrival time                                                1.13                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_21_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -1.13                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.75                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc[0] (net)                      3                   0.00       0.27 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     0.29 r                   1.10
  n369 (net)                        2                   0.00       0.29 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.31 f                   1.10
  n461 (net)                        2                   0.00       0.31 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n14 (net)                1                   0.00       0.35 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n13 (net)                1                   0.00       0.39 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n12 (net)                1                   0.00       0.43 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n11 (net)                1                   0.00       0.47 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.51 f    mo             1.10
  intadd_0_n10 (net)                1                   0.00       0.51 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.55 f    mo             1.10
  intadd_0_n9 (net)                 1                   0.00       0.55 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.59 f    mo             1.10
  intadd_0_n8 (net)                 1                   0.00       0.59 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.63 f    mo             1.10
  intadd_0_n7 (net)                 1                   0.00       0.63 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.67 f    mo             1.10
  intadd_0_n6 (net)                 1                   0.00       0.67 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.71 f    mo             1.10
  intadd_0_n5 (net)                 1                   0.00       0.71 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.75 f    mo             1.10
  intadd_0_n4 (net)                 1                   0.00       0.75 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n3 (net)                 1                   0.00       0.78 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n2 (net)                 1                   0.00       0.82 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.87 f    mo             1.10
  intadd_0_n1 (net)                 3                   0.00       0.87 f                   
  U360/Z (C8T28SOI_LR_AO12CX4_P0)             0.02      0.03 *     0.90 f                   1.10
  n458 (net)                        2                   0.00       0.90 f                   
  U361/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     0.92 r                   1.10
  n447 (net)                        3                   0.00       0.92 r                   
  U362/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.01 *     0.93 f                   1.10
  n449 (net)                        2                   0.00       0.93 f                   
  U363/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.95 r                   1.10
  n341 (net)                        3                   0.00       0.95 r                   
  U369/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.01 *     0.96 f                   1.10
  n346 (net)                        2                   0.00       0.96 f                   
  U373/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     0.99 r                   1.10
  n348 (net)                        3                   0.00       0.99 r                   
  U376/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     1.00 f                   1.10
  n353 (net)                        2                   0.00       1.00 f                   
  U380/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.03 *     1.03 r                   1.10
  n355 (net)                        3                   0.00       1.03 r                   
  U381/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.01      0.01 *     1.04 f                   1.10
  n357 (net)                        2                   0.00       1.04 f                   
  U384/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.01 *     1.05 r                   1.10
  n362 (net)                        2                   0.00       1.05 r                   
  U385/Z (C8T28SOI_LR_NAND3X3_P0)             0.02      0.01 *     1.07 f                   1.10
  n359 (net)                        1                   0.00       1.07 f                   
  U386/Z (C8T28SOI_LR_AOI22X2_P0)             0.03      0.02 *     1.09 r                   1.10
  n155 (net)                        1                   0.00       1.09 r                   
  acc_reg_20_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     1.09 r                   1.10
  data arrival time                                                1.09                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_20_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -1.09                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.80                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_19_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc[0] (net)                      3                   0.00       0.27 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     0.29 r                   1.10
  n369 (net)                        2                   0.00       0.29 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.31 f                   1.10
  n461 (net)                        2                   0.00       0.31 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n14 (net)                1                   0.00       0.35 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n13 (net)                1                   0.00       0.39 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n12 (net)                1                   0.00       0.43 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n11 (net)                1                   0.00       0.47 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.51 f    mo             1.10
  intadd_0_n10 (net)                1                   0.00       0.51 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.55 f    mo             1.10
  intadd_0_n9 (net)                 1                   0.00       0.55 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.59 f    mo             1.10
  intadd_0_n8 (net)                 1                   0.00       0.59 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.63 f    mo             1.10
  intadd_0_n7 (net)                 1                   0.00       0.63 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.67 f    mo             1.10
  intadd_0_n6 (net)                 1                   0.00       0.67 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.71 f    mo             1.10
  intadd_0_n5 (net)                 1                   0.00       0.71 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.75 f    mo             1.10
  intadd_0_n4 (net)                 1                   0.00       0.75 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n3 (net)                 1                   0.00       0.78 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n2 (net)                 1                   0.00       0.82 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.87 f    mo             1.10
  intadd_0_n1 (net)                 3                   0.00       0.87 f                   
  U360/Z (C8T28SOI_LR_AO12CX4_P0)             0.02      0.03 *     0.90 f                   1.10
  n458 (net)                        2                   0.00       0.90 f                   
  U361/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     0.92 r                   1.10
  n447 (net)                        3                   0.00       0.92 r                   
  U362/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.01 *     0.93 f                   1.10
  n449 (net)                        2                   0.00       0.93 f                   
  U363/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.95 r                   1.10
  n341 (net)                        3                   0.00       0.95 r                   
  U369/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.01 *     0.96 f                   1.10
  n346 (net)                        2                   0.00       0.96 f                   
  U373/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     0.99 r                   1.10
  n348 (net)                        3                   0.00       0.99 r                   
  U374/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.01      0.01 *     1.00 f                   1.10
  n349 (net)                        2                   0.00       1.00 f                   
  U377/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     1.02 r                   1.10
  n354 (net)                        2                   0.00       1.02 r                   
  U378/Z (C8T28SOI_LR_NAND3X3_P0)             0.02      0.01 *     1.03 f                   1.10
  n351 (net)                        1                   0.00       1.03 f                   
  U379/Z (C8T28SOI_LR_AOI22X2_P0)             0.03      0.03 *     1.05 r                   1.10
  n154 (net)                        1                   0.00       1.05 r                   
  acc_reg_19_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     1.05 r                   1.10
  data arrival time                                                1.05                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -1.05                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.83                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_18_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc[0] (net)                      3                   0.00       0.27 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     0.29 r                   1.10
  n369 (net)                        2                   0.00       0.29 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.31 f                   1.10
  n461 (net)                        2                   0.00       0.31 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n14 (net)                1                   0.00       0.35 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n13 (net)                1                   0.00       0.39 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n12 (net)                1                   0.00       0.43 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n11 (net)                1                   0.00       0.47 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.51 f    mo             1.10
  intadd_0_n10 (net)                1                   0.00       0.51 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.55 f    mo             1.10
  intadd_0_n9 (net)                 1                   0.00       0.55 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.59 f    mo             1.10
  intadd_0_n8 (net)                 1                   0.00       0.59 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.63 f    mo             1.10
  intadd_0_n7 (net)                 1                   0.00       0.63 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.67 f    mo             1.10
  intadd_0_n6 (net)                 1                   0.00       0.67 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.71 f    mo             1.10
  intadd_0_n5 (net)                 1                   0.00       0.71 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.75 f    mo             1.10
  intadd_0_n4 (net)                 1                   0.00       0.75 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n3 (net)                 1                   0.00       0.78 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n2 (net)                 1                   0.00       0.82 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.87 f    mo             1.10
  intadd_0_n1 (net)                 3                   0.00       0.87 f                   
  U360/Z (C8T28SOI_LR_AO12CX4_P0)             0.02      0.03 *     0.90 f                   1.10
  n458 (net)                        2                   0.00       0.90 f                   
  U361/Z (C8T28SOI_LR_NAND2X4_P0)             0.03      0.02 *     0.92 r                   1.10
  n447 (net)                        3                   0.00       0.92 r                   
  U362/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.01 *     0.93 f                   1.10
  n449 (net)                        2                   0.00       0.93 f                   
  U363/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.95 r                   1.10
  n341 (net)                        3                   0.00       0.95 r                   
  U367/Z (C8T28SOI_LR_NAND2X4_P0)             0.01      0.01 *     0.96 f                   1.10
  n342 (net)                        2                   0.00       0.96 f                   
  U370/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.98 r                   1.10
  n347 (net)                        2                   0.00       0.98 r                   
  U371/Z (C8T28SOI_LR_NAND3X3_P0)             0.02      0.02 *     1.00 f                   1.10
  n344 (net)                        1                   0.00       1.00 f                   
  U372/Z (C8T28SOI_LR_AOI22X2_P0)             0.03      0.03 *     1.02 r                   1.10
  n153 (net)                        1                   0.00       1.02 r                   
  acc_reg_18_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     1.02 r                   1.10
  data arrival time                                                1.02                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -1.02                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.86                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_17_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc[0] (net)                      3                   0.00       0.27 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     0.29 r                   1.10
  n369 (net)                        2                   0.00       0.29 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.31 f                   1.10
  n461 (net)                        2                   0.00       0.31 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n14 (net)                1                   0.00       0.35 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n13 (net)                1                   0.00       0.39 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n12 (net)                1                   0.00       0.43 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n11 (net)                1                   0.00       0.47 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.51 f    mo             1.10
  intadd_0_n10 (net)                1                   0.00       0.51 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.55 f    mo             1.10
  intadd_0_n9 (net)                 1                   0.00       0.55 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.59 f    mo             1.10
  intadd_0_n8 (net)                 1                   0.00       0.59 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.63 f    mo             1.10
  intadd_0_n7 (net)                 1                   0.00       0.63 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.67 f    mo             1.10
  intadd_0_n6 (net)                 1                   0.00       0.67 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.71 f    mo             1.10
  intadd_0_n5 (net)                 1                   0.00       0.71 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.75 f    mo             1.10
  intadd_0_n4 (net)                 1                   0.00       0.75 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n3 (net)                 1                   0.00       0.78 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n2 (net)                 1                   0.00       0.82 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.87 f    mo             1.10
  intadd_0_n1 (net)                 3                   0.00       0.87 f                   
  U365/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.91 f                   1.10
  n453 (net)                        3                   0.00       0.91 f                   
  U366/Z (C8T28SOI_LR_OAI12X3_P0)             0.03      0.03 *     0.93 r                   1.10
  n448 (net)                        2                   0.00       0.93 r                   
  U454/Z (C8T28SOI_LR_NAND3X3_P0)             0.02      0.01 *     0.95 f                   1.10
  n450 (net)                        1                   0.00       0.95 f                   
  U455/Z (C8T28SOI_LR_AOI22AX2_P0)            0.06      0.05 *     0.99 r                   1.10
  n152 (net)                        1                   0.00       0.99 r                   
  acc_reg_17_/D (C8T28SOI_LR_DFPRQX4_P0)      0.06      0.00 *     0.99 r                   1.10
  data arrival time                                                0.99                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.02       9.88                     
  data required time                                               9.88                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.88                     
  data arrival time                                               -0.99                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.89                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_16_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc[0] (net)                      3                   0.00       0.27 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     0.29 r                   1.10
  n369 (net)                        2                   0.00       0.29 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.31 f                   1.10
  n461 (net)                        2                   0.00       0.31 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n14 (net)                1                   0.00       0.35 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n13 (net)                1                   0.00       0.39 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n12 (net)                1                   0.00       0.43 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n11 (net)                1                   0.00       0.47 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.51 f    mo             1.10
  intadd_0_n10 (net)                1                   0.00       0.51 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.55 f    mo             1.10
  intadd_0_n9 (net)                 1                   0.00       0.55 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.59 f    mo             1.10
  intadd_0_n8 (net)                 1                   0.00       0.59 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.63 f    mo             1.10
  intadd_0_n7 (net)                 1                   0.00       0.63 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.67 f    mo             1.10
  intadd_0_n6 (net)                 1                   0.00       0.67 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.71 f    mo             1.10
  intadd_0_n5 (net)                 1                   0.00       0.71 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.75 f    mo             1.10
  intadd_0_n4 (net)                 1                   0.00       0.75 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n3 (net)                 1                   0.00       0.78 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n2 (net)                 1                   0.00       0.82 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.87 f    mo             1.10
  intadd_0_n1 (net)                 3                   0.00       0.87 f                   
  U365/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.91 f                   1.10
  n453 (net)                        3                   0.00       0.91 f                   
  U451/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.93 r                   1.10
  n457 (net)                        2                   0.00       0.93 r                   
  U458/Z (C8T28SOI_LR_NAND3X3_P0)             0.02      0.02 *     0.94 f                   1.10
  n459 (net)                        1                   0.00       0.94 f                   
  U459/Z (C8T28SOI_LR_AOI22AX2_P0)            0.04      0.04 *     0.98 r                   1.10
  n151 (net)                        1                   0.00       0.98 r                   
  acc_reg_16_/D (C8T28SOI_LR_DFPRQX4_P0)      0.04      0.00 *     0.98 r                   1.10
  data arrival time                                                0.98                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -0.98                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.91                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc[0] (net)                      3                   0.00       0.27 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     0.29 r                   1.10
  n369 (net)                        2                   0.00       0.29 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.31 f                   1.10
  n461 (net)                        2                   0.00       0.31 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n14 (net)                1                   0.00       0.35 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n13 (net)                1                   0.00       0.39 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n12 (net)                1                   0.00       0.43 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n11 (net)                1                   0.00       0.47 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.51 f    mo             1.10
  intadd_0_n10 (net)                1                   0.00       0.51 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.55 f    mo             1.10
  intadd_0_n9 (net)                 1                   0.00       0.55 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.59 f    mo             1.10
  intadd_0_n8 (net)                 1                   0.00       0.59 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.63 f    mo             1.10
  intadd_0_n7 (net)                 1                   0.00       0.63 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.67 f    mo             1.10
  intadd_0_n6 (net)                 1                   0.00       0.67 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.71 f    mo             1.10
  intadd_0_n5 (net)                 1                   0.00       0.71 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.75 f    mo             1.10
  intadd_0_n4 (net)                 1                   0.00       0.75 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n3 (net)                 1                   0.00       0.78 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n2 (net)                 1                   0.00       0.82 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.87 f    mo             1.10
  intadd_0_n1 (net)                 3                   0.00       0.87 f                   
  U365/S0 (C8T28SOI_LR_FA1X4_P0)              0.01      0.05 *     0.92 r                   1.10
  n272 (net)                        1                   0.00       0.92 r                   
  U243/Z (C8T28SOI_LR_NOR2AX4_P0)             0.03      0.02 *     0.94 r                   1.10
  n150 (net)                        1                   0.00       0.94 r                   
  acc_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     0.94 r                   1.10
  data arrival time                                                0.94                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -0.94                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.94                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc[0] (net)                      3                   0.00       0.27 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     0.29 r                   1.10
  n369 (net)                        2                   0.00       0.29 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.31 f                   1.10
  n461 (net)                        2                   0.00       0.31 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n14 (net)                1                   0.00       0.35 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n13 (net)                1                   0.00       0.39 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n12 (net)                1                   0.00       0.43 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n11 (net)                1                   0.00       0.47 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.51 f    mo             1.10
  intadd_0_n10 (net)                1                   0.00       0.51 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.55 f    mo             1.10
  intadd_0_n9 (net)                 1                   0.00       0.55 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.59 f    mo             1.10
  intadd_0_n8 (net)                 1                   0.00       0.59 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.63 f    mo             1.10
  intadd_0_n7 (net)                 1                   0.00       0.63 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.67 f    mo             1.10
  intadd_0_n6 (net)                 1                   0.00       0.67 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.71 f    mo             1.10
  intadd_0_n5 (net)                 1                   0.00       0.71 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.75 f    mo             1.10
  intadd_0_n4 (net)                 1                   0.00       0.75 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n3 (net)                 1                   0.00       0.78 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n2 (net)                 1                   0.00       0.82 f                   
  intadd_0_U2/S0 (C8T28SOI_LR_FA1X4_P0)       0.01      0.05 *     0.87 r    mo             1.10
  intadd_0_SUM_13_ (net)            1                   0.00       0.87 r                   
  U237/Z (C8T28SOI_LR_NOR2AX4_P0)             0.04      0.03 *     0.90 r                   1.10
  n149 (net)                        1                   0.00       0.90 r                   
  acc_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)      0.04      0.00 *     0.90 r                   1.10
  data arrival time                                                0.90                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -0.90                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.98                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc[0] (net)                      3                   0.00       0.27 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     0.29 r                   1.10
  n369 (net)                        2                   0.00       0.29 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.31 f                   1.10
  n461 (net)                        2                   0.00       0.31 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n14 (net)                1                   0.00       0.35 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n13 (net)                1                   0.00       0.39 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n12 (net)                1                   0.00       0.43 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n11 (net)                1                   0.00       0.47 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.51 f    mo             1.10
  intadd_0_n10 (net)                1                   0.00       0.51 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.55 f    mo             1.10
  intadd_0_n9 (net)                 1                   0.00       0.55 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.59 f    mo             1.10
  intadd_0_n8 (net)                 1                   0.00       0.59 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.63 f    mo             1.10
  intadd_0_n7 (net)                 1                   0.00       0.63 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.67 f    mo             1.10
  intadd_0_n6 (net)                 1                   0.00       0.67 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.71 f    mo             1.10
  intadd_0_n5 (net)                 1                   0.00       0.71 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.75 f    mo             1.10
  intadd_0_n4 (net)                 1                   0.00       0.75 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n3 (net)                 1                   0.00       0.78 f                   
  intadd_0_U3/S0 (C8T28SOI_LR_FA1X4_P0)       0.01      0.05 *     0.83 r    mo             1.10
  intadd_0_SUM_12_ (net)            1                   0.00       0.83 r                   
  U232/Z (C8T28SOI_LR_NOR2AX4_P0)             0.04      0.03 *     0.86 r                   1.10
  n148 (net)                        1                   0.00       0.86 r                   
  acc_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)      0.04      0.00 *     0.86 r                   1.10
  data arrival time                                                0.86                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -0.86                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      9.03                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc[0] (net)                      3                   0.00       0.27 f                   
  U147/Z (C8T28SOI_LR_CNNAND2X8_P16)          0.02      0.02 *     0.29 r                   1.10
  n369 (net)                        2                   0.00       0.29 r                   
  U393/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.31 f                   1.10
  n461 (net)                        2                   0.00       0.31 f                   
  U394/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n14 (net)                1                   0.00       0.35 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n13 (net)                1                   0.00       0.39 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n12 (net)                1                   0.00       0.43 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n11 (net)                1                   0.00       0.47 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.51 f    mo             1.10
  intadd_0_n10 (net)                1                   0.00       0.51 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.55 f    mo             1.10
  intadd_0_n9 (net)                 1                   0.00       0.55 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.59 f    mo             1.10
  intadd_0_n8 (net)                 1                   0.00       0.59 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.63 f    mo             1.10
  intadd_0_n7 (net)                 1                   0.00       0.63 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.67 f    mo             1.10
  intadd_0_n6 (net)                 1                   0.00       0.67 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.71 f    mo             1.10
  intadd_0_n5 (net)                 1                   0.00       0.71 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.75 f    mo             1.10
  intadd_0_n4 (net)                 1                   0.00       0.75 f                   
  intadd_0_U4/S0 (C8T28SOI_LR_FA1X4_P0)       0.02      0.05 *     0.80 r    mo             1.10
  intadd_0_SUM_11_ (net)            1                   0.00       0.80 r                   
  U231/Z (C8T28SOI_LR_NOR2AX4_P0)             0.03      0.02 *     0.82 r                   1.10
  n147 (net)                        1                   0.00       0.82 r                   
  acc_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     0.82 r                   1.10
  data arrival time                                                0.82                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  acc_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -0.82                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      9.06                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_13_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.02      0.05 *     0.30 f                   1.10
  n302 (net)                         2                   0.00       0.30 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02      0.03 *     0.33 r                   1.10
  n280 (net)                         2                   0.00       0.33 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.01      0.01 *     0.34 f                   1.10
  n281 (net)                         1                   0.00       0.34 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.03      0.03 *     0.37 f                   1.10
  n330 (net)                         4                   0.00       0.37 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.07      0.06 *     0.43 r                   1.10
  n387 (net)                         6                   0.00       0.43 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.02      0.02 *     0.44 f                   1.10
  n385 (net)                         2                   0.00       0.44 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.09      0.07 *     0.51 r                   1.10
  intadd_3_A_0_ (net)                2                   0.00       0.51 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.03      0.02 *     0.53 f                   1.10
  n390 (net)                         1                   0.00       0.53 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.07 *     0.60 r                   1.10
  n394 (net)                         1                   0.00       0.60 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.02      0.05 *     0.65 f                   1.10
  intadd_1_A_3_ (net)                1                   0.00       0.65 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.69 f    mo             1.10
  intadd_1_n7 (net)                  1                   0.00       0.69 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.73 f    mo             1.10
  intadd_1_n6 (net)                  1                   0.00       0.73 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.77 f    mo             1.10
  intadd_1_n5 (net)                  1                   0.00       0.77 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.81 f    mo             1.10
  intadd_1_n4 (net)                  1                   0.00       0.81 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.85 f    mo             1.10
  intadd_1_n3 (net)                  1                   0.00       0.85 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.89 f    mo             1.10
  intadd_1_n2 (net)                  1                   0.00       0.89 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.93 f    mo             1.10
  intadd_1_n1 (net)                  2                   0.00       0.93 f                   
  U281/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02      0.02 *     0.95 r                   1.10
  n288 (net)                         1                   0.00       0.95 r                   
  U282/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.01      0.04 *     0.99 f                   1.10
  n290 (net)                         2                   0.00       0.99 f                   
  U284/Z (C8T28SOI_LR_NAND2X4_P0)              0.02      0.02 *     1.01 r                   1.10
  n297 (net)                         2                   0.00       1.01 r                   
  U290/Z (C8T28SOI_LR_NAND2X4_P0)              0.02      0.01 *     1.02 f                   1.10
  n299 (net)                         1                   0.00       1.02 f                   
  U291/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.04      0.03 *     1.05 r                   1.10
  n91 (net)                          1                   0.00       1.05 r                   
  mult_reg_13_/D (C8T28SOI_LR_DFPRQX4_P0)      0.04      0.00 *     1.05 r                   1.10
  data arrival time                                                 1.05                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_13_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -1.05                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.83                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_14_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.02      0.05 *     0.30 f                   1.10
  n302 (net)                         2                   0.00       0.30 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02      0.03 *     0.33 r                   1.10
  n280 (net)                         2                   0.00       0.33 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.01      0.01 *     0.34 f                   1.10
  n281 (net)                         1                   0.00       0.34 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.03      0.03 *     0.37 f                   1.10
  n330 (net)                         4                   0.00       0.37 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.07      0.06 *     0.43 r                   1.10
  n387 (net)                         6                   0.00       0.43 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.02      0.02 *     0.44 f                   1.10
  n385 (net)                         2                   0.00       0.44 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.09      0.07 *     0.51 r                   1.10
  intadd_3_A_0_ (net)                2                   0.00       0.51 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.03      0.02 *     0.53 f                   1.10
  n390 (net)                         1                   0.00       0.53 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.07 *     0.60 r                   1.10
  n394 (net)                         1                   0.00       0.60 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.02      0.05 *     0.65 f                   1.10
  intadd_1_A_3_ (net)                1                   0.00       0.65 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.69 f    mo             1.10
  intadd_1_n7 (net)                  1                   0.00       0.69 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.73 f    mo             1.10
  intadd_1_n6 (net)                  1                   0.00       0.73 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.77 f    mo             1.10
  intadd_1_n5 (net)                  1                   0.00       0.77 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.81 f    mo             1.10
  intadd_1_n4 (net)                  1                   0.00       0.81 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.85 f    mo             1.10
  intadd_1_n3 (net)                  1                   0.00       0.85 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.89 f    mo             1.10
  intadd_1_n2 (net)                  1                   0.00       0.89 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.93 f    mo             1.10
  intadd_1_n1 (net)                  2                   0.00       0.93 f                   
  U281/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02      0.02 *     0.95 r                   1.10
  n288 (net)                         1                   0.00       0.95 r                   
  U282/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.02      0.03 *     0.99 r                   1.10
  n290 (net)                         2                   0.00       0.99 r                   
  U284/Z (C8T28SOI_LR_NAND2X4_P0)              0.01      0.01 *     1.00 f                   1.10
  n297 (net)                         2                   0.00       1.00 f                   
  U288/Z (C8T28SOI_LR_OAI12X3_P0)              0.06      0.04 *     1.04 r                   1.10
  n421 (net)                         2                   0.00       1.04 r                   
  U431/Z (C8T28SOI_LR_OAI12X3_P0)              0.01      0.01 *     1.06 f                   1.10
  n92 (net)                          1                   0.00       1.06 f                   
  mult_reg_14_/D (C8T28SOI_LR_DFPRQX4_P0)      0.01      0.00 *     1.06 f                   1.10
  data arrival time                                                 1.06                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -1.06                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.84                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_15_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.02      0.05 *     0.30 f                   1.10
  n302 (net)                         2                   0.00       0.30 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02      0.03 *     0.33 r                   1.10
  n280 (net)                         2                   0.00       0.33 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.01      0.01 *     0.34 f                   1.10
  n281 (net)                         1                   0.00       0.34 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.03      0.03 *     0.37 f                   1.10
  n330 (net)                         4                   0.00       0.37 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.07      0.06 *     0.43 r                   1.10
  n387 (net)                         6                   0.00       0.43 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.02      0.02 *     0.44 f                   1.10
  n385 (net)                         2                   0.00       0.44 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.09      0.07 *     0.51 r                   1.10
  intadd_3_A_0_ (net)                2                   0.00       0.51 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.03      0.02 *     0.53 f                   1.10
  n390 (net)                         1                   0.00       0.53 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.07 *     0.60 r                   1.10
  n394 (net)                         1                   0.00       0.60 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.02      0.05 *     0.65 f                   1.10
  intadd_1_A_3_ (net)                1                   0.00       0.65 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.69 f    mo             1.10
  intadd_1_n7 (net)                  1                   0.00       0.69 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.73 f    mo             1.10
  intadd_1_n6 (net)                  1                   0.00       0.73 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.77 f    mo             1.10
  intadd_1_n5 (net)                  1                   0.00       0.77 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.81 f    mo             1.10
  intadd_1_n4 (net)                  1                   0.00       0.81 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.85 f    mo             1.10
  intadd_1_n3 (net)                  1                   0.00       0.85 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.89 f    mo             1.10
  intadd_1_n2 (net)                  1                   0.00       0.89 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.93 f    mo             1.10
  intadd_1_n1 (net)                  2                   0.00       0.93 f                   
  U281/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02      0.02 *     0.95 r                   1.10
  n288 (net)                         1                   0.00       0.95 r                   
  U282/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.01      0.04 *     0.99 f                   1.10
  n290 (net)                         2                   0.00       0.99 f                   
  U284/Z (C8T28SOI_LR_NAND2X4_P0)              0.02      0.02 *     1.01 r                   1.10
  n297 (net)                         2                   0.00       1.01 r                   
  U288/Z (C8T28SOI_LR_OAI12X3_P0)              0.03      0.02 *     1.03 f                   1.10
  n421 (net)                         2                   0.00       1.03 f                   
  U289/Z (C8T28SOI_LR_CNIVX4_P16)              0.01      0.02 *     1.05 r                   1.10
  n93 (net)                          1                   0.00       1.05 r                   
  mult_reg_15_/D (C8T28SOI_LR_DFPRQX4_P0)      0.01      0.00 *     1.05 r                   1.10
  data arrival time                                                 1.05                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -1.05                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.84                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_12_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.02      0.05 *     0.30 f                   1.10
  n302 (net)                         2                   0.00       0.30 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02      0.03 *     0.33 r                   1.10
  n280 (net)                         2                   0.00       0.33 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.01      0.01 *     0.34 f                   1.10
  n281 (net)                         1                   0.00       0.34 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.03      0.03 *     0.37 f                   1.10
  n330 (net)                         4                   0.00       0.37 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.07      0.06 *     0.43 r                   1.10
  n387 (net)                         6                   0.00       0.43 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.02      0.02 *     0.44 f                   1.10
  n385 (net)                         2                   0.00       0.44 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.09      0.07 *     0.51 r                   1.10
  intadd_3_A_0_ (net)                2                   0.00       0.51 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.03      0.02 *     0.53 f                   1.10
  n390 (net)                         1                   0.00       0.53 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.07 *     0.60 r                   1.10
  n394 (net)                         1                   0.00       0.60 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.02      0.05 *     0.65 f                   1.10
  intadd_1_A_3_ (net)                1                   0.00       0.65 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.69 f    mo             1.10
  intadd_1_n7 (net)                  1                   0.00       0.69 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.73 f    mo             1.10
  intadd_1_n6 (net)                  1                   0.00       0.73 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.77 f    mo             1.10
  intadd_1_n5 (net)                  1                   0.00       0.77 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.81 f    mo             1.10
  intadd_1_n4 (net)                  1                   0.00       0.81 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.85 f    mo             1.10
  intadd_1_n3 (net)                  1                   0.00       0.85 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.89 f    mo             1.10
  intadd_1_n2 (net)                  1                   0.00       0.89 f                   
  intadd_1_U2/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.93 f    mo             1.10
  intadd_1_n1 (net)                  2                   0.00       0.93 f                   
  U281/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02      0.02 *     0.95 r                   1.10
  n288 (net)                         1                   0.00       0.95 r                   
  U282/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.01      0.04 *     0.99 f                   1.10
  n290 (net)                         2                   0.00       0.99 f                   
  U283/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.03      0.03 *     1.02 r                   1.10
  n90 (net)                          1                   0.00       1.02 r                   
  mult_reg_12_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     1.02 r                   1.10
  data arrival time                                                 1.02                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_12_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -1.02                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.87                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.02      0.05 *     0.30 f                   1.10
  n302 (net)                         2                   0.00       0.30 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02      0.03 *     0.33 r                   1.10
  n280 (net)                         2                   0.00       0.33 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.01      0.01 *     0.34 f                   1.10
  n281 (net)                         1                   0.00       0.34 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.03      0.03 *     0.37 f                   1.10
  n330 (net)                         4                   0.00       0.37 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.07      0.06 *     0.43 r                   1.10
  n387 (net)                         6                   0.00       0.43 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.02      0.02 *     0.44 f                   1.10
  n385 (net)                         2                   0.00       0.44 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.09      0.07 *     0.51 r                   1.10
  intadd_3_A_0_ (net)                2                   0.00       0.51 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.03      0.02 *     0.53 f                   1.10
  n390 (net)                         1                   0.00       0.53 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.07 *     0.60 r                   1.10
  n394 (net)                         1                   0.00       0.60 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.02      0.05 *     0.65 f                   1.10
  intadd_1_A_3_ (net)                1                   0.00       0.65 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.69 f    mo             1.10
  intadd_1_n7 (net)                  1                   0.00       0.69 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.73 f    mo             1.10
  intadd_1_n6 (net)                  1                   0.00       0.73 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.77 f    mo             1.10
  intadd_1_n5 (net)                  1                   0.00       0.77 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.81 f    mo             1.10
  intadd_1_n4 (net)                  1                   0.00       0.81 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.85 f    mo             1.10
  intadd_1_n3 (net)                  1                   0.00       0.85 f                   
  intadd_1_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.89 f    mo             1.10
  intadd_1_n2 (net)                  1                   0.00       0.89 f                   
  intadd_1_U2/S0 (C8T28SOI_LR_FA1X4_P0)        0.03      0.06 *     0.95 r    mo             1.10
  intadd_1_SUM_9_ (net)              2                   0.00       0.95 r                   
  U241/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.03      0.03 *     0.98 r                   1.10
  n89 (net)                          1                   0.00       0.98 r                   
  mult_reg_11_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     0.98 r                   1.10
  data arrival time                                                 0.98                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -0.98                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.91                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 f                   
  win[0] (in)                                  0.00      0.00       0.25 f                   
  win[0] (net)                       5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)                0.02      0.05 *     0.30 f                   1.10
  n302 (net)                         2                   0.00       0.30 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)            0.02      0.03 *     0.33 r                   1.10
  n280 (net)                         2                   0.00       0.33 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)               0.01      0.01 *     0.34 f                   1.10
  n281 (net)                         1                   0.00       0.34 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)             0.03      0.03 *     0.37 f                   1.10
  n330 (net)                         4                   0.00       0.37 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)              0.07      0.06 *     0.43 r                   1.10
  n387 (net)                         6                   0.00       0.43 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)              0.02      0.02 *     0.44 f                   1.10
  n385 (net)                         2                   0.00       0.44 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)               0.09      0.07 *     0.51 r                   1.10
  intadd_3_A_0_ (net)                2                   0.00       0.51 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)             0.03      0.02 *     0.53 f                   1.10
  n390 (net)                         1                   0.00       0.53 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)               0.03      0.07 *     0.60 r                   1.10
  n394 (net)                         1                   0.00       0.60 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)               0.02      0.05 *     0.65 f                   1.10
  intadd_1_A_3_ (net)                1                   0.00       0.65 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.69 f    mo             1.10
  intadd_1_n7 (net)                  1                   0.00       0.69 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.73 f    mo             1.10
  intadd_1_n6 (net)                  1                   0.00       0.73 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.77 f    mo             1.10
  intadd_1_n5 (net)                  1                   0.00       0.77 f                   
  intadd_1_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.81 f    mo             1.10
  intadd_1_n4 (net)                  1                   0.00       0.81 f                   
  intadd_1_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     0.85 f    mo             1.10
  intadd_1_n3 (net)                  1                   0.00       0.85 f                   
  intadd_1_U3/S0 (C8T28SOI_LR_FA1X4_P0)        0.02      0.06 *     0.91 r    mo             1.10
  intadd_1_SUM_8_ (net)              2                   0.00       0.91 r                   
  U433/Z (C8T28SOI_LR_CNXOR2X9_P16)            0.01      0.05 *     0.95 f                   1.10
  n88 (net)                          1                   0.00       0.95 f                   
  mult_reg_10_/D (C8T28SOI_LR_DFPRQX4_P0)      0.01      0.00 *     0.95 f                   1.10
  data arrival time                                                 0.95                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  mult_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -0.95                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       8.94                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  input external delay                                  0.05       0.25 f                   
  win[0] (in)                                 0.00      0.00       0.25 f                   
  win[0] (net)                      5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)               0.02      0.05 *     0.30 f                   1.10
  n302 (net)                        2                   0.00       0.30 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02      0.03 *     0.33 r                   1.10
  n280 (net)                        2                   0.00       0.33 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)              0.01      0.01 *     0.34 f                   1.10
  n281 (net)                        1                   0.00       0.34 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.03      0.03 *     0.37 f                   1.10
  n330 (net)                        4                   0.00       0.37 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)             0.07      0.06 *     0.43 r                   1.10
  n387 (net)                        6                   0.00       0.43 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.44 f                   1.10
  n385 (net)                        2                   0.00       0.44 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)              0.09      0.07 *     0.51 r                   1.10
  intadd_3_A_0_ (net)               2                   0.00       0.51 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)            0.03      0.02 *     0.53 f                   1.10
  n390 (net)                        1                   0.00       0.53 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.60 r                   1.10
  n394 (net)                        1                   0.00       0.60 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)              0.02      0.05 *     0.65 f                   1.10
  intadd_1_A_3_ (net)               1                   0.00       0.65 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.69 f    mo             1.10
  intadd_1_n7 (net)                 1                   0.00       0.69 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.73 f    mo             1.10
  intadd_1_n6 (net)                 1                   0.00       0.73 f                   
  intadd_1_U6/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.77 f    mo             1.10
  intadd_1_n5 (net)                 1                   0.00       0.77 f                   
  intadd_1_U5/S0 (C8T28SOI_LR_FA1X4_P0)       0.02      0.05 *     0.83 r    mo             1.10
  intadd_1_SUM_6_ (net)             2                   0.00       0.83 r                   
  U234/Z (C8T28SOI_LR_CNNAND2AX9_P16)         0.02      0.03 *     0.86 r                   1.10
  n270 (net)                        2                   0.00       0.86 r                   
  U235/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.01 *     0.87 f                   1.10
  n269 (net)                        1                   0.00       0.87 f                   
  U236/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.05      0.04 *     0.91 r                   1.10
  n87 (net)                         1                   0.00       0.91 r                   
  mult_reg_9_/D (C8T28SOI_LR_DFPRQX4_P0)      0.05      0.00 *     0.91 r                   1.10
  data arrival time                                                0.91                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  mult_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.02       9.88                     
  data required time                                               9.88                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.88                     
  data arrival time                                               -0.91                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      8.98                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  input external delay                                  0.05       0.25 f                   
  win[0] (in)                                 0.00      0.00       0.25 f                   
  win[0] (net)                      5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)               0.02      0.05 *     0.30 f                   1.10
  n302 (net)                        2                   0.00       0.30 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02      0.03 *     0.33 r                   1.10
  n280 (net)                        2                   0.00       0.33 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)              0.01      0.01 *     0.34 f                   1.10
  n281 (net)                        1                   0.00       0.34 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.03      0.03 *     0.37 f                   1.10
  n330 (net)                        4                   0.00       0.37 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)             0.07      0.06 *     0.43 r                   1.10
  n387 (net)                        6                   0.00       0.43 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.44 f                   1.10
  n385 (net)                        2                   0.00       0.44 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)              0.09      0.07 *     0.51 r                   1.10
  intadd_3_A_0_ (net)               2                   0.00       0.51 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)            0.03      0.02 *     0.53 f                   1.10
  n390 (net)                        1                   0.00       0.53 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.60 r                   1.10
  n394 (net)                        1                   0.00       0.60 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)              0.02      0.05 *     0.65 f                   1.10
  intadd_1_A_3_ (net)               1                   0.00       0.65 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.69 f    mo             1.10
  intadd_1_n7 (net)                 1                   0.00       0.69 f                   
  intadd_1_U7/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.73 f    mo             1.10
  intadd_1_n6 (net)                 1                   0.00       0.73 f                   
  intadd_1_U6/S0 (C8T28SOI_LR_FA1X4_P0)       0.03      0.06 *     0.79 r    mo             1.10
  intadd_1_SUM_5_ (net)             2                   0.00       0.79 r                   
  U233/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.01      0.01 *     0.81 f                   1.10
  n426 (net)                        2                   0.00       0.81 f                   
  U434/Z (C8T28SOI_LR_NOR2X4_P0)              0.04      0.03 *     0.83 r                   1.10
  n427 (net)                        1                   0.00       0.83 r                   
  U435/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.02      0.05 *     0.88 f                   1.10
  n86 (net)                         1                   0.00       0.88 f                   
  mult_reg_8_/D (C8T28SOI_LR_DFPRQX4_P0)      0.02      0.00 *     0.88 f                   1.10
  data arrival time                                                0.88                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  mult_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -0.88                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      9.01                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  input external delay                                  0.05       0.25 f                   
  win[0] (in)                                 0.00      0.00       0.25 f                   
  win[0] (net)                      5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)               0.02      0.05 *     0.30 f                   1.10
  n302 (net)                        2                   0.00       0.30 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02      0.03 *     0.33 r                   1.10
  n280 (net)                        2                   0.00       0.33 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)              0.01      0.01 *     0.34 f                   1.10
  n281 (net)                        1                   0.00       0.34 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.03      0.03 *     0.37 f                   1.10
  n330 (net)                        4                   0.00       0.37 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)             0.07      0.06 *     0.43 r                   1.10
  n387 (net)                        6                   0.00       0.43 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.44 f                   1.10
  n385 (net)                        2                   0.00       0.44 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)              0.09      0.07 *     0.51 r                   1.10
  intadd_3_A_0_ (net)               2                   0.00       0.51 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)            0.03      0.02 *     0.53 f                   1.10
  n390 (net)                        1                   0.00       0.53 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.60 r                   1.10
  n394 (net)                        1                   0.00       0.60 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)              0.02      0.05 *     0.65 f                   1.10
  intadd_1_A_3_ (net)               1                   0.00       0.65 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.69 f    mo             1.10
  intadd_1_n7 (net)                 1                   0.00       0.69 f                   
  intadd_1_U7/S0 (C8T28SOI_LR_FA1X4_P0)       0.02      0.06 *     0.75 r    mo             1.10
  intadd_1_SUM_4_ (net)             2                   0.00       0.75 r                   
  U228/Z (C8T28SOI_LR_CNNAND2AX9_P16)         0.02      0.03 *     0.78 r                   1.10
  n268 (net)                        2                   0.00       0.78 r                   
  U229/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.01 *     0.79 f                   1.10
  n267 (net)                        1                   0.00       0.79 f                   
  U230/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.05      0.04 *     0.83 r                   1.10
  n85 (net)                         1                   0.00       0.83 r                   
  mult_reg_7_/D (C8T28SOI_LR_DFPRQX4_P0)      0.05      0.00 *     0.83 r                   1.10
  data arrival time                                                0.83                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  mult_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.02       9.88                     
  data required time                                               9.88                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.88                     
  data arrival time                                               -0.83                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      9.06                     


  Startpoint: win[0] (input port clocked by CLK)
  Endpoint: mult_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                           Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                 0.00       0.00                     
  clock network delay (ideal)                           0.20       0.20                     
  input external delay                                  0.05       0.25 f                   
  win[0] (in)                                 0.00      0.00       0.25 f                   
  win[0] (net)                      5                   0.00       0.25 f                   
  U246/Z (C8T28SOI_LR_OR3X5_P0)               0.02      0.05 *     0.30 f                   1.10
  n302 (net)                        2                   0.00       0.30 f                   
  U247/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.02      0.03 *     0.33 r                   1.10
  n280 (net)                        2                   0.00       0.33 r                   
  U265/Z (C8T28SOI_LR_NOR2X4_P0)              0.01      0.01 *     0.34 f                   1.10
  n281 (net)                        1                   0.00       0.34 f                   
  U266/Z (C8T28SOI_LRS_XNOR2X3_P0)            0.03      0.03 *     0.37 f                   1.10
  n330 (net)                        4                   0.00       0.37 f                   
  U267/Z (C8T28SOI_LR_CNIVX4_P16)             0.07      0.06 *     0.43 r                   1.10
  n387 (net)                        6                   0.00       0.43 r                   
  U399/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.44 f                   1.10
  n385 (net)                        2                   0.00       0.44 f                   
  U400/Z (C8T28SOI_LR_NOR3X3_P0)              0.09      0.07 *     0.51 r                   1.10
  intadd_3_A_0_ (net)               2                   0.00       0.51 r                   
  U406/Z (C8T28SOI_LR_CBI4I6X3_P0)            0.03      0.02 *     0.53 f                   1.10
  n390 (net)                        1                   0.00       0.53 f                   
  U411/S0 (C8T28SOI_LR_FA1X4_P0)              0.03      0.07 *     0.60 r                   1.10
  n394 (net)                        1                   0.00       0.60 r                   
  U415/S0 (C8T28SOI_LR_FA1X4_P0)              0.02      0.05 *     0.65 f                   1.10
  intadd_1_A_3_ (net)               1                   0.00       0.65 f                   
  intadd_1_U8/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.69 f    mo             1.10
  intadd_1_n7 (net)                 1                   0.00       0.69 f                   
  intadd_1_U7/S0 (C8T28SOI_LR_FA1X4_P0)       0.02      0.06 *     0.75 r    mo             1.10
  intadd_1_SUM_4_ (net)             2                   0.00       0.75 r                   
  U437/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.01      0.05 *     0.80 f                   1.10
  n84 (net)                         1                   0.00       0.80 f                   
  mult_reg_6_/D (C8T28SOI_LR_DFPRQX4_P0)      0.01      0.00 *     0.80 f                   1.10
  data arrival time                                                0.80                     

  clock CLK (rise edge)                                10.00      10.00                     
  clock network delay (ideal)                           0.00      10.00                     
  clock uncertainty                                    -0.10       9.90                     
  mult_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                   -0.01       9.89                     
  data required time                                               9.89                     
  -------------------------------------------------------------------------------------------------------
  data required time                                               9.89                     
  data arrival time                                               -0.80                     
  -------------------------------------------------------------------------------------------------------
  slack (MET)                                                      9.09                     


  Startpoint: acc_rc_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[3] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[3] (net)                       1                   0.00       0.27 f                   
  acc_o[3] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[5] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_9_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_9_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[5] (net)                       1                   0.00       0.27 f                   
  acc_o[5] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: vld_o_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  vld_o_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  vld_o (net)                          1                   0.00       0.27 f                   
  vld_o (out)                                    0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[0] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[0] (net)                       1                   0.00       0.27 f                   
  acc_o[0] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[1] (net)                       1                   0.00       0.27 f                   
  acc_o[1] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[2] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[2] (net)                       1                   0.00       0.27 f                   
  acc_o[2] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


  Startpoint: acc_rc_reg_10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[6] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  acc_rc_reg_10_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_10_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[6] (net)                        1                   0.00       0.27 f                   
  acc_o[6] (out)                                  0.01      0.00 *     0.27 f                   
  data arrival time                                                    0.27                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  output external delay                                    -0.05       9.85                     
  data required time                                                   9.85                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.85                     
  data arrival time                                                   -0.27                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.58                     


  Startpoint: acc_rc_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[7] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  acc_rc_reg_11_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_11_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[7] (net)                        1                   0.00       0.27 f                   
  acc_o[7] (out)                                  0.01      0.00 *     0.27 f                   
  data arrival time                                                    0.27                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  output external delay                                    -0.05       9.85                     
  data required time                                                   9.85                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.85                     
  data arrival time                                                   -0.27                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.58                     


  Startpoint: acc_rc_reg_8_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[4] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  acc_rc_reg_8_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_rc_reg_8_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[4] (net)                       1                   0.00       0.27 f                   
  acc_o[4] (out)                                 0.01      0.00 *     0.27 f                   
  data arrival time                                                   0.27                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.27                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.58                     


1
