
TI_BLOCK_LEVEL 20
TI_BUFFER_LEVEL 8
TI_HOLDOFF 1 10 0
TI_HOLDOFF 2 1 0
TI_HOLDOFF 3 1 0
TI_HOLDOFF 4 1 0
TI_INPUT_MASK 0 0 0 0 0 0
TI_INPUT_DELAY 1 0
TI_INPUT_DELAY 2 0
TI_INPUT_DELAY 3 0
TI_INPUT_DELAY 4 0
TI_INPUT_DELAY 5 0
TI_INPUT_DELAY 6 0
TI_INPUT_PRESCALE 1 0
TI_INPUT_PRESCALE 2 0
TI_INPUT_PRESCALE 3 0
TI_INPUT_PRESCALE 4 0
TI_INPUT_PRESCALE 5 0
TI_INPUT_PRESCALE 6 0
TI_RANDOM_TRIGGER 0 0
TI_FIBER_DELAY_OFFSET 128 0
FADC250_SLOT 3
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 140.077 111.885  93.808 134.462 121.808  89.692 159.077 103.500 138.269 138.769 118.885 148.654 141.423 122.962 136.346 157.192
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.188   0.172   0.164   0.199   0.176   0.168   0.176   0.156   0.184   0.180   0.133   0.121   0.133   0.141   0.145   0.141
FADC250_SLOT 4
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 140.154 118.269 137.269 120.231 109.731 176.846 162.500 143.731 151.962 127.615 151.231 129.038 154.423 142.000 152.269 125.077
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.137   0.141   0.156   0.148   0.145   0.156   0.137   0.133   0.129   0.148   0.145   0.152   0.137   0.156   0.137   0.125
FADC250_SLOT 5
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 102.000  80.192 100.077 128.769 128.731 115.192 109.923 145.462 127.500 131.000 101.385 144.269 128.000 108.000 119.423 120.962
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.133   0.133   0.133   0.129   0.129   0.137   0.145   0.137   0.141   0.125   0.141   0.133   0.137   0.141   0.133
FADC250_SLOT 6
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED  99.346 112.538 124.731 114.462 142.846 120.538  91.731  96.000 122.692 165.538 124.346 133.154  99.423 153.885 106.577 126.077
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.117   0.129   0.121   0.129   0.141   0.148   0.156   0.137   0.145   0.141   0.125   0.160   0.137   0.148   0.137
FADC250_SLOT 7
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 179.192 110.346 113.269 130.115 136.231 147.077 131.115 118.885 151.346 135.500 126.615 113.308 122.846 139.577 127.115 145.462
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.148   0.148   0.117   0.145   0.133   0.152   0.148   0.148   0.152   0.141   0.141   0.145   0.137   0.129   0.152
FADC250_SLOT 8
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 122.000 126.731  92.038 103.462 107.000  86.538 124.846 139.154  87.885 153.808 114.923  80.846 108.154  94.154  83.077  97.000
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.129   0.148   0.133   0.133   0.164   0.137   0.137   0.137   0.152   0.145   0.125   0.148   0.121   0.129   0.141
FADC250_SLOT 9
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 124.462 185.192 161.538 157.692 123.308 107.077 117.385 122.577 116.769 173.308 151.308 119.308 138.692 139.538 142.231 168.154
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.133   0.125   0.141   0.152   0.117   0.133   0.137   0.137   0.148   0.137   0.117   0.125   0.137   0.141   0.141
FADC250_SLOT 10
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2588
FADC250_W_WIDTH  128
FADC250_NSA 52
FADC250_NSB 20
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 123.444 135.889 117.667 108.611 145.500 132.778 148.833 136.111 141.722 163.222 161.056 156.222 131.056 122.500 121.500 148.722
FADC250_ALLCH_TET 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_GAIN   4.062   3.703   4.504   4.762   4.504   3.027   3.652   5.227   4.520   3.062   2.645   3.703   4.062   3.543   3.543   3.398
FADC250_SLOT 13
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  320
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 460.000 124.923 506.000 106.923 135.538 128.038 131.038 118.462  78.846 100.077 104.615 114.038 159.577 139.923 140.462 118.962
FADC250_ALLCH_TET 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400
FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_GAIN  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000
FADC250_SLOT 14
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 157.346 152.615 120.231 107.269 127.385 145.462 131.192 117.808 162.038 154.731 127.500 139.346 111.423 151.346  97.577 133.192
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.125   0.137   0.141   0.137   0.137   0.117   0.160   0.137   0.148   0.094   0.145   0.117   0.137   0.145   0.152
FADC250_SLOT 15
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 103.423 134.192  96.538  91.192 112.615 128.962 123.423 125.577 118.077 119.154 126.269  87.654 105.577 120.577 163.269  84.962
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.148   0.133   0.152   0.141   0.164   0.133   0.121   0.188   0.137   0.160   0.129   0.125   0.164   0.137   0.129   0.137
FADC250_SLOT 16
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 112.962 112.769  95.846  95.615 105.038 125.923 111.885 107.962 126.769 103.423 158.346 118.538 120.654 144.577  95.462 101.231
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.168   0.160   0.117   0.145   0.152   0.129   0.137   0.152   0.148   0.156   0.160   0.160   0.152   0.172   0.148   0.133
FADC250_SLOT 17
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 119.538 129.500 117.115 107.577 113.231 125.269 119.654 116.154 131.962 119.923 123.962 116.538 116.846 109.346 164.538 125.077
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.125   0.121   0.141   0.125   0.133   0.152   0.133   0.141   0.148   0.137   0.137   0.188   0.129   0.129   0.125
FADC250_SLOT 18
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 145.769 130.654 120.346 146.346 142.038 142.500 147.462 108.000 104.077 111.000 144.577 185.038 144.577 120.500 133.308 159.346
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.148   0.137   0.148   0.148   0.129   0.133   0.145   0.133   0.137   0.145   0.145   0.160   0.148   0.133   0.148   0.156
FADC250_SLOT 19
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 120.308 139.308 143.962 104.808  95.192 145.538  93.962  94.346  98.769 120.115 119.731  98.885 134.885 144.962 104.692 147.346
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.160   0.180   0.137   0.133   0.148   0.145   0.152   0.168   0.160   0.117   0.133   0.137   0.129   0.137   0.141   0.125
FADC250_SLOT 20
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 118.654 115.154 124.308 116.385  93.962 114.154 118.385  76.923 117.692 119.385  98.385  87.192 129.769  94.192 173.846 124.346
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 40 40 40
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.156   0.137   0.148   0.129   0.133   0.133   0.141   0.145   0.145   0.141   0.137   0.152   0.148   0.000   0.000   0.000
DSC2_SLOT 2
DSC2_WIDTH 20 40
DSC2_TEST_INPUT 0
DSC2_PULSER 0.070919
DSC2_TDCMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TDCORMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TRGMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TRGORMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_CH_THRESHOLD 0 400 500
DSC2_CH_THRESHOLD 1 400 500
DSC2_CH_THRESHOLD 2 400 500
DSC2_CH_THRESHOLD 3 400 500
DSC2_CH_THRESHOLD 4 400 500
DSC2_CH_THRESHOLD 5 400 500
DSC2_CH_THRESHOLD 6 400 500
DSC2_CH_THRESHOLD 7 400 500
DSC2_CH_THRESHOLD 8 400 500
DSC2_CH_THRESHOLD 9 400 500
DSC2_CH_THRESHOLD 10 400 500
DSC2_CH_THRESHOLD 11 400 500
DSC2_CH_THRESHOLD 12 400 500
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500
DSC2_CH_THRESHOLD 15 400 500
DSC2_SCALER_REFPRESCALE 1250
DSC2_SCALER_FLAGS 1




TI_BLOCK_LEVEL 20
TI_BUFFER_LEVEL 8
TI_HOLDOFF 1 10 0
TI_HOLDOFF 2 1 0
TI_HOLDOFF 3 1 0
TI_HOLDOFF 4 1 0
TI_INPUT_MASK 0 0 0 0 0 0
TI_INPUT_DELAY 1 0
TI_INPUT_DELAY 2 0
TI_INPUT_DELAY 3 0
TI_INPUT_DELAY 4 0
TI_INPUT_DELAY 5 0
TI_INPUT_DELAY 6 0
TI_INPUT_PRESCALE 1 0
TI_INPUT_PRESCALE 2 0
TI_INPUT_PRESCALE 3 0
TI_INPUT_PRESCALE 4 0
TI_INPUT_PRESCALE 5 0
TI_INPUT_PRESCALE 6 0
TI_RANDOM_TRIGGER 0 0
TI_FIBER_DELAY_OFFSET 128 0
FADC250_SLOT 3
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 140.077 111.885  93.808 134.462 121.808  89.692 159.077 103.500 138.269 138.769 118.885 148.654 141.423 122.962 136.346 157.192
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.188   0.172   0.164   0.199   0.176   0.168   0.176   0.156   0.184   0.180   0.133   0.121   0.133   0.141   0.145   0.141
FADC250_SLOT 4
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 140.154 118.269 137.269 120.231 109.731 176.846 162.500 143.731 151.962 127.615 151.231 129.038 154.423 142.000 152.269 125.077
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.137   0.141   0.156   0.148   0.145   0.156   0.137   0.133   0.129   0.148   0.145   0.152   0.137   0.156   0.137   0.125
FADC250_SLOT 5
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 102.000  80.192 100.077 128.769 128.731 115.192 109.923 145.462 127.500 131.000 101.385 144.269 128.000 108.000 119.423 120.962
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.133   0.133   0.133   0.129   0.129   0.137   0.145   0.137   0.141   0.125   0.141   0.133   0.137   0.141   0.133
FADC250_SLOT 6
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED  99.346 112.538 124.731 114.462 142.846 120.538  91.731  96.000 122.692 165.538 124.346 133.154  99.423 153.885 106.577 126.077
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.117   0.129   0.121   0.129   0.141   0.148   0.156   0.137   0.145   0.141   0.125   0.160   0.137   0.148   0.137
FADC250_SLOT 7
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 179.192 110.346 113.269 130.115 136.231 147.077 131.115 118.885 151.346 135.500 126.615 113.308 122.846 139.577 127.115 145.462
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.148   0.148   0.117   0.145   0.133   0.152   0.148   0.148   0.152   0.141   0.141   0.145   0.137   0.129   0.152
FADC250_SLOT 8
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 122.000 126.731  92.038 103.462 107.000  86.538 124.846 139.154  87.885 153.808 114.923  80.846 108.154  94.154  83.077  97.000
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.129   0.148   0.133   0.133   0.164   0.137   0.137   0.137   0.152   0.145   0.125   0.148   0.121   0.129   0.141
FADC250_SLOT 9
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 124.462 185.192 161.538 157.692 123.308 107.077 117.385 122.577 116.769 173.308 151.308 119.308 138.692 139.538 142.231 168.154
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.133   0.125   0.141   0.152   0.117   0.133   0.137   0.137   0.148   0.137   0.117   0.125   0.137   0.141   0.141
FADC250_SLOT 10
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2588
FADC250_W_WIDTH  128
FADC250_NSA 52
FADC250_NSB 20
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 123.444 135.889 117.667 108.611 145.500 132.778 148.833 136.111 141.722 163.222 161.056 156.222 131.056 122.500 121.500 148.722
FADC250_ALLCH_TET 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_GAIN   4.062   3.703   4.504   4.762   4.504   3.027   3.652   5.227   4.520   3.062   2.645   3.703   4.062   3.543   3.543   3.398
FADC250_SLOT 13
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  320
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 460.000 124.923 506.000 106.923 135.538 128.038 131.038 118.462  78.846 100.077 104.615 114.038 159.577 139.923 140.462 118.962
FADC250_ALLCH_TET 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400 400
FADC250_ALLCH_DELAY 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_GAIN  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000  10.000
FADC250_SLOT 14
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 157.346 152.615 120.231 107.269 127.385 145.462 131.192 117.808 162.038 154.731 127.500 139.346 111.423 151.346  97.577 133.192
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.133   0.125   0.137   0.141   0.137   0.137   0.117   0.160   0.137   0.148   0.094   0.145   0.117   0.137   0.145   0.152
FADC250_SLOT 15
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 103.423 134.192  96.538  91.192 112.615 128.962 123.423 125.577 118.077 119.154 126.269  87.654 105.577 120.577 163.269  84.962
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.148   0.133   0.152   0.141   0.164   0.133   0.121   0.188   0.137   0.160   0.129   0.125   0.164   0.137   0.129   0.137
FADC250_SLOT 16
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 112.962 112.769  95.846  95.615 105.038 125.923 111.885 107.962 126.769 103.423 158.346 118.538 120.654 144.577  95.462 101.231
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.168   0.160   0.117   0.145   0.152   0.129   0.137   0.152   0.148   0.156   0.160   0.160   0.152   0.172   0.148   0.133
FADC250_SLOT 17
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 119.538 129.500 117.115 107.577 113.231 125.269 119.654 116.154 131.962 119.923 123.962 116.538 116.846 109.346 164.538 125.077
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.129   0.125   0.121   0.141   0.125   0.133   0.152   0.133   0.141   0.148   0.137   0.137   0.188   0.129   0.129   0.125
FADC250_SLOT 18
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 145.769 130.654 120.346 146.346 142.038 142.500 147.462 108.000 104.077 111.000 144.577 185.038 144.577 120.500 133.308 159.346
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.148   0.137   0.148   0.148   0.129   0.133   0.145   0.133   0.137   0.145   0.145   0.160   0.148   0.133   0.148   0.156
FADC250_SLOT 19
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 120.308 139.308 143.962 104.808  95.192 145.538  93.962  94.346  98.769 120.115 119.731  98.885 134.885 144.962 104.692 147.346
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.160   0.180   0.137   0.133   0.148   0.145   0.152   0.168   0.160   0.117   0.133   0.137   0.129   0.137   0.141   0.125
FADC250_SLOT 20
FADC250_MODE 1
FADC250_COMPRESSION 0
FADC250_W_OFFSET 2568
FADC250_W_WIDTH  192
FADC250_NSA 92
FADC250_NSB 12
FADC250_NPEAK 1
FADC250_TRG_MASK 65535
FADC250_TRG_WIDTH 255
FADC250_TRG_MINTOT 1
FADC250_TRG_MINMULT 1
FADC250_ADC_MASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FADC250_TET_IGNORE_MASK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FADC250_ALLCH_DAC 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280 3280
FADC250_ALLCH_PED 118.654 115.154 124.308 116.385  93.962 114.154 118.385  76.923 117.692 119.385  98.385  87.192 129.769  94.192 173.846 124.346
FADC250_ALLCH_TET 18 18 18 18 18 18 18 18 18 18 18 18 18 40 40 40
FADC250_ALLCH_DELAY 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12
FADC250_ALLCH_GAIN   0.156   0.137   0.148   0.129   0.133   0.133   0.141   0.145   0.145   0.141   0.137   0.152   0.148   0.000   0.000   0.000
DSC2_SLOT 2
DSC2_WIDTH 20 40
DSC2_TEST_INPUT 0
DSC2_PULSER 0.070919
DSC2_TDCMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TDCORMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TRGMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_TRGORMASK 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
DSC2_CH_THRESHOLD 0 400 500
DSC2_CH_THRESHOLD 1 400 500
DSC2_CH_THRESHOLD 2 400 500
DSC2_CH_THRESHOLD 3 400 500
DSC2_CH_THRESHOLD 4 400 500
DSC2_CH_THRESHOLD 5 400 500
DSC2_CH_THRESHOLD 6 400 500
DSC2_CH_THRESHOLD 7 400 500
DSC2_CH_THRESHOLD 8 400 500
DSC2_CH_THRESHOLD 9 400 500
DSC2_CH_THRESHOLD 10 400 500
DSC2_CH_THRESHOLD 11 400 500
DSC2_CH_THRESHOLD 12 400 500
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500
DSC2_CH_THRESHOLD 15 400 500
DSC2_SCALER_REFPRESCALE 1250
DSC2_SCALER_FLAGS 1



