// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "09/27/2024 00:42:17"

// 
// Device: Altera EP4CE30F29C8 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module posl_top (
	A,
	B,
	C_in,
	C_out,
	S,
	CLK_50,
	reset,
	enable);
input 	logic [127:0] A ;
input 	logic [127:0] B ;
input 	logic C_in ;
output 	logic C_out ;
output 	logic [127:0] S ;
input 	logic CLK_50 ;
input 	logic reset ;
input 	logic enable ;

// Design Ports Information
// C_out	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[16]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[17]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[18]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[19]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[20]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[21]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[22]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[23]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[24]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[25]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[26]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[27]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[28]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[29]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[30]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[31]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[33]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[34]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[35]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[36]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[37]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[38]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[39]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[40]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[41]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[42]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[43]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[44]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[45]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[46]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[47]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[48]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[49]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[50]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[51]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[52]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[53]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[54]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[55]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[56]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[57]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[58]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[59]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[60]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[61]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[62]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[63]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[64]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[65]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[66]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[67]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[68]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[69]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[70]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[71]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[72]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[73]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[74]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[75]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[76]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[77]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[78]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[79]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[80]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[81]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[82]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[83]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[84]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[85]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[86]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[87]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[88]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[89]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[90]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[91]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[92]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[93]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[94]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[95]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[96]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[97]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[98]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[99]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[100]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[101]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[102]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[103]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[104]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[105]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[106]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[107]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[108]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[109]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[110]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[111]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[112]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[113]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[114]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[115]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[116]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[117]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[118]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[119]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[120]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[121]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[122]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[123]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[124]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[125]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[126]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[127]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_50	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[127]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[127]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[126]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[126]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[125]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[125]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[124]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[124]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[123]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[123]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[122]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[122]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[121]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[121]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[120]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[120]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[119]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[119]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[118]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[118]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[117]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[117]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[116]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[116]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[115]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[115]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[114]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[114]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[113]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[113]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[112]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[112]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[111]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[111]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[110]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[110]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[109]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[109]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[108]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[108]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[107]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[107]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[106]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[106]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[105]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[105]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[104]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[104]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[103]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[103]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[102]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[102]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[101]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[101]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[100]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[100]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[99]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[99]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[98]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[98]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[97]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[97]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[96]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[96]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[95]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[95]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[94]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[94]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[93]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[93]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[92]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[92]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[91]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[91]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[90]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[90]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[89]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[89]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[88]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[88]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[87]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[87]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[86]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[86]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[85]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[85]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[84]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[84]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[83]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[83]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[82]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[82]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[81]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[81]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[80]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[80]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[79]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[79]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[78]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[78]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[77]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[77]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[76]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[76]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[75]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[75]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[74]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[74]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[73]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[73]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[72]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[72]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[71]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[71]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[70]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[70]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[69]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[69]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[68]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[68]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[67]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[67]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[66]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[66]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[65]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[65]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[64]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[64]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[63]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[63]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[62]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[62]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[61]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[61]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[60]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[60]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[59]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[59]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[58]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[58]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[57]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[57]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[56]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[56]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[55]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[55]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[54]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[54]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[53]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[53]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[52]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[52]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[51]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[51]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[50]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[50]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[49]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[49]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[48]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[48]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[47]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[47]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[46]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[46]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[45]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[45]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[44]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[44]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[43]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[43]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[42]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[42]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[41]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[41]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[40]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[40]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[39]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[39]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[38]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[38]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[37]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[37]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[36]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[36]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[35]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[35]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[34]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[34]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[33]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[33]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[32]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[32]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[31]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[31]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[30]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[30]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[29]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[29]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[28]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[28]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[27]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[27]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[26]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[26]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[25]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[25]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[24]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[24]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[23]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[23]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[22]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[22]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[21]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[21]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[20]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[20]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[19]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[19]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[18]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[18]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[17]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[17]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[16]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[16]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[15]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[15]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[14]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[14]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[13]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[13]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[12]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[11]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[10]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[10]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[9]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[8]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// C_in	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \C_out~output_o ;
wire \S[0]~output_o ;
wire \S[1]~output_o ;
wire \S[2]~output_o ;
wire \S[3]~output_o ;
wire \S[4]~output_o ;
wire \S[5]~output_o ;
wire \S[6]~output_o ;
wire \S[7]~output_o ;
wire \S[8]~output_o ;
wire \S[9]~output_o ;
wire \S[10]~output_o ;
wire \S[11]~output_o ;
wire \S[12]~output_o ;
wire \S[13]~output_o ;
wire \S[14]~output_o ;
wire \S[15]~output_o ;
wire \S[16]~output_o ;
wire \S[17]~output_o ;
wire \S[18]~output_o ;
wire \S[19]~output_o ;
wire \S[20]~output_o ;
wire \S[21]~output_o ;
wire \S[22]~output_o ;
wire \S[23]~output_o ;
wire \S[24]~output_o ;
wire \S[25]~output_o ;
wire \S[26]~output_o ;
wire \S[27]~output_o ;
wire \S[28]~output_o ;
wire \S[29]~output_o ;
wire \S[30]~output_o ;
wire \S[31]~output_o ;
wire \S[32]~output_o ;
wire \S[33]~output_o ;
wire \S[34]~output_o ;
wire \S[35]~output_o ;
wire \S[36]~output_o ;
wire \S[37]~output_o ;
wire \S[38]~output_o ;
wire \S[39]~output_o ;
wire \S[40]~output_o ;
wire \S[41]~output_o ;
wire \S[42]~output_o ;
wire \S[43]~output_o ;
wire \S[44]~output_o ;
wire \S[45]~output_o ;
wire \S[46]~output_o ;
wire \S[47]~output_o ;
wire \S[48]~output_o ;
wire \S[49]~output_o ;
wire \S[50]~output_o ;
wire \S[51]~output_o ;
wire \S[52]~output_o ;
wire \S[53]~output_o ;
wire \S[54]~output_o ;
wire \S[55]~output_o ;
wire \S[56]~output_o ;
wire \S[57]~output_o ;
wire \S[58]~output_o ;
wire \S[59]~output_o ;
wire \S[60]~output_o ;
wire \S[61]~output_o ;
wire \S[62]~output_o ;
wire \S[63]~output_o ;
wire \S[64]~output_o ;
wire \S[65]~output_o ;
wire \S[66]~output_o ;
wire \S[67]~output_o ;
wire \S[68]~output_o ;
wire \S[69]~output_o ;
wire \S[70]~output_o ;
wire \S[71]~output_o ;
wire \S[72]~output_o ;
wire \S[73]~output_o ;
wire \S[74]~output_o ;
wire \S[75]~output_o ;
wire \S[76]~output_o ;
wire \S[77]~output_o ;
wire \S[78]~output_o ;
wire \S[79]~output_o ;
wire \S[80]~output_o ;
wire \S[81]~output_o ;
wire \S[82]~output_o ;
wire \S[83]~output_o ;
wire \S[84]~output_o ;
wire \S[85]~output_o ;
wire \S[86]~output_o ;
wire \S[87]~output_o ;
wire \S[88]~output_o ;
wire \S[89]~output_o ;
wire \S[90]~output_o ;
wire \S[91]~output_o ;
wire \S[92]~output_o ;
wire \S[93]~output_o ;
wire \S[94]~output_o ;
wire \S[95]~output_o ;
wire \S[96]~output_o ;
wire \S[97]~output_o ;
wire \S[98]~output_o ;
wire \S[99]~output_o ;
wire \S[100]~output_o ;
wire \S[101]~output_o ;
wire \S[102]~output_o ;
wire \S[103]~output_o ;
wire \S[104]~output_o ;
wire \S[105]~output_o ;
wire \S[106]~output_o ;
wire \S[107]~output_o ;
wire \S[108]~output_o ;
wire \S[109]~output_o ;
wire \S[110]~output_o ;
wire \S[111]~output_o ;
wire \S[112]~output_o ;
wire \S[113]~output_o ;
wire \S[114]~output_o ;
wire \S[115]~output_o ;
wire \S[116]~output_o ;
wire \S[117]~output_o ;
wire \S[118]~output_o ;
wire \S[119]~output_o ;
wire \S[120]~output_o ;
wire \S[121]~output_o ;
wire \S[122]~output_o ;
wire \S[123]~output_o ;
wire \S[124]~output_o ;
wire \S[125]~output_o ;
wire \S[126]~output_o ;
wire \S[127]~output_o ;
wire \CLK_50~input_o ;
wire \CLK_50~inputclkctrl_outclk ;
wire \A[126]~input_o ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \enable~input_o ;
wire \B[126]~input_o ;
wire \B_i|data_out[126]~feeder_combout ;
wire \DUT|add_stage[126].one_bit_adder|C_out~0_combout ;
wire \B[127]~input_o ;
wire \B_i|data_out[127]~feeder_combout ;
wire \A[127]~input_o ;
wire \A_i|data_out[127]~feeder_combout ;
wire \A[125]~input_o ;
wire \A_i|data_out[125]~feeder_combout ;
wire \B[125]~input_o ;
wire \DUT|add_stage[126].one_bit_adder|C_out~1_combout ;
wire \B[124]~input_o ;
wire \A[124]~input_o ;
wire \B[122]~input_o ;
wire \A[122]~input_o ;
wire \DUT|add_stage[122].one_bit_adder|C_out~0_combout ;
wire \B[123]~input_o ;
wire \A[123]~input_o ;
wire \B[121]~input_o ;
wire \DUT|add_stage[122].one_bit_adder|C_out~1_combout ;
wire \A[121]~input_o ;
wire \B[119]~input_o ;
wire \A[119]~input_o ;
wire \A_i|data_out[119]~feeder_combout ;
wire \DUT|add_stage[119].one_bit_adder|C_out~0_combout ;
wire \A[120]~input_o ;
wire \B[120]~input_o ;
wire \DUT|add_stage[119].one_bit_adder|C_out~1_combout ;
wire \A[118]~input_o ;
wire \B[118]~input_o ;
wire \B[117]~input_o ;
wire \B[116]~input_o ;
wire \A[116]~input_o ;
wire \DUT|add_stage[116].one_bit_adder|C_out~0_combout ;
wire \A[117]~input_o ;
wire \A[115]~input_o ;
wire \DUT|add_stage[116].one_bit_adder|C_out~1_combout ;
wire \B[115]~input_o ;
wire \A[113]~input_o ;
wire \B[113]~input_o ;
wire \DUT|add_stage[113].one_bit_adder|C_out~0_combout ;
wire \B[114]~input_o ;
wire \B_i|data_out[114]~feeder_combout ;
wire \A[114]~input_o ;
wire \A[112]~input_o ;
wire \DUT|add_stage[113].one_bit_adder|C_out~1_combout ;
wire \B[112]~input_o ;
wire \B[111]~input_o ;
wire \A[110]~input_o ;
wire \B[110]~input_o ;
wire \DUT|add_stage[110].one_bit_adder|C_out~0_combout ;
wire \A[111]~input_o ;
wire \A[109]~input_o ;
wire \DUT|add_stage[110].one_bit_adder|C_out~1_combout ;
wire \B[109]~input_o ;
wire \A[107]~input_o ;
wire \A_i|data_out[107]~feeder_combout ;
wire \B[107]~input_o ;
wire \B_i|data_out[107]~feeder_combout ;
wire \DUT|add_stage[107].one_bit_adder|C_out~0_combout ;
wire \B[108]~input_o ;
wire \B_i|data_out[108]~feeder_combout ;
wire \A[108]~input_o ;
wire \A[106]~input_o ;
wire \A_i|data_out[106]~feeder_combout ;
wire \DUT|add_stage[107].one_bit_adder|C_out~1_combout ;
wire \B[106]~input_o ;
wire \B[105]~input_o ;
wire \B_i|data_out[105]~feeder_combout ;
wire \B[104]~input_o ;
wire \B_i|data_out[104]~feeder_combout ;
wire \A[104]~input_o ;
wire \A_i|data_out[104]~feeder_combout ;
wire \DUT|add_stage[104].one_bit_adder|C_out~0_combout ;
wire \A[105]~input_o ;
wire \A[103]~input_o ;
wire \DUT|add_stage[104].one_bit_adder|C_out~1_combout ;
wire \B[103]~input_o ;
wire \B[102]~input_o ;
wire \B_i|data_out[102]~feeder_combout ;
wire \B[101]~input_o ;
wire \A[101]~input_o ;
wire \DUT|add_stage[101].one_bit_adder|C_out~0_combout ;
wire \A[102]~input_o ;
wire \A[100]~input_o ;
wire \A_i|data_out[100]~feeder_combout ;
wire \B[100]~input_o ;
wire \B_i|data_out[100]~feeder_combout ;
wire \B[99]~input_o ;
wire \A[98]~input_o ;
wire \A_i|data_out[98]~feeder_combout ;
wire \B[98]~input_o ;
wire \DUT|add_stage[98].one_bit_adder|C_out~0_combout ;
wire \A[99]~input_o ;
wire \A[97]~input_o ;
wire \A_i|data_out[97]~feeder_combout ;
wire \DUT|add_stage[98].one_bit_adder|C_out~1_combout ;
wire \B[97]~input_o ;
wire \B[96]~input_o ;
wire \A[95]~input_o ;
wire \A_i|data_out[95]~feeder_combout ;
wire \B[95]~input_o ;
wire \DUT|add_stage[95].one_bit_adder|C_out~0_combout ;
wire \A[96]~input_o ;
wire \A[94]~input_o ;
wire \A_i|data_out[94]~feeder_combout ;
wire \DUT|add_stage[95].one_bit_adder|C_out~1_combout ;
wire \B[94]~input_o ;
wire \B[93]~input_o ;
wire \A[93]~input_o ;
wire \B[92]~input_o ;
wire \B_i|data_out[92]~feeder_combout ;
wire \B[91]~input_o ;
wire \B_i|data_out[91]~feeder_combout ;
wire \A[91]~input_o ;
wire \DUT|add_stage[91].one_bit_adder|C_out~0_combout ;
wire \A[92]~input_o ;
wire \DUT|add_stage[91].one_bit_adder|C_out~1_combout ;
wire \A[90]~input_o ;
wire \B[90]~input_o ;
wire \B[88]~input_o ;
wire \B_i|data_out[88]~feeder_combout ;
wire \A[88]~input_o ;
wire \DUT|add_stage[88].one_bit_adder|C_out~0_combout ;
wire \B[89]~input_o ;
wire \B_i|data_out[89]~feeder_combout ;
wire \A[89]~input_o ;
wire \A[87]~input_o ;
wire \A_i|data_out[87]~feeder_combout ;
wire \DUT|add_stage[88].one_bit_adder|C_out~1_combout ;
wire \B[87]~input_o ;
wire \B[86]~input_o ;
wire \A[86]~input_o ;
wire \B[85]~input_o ;
wire \B_i|data_out[85]~feeder_combout ;
wire \B[84]~input_o ;
wire \A[84]~input_o ;
wire \DUT|add_stage[84].one_bit_adder|C_out~0_combout ;
wire \A[85]~input_o ;
wire \A[83]~input_o ;
wire \A_i|data_out[83]~feeder_combout ;
wire \DUT|add_stage[84].one_bit_adder|C_out~1_combout ;
wire \B[83]~input_o ;
wire \A[80]~input_o ;
wire \B[81]~input_o ;
wire \A[81]~input_o ;
wire \DUT|add_stage[81].one_bit_adder|C_out~1_combout ;
wire \B[80]~input_o ;
wire \B[79]~input_o ;
wire \A[79]~input_o ;
wire \B[78]~input_o ;
wire \B[77]~input_o ;
wire \B_i|data_out[77]~feeder_combout ;
wire \A[77]~input_o ;
wire \DUT|add_stage[77].one_bit_adder|C_out~0_combout ;
wire \A[78]~input_o ;
wire \A[76]~input_o ;
wire \A_i|data_out[76]~feeder_combout ;
wire \DUT|add_stage[77].one_bit_adder|C_out~1_combout ;
wire \B[76]~input_o ;
wire \B[75]~input_o ;
wire \A[75]~input_o ;
wire \B[74]~input_o ;
wire \A[73]~input_o ;
wire \B[73]~input_o ;
wire \DUT|add_stage[73].one_bit_adder|C_out~0_combout ;
wire \A[74]~input_o ;
wire \A[72]~input_o ;
wire \A_i|data_out[72]~feeder_combout ;
wire \DUT|add_stage[73].one_bit_adder|C_out~1_combout ;
wire \B[72]~input_o ;
wire \B[71]~input_o ;
wire \A[71]~input_o ;
wire \B[69]~input_o ;
wire \B_i|data_out[69]~feeder_combout ;
wire \A[69]~input_o ;
wire \A_i|data_out[69]~feeder_combout ;
wire \DUT|add_stage[69].one_bit_adder|C_out~0_combout ;
wire \B[70]~input_o ;
wire \A[70]~input_o ;
wire \B[68]~input_o ;
wire \B_i|data_out[68]~feeder_combout ;
wire \DUT|add_stage[69].one_bit_adder|C_out~1_combout ;
wire \A[68]~input_o ;
wire \A_i|data_out[68]~feeder_combout ;
wire \B[67]~input_o ;
wire \B[66]~input_o ;
wire \A[66]~input_o ;
wire \DUT|add_stage[66].one_bit_adder|C_out~0_combout ;
wire \A[67]~input_o ;
wire \DUT|add_stage[66].one_bit_adder|C_out~1_combout ;
wire \A[65]~input_o ;
wire \B[65]~input_o ;
wire \B[64]~input_o ;
wire \B_i|data_out[64]~feeder_combout ;
wire \B[63]~input_o ;
wire \A[63]~input_o ;
wire \DUT|add_stage[63].one_bit_adder|C_out~0_combout ;
wire \A[64]~input_o ;
wire \DUT|add_stage[63].one_bit_adder|C_out~1_combout ;
wire \A[62]~input_o ;
wire \B[62]~input_o ;
wire \A[60]~input_o ;
wire \B[60]~input_o ;
wire \DUT|add_stage[60].one_bit_adder|C_out~0_combout ;
wire \B[61]~input_o ;
wire \A[61]~input_o ;
wire \A[59]~input_o ;
wire \DUT|add_stage[60].one_bit_adder|C_out~1_combout ;
wire \B[59]~input_o ;
wire \B[58]~input_o ;
wire \B[57]~input_o ;
wire \A[57]~input_o ;
wire \DUT|add_stage[57].one_bit_adder|C_out~0_combout ;
wire \A[58]~input_o ;
wire \A[56]~input_o ;
wire \DUT|add_stage[57].one_bit_adder|C_out~1_combout ;
wire \B[56]~input_o ;
wire \B[55]~input_o ;
wire \B_i|data_out[55]~feeder_combout ;
wire \B[54]~input_o ;
wire \A[54]~input_o ;
wire \DUT|add_stage[54].one_bit_adder|C_out~0_combout ;
wire \A[55]~input_o ;
wire \A[53]~input_o ;
wire \A_i|data_out[53]~feeder_combout ;
wire \DUT|add_stage[54].one_bit_adder|C_out~1_combout ;
wire \B[53]~input_o ;
wire \B[51]~input_o ;
wire \A[51]~input_o ;
wire \DUT|add_stage[51].one_bit_adder|C_out~0_combout ;
wire \B[52]~input_o ;
wire \A[52]~input_o ;
wire \DUT|add_stage[51].one_bit_adder|C_out~1_combout ;
wire \A[50]~input_o ;
wire \B[50]~input_o ;
wire \A[49]~input_o ;
wire \A[48]~input_o ;
wire \B[48]~input_o ;
wire \DUT|add_stage[48].one_bit_adder|C_out~0_combout ;
wire \B[49]~input_o ;
wire \B_i|data_out[49]~feeder_combout ;
wire \A[47]~input_o ;
wire \DUT|add_stage[48].one_bit_adder|C_out~1_combout ;
wire \B[47]~input_o ;
wire \A[45]~input_o ;
wire \B[45]~input_o ;
wire \B_i|data_out[45]~feeder_combout ;
wire \DUT|add_stage[45].one_bit_adder|C_out~0_combout ;
wire \B[46]~input_o ;
wire \A[46]~input_o ;
wire \B[43]~input_o ;
wire \B[42]~input_o ;
wire \A[42]~input_o ;
wire \DUT|add_stage[42].one_bit_adder|C_out~0_combout ;
wire \A[43]~input_o ;
wire \A[41]~input_o ;
wire \DUT|add_stage[42].one_bit_adder|C_out~1_combout ;
wire \B[41]~input_o ;
wire \A[39]~input_o ;
wire \B[39]~input_o ;
wire \DUT|add_stage[39].one_bit_adder|C_out~0_combout ;
wire \B[40]~input_o ;
wire \A[40]~input_o ;
wire \DUT|add_stage[39].one_bit_adder|C_out~1_combout ;
wire \A[38]~input_o ;
wire \A_i|data_out[38]~feeder_combout ;
wire \B[38]~input_o ;
wire \B[37]~input_o ;
wire \B_i|data_out[37]~feeder_combout ;
wire \A[37]~input_o ;
wire \B[36]~input_o ;
wire \B_i|data_out[36]~feeder_combout ;
wire \B[35]~input_o ;
wire \A[35]~input_o ;
wire \DUT|add_stage[35].one_bit_adder|C_out~0_combout ;
wire \A[36]~input_o ;
wire \DUT|add_stage[35].one_bit_adder|C_out~1_combout ;
wire \A[34]~input_o ;
wire \A_i|data_out[34]~feeder_combout ;
wire \B[34]~input_o ;
wire \B[32]~input_o ;
wire \A[31]~input_o ;
wire \A_i|data_out[31]~feeder_combout ;
wire \B[31]~input_o ;
wire \B_i|data_out[31]~feeder_combout ;
wire \DUT|add_stage[31].one_bit_adder|C_out~0_combout ;
wire \A[32]~input_o ;
wire \A[30]~input_o ;
wire \DUT|add_stage[31].one_bit_adder|C_out~1_combout ;
wire \B[30]~input_o ;
wire \B[29]~input_o ;
wire \A[28]~input_o ;
wire \B[28]~input_o ;
wire \DUT|add_stage[28].one_bit_adder|C_out~0_combout ;
wire \A[29]~input_o ;
wire \B[27]~input_o ;
wire \A[27]~input_o ;
wire \A_i|data_out[27]~feeder_combout ;
wire \DUT|add_stage[27].one_bit_adder|C_out~0_combout ;
wire \A[26]~input_o ;
wire \DUT|add_stage[27].one_bit_adder|C_out~1_combout ;
wire \B[26]~input_o ;
wire \A[24]~input_o ;
wire \B[24]~input_o ;
wire \DUT|add_stage[24].one_bit_adder|C_out~0_combout ;
wire \B[25]~input_o ;
wire \A[25]~input_o ;
wire \DUT|add_stage[24].one_bit_adder|C_out~1_combout ;
wire \A[23]~input_o ;
wire \B[23]~input_o ;
wire \B[22]~input_o ;
wire \A[21]~input_o ;
wire \A_i|data_out[21]~feeder_combout ;
wire \B[21]~input_o ;
wire \B_i|data_out[21]~feeder_combout ;
wire \DUT|add_stage[21].one_bit_adder|C_out~0_combout ;
wire \A[22]~input_o ;
wire \DUT|add_stage[21].one_bit_adder|C_out~1_combout ;
wire \B[20]~input_o ;
wire \B_i|data_out[20]~feeder_combout ;
wire \A[20]~input_o ;
wire \B[19]~input_o ;
wire \B_i|data_out[19]~feeder_combout ;
wire \A[18]~input_o ;
wire \B[18]~input_o ;
wire \DUT|add_stage[18].one_bit_adder|C_out~0_combout ;
wire \A[19]~input_o ;
wire \DUT|add_stage[18].one_bit_adder|C_out~1_combout ;
wire \A[17]~input_o ;
wire \A_i|data_out[17]~feeder_combout ;
wire \B[17]~input_o ;
wire \B[16]~input_o ;
wire \B_i|data_out[16]~feeder_combout ;
wire \A[16]~input_o ;
wire \B[15]~input_o ;
wire \B_i|data_out[15]~feeder_combout ;
wire \A[15]~input_o ;
wire \B[14]~input_o ;
wire \A[13]~input_o ;
wire \A_i|data_out[13]~feeder_combout ;
wire \B[13]~input_o ;
wire \DUT|add_stage[13].one_bit_adder|C_out~0_combout ;
wire \A[14]~input_o ;
wire \A[12]~input_o ;
wire \A_i|data_out[12]~feeder_combout ;
wire \DUT|add_stage[13].one_bit_adder|C_out~1_combout ;
wire \B[12]~input_o ;
wire \B[11]~input_o ;
wire \B_i|data_out[11]~feeder_combout ;
wire \A[11]~input_o ;
wire \B[10]~input_o ;
wire \B_i|data_out[10]~feeder_combout ;
wire \A[9]~input_o ;
wire \A_i|data_out[9]~feeder_combout ;
wire \B[9]~input_o ;
wire \DUT|add_stage[9].one_bit_adder|C_out~0_combout ;
wire \A[10]~input_o ;
wire \A[8]~input_o ;
wire \A_i|data_out[8]~feeder_combout ;
wire \DUT|add_stage[9].one_bit_adder|C_out~1_combout ;
wire \B[8]~input_o ;
wire \B[6]~input_o ;
wire \A[6]~input_o ;
wire \DUT|add_stage[6].one_bit_adder|C_out~0_combout ;
wire \B[7]~input_o ;
wire \A[7]~input_o ;
wire \B[5]~input_o ;
wire \A[5]~input_o ;
wire \B[3]~input_o ;
wire \A[2]~input_o ;
wire \B[2]~input_o ;
wire \DUT|add_stage[2].one_bit_adder|C_out~0_combout ;
wire \A[3]~input_o ;
wire \A[0]~input_o ;
wire \A_i|data_out[0]~feeder_combout ;
wire \B[0]~input_o ;
wire \C_in~input_o ;
wire \C_i|data_out[0]~feeder_combout ;
wire \DUT|add_stage[0].one_bit_adder|C_out~0_combout ;
wire \A[1]~input_o ;
wire \A_i|data_out[1]~feeder_combout ;
wire \B[1]~input_o ;
wire \DUT|add_stage[2].one_bit_adder|C_out~1_combout ;
wire \DUT|add_stage[2].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[3].one_bit_adder|C_out~0_combout ;
wire \A[4]~input_o ;
wire \B[4]~input_o ;
wire \B_i|data_out[4]~feeder_combout ;
wire \DUT|add_stage[6].one_bit_adder|C_out~1_combout ;
wire \DUT|add_stage[6].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[6].one_bit_adder|C_out~3_combout ;
wire \DUT|add_stage[7].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[9].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[10].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[11].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[13].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[14].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[15].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[16].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[18].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[19].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[21].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[22].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[24].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[25].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[27].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[28].one_bit_adder|C_out~1_combout ;
wire \DUT|add_stage[29].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[31].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[32].one_bit_adder|C_out~0_combout ;
wire \B[33]~input_o ;
wire \A[33]~input_o ;
wire \DUT|add_stage[33].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[35].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[36].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[37].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[39].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[40].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[42].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[43].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[45].one_bit_adder|C_out~1_combout ;
wire \B[44]~input_o ;
wire \A[44]~input_o ;
wire \A_i|data_out[44]~feeder_combout ;
wire \DUT|add_stage[45].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[46].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[48].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[49].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[51].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[52].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[54].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[55].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[57].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[58].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[60].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[61].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[63].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[64].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[66].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[67].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[69].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[70].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[71].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[73].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[74].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[75].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[77].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[78].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[79].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[81].one_bit_adder|C_out~2_combout ;
wire \B[82]~input_o ;
wire \A[82]~input_o ;
wire \DUT|add_stage[81].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[82].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[84].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[85].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[86].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[88].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[89].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[91].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[92].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[93].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[95].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[96].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[98].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[99].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[101].one_bit_adder|C_out~1_combout ;
wire \DUT|add_stage[101].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[102].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[104].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[105].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[107].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[108].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[110].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[111].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[113].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[114].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[116].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[117].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[119].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[120].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[122].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[123].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[124].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[126].one_bit_adder|C_out~2_combout ;
wire \DUT|add_stage[127].one_bit_adder|C_out~0_combout ;
wire \DUT|add_stage[0].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[1].one_bit_adder|S~combout ;
wire \DUT|add_stage[2].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[2].one_bit_adder|S~combout ;
wire \DUT|add_stage[3].one_bit_adder|S~combout ;
wire \DUT|add_stage[4].one_bit_adder|S~combout ;
wire \DUT|add_stage[5].one_bit_adder|S~combout ;
wire \S_o|data_out[5]~feeder_combout ;
wire \DUT|add_stage[6].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[6].one_bit_adder|S~combout ;
wire \DUT|add_stage[7].one_bit_adder|S~combout ;
wire \DUT|add_stage[8].one_bit_adder|S~combout ;
wire \DUT|add_stage[9].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[9].one_bit_adder|S~combout ;
wire \DUT|add_stage[10].one_bit_adder|S~combout ;
wire \DUT|add_stage[11].one_bit_adder|S~combout ;
wire \DUT|add_stage[12].one_bit_adder|S~combout ;
wire \DUT|add_stage[13].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[13].one_bit_adder|S~combout ;
wire \DUT|add_stage[14].one_bit_adder|S~combout ;
wire \DUT|add_stage[15].one_bit_adder|S~combout ;
wire \DUT|add_stage[16].one_bit_adder|S~combout ;
wire \DUT|add_stage[17].one_bit_adder|S~combout ;
wire \DUT|add_stage[18].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[18].one_bit_adder|S~combout ;
wire \DUT|add_stage[19].one_bit_adder|S~combout ;
wire \DUT|add_stage[20].one_bit_adder|S~combout ;
wire \DUT|add_stage[21].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[21].one_bit_adder|S~combout ;
wire \DUT|add_stage[22].one_bit_adder|S~combout ;
wire \DUT|add_stage[23].one_bit_adder|S~combout ;
wire \DUT|add_stage[24].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[24].one_bit_adder|S~combout ;
wire \DUT|add_stage[25].one_bit_adder|S~combout ;
wire \DUT|add_stage[26].one_bit_adder|S~combout ;
wire \DUT|add_stage[27].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[27].one_bit_adder|S~combout ;
wire \DUT|add_stage[28].one_bit_adder|S~combout ;
wire \DUT|add_stage[29].one_bit_adder|S~combout ;
wire \DUT|add_stage[30].one_bit_adder|S~combout ;
wire \DUT|add_stage[31].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[31].one_bit_adder|S~combout ;
wire \DUT|add_stage[32].one_bit_adder|S~combout ;
wire \DUT|add_stage[33].one_bit_adder|S~combout ;
wire \DUT|add_stage[34].one_bit_adder|S~combout ;
wire \DUT|add_stage[35].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[35].one_bit_adder|S~combout ;
wire \DUT|add_stage[36].one_bit_adder|S~combout ;
wire \DUT|add_stage[37].one_bit_adder|S~combout ;
wire \DUT|add_stage[38].one_bit_adder|S~combout ;
wire \DUT|add_stage[39].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[39].one_bit_adder|S~combout ;
wire \DUT|add_stage[40].one_bit_adder|S~combout ;
wire \DUT|add_stage[41].one_bit_adder|S~combout ;
wire \DUT|add_stage[42].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[42].one_bit_adder|S~combout ;
wire \DUT|add_stage[43].one_bit_adder|S~combout ;
wire \DUT|add_stage[44].one_bit_adder|S~combout ;
wire \DUT|add_stage[45].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[45].one_bit_adder|S~combout ;
wire \DUT|add_stage[46].one_bit_adder|S~combout ;
wire \DUT|add_stage[47].one_bit_adder|S~combout ;
wire \DUT|add_stage[48].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[48].one_bit_adder|S~combout ;
wire \DUT|add_stage[49].one_bit_adder|S~combout ;
wire \DUT|add_stage[50].one_bit_adder|S~combout ;
wire \DUT|add_stage[51].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[51].one_bit_adder|S~combout ;
wire \DUT|add_stage[52].one_bit_adder|S~combout ;
wire \DUT|add_stage[53].one_bit_adder|S~combout ;
wire \DUT|add_stage[54].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[54].one_bit_adder|S~combout ;
wire \DUT|add_stage[55].one_bit_adder|S~combout ;
wire \DUT|add_stage[56].one_bit_adder|S~combout ;
wire \DUT|add_stage[57].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[57].one_bit_adder|S~combout ;
wire \DUT|add_stage[58].one_bit_adder|S~combout ;
wire \DUT|add_stage[59].one_bit_adder|S~combout ;
wire \DUT|add_stage[60].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[60].one_bit_adder|S~combout ;
wire \DUT|add_stage[61].one_bit_adder|S~combout ;
wire \DUT|add_stage[62].one_bit_adder|S~combout ;
wire \DUT|add_stage[63].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[63].one_bit_adder|S~combout ;
wire \DUT|add_stage[64].one_bit_adder|S~combout ;
wire \DUT|add_stage[65].one_bit_adder|S~combout ;
wire \DUT|add_stage[66].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[66].one_bit_adder|S~combout ;
wire \DUT|add_stage[67].one_bit_adder|S~combout ;
wire \DUT|add_stage[68].one_bit_adder|S~combout ;
wire \DUT|add_stage[69].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[69].one_bit_adder|S~combout ;
wire \DUT|add_stage[70].one_bit_adder|S~combout ;
wire \DUT|add_stage[71].one_bit_adder|S~combout ;
wire \DUT|add_stage[72].one_bit_adder|S~combout ;
wire \DUT|add_stage[73].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[73].one_bit_adder|S~combout ;
wire \DUT|add_stage[74].one_bit_adder|S~combout ;
wire \DUT|add_stage[75].one_bit_adder|S~combout ;
wire \DUT|add_stage[76].one_bit_adder|S~combout ;
wire \DUT|add_stage[77].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[77].one_bit_adder|S~combout ;
wire \DUT|add_stage[78].one_bit_adder|S~combout ;
wire \DUT|add_stage[79].one_bit_adder|S~combout ;
wire \DUT|add_stage[80].one_bit_adder|S~combout ;
wire \DUT|add_stage[81].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[81].one_bit_adder|S~combout ;
wire \DUT|add_stage[82].one_bit_adder|S~combout ;
wire \DUT|add_stage[83].one_bit_adder|S~combout ;
wire \DUT|add_stage[84].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[84].one_bit_adder|S~combout ;
wire \DUT|add_stage[85].one_bit_adder|S~combout ;
wire \DUT|add_stage[86].one_bit_adder|S~combout ;
wire \DUT|add_stage[87].one_bit_adder|S~combout ;
wire \DUT|add_stage[88].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[88].one_bit_adder|S~combout ;
wire \DUT|add_stage[89].one_bit_adder|S~combout ;
wire \DUT|add_stage[90].one_bit_adder|S~combout ;
wire \DUT|add_stage[91].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[91].one_bit_adder|S~combout ;
wire \DUT|add_stage[92].one_bit_adder|S~combout ;
wire \DUT|add_stage[93].one_bit_adder|S~combout ;
wire \DUT|add_stage[94].one_bit_adder|S~combout ;
wire \DUT|add_stage[95].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[95].one_bit_adder|S~combout ;
wire \DUT|add_stage[96].one_bit_adder|S~combout ;
wire \DUT|add_stage[97].one_bit_adder|S~combout ;
wire \DUT|add_stage[98].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[98].one_bit_adder|S~combout ;
wire \DUT|add_stage[99].one_bit_adder|S~combout ;
wire \DUT|add_stage[100].one_bit_adder|S~combout ;
wire \DUT|add_stage[101].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[101].one_bit_adder|S~combout ;
wire \DUT|add_stage[102].one_bit_adder|S~combout ;
wire \DUT|add_stage[103].one_bit_adder|S~combout ;
wire \DUT|add_stage[104].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[104].one_bit_adder|S~combout ;
wire \DUT|add_stage[105].one_bit_adder|S~combout ;
wire \DUT|add_stage[106].one_bit_adder|S~combout ;
wire \DUT|add_stage[107].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[107].one_bit_adder|S~combout ;
wire \DUT|add_stage[108].one_bit_adder|S~combout ;
wire \DUT|add_stage[109].one_bit_adder|S~combout ;
wire \DUT|add_stage[110].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[110].one_bit_adder|S~combout ;
wire \DUT|add_stage[111].one_bit_adder|S~combout ;
wire \DUT|add_stage[112].one_bit_adder|S~combout ;
wire \DUT|add_stage[113].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[113].one_bit_adder|S~combout ;
wire \DUT|add_stage[114].one_bit_adder|S~combout ;
wire \DUT|add_stage[115].one_bit_adder|S~combout ;
wire \DUT|add_stage[116].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[116].one_bit_adder|S~combout ;
wire \DUT|add_stage[117].one_bit_adder|S~combout ;
wire \DUT|add_stage[118].one_bit_adder|S~combout ;
wire \DUT|add_stage[119].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[119].one_bit_adder|S~combout ;
wire \DUT|add_stage[120].one_bit_adder|S~combout ;
wire \DUT|add_stage[121].one_bit_adder|S~combout ;
wire \DUT|add_stage[122].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[122].one_bit_adder|S~combout ;
wire \DUT|add_stage[123].one_bit_adder|S~combout ;
wire \DUT|add_stage[124].one_bit_adder|S~combout ;
wire \DUT|add_stage[125].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[125].one_bit_adder|S~combout ;
wire \DUT|add_stage[126].one_bit_adder|S~0_combout ;
wire \DUT|add_stage[126].one_bit_adder|S~combout ;
wire \DUT|add_stage[127].one_bit_adder|S~combout ;
wire [127:0] \B_i|data_out ;
wire [0:0] \C_o|data_out ;
wire [127:0] \S_o|data_out ;
wire [127:0] \A_i|data_out ;
wire [0:0] \C_i|data_out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X67_Y18_N9
cycloneive_io_obuf \C_out~output (
	.i(\C_o|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\C_out~output_o ),
	.obar());
// synopsys translate_off
defparam \C_out~output .bus_hold = "false";
defparam \C_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N2
cycloneive_io_obuf \S[0]~output (
	.i(\S_o|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[0]~output .bus_hold = "false";
defparam \S[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N16
cycloneive_io_obuf \S[1]~output (
	.i(\S_o|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[1]~output .bus_hold = "false";
defparam \S[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y43_N2
cycloneive_io_obuf \S[2]~output (
	.i(\S_o|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[2]~output .bus_hold = "false";
defparam \S[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y2_N9
cycloneive_io_obuf \S[3]~output (
	.i(\S_o|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[3]~output .bus_hold = "false";
defparam \S[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N2
cycloneive_io_obuf \S[4]~output (
	.i(\S_o|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[4]~output .bus_hold = "false";
defparam \S[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N16
cycloneive_io_obuf \S[5]~output (
	.i(\S_o|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[5]~output .bus_hold = "false";
defparam \S[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N2
cycloneive_io_obuf \S[6]~output (
	.i(\S_o|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[6]~output .bus_hold = "false";
defparam \S[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
cycloneive_io_obuf \S[7]~output (
	.i(\S_o|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[7]~output .bus_hold = "false";
defparam \S[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N9
cycloneive_io_obuf \S[8]~output (
	.i(\S_o|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[8]~output .bus_hold = "false";
defparam \S[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N2
cycloneive_io_obuf \S[9]~output (
	.i(\S_o|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[9]~output .bus_hold = "false";
defparam \S[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N9
cycloneive_io_obuf \S[10]~output (
	.i(\S_o|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[10]~output .bus_hold = "false";
defparam \S[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N2
cycloneive_io_obuf \S[11]~output (
	.i(\S_o|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[11]~output .bus_hold = "false";
defparam \S[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N9
cycloneive_io_obuf \S[12]~output (
	.i(\S_o|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[12]~output .bus_hold = "false";
defparam \S[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N9
cycloneive_io_obuf \S[13]~output (
	.i(\S_o|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[13]~output .bus_hold = "false";
defparam \S[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N9
cycloneive_io_obuf \S[14]~output (
	.i(\S_o|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[14]~output .bus_hold = "false";
defparam \S[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N30
cycloneive_io_obuf \S[15]~output (
	.i(\S_o|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[15]~output .bus_hold = "false";
defparam \S[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N16
cycloneive_io_obuf \S[16]~output (
	.i(\S_o|data_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[16]~output .bus_hold = "false";
defparam \S[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \S[17]~output (
	.i(\S_o|data_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[17]~output .bus_hold = "false";
defparam \S[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \S[18]~output (
	.i(\S_o|data_out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[18]~output .bus_hold = "false";
defparam \S[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cycloneive_io_obuf \S[19]~output (
	.i(\S_o|data_out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[19]~output .bus_hold = "false";
defparam \S[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \S[20]~output (
	.i(\S_o|data_out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[20]~output .bus_hold = "false";
defparam \S[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \S[21]~output (
	.i(\S_o|data_out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[21]~output .bus_hold = "false";
defparam \S[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \S[22]~output (
	.i(\S_o|data_out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[22]~output .bus_hold = "false";
defparam \S[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N30
cycloneive_io_obuf \S[23]~output (
	.i(\S_o|data_out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[23]~output .bus_hold = "false";
defparam \S[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N30
cycloneive_io_obuf \S[24]~output (
	.i(\S_o|data_out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[24]~output .bus_hold = "false";
defparam \S[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N23
cycloneive_io_obuf \S[25]~output (
	.i(\S_o|data_out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[25]~output .bus_hold = "false";
defparam \S[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N2
cycloneive_io_obuf \S[26]~output (
	.i(\S_o|data_out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[26]~output .bus_hold = "false";
defparam \S[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \S[27]~output (
	.i(\S_o|data_out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[27]~output .bus_hold = "false";
defparam \S[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N2
cycloneive_io_obuf \S[28]~output (
	.i(\S_o|data_out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[28]~output .bus_hold = "false";
defparam \S[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N9
cycloneive_io_obuf \S[29]~output (
	.i(\S_o|data_out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[29]~output .bus_hold = "false";
defparam \S[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
cycloneive_io_obuf \S[30]~output (
	.i(\S_o|data_out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[30]~output .bus_hold = "false";
defparam \S[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N2
cycloneive_io_obuf \S[31]~output (
	.i(\S_o|data_out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[31]~output .bus_hold = "false";
defparam \S[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \S[32]~output (
	.i(\S_o|data_out [32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[32]~output .bus_hold = "false";
defparam \S[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N16
cycloneive_io_obuf \S[33]~output (
	.i(\S_o|data_out [33]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[33]~output .bus_hold = "false";
defparam \S[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N9
cycloneive_io_obuf \S[34]~output (
	.i(\S_o|data_out [34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[34]~output .bus_hold = "false";
defparam \S[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N16
cycloneive_io_obuf \S[35]~output (
	.i(\S_o|data_out [35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[35]~output .bus_hold = "false";
defparam \S[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N2
cycloneive_io_obuf \S[36]~output (
	.i(\S_o|data_out [36]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[36]~output .bus_hold = "false";
defparam \S[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N2
cycloneive_io_obuf \S[37]~output (
	.i(\S_o|data_out [37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[37]~output .bus_hold = "false";
defparam \S[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N2
cycloneive_io_obuf \S[38]~output (
	.i(\S_o|data_out [38]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[38]~output .bus_hold = "false";
defparam \S[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N9
cycloneive_io_obuf \S[39]~output (
	.i(\S_o|data_out [39]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[39]~output .bus_hold = "false";
defparam \S[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y2_N16
cycloneive_io_obuf \S[40]~output (
	.i(\S_o|data_out [40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[40]~output .bus_hold = "false";
defparam \S[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N23
cycloneive_io_obuf \S[41]~output (
	.i(\S_o|data_out [41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[41]~output .bus_hold = "false";
defparam \S[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N30
cycloneive_io_obuf \S[42]~output (
	.i(\S_o|data_out [42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[42]~output .bus_hold = "false";
defparam \S[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneive_io_obuf \S[43]~output (
	.i(\S_o|data_out [43]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[43]~output .bus_hold = "false";
defparam \S[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N30
cycloneive_io_obuf \S[44]~output (
	.i(\S_o|data_out [44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[44]~output .bus_hold = "false";
defparam \S[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N23
cycloneive_io_obuf \S[45]~output (
	.i(\S_o|data_out [45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[45]~output .bus_hold = "false";
defparam \S[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N30
cycloneive_io_obuf \S[46]~output (
	.i(\S_o|data_out [46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[46]~output .bus_hold = "false";
defparam \S[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \S[47]~output (
	.i(\S_o|data_out [47]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[47]~output .bus_hold = "false";
defparam \S[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N2
cycloneive_io_obuf \S[48]~output (
	.i(\S_o|data_out [48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[48]~output .bus_hold = "false";
defparam \S[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y38_N16
cycloneive_io_obuf \S[49]~output (
	.i(\S_o|data_out [49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[49]~output .bus_hold = "false";
defparam \S[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N2
cycloneive_io_obuf \S[50]~output (
	.i(\S_o|data_out [50]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[50]~output .bus_hold = "false";
defparam \S[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y41_N23
cycloneive_io_obuf \S[51]~output (
	.i(\S_o|data_out [51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[51]~output .bus_hold = "false";
defparam \S[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N2
cycloneive_io_obuf \S[52]~output (
	.i(\S_o|data_out [52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[52]~output .bus_hold = "false";
defparam \S[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N23
cycloneive_io_obuf \S[53]~output (
	.i(\S_o|data_out [53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[53]~output .bus_hold = "false";
defparam \S[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cycloneive_io_obuf \S[54]~output (
	.i(\S_o|data_out [54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[54]~output .bus_hold = "false";
defparam \S[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N23
cycloneive_io_obuf \S[55]~output (
	.i(\S_o|data_out [55]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[55]~output .bus_hold = "false";
defparam \S[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N16
cycloneive_io_obuf \S[56]~output (
	.i(\S_o|data_out [56]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[56]~output .bus_hold = "false";
defparam \S[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N30
cycloneive_io_obuf \S[57]~output (
	.i(\S_o|data_out [57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[57]~output .bus_hold = "false";
defparam \S[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N2
cycloneive_io_obuf \S[58]~output (
	.i(\S_o|data_out [58]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[58]~output .bus_hold = "false";
defparam \S[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N9
cycloneive_io_obuf \S[59]~output (
	.i(\S_o|data_out [59]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[59]~output .bus_hold = "false";
defparam \S[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \S[60]~output (
	.i(\S_o|data_out [60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[60]~output .bus_hold = "false";
defparam \S[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N23
cycloneive_io_obuf \S[61]~output (
	.i(\S_o|data_out [61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[61]~output .bus_hold = "false";
defparam \S[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N9
cycloneive_io_obuf \S[62]~output (
	.i(\S_o|data_out [62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[62]~output .bus_hold = "false";
defparam \S[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N16
cycloneive_io_obuf \S[63]~output (
	.i(\S_o|data_out [63]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[63]~output .bus_hold = "false";
defparam \S[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N2
cycloneive_io_obuf \S[64]~output (
	.i(\S_o|data_out [64]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[64]~output .bus_hold = "false";
defparam \S[64]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N2
cycloneive_io_obuf \S[65]~output (
	.i(\S_o|data_out [65]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[65]~output .bus_hold = "false";
defparam \S[65]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N30
cycloneive_io_obuf \S[66]~output (
	.i(\S_o|data_out [66]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[66]~output .bus_hold = "false";
defparam \S[66]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N23
cycloneive_io_obuf \S[67]~output (
	.i(\S_o|data_out [67]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[67]~output .bus_hold = "false";
defparam \S[67]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \S[68]~output (
	.i(\S_o|data_out [68]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[68]~output .bus_hold = "false";
defparam \S[68]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y29_N9
cycloneive_io_obuf \S[69]~output (
	.i(\S_o|data_out [69]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[69]~output .bus_hold = "false";
defparam \S[69]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N23
cycloneive_io_obuf \S[70]~output (
	.i(\S_o|data_out [70]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[70]~output .bus_hold = "false";
defparam \S[70]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N23
cycloneive_io_obuf \S[71]~output (
	.i(\S_o|data_out [71]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[71]~output .bus_hold = "false";
defparam \S[71]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N9
cycloneive_io_obuf \S[72]~output (
	.i(\S_o|data_out [72]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[72]~output .bus_hold = "false";
defparam \S[72]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \S[73]~output (
	.i(\S_o|data_out [73]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[73]~output .bus_hold = "false";
defparam \S[73]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N9
cycloneive_io_obuf \S[74]~output (
	.i(\S_o|data_out [74]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[74]~output .bus_hold = "false";
defparam \S[74]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y41_N2
cycloneive_io_obuf \S[75]~output (
	.i(\S_o|data_out [75]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[75]~output .bus_hold = "false";
defparam \S[75]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N9
cycloneive_io_obuf \S[76]~output (
	.i(\S_o|data_out [76]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[76]~output .bus_hold = "false";
defparam \S[76]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y33_N16
cycloneive_io_obuf \S[77]~output (
	.i(\S_o|data_out [77]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[77]~output .bus_hold = "false";
defparam \S[77]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y33_N2
cycloneive_io_obuf \S[78]~output (
	.i(\S_o|data_out [78]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[78]~output .bus_hold = "false";
defparam \S[78]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N9
cycloneive_io_obuf \S[79]~output (
	.i(\S_o|data_out [79]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[79]~output .bus_hold = "false";
defparam \S[79]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \S[80]~output (
	.i(\S_o|data_out [80]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[80]~output .bus_hold = "false";
defparam \S[80]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N23
cycloneive_io_obuf \S[81]~output (
	.i(\S_o|data_out [81]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[81]~output .bus_hold = "false";
defparam \S[81]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \S[82]~output (
	.i(\S_o|data_out [82]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[82]~output .bus_hold = "false";
defparam \S[82]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \S[83]~output (
	.i(\S_o|data_out [83]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[83]~output .bus_hold = "false";
defparam \S[83]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N2
cycloneive_io_obuf \S[84]~output (
	.i(\S_o|data_out [84]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[84]~output .bus_hold = "false";
defparam \S[84]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N30
cycloneive_io_obuf \S[85]~output (
	.i(\S_o|data_out [85]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[85]~output .bus_hold = "false";
defparam \S[85]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneive_io_obuf \S[86]~output (
	.i(\S_o|data_out [86]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[86]~output .bus_hold = "false";
defparam \S[86]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N2
cycloneive_io_obuf \S[87]~output (
	.i(\S_o|data_out [87]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[87]~output .bus_hold = "false";
defparam \S[87]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N23
cycloneive_io_obuf \S[88]~output (
	.i(\S_o|data_out [88]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[88]~output .bus_hold = "false";
defparam \S[88]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \S[89]~output (
	.i(\S_o|data_out [89]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[89]~output .bus_hold = "false";
defparam \S[89]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N9
cycloneive_io_obuf \S[90]~output (
	.i(\S_o|data_out [90]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[90]~output .bus_hold = "false";
defparam \S[90]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y2_N23
cycloneive_io_obuf \S[91]~output (
	.i(\S_o|data_out [91]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[91]~output .bus_hold = "false";
defparam \S[91]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N2
cycloneive_io_obuf \S[92]~output (
	.i(\S_o|data_out [92]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[92]~output .bus_hold = "false";
defparam \S[92]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N9
cycloneive_io_obuf \S[93]~output (
	.i(\S_o|data_out [93]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[93]~output .bus_hold = "false";
defparam \S[93]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \S[94]~output (
	.i(\S_o|data_out [94]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[94]~output .bus_hold = "false";
defparam \S[94]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N23
cycloneive_io_obuf \S[95]~output (
	.i(\S_o|data_out [95]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[95]~output .bus_hold = "false";
defparam \S[95]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N30
cycloneive_io_obuf \S[96]~output (
	.i(\S_o|data_out [96]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[96]~output .bus_hold = "false";
defparam \S[96]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
cycloneive_io_obuf \S[97]~output (
	.i(\S_o|data_out [97]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[97]~output .bus_hold = "false";
defparam \S[97]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y4_N23
cycloneive_io_obuf \S[98]~output (
	.i(\S_o|data_out [98]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[98]~output .bus_hold = "false";
defparam \S[98]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \S[99]~output (
	.i(\S_o|data_out [99]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[99]~output .bus_hold = "false";
defparam \S[99]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \S[100]~output (
	.i(\S_o|data_out [100]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[100]~output .bus_hold = "false";
defparam \S[100]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N23
cycloneive_io_obuf \S[101]~output (
	.i(\S_o|data_out [101]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[101]~output .bus_hold = "false";
defparam \S[101]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \S[102]~output (
	.i(\S_o|data_out [102]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[102]~output .bus_hold = "false";
defparam \S[102]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \S[103]~output (
	.i(\S_o|data_out [103]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[103]~output .bus_hold = "false";
defparam \S[103]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \S[104]~output (
	.i(\S_o|data_out [104]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[104]~output .bus_hold = "false";
defparam \S[104]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N2
cycloneive_io_obuf \S[105]~output (
	.i(\S_o|data_out [105]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[105]~output .bus_hold = "false";
defparam \S[105]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \S[106]~output (
	.i(\S_o|data_out [106]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[106]~output .bus_hold = "false";
defparam \S[106]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \S[107]~output (
	.i(\S_o|data_out [107]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[107]~output .bus_hold = "false";
defparam \S[107]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \S[108]~output (
	.i(\S_o|data_out [108]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[108]~output .bus_hold = "false";
defparam \S[108]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \S[109]~output (
	.i(\S_o|data_out [109]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[109]~output .bus_hold = "false";
defparam \S[109]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \S[110]~output (
	.i(\S_o|data_out [110]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[110]~output .bus_hold = "false";
defparam \S[110]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneive_io_obuf \S[111]~output (
	.i(\S_o|data_out [111]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[111]~output .bus_hold = "false";
defparam \S[111]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y6_N16
cycloneive_io_obuf \S[112]~output (
	.i(\S_o|data_out [112]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[112]~output .bus_hold = "false";
defparam \S[112]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y4_N16
cycloneive_io_obuf \S[113]~output (
	.i(\S_o|data_out [113]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[113]~output .bus_hold = "false";
defparam \S[113]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N23
cycloneive_io_obuf \S[114]~output (
	.i(\S_o|data_out [114]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[114]~output .bus_hold = "false";
defparam \S[114]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \S[115]~output (
	.i(\S_o|data_out [115]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[115]~output .bus_hold = "false";
defparam \S[115]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \S[116]~output (
	.i(\S_o|data_out [116]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[116]~output .bus_hold = "false";
defparam \S[116]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \S[117]~output (
	.i(\S_o|data_out [117]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[117]~output .bus_hold = "false";
defparam \S[117]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N23
cycloneive_io_obuf \S[118]~output (
	.i(\S_o|data_out [118]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[118]~output .bus_hold = "false";
defparam \S[118]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N16
cycloneive_io_obuf \S[119]~output (
	.i(\S_o|data_out [119]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[119]~output .bus_hold = "false";
defparam \S[119]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \S[120]~output (
	.i(\S_o|data_out [120]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[120]~output .bus_hold = "false";
defparam \S[120]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N2
cycloneive_io_obuf \S[121]~output (
	.i(\S_o|data_out [121]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[121]~output .bus_hold = "false";
defparam \S[121]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N16
cycloneive_io_obuf \S[122]~output (
	.i(\S_o|data_out [122]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[122]~output .bus_hold = "false";
defparam \S[122]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \S[123]~output (
	.i(\S_o|data_out [123]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[123]~output .bus_hold = "false";
defparam \S[123]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \S[124]~output (
	.i(\S_o|data_out [124]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[124]~output .bus_hold = "false";
defparam \S[124]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N16
cycloneive_io_obuf \S[125]~output (
	.i(\S_o|data_out [125]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[125]~output .bus_hold = "false";
defparam \S[125]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N9
cycloneive_io_obuf \S[126]~output (
	.i(\S_o|data_out [126]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[126]~output .bus_hold = "false";
defparam \S[126]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \S[127]~output (
	.i(\S_o|data_out [127]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \S[127]~output .bus_hold = "false";
defparam \S[127]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \CLK_50~input (
	.i(CLK_50),
	.ibar(gnd),
	.o(\CLK_50~input_o ));
// synopsys translate_off
defparam \CLK_50~input .bus_hold = "false";
defparam \CLK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK_50~inputclkctrl .clock_type = "global clock";
defparam \CLK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X67_Y33_N22
cycloneive_io_ibuf \A[126]~input (
	.i(A[126]),
	.ibar(gnd),
	.o(\A[126]~input_o ));
// synopsys translate_off
defparam \A[126]~input .bus_hold = "false";
defparam \A[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N22
cycloneive_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y26_N9
dffeas \A_i|data_out[126] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[126]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [126]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[126] .is_wysiwyg = "true";
defparam \A_i|data_out[126] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N8
cycloneive_io_ibuf \B[126]~input (
	.i(B[126]),
	.ibar(gnd),
	.o(\B[126]~input_o ));
// synopsys translate_off
defparam \B[126]~input .bus_hold = "false";
defparam \B[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
cycloneive_lcell_comb \B_i|data_out[126]~feeder (
// Equation(s):
// \B_i|data_out[126]~feeder_combout  = \B[126]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[126]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[126]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[126]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[126]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N25
dffeas \B_i|data_out[126] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [126]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[126] .is_wysiwyg = "true";
defparam \B_i|data_out[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneive_lcell_comb \DUT|add_stage[126].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[126].one_bit_adder|C_out~0_combout  = (\A_i|data_out [126] & \B_i|data_out [126])

	.dataa(gnd),
	.datab(\A_i|data_out [126]),
	.datac(gnd),
	.datad(\B_i|data_out [126]),
	.cin(gnd),
	.combout(\DUT|add_stage[126].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[126].one_bit_adder|C_out~0 .lut_mask = 16'hCC00;
defparam \DUT|add_stage[126].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N8
cycloneive_io_ibuf \B[127]~input (
	.i(B[127]),
	.ibar(gnd),
	.o(\B[127]~input_o ));
// synopsys translate_off
defparam \B[127]~input .bus_hold = "false";
defparam \B[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N18
cycloneive_lcell_comb \B_i|data_out[127]~feeder (
// Equation(s):
// \B_i|data_out[127]~feeder_combout  = \B[127]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[127]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[127]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[127]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[127]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N19
dffeas \B_i|data_out[127] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[127]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [127]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[127] .is_wysiwyg = "true";
defparam \B_i|data_out[127] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \A[127]~input (
	.i(A[127]),
	.ibar(gnd),
	.o(\A[127]~input_o ));
// synopsys translate_off
defparam \A[127]~input .bus_hold = "false";
defparam \A[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N0
cycloneive_lcell_comb \A_i|data_out[127]~feeder (
// Equation(s):
// \A_i|data_out[127]~feeder_combout  = \A[127]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[127]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[127]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[127]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[127]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N1
dffeas \A_i|data_out[127] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[127]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [127]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[127] .is_wysiwyg = "true";
defparam \A_i|data_out[127] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y10_N1
cycloneive_io_ibuf \A[125]~input (
	.i(A[125]),
	.ibar(gnd),
	.o(\A[125]~input_o ));
// synopsys translate_off
defparam \A[125]~input .bus_hold = "false";
defparam \A[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneive_lcell_comb \A_i|data_out[125]~feeder (
// Equation(s):
// \A_i|data_out[125]~feeder_combout  = \A[125]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[125]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[125]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[125]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[125]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N31
dffeas \A_i|data_out[125] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[125]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [125]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[125] .is_wysiwyg = "true";
defparam \A_i|data_out[125] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N22
cycloneive_io_ibuf \B[125]~input (
	.i(B[125]),
	.ibar(gnd),
	.o(\B[125]~input_o ));
// synopsys translate_off
defparam \B[125]~input .bus_hold = "false";
defparam \B[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y26_N27
dffeas \B_i|data_out[125] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[125]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [125]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[125] .is_wysiwyg = "true";
defparam \B_i|data_out[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneive_lcell_comb \DUT|add_stage[126].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[126].one_bit_adder|C_out~1_combout  = (\A_i|data_out [126]) # (\B_i|data_out [126])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [126]),
	.datad(\B_i|data_out [126]),
	.cin(gnd),
	.combout(\DUT|add_stage[126].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[126].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[126].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N22
cycloneive_io_ibuf \B[124]~input (
	.i(B[124]),
	.ibar(gnd),
	.o(\B[124]~input_o ));
// synopsys translate_off
defparam \B[124]~input .bus_hold = "false";
defparam \B[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y26_N9
dffeas \B_i|data_out[124] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[124]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [124]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[124] .is_wysiwyg = "true";
defparam \B_i|data_out[124] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y26_N1
cycloneive_io_ibuf \A[124]~input (
	.i(A[124]),
	.ibar(gnd),
	.o(\A[124]~input_o ));
// synopsys translate_off
defparam \A[124]~input .bus_hold = "false";
defparam \A[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y26_N21
dffeas \A_i|data_out[124] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[124]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [124]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[124] .is_wysiwyg = "true";
defparam \A_i|data_out[124] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y6_N22
cycloneive_io_ibuf \B[122]~input (
	.i(B[122]),
	.ibar(gnd),
	.o(\B[122]~input_o ));
// synopsys translate_off
defparam \B[122]~input .bus_hold = "false";
defparam \B[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y26_N31
dffeas \B_i|data_out[122] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[122]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [122]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[122] .is_wysiwyg = "true";
defparam \B_i|data_out[122] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y43_N29
cycloneive_io_ibuf \A[122]~input (
	.i(A[122]),
	.ibar(gnd),
	.o(\A[122]~input_o ));
// synopsys translate_off
defparam \A[122]~input .bus_hold = "false";
defparam \A[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y26_N21
dffeas \A_i|data_out[122] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[122]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [122]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[122] .is_wysiwyg = "true";
defparam \A_i|data_out[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N30
cycloneive_lcell_comb \DUT|add_stage[122].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[122].one_bit_adder|C_out~0_combout  = (\B_i|data_out [122] & \A_i|data_out [122])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [122]),
	.datad(\A_i|data_out [122]),
	.cin(gnd),
	.combout(\DUT|add_stage[122].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[122].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[122].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y2_N1
cycloneive_io_ibuf \B[123]~input (
	.i(B[123]),
	.ibar(gnd),
	.o(\B[123]~input_o ));
// synopsys translate_off
defparam \B[123]~input .bus_hold = "false";
defparam \B[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y26_N11
dffeas \B_i|data_out[123] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[123]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [123]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[123] .is_wysiwyg = "true";
defparam \B_i|data_out[123] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N22
cycloneive_io_ibuf \A[123]~input (
	.i(A[123]),
	.ibar(gnd),
	.o(\A[123]~input_o ));
// synopsys translate_off
defparam \A[123]~input .bus_hold = "false";
defparam \A[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y26_N19
dffeas \A_i|data_out[123] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[123]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [123]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[123] .is_wysiwyg = "true";
defparam \A_i|data_out[123] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N8
cycloneive_io_ibuf \B[121]~input (
	.i(B[121]),
	.ibar(gnd),
	.o(\B[121]~input_o ));
// synopsys translate_off
defparam \B[121]~input .bus_hold = "false";
defparam \B[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y26_N3
dffeas \B_i|data_out[121] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[121]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [121]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[121] .is_wysiwyg = "true";
defparam \B_i|data_out[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
cycloneive_lcell_comb \DUT|add_stage[122].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[122].one_bit_adder|C_out~1_combout  = (\B_i|data_out [122]) # (\A_i|data_out [122])

	.dataa(\B_i|data_out [122]),
	.datab(gnd),
	.datac(\A_i|data_out [122]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[122].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[122].one_bit_adder|C_out~1 .lut_mask = 16'hFAFA;
defparam \DUT|add_stage[122].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N8
cycloneive_io_ibuf \A[121]~input (
	.i(A[121]),
	.ibar(gnd),
	.o(\A[121]~input_o ));
// synopsys translate_off
defparam \A[121]~input .bus_hold = "false";
defparam \A[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y26_N5
dffeas \A_i|data_out[121] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[121]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [121]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[121] .is_wysiwyg = "true";
defparam \A_i|data_out[121] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N22
cycloneive_io_ibuf \B[119]~input (
	.i(B[119]),
	.ibar(gnd),
	.o(\B[119]~input_o ));
// synopsys translate_off
defparam \B[119]~input .bus_hold = "false";
defparam \B[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y26_N13
dffeas \B_i|data_out[119] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[119]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [119]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[119] .is_wysiwyg = "true";
defparam \B_i|data_out[119] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \A[119]~input (
	.i(A[119]),
	.ibar(gnd),
	.o(\A[119]~input_o ));
// synopsys translate_off
defparam \A[119]~input .bus_hold = "false";
defparam \A[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneive_lcell_comb \A_i|data_out[119]~feeder (
// Equation(s):
// \A_i|data_out[119]~feeder_combout  = \A[119]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[119]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[119]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[119]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[119]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N11
dffeas \A_i|data_out[119] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[119]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [119]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[119] .is_wysiwyg = "true";
defparam \A_i|data_out[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneive_lcell_comb \DUT|add_stage[119].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[119].one_bit_adder|C_out~0_combout  = (\B_i|data_out [119] & \A_i|data_out [119])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [119]),
	.datad(\A_i|data_out [119]),
	.cin(gnd),
	.combout(\DUT|add_stage[119].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[119].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[119].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N1
cycloneive_io_ibuf \A[120]~input (
	.i(A[120]),
	.ibar(gnd),
	.o(\A[120]~input_o ));
// synopsys translate_off
defparam \A[120]~input .bus_hold = "false";
defparam \A[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y26_N5
dffeas \A_i|data_out[120] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[120]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [120]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[120] .is_wysiwyg = "true";
defparam \A_i|data_out[120] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y9_N8
cycloneive_io_ibuf \B[120]~input (
	.i(B[120]),
	.ibar(gnd),
	.o(\B[120]~input_o ));
// synopsys translate_off
defparam \B[120]~input .bus_hold = "false";
defparam \B[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y26_N13
dffeas \B_i|data_out[120] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[120]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [120]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[120] .is_wysiwyg = "true";
defparam \B_i|data_out[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneive_lcell_comb \DUT|add_stage[119].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[119].one_bit_adder|C_out~1_combout  = (\B_i|data_out [119]) # (\A_i|data_out [119])

	.dataa(\B_i|data_out [119]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [119]),
	.cin(gnd),
	.combout(\DUT|add_stage[119].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[119].one_bit_adder|C_out~1 .lut_mask = 16'hFFAA;
defparam \DUT|add_stage[119].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N8
cycloneive_io_ibuf \A[118]~input (
	.i(A[118]),
	.ibar(gnd),
	.o(\A[118]~input_o ));
// synopsys translate_off
defparam \A[118]~input .bus_hold = "false";
defparam \A[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y26_N3
dffeas \A_i|data_out[118] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[118]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [118]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[118] .is_wysiwyg = "true";
defparam \A_i|data_out[118] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y26_N22
cycloneive_io_ibuf \B[118]~input (
	.i(B[118]),
	.ibar(gnd),
	.o(\B[118]~input_o ));
// synopsys translate_off
defparam \B[118]~input .bus_hold = "false";
defparam \B[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y26_N3
dffeas \B_i|data_out[118] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[118]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [118]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[118] .is_wysiwyg = "true";
defparam \B_i|data_out[118] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cycloneive_io_ibuf \B[117]~input (
	.i(B[117]),
	.ibar(gnd),
	.o(\B[117]~input_o ));
// synopsys translate_off
defparam \B[117]~input .bus_hold = "false";
defparam \B[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y26_N17
dffeas \B_i|data_out[117] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[117]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [117]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[117] .is_wysiwyg = "true";
defparam \B_i|data_out[117] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N1
cycloneive_io_ibuf \B[116]~input (
	.i(B[116]),
	.ibar(gnd),
	.o(\B[116]~input_o ));
// synopsys translate_off
defparam \B[116]~input .bus_hold = "false";
defparam \B[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y26_N31
dffeas \B_i|data_out[116] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[116]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [116]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[116] .is_wysiwyg = "true";
defparam \B_i|data_out[116] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \A[116]~input (
	.i(A[116]),
	.ibar(gnd),
	.o(\A[116]~input_o ));
// synopsys translate_off
defparam \A[116]~input .bus_hold = "false";
defparam \A[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y26_N13
dffeas \A_i|data_out[116] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[116]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [116]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[116] .is_wysiwyg = "true";
defparam \A_i|data_out[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
cycloneive_lcell_comb \DUT|add_stage[116].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[116].one_bit_adder|C_out~0_combout  = (\B_i|data_out [116] & \A_i|data_out [116])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [116]),
	.datad(\A_i|data_out [116]),
	.cin(gnd),
	.combout(\DUT|add_stage[116].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[116].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[116].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y9_N1
cycloneive_io_ibuf \A[117]~input (
	.i(A[117]),
	.ibar(gnd),
	.o(\A[117]~input_o ));
// synopsys translate_off
defparam \A[117]~input .bus_hold = "false";
defparam \A[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y26_N1
dffeas \A_i|data_out[117] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[117]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [117]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[117] .is_wysiwyg = "true";
defparam \A_i|data_out[117] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \A[115]~input (
	.i(A[115]),
	.ibar(gnd),
	.o(\A[115]~input_o ));
// synopsys translate_off
defparam \A[115]~input .bus_hold = "false";
defparam \A[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y26_N11
dffeas \A_i|data_out[115] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[115]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [115]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[115] .is_wysiwyg = "true";
defparam \A_i|data_out[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneive_lcell_comb \DUT|add_stage[116].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[116].one_bit_adder|C_out~1_combout  = (\A_i|data_out [116]) # (\B_i|data_out [116])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [116]),
	.datad(\B_i|data_out [116]),
	.cin(gnd),
	.combout(\DUT|add_stage[116].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[116].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[116].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y26_N8
cycloneive_io_ibuf \B[115]~input (
	.i(B[115]),
	.ibar(gnd),
	.o(\B[115]~input_o ));
// synopsys translate_off
defparam \B[115]~input .bus_hold = "false";
defparam \B[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y26_N11
dffeas \B_i|data_out[115] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[115]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [115]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[115] .is_wysiwyg = "true";
defparam \B_i|data_out[115] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N1
cycloneive_io_ibuf \A[113]~input (
	.i(A[113]),
	.ibar(gnd),
	.o(\A[113]~input_o ));
// synopsys translate_off
defparam \A[113]~input .bus_hold = "false";
defparam \A[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y26_N29
dffeas \A_i|data_out[113] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[113]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [113]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[113] .is_wysiwyg = "true";
defparam \A_i|data_out[113] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N1
cycloneive_io_ibuf \B[113]~input (
	.i(B[113]),
	.ibar(gnd),
	.o(\B[113]~input_o ));
// synopsys translate_off
defparam \B[113]~input .bus_hold = "false";
defparam \B[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y26_N15
dffeas \B_i|data_out[113] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[113]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [113]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[113] .is_wysiwyg = "true";
defparam \B_i|data_out[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneive_lcell_comb \DUT|add_stage[113].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[113].one_bit_adder|C_out~0_combout  = (\A_i|data_out [113] & \B_i|data_out [113])

	.dataa(gnd),
	.datab(\A_i|data_out [113]),
	.datac(gnd),
	.datad(\B_i|data_out [113]),
	.cin(gnd),
	.combout(\DUT|add_stage[113].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[113].one_bit_adder|C_out~0 .lut_mask = 16'hCC00;
defparam \DUT|add_stage[113].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \B[114]~input (
	.i(B[114]),
	.ibar(gnd),
	.o(\B[114]~input_o ));
// synopsys translate_off
defparam \B[114]~input .bus_hold = "false";
defparam \B[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N28
cycloneive_lcell_comb \B_i|data_out[114]~feeder (
// Equation(s):
// \B_i|data_out[114]~feeder_combout  = \B[114]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[114]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[114]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[114]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[114]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N29
dffeas \B_i|data_out[114] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [114]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[114] .is_wysiwyg = "true";
defparam \B_i|data_out[114] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
cycloneive_io_ibuf \A[114]~input (
	.i(A[114]),
	.ibar(gnd),
	.o(\A[114]~input_o ));
// synopsys translate_off
defparam \A[114]~input .bus_hold = "false";
defparam \A[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y26_N17
dffeas \A_i|data_out[114] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[114]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [114]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[114] .is_wysiwyg = "true";
defparam \A_i|data_out[114] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y43_N8
cycloneive_io_ibuf \A[112]~input (
	.i(A[112]),
	.ibar(gnd),
	.o(\A[112]~input_o ));
// synopsys translate_off
defparam \A[112]~input .bus_hold = "false";
defparam \A[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y27_N19
dffeas \A_i|data_out[112] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[112]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [112]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[112] .is_wysiwyg = "true";
defparam \A_i|data_out[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
cycloneive_lcell_comb \DUT|add_stage[113].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[113].one_bit_adder|C_out~1_combout  = (\A_i|data_out [113]) # (\B_i|data_out [113])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [113]),
	.datad(\B_i|data_out [113]),
	.cin(gnd),
	.combout(\DUT|add_stage[113].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[113].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[113].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y10_N8
cycloneive_io_ibuf \B[112]~input (
	.i(B[112]),
	.ibar(gnd),
	.o(\B[112]~input_o ));
// synopsys translate_off
defparam \B[112]~input .bus_hold = "false";
defparam \B[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y26_N15
dffeas \B_i|data_out[112] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[112]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [112]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[112] .is_wysiwyg = "true";
defparam \B_i|data_out[112] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N22
cycloneive_io_ibuf \B[111]~input (
	.i(B[111]),
	.ibar(gnd),
	.o(\B[111]~input_o ));
// synopsys translate_off
defparam \B[111]~input .bus_hold = "false";
defparam \B[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y27_N29
dffeas \B_i|data_out[111] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[111]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [111]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[111] .is_wysiwyg = "true";
defparam \B_i|data_out[111] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y43_N15
cycloneive_io_ibuf \A[110]~input (
	.i(A[110]),
	.ibar(gnd),
	.o(\A[110]~input_o ));
// synopsys translate_off
defparam \A[110]~input .bus_hold = "false";
defparam \A[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y27_N23
dffeas \A_i|data_out[110] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[110]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [110]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[110] .is_wysiwyg = "true";
defparam \A_i|data_out[110] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N29
cycloneive_io_ibuf \B[110]~input (
	.i(B[110]),
	.ibar(gnd),
	.o(\B[110]~input_o ));
// synopsys translate_off
defparam \B[110]~input .bus_hold = "false";
defparam \B[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y27_N5
dffeas \B_i|data_out[110] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[110]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [110]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[110] .is_wysiwyg = "true";
defparam \B_i|data_out[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[110].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[110].one_bit_adder|C_out~0_combout  = (\A_i|data_out [110] & \B_i|data_out [110])

	.dataa(\A_i|data_out [110]),
	.datab(gnd),
	.datac(\B_i|data_out [110]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[110].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[110].one_bit_adder|C_out~0 .lut_mask = 16'hA0A0;
defparam \DUT|add_stage[110].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N22
cycloneive_io_ibuf \A[111]~input (
	.i(A[111]),
	.ibar(gnd),
	.o(\A[111]~input_o ));
// synopsys translate_off
defparam \A[111]~input .bus_hold = "false";
defparam \A[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y24_N9
dffeas \A_i|data_out[111] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[111]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [111]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[111] .is_wysiwyg = "true";
defparam \A_i|data_out[111] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N29
cycloneive_io_ibuf \A[109]~input (
	.i(A[109]),
	.ibar(gnd),
	.o(\A[109]~input_o ));
// synopsys translate_off
defparam \A[109]~input .bus_hold = "false";
defparam \A[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y24_N1
dffeas \A_i|data_out[109] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[109]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [109]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[109] .is_wysiwyg = "true";
defparam \A_i|data_out[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N22
cycloneive_lcell_comb \DUT|add_stage[110].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[110].one_bit_adder|C_out~1_combout  = (\B_i|data_out [110]) # (\A_i|data_out [110])

	.dataa(gnd),
	.datab(\B_i|data_out [110]),
	.datac(\A_i|data_out [110]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[110].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[110].one_bit_adder|C_out~1 .lut_mask = 16'hFCFC;
defparam \DUT|add_stage[110].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N22
cycloneive_io_ibuf \B[109]~input (
	.i(B[109]),
	.ibar(gnd),
	.o(\B[109]~input_o ));
// synopsys translate_off
defparam \B[109]~input .bus_hold = "false";
defparam \B[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y24_N7
dffeas \B_i|data_out[109] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[109]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [109]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[109] .is_wysiwyg = "true";
defparam \B_i|data_out[109] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y20_N15
cycloneive_io_ibuf \A[107]~input (
	.i(A[107]),
	.ibar(gnd),
	.o(\A[107]~input_o ));
// synopsys translate_off
defparam \A[107]~input .bus_hold = "false";
defparam \A[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneive_lcell_comb \A_i|data_out[107]~feeder (
// Equation(s):
// \A_i|data_out[107]~feeder_combout  = \A[107]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[107]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[107]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N29
dffeas \A_i|data_out[107] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [107]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[107] .is_wysiwyg = "true";
defparam \A_i|data_out[107] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y20_N22
cycloneive_io_ibuf \B[107]~input (
	.i(B[107]),
	.ibar(gnd),
	.o(\B[107]~input_o ));
// synopsys translate_off
defparam \B[107]~input .bus_hold = "false";
defparam \B[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y24_N24
cycloneive_lcell_comb \B_i|data_out[107]~feeder (
// Equation(s):
// \B_i|data_out[107]~feeder_combout  = \B[107]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[107]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[107]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y24_N25
dffeas \B_i|data_out[107] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [107]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[107] .is_wysiwyg = "true";
defparam \B_i|data_out[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N30
cycloneive_lcell_comb \DUT|add_stage[107].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[107].one_bit_adder|C_out~0_combout  = (\A_i|data_out [107] & \B_i|data_out [107])

	.dataa(gnd),
	.datab(\A_i|data_out [107]),
	.datac(gnd),
	.datad(\B_i|data_out [107]),
	.cin(gnd),
	.combout(\DUT|add_stage[107].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[107].one_bit_adder|C_out~0 .lut_mask = 16'hCC00;
defparam \DUT|add_stage[107].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \B[108]~input (
	.i(B[108]),
	.ibar(gnd),
	.o(\B[108]~input_o ));
// synopsys translate_off
defparam \B[108]~input .bus_hold = "false";
defparam \B[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneive_lcell_comb \B_i|data_out[108]~feeder (
// Equation(s):
// \B_i|data_out[108]~feeder_combout  = \B[108]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[108]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[108]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[108]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[108]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N27
dffeas \B_i|data_out[108] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [108]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[108] .is_wysiwyg = "true";
defparam \B_i|data_out[108] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \A[108]~input (
	.i(A[108]),
	.ibar(gnd),
	.o(\A[108]~input_o ));
// synopsys translate_off
defparam \A[108]~input .bus_hold = "false";
defparam \A[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y24_N21
dffeas \A_i|data_out[108] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[108]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [108]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[108] .is_wysiwyg = "true";
defparam \A_i|data_out[108] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N8
cycloneive_io_ibuf \A[106]~input (
	.i(A[106]),
	.ibar(gnd),
	.o(\A[106]~input_o ));
// synopsys translate_off
defparam \A[106]~input .bus_hold = "false";
defparam \A[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneive_lcell_comb \A_i|data_out[106]~feeder (
// Equation(s):
// \A_i|data_out[106]~feeder_combout  = \A[106]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[106]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[106]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[106]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[106]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N13
dffeas \A_i|data_out[106] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [106]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[106] .is_wysiwyg = "true";
defparam \A_i|data_out[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneive_lcell_comb \DUT|add_stage[107].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[107].one_bit_adder|C_out~1_combout  = (\A_i|data_out [107]) # (\B_i|data_out [107])

	.dataa(gnd),
	.datab(\A_i|data_out [107]),
	.datac(gnd),
	.datad(\B_i|data_out [107]),
	.cin(gnd),
	.combout(\DUT|add_stage[107].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[107].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[107].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N8
cycloneive_io_ibuf \B[106]~input (
	.i(B[106]),
	.ibar(gnd),
	.o(\B[106]~input_o ));
// synopsys translate_off
defparam \B[106]~input .bus_hold = "false";
defparam \B[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y24_N3
dffeas \B_i|data_out[106] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[106]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [106]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[106] .is_wysiwyg = "true";
defparam \B_i|data_out[106] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N15
cycloneive_io_ibuf \B[105]~input (
	.i(B[105]),
	.ibar(gnd),
	.o(\B[105]~input_o ));
// synopsys translate_off
defparam \B[105]~input .bus_hold = "false";
defparam \B[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
cycloneive_lcell_comb \B_i|data_out[105]~feeder (
// Equation(s):
// \B_i|data_out[105]~feeder_combout  = \B[105]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[105]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[105]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[105]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[105]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N15
dffeas \B_i|data_out[105] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [105]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[105] .is_wysiwyg = "true";
defparam \B_i|data_out[105] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \B[104]~input (
	.i(B[104]),
	.ibar(gnd),
	.o(\B[104]~input_o ));
// synopsys translate_off
defparam \B[104]~input .bus_hold = "false";
defparam \B[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneive_lcell_comb \B_i|data_out[104]~feeder (
// Equation(s):
// \B_i|data_out[104]~feeder_combout  = \B[104]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[104]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[104]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[104]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[104]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N13
dffeas \B_i|data_out[104] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [104]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[104] .is_wysiwyg = "true";
defparam \B_i|data_out[104] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
cycloneive_io_ibuf \A[104]~input (
	.i(A[104]),
	.ibar(gnd),
	.o(\A[104]~input_o ));
// synopsys translate_off
defparam \A[104]~input .bus_hold = "false";
defparam \A[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneive_lcell_comb \A_i|data_out[104]~feeder (
// Equation(s):
// \A_i|data_out[104]~feeder_combout  = \A[104]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[104]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[104]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[104]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[104]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N7
dffeas \A_i|data_out[104] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [104]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[104] .is_wysiwyg = "true";
defparam \A_i|data_out[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N30
cycloneive_lcell_comb \DUT|add_stage[104].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[104].one_bit_adder|C_out~0_combout  = (\B_i|data_out [104] & \A_i|data_out [104])

	.dataa(\B_i|data_out [104]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [104]),
	.cin(gnd),
	.combout(\DUT|add_stage[104].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[104].one_bit_adder|C_out~0 .lut_mask = 16'hAA00;
defparam \DUT|add_stage[104].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N15
cycloneive_io_ibuf \A[105]~input (
	.i(A[105]),
	.ibar(gnd),
	.o(\A[105]~input_o ));
// synopsys translate_off
defparam \A[105]~input .bus_hold = "false";
defparam \A[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y24_N13
dffeas \A_i|data_out[105] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[105]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [105]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[105] .is_wysiwyg = "true";
defparam \A_i|data_out[105] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \A[103]~input (
	.i(A[103]),
	.ibar(gnd),
	.o(\A[103]~input_o ));
// synopsys translate_off
defparam \A[103]~input .bus_hold = "false";
defparam \A[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y24_N11
dffeas \A_i|data_out[103] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[103]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [103]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[103] .is_wysiwyg = "true";
defparam \A_i|data_out[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N24
cycloneive_lcell_comb \DUT|add_stage[104].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[104].one_bit_adder|C_out~1_combout  = (\B_i|data_out [104]) # (\A_i|data_out [104])

	.dataa(\B_i|data_out [104]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [104]),
	.cin(gnd),
	.combout(\DUT|add_stage[104].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[104].one_bit_adder|C_out~1 .lut_mask = 16'hFFAA;
defparam \DUT|add_stage[104].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cycloneive_io_ibuf \B[103]~input (
	.i(B[103]),
	.ibar(gnd),
	.o(\B[103]~input_o ));
// synopsys translate_off
defparam \B[103]~input .bus_hold = "false";
defparam \B[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y24_N19
dffeas \B_i|data_out[103] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[103]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [103]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[103] .is_wysiwyg = "true";
defparam \B_i|data_out[103] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y8_N15
cycloneive_io_ibuf \B[102]~input (
	.i(B[102]),
	.ibar(gnd),
	.o(\B[102]~input_o ));
// synopsys translate_off
defparam \B[102]~input .bus_hold = "false";
defparam \B[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N14
cycloneive_lcell_comb \B_i|data_out[102]~feeder (
// Equation(s):
// \B_i|data_out[102]~feeder_combout  = \B[102]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[102]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[102]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N15
dffeas \B_i|data_out[102] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [102]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[102] .is_wysiwyg = "true";
defparam \B_i|data_out[102] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y16_N22
cycloneive_io_ibuf \B[101]~input (
	.i(B[101]),
	.ibar(gnd),
	.o(\B[101]~input_o ));
// synopsys translate_off
defparam \B[101]~input .bus_hold = "false";
defparam \B[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y24_N27
dffeas \B_i|data_out[101] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[101]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [101]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[101] .is_wysiwyg = "true";
defparam \B_i|data_out[101] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y20_N8
cycloneive_io_ibuf \A[101]~input (
	.i(A[101]),
	.ibar(gnd),
	.o(\A[101]~input_o ));
// synopsys translate_off
defparam \A[101]~input .bus_hold = "false";
defparam \A[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y24_N29
dffeas \A_i|data_out[101] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[101]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [101]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[101] .is_wysiwyg = "true";
defparam \A_i|data_out[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N26
cycloneive_lcell_comb \DUT|add_stage[101].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[101].one_bit_adder|C_out~0_combout  = (\B_i|data_out [101] & \A_i|data_out [101])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [101]),
	.datad(\A_i|data_out [101]),
	.cin(gnd),
	.combout(\DUT|add_stage[101].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[101].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[101].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneive_io_ibuf \A[102]~input (
	.i(A[102]),
	.ibar(gnd),
	.o(\A[102]~input_o ));
// synopsys translate_off
defparam \A[102]~input .bus_hold = "false";
defparam \A[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N29
dffeas \A_i|data_out[102] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[102]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [102]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[102] .is_wysiwyg = "true";
defparam \A_i|data_out[102] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N15
cycloneive_io_ibuf \A[100]~input (
	.i(A[100]),
	.ibar(gnd),
	.o(\A[100]~input_o ));
// synopsys translate_off
defparam \A[100]~input .bus_hold = "false";
defparam \A[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N8
cycloneive_lcell_comb \A_i|data_out[100]~feeder (
// Equation(s):
// \A_i|data_out[100]~feeder_combout  = \A[100]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[100]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[100]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N9
dffeas \A_i|data_out[100] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [100]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[100] .is_wysiwyg = "true";
defparam \A_i|data_out[100] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \B[100]~input (
	.i(B[100]),
	.ibar(gnd),
	.o(\B[100]~input_o ));
// synopsys translate_off
defparam \B[100]~input .bus_hold = "false";
defparam \B[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N4
cycloneive_lcell_comb \B_i|data_out[100]~feeder (
// Equation(s):
// \B_i|data_out[100]~feeder_combout  = \B[100]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[100]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[100]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N5
dffeas \B_i|data_out[100] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [100]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[100] .is_wysiwyg = "true";
defparam \B_i|data_out[100] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N1
cycloneive_io_ibuf \B[99]~input (
	.i(B[99]),
	.ibar(gnd),
	.o(\B[99]~input_o ));
// synopsys translate_off
defparam \B[99]~input .bus_hold = "false";
defparam \B[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y23_N31
dffeas \B_i|data_out[99] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[99]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [99]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[99] .is_wysiwyg = "true";
defparam \B_i|data_out[99] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N29
cycloneive_io_ibuf \A[98]~input (
	.i(A[98]),
	.ibar(gnd),
	.o(\A[98]~input_o ));
// synopsys translate_off
defparam \A[98]~input .bus_hold = "false";
defparam \A[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N14
cycloneive_lcell_comb \A_i|data_out[98]~feeder (
// Equation(s):
// \A_i|data_out[98]~feeder_combout  = \A[98]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[98]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[98]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[98]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[98]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N15
dffeas \A_i|data_out[98] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [98]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[98] .is_wysiwyg = "true";
defparam \A_i|data_out[98] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \B[98]~input (
	.i(B[98]),
	.ibar(gnd),
	.o(\B[98]~input_o ));
// synopsys translate_off
defparam \B[98]~input .bus_hold = "false";
defparam \B[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y23_N1
dffeas \B_i|data_out[98] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[98]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [98]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[98] .is_wysiwyg = "true";
defparam \B_i|data_out[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N22
cycloneive_lcell_comb \DUT|add_stage[98].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[98].one_bit_adder|C_out~0_combout  = (\A_i|data_out [98] & \B_i|data_out [98])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [98]),
	.datad(\B_i|data_out [98]),
	.cin(gnd),
	.combout(\DUT|add_stage[98].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[98].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[98].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneive_io_ibuf \A[99]~input (
	.i(A[99]),
	.ibar(gnd),
	.o(\A[99]~input_o ));
// synopsys translate_off
defparam \A[99]~input .bus_hold = "false";
defparam \A[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N27
dffeas \A_i|data_out[99] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[99]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [99]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[99] .is_wysiwyg = "true";
defparam \A_i|data_out[99] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N22
cycloneive_io_ibuf \A[97]~input (
	.i(A[97]),
	.ibar(gnd),
	.o(\A[97]~input_o ));
// synopsys translate_off
defparam \A[97]~input .bus_hold = "false";
defparam \A[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N4
cycloneive_lcell_comb \A_i|data_out[97]~feeder (
// Equation(s):
// \A_i|data_out[97]~feeder_combout  = \A[97]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[97]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[97]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N5
dffeas \A_i|data_out[97] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [97]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[97] .is_wysiwyg = "true";
defparam \A_i|data_out[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N16
cycloneive_lcell_comb \DUT|add_stage[98].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[98].one_bit_adder|C_out~1_combout  = (\A_i|data_out [98]) # (\B_i|data_out [98])

	.dataa(gnd),
	.datab(\A_i|data_out [98]),
	.datac(gnd),
	.datad(\B_i|data_out [98]),
	.cin(gnd),
	.combout(\DUT|add_stage[98].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[98].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[98].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y24_N1
cycloneive_io_ibuf \B[97]~input (
	.i(B[97]),
	.ibar(gnd),
	.o(\B[97]~input_o ));
// synopsys translate_off
defparam \B[97]~input .bus_hold = "false";
defparam \B[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N21
dffeas \B_i|data_out[97] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[97]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [97]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[97] .is_wysiwyg = "true";
defparam \B_i|data_out[97] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N1
cycloneive_io_ibuf \B[96]~input (
	.i(B[96]),
	.ibar(gnd),
	.o(\B[96]~input_o ));
// synopsys translate_off
defparam \B[96]~input .bus_hold = "false";
defparam \B[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y24_N11
dffeas \B_i|data_out[96] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[96]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [96]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[96] .is_wysiwyg = "true";
defparam \B_i|data_out[96] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \A[95]~input (
	.i(A[95]),
	.ibar(gnd),
	.o(\A[95]~input_o ));
// synopsys translate_off
defparam \A[95]~input .bus_hold = "false";
defparam \A[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneive_lcell_comb \A_i|data_out[95]~feeder (
// Equation(s):
// \A_i|data_out[95]~feeder_combout  = \A[95]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[95]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[95]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[95]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[95]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N17
dffeas \A_i|data_out[95] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[95]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [95]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[95] .is_wysiwyg = "true";
defparam \A_i|data_out[95] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y16_N15
cycloneive_io_ibuf \B[95]~input (
	.i(B[95]),
	.ibar(gnd),
	.o(\B[95]~input_o ));
// synopsys translate_off
defparam \B[95]~input .bus_hold = "false";
defparam \B[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y23_N7
dffeas \B_i|data_out[95] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[95]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [95]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[95] .is_wysiwyg = "true";
defparam \B_i|data_out[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N4
cycloneive_lcell_comb \DUT|add_stage[95].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[95].one_bit_adder|C_out~0_combout  = (\A_i|data_out [95] & \B_i|data_out [95])

	.dataa(\A_i|data_out [95]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [95]),
	.cin(gnd),
	.combout(\DUT|add_stage[95].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[95].one_bit_adder|C_out~0 .lut_mask = 16'hAA00;
defparam \DUT|add_stage[95].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N29
cycloneive_io_ibuf \A[96]~input (
	.i(A[96]),
	.ibar(gnd),
	.o(\A[96]~input_o ));
// synopsys translate_off
defparam \A[96]~input .bus_hold = "false";
defparam \A[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N3
dffeas \A_i|data_out[96] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[96]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [96]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[96] .is_wysiwyg = "true";
defparam \A_i|data_out[96] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y5_N15
cycloneive_io_ibuf \A[94]~input (
	.i(A[94]),
	.ibar(gnd),
	.o(\A[94]~input_o ));
// synopsys translate_off
defparam \A[94]~input .bus_hold = "false";
defparam \A[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N12
cycloneive_lcell_comb \A_i|data_out[94]~feeder (
// Equation(s):
// \A_i|data_out[94]~feeder_combout  = \A[94]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[94]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[94]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N13
dffeas \A_i|data_out[94] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [94]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[94] .is_wysiwyg = "true";
defparam \A_i|data_out[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N22
cycloneive_lcell_comb \DUT|add_stage[95].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[95].one_bit_adder|C_out~1_combout  = (\A_i|data_out [95]) # (\B_i|data_out [95])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [95]),
	.datad(\B_i|data_out [95]),
	.cin(gnd),
	.combout(\DUT|add_stage[95].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[95].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[95].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \B[94]~input (
	.i(B[94]),
	.ibar(gnd),
	.o(\B[94]~input_o ));
// synopsys translate_off
defparam \B[94]~input .bus_hold = "false";
defparam \B[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N25
dffeas \B_i|data_out[94] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[94]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [94]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[94] .is_wysiwyg = "true";
defparam \B_i|data_out[94] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y5_N1
cycloneive_io_ibuf \B[93]~input (
	.i(B[93]),
	.ibar(gnd),
	.o(\B[93]~input_o ));
// synopsys translate_off
defparam \B[93]~input .bus_hold = "false";
defparam \B[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y24_N3
dffeas \B_i|data_out[93] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[93]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [93]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[93] .is_wysiwyg = "true";
defparam \B_i|data_out[93] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \A[93]~input (
	.i(A[93]),
	.ibar(gnd),
	.o(\A[93]~input_o ));
// synopsys translate_off
defparam \A[93]~input .bus_hold = "false";
defparam \A[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N19
dffeas \A_i|data_out[93] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[93]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [93]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[93] .is_wysiwyg = "true";
defparam \A_i|data_out[93] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N22
cycloneive_io_ibuf \B[92]~input (
	.i(B[92]),
	.ibar(gnd),
	.o(\B[92]~input_o ));
// synopsys translate_off
defparam \B[92]~input .bus_hold = "false";
defparam \B[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N4
cycloneive_lcell_comb \B_i|data_out[92]~feeder (
// Equation(s):
// \B_i|data_out[92]~feeder_combout  = \B[92]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[92]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[92]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[92]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[92]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N5
dffeas \B_i|data_out[92] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [92]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[92] .is_wysiwyg = "true";
defparam \B_i|data_out[92] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y8_N22
cycloneive_io_ibuf \B[91]~input (
	.i(B[91]),
	.ibar(gnd),
	.o(\B[91]~input_o ));
// synopsys translate_off
defparam \B[91]~input .bus_hold = "false";
defparam \B[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneive_lcell_comb \B_i|data_out[91]~feeder (
// Equation(s):
// \B_i|data_out[91]~feeder_combout  = \B[91]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[91]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[91]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[91]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[91]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y24_N9
dffeas \B_i|data_out[91] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [91]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[91] .is_wysiwyg = "true";
defparam \B_i|data_out[91] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N15
cycloneive_io_ibuf \A[91]~input (
	.i(A[91]),
	.ibar(gnd),
	.o(\A[91]~input_o ));
// synopsys translate_off
defparam \A[91]~input .bus_hold = "false";
defparam \A[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y24_N19
dffeas \A_i|data_out[91] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[91]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [91]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[91] .is_wysiwyg = "true";
defparam \A_i|data_out[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N22
cycloneive_lcell_comb \DUT|add_stage[91].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[91].one_bit_adder|C_out~0_combout  = (\B_i|data_out [91] & \A_i|data_out [91])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [91]),
	.datad(\A_i|data_out [91]),
	.cin(gnd),
	.combout(\DUT|add_stage[91].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[91].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[91].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cycloneive_io_ibuf \A[92]~input (
	.i(A[92]),
	.ibar(gnd),
	.o(\A[92]~input_o ));
// synopsys translate_off
defparam \A[92]~input .bus_hold = "false";
defparam \A[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N13
dffeas \A_i|data_out[92] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[92]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [92]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[92] .is_wysiwyg = "true";
defparam \A_i|data_out[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N12
cycloneive_lcell_comb \DUT|add_stage[91].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[91].one_bit_adder|C_out~1_combout  = (\B_i|data_out [91]) # (\A_i|data_out [91])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [91]),
	.datad(\A_i|data_out [91]),
	.cin(gnd),
	.combout(\DUT|add_stage[91].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[91].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[91].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y20_N1
cycloneive_io_ibuf \A[90]~input (
	.i(A[90]),
	.ibar(gnd),
	.o(\A[90]~input_o ));
// synopsys translate_off
defparam \A[90]~input .bus_hold = "false";
defparam \A[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y24_N7
dffeas \A_i|data_out[90] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[90]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [90]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[90] .is_wysiwyg = "true";
defparam \A_i|data_out[90] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N22
cycloneive_io_ibuf \B[90]~input (
	.i(B[90]),
	.ibar(gnd),
	.o(\B[90]~input_o ));
// synopsys translate_off
defparam \B[90]~input .bus_hold = "false";
defparam \B[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N11
dffeas \B_i|data_out[90] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[90]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [90]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[90] .is_wysiwyg = "true";
defparam \B_i|data_out[90] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
cycloneive_io_ibuf \B[88]~input (
	.i(B[88]),
	.ibar(gnd),
	.o(\B[88]~input_o ));
// synopsys translate_off
defparam \B[88]~input .bus_hold = "false";
defparam \B[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneive_lcell_comb \B_i|data_out[88]~feeder (
// Equation(s):
// \B_i|data_out[88]~feeder_combout  = \B[88]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[88]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[88]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[88]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[88]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N25
dffeas \B_i|data_out[88] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [88]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[88] .is_wysiwyg = "true";
defparam \B_i|data_out[88] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N8
cycloneive_io_ibuf \A[88]~input (
	.i(A[88]),
	.ibar(gnd),
	.o(\A[88]~input_o ));
// synopsys translate_off
defparam \A[88]~input .bus_hold = "false";
defparam \A[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y25_N11
dffeas \A_i|data_out[88] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[88]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [88]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[88] .is_wysiwyg = "true";
defparam \A_i|data_out[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
cycloneive_lcell_comb \DUT|add_stage[88].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[88].one_bit_adder|C_out~0_combout  = (\B_i|data_out [88] & \A_i|data_out [88])

	.dataa(gnd),
	.datab(\B_i|data_out [88]),
	.datac(gnd),
	.datad(\A_i|data_out [88]),
	.cin(gnd),
	.combout(\DUT|add_stage[88].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[88].one_bit_adder|C_out~0 .lut_mask = 16'hCC00;
defparam \DUT|add_stage[88].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \B[89]~input (
	.i(B[89]),
	.ibar(gnd),
	.o(\B[89]~input_o ));
// synopsys translate_off
defparam \B[89]~input .bus_hold = "false";
defparam \B[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N28
cycloneive_lcell_comb \B_i|data_out[89]~feeder (
// Equation(s):
// \B_i|data_out[89]~feeder_combout  = \B[89]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[89]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[89]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[89]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[89]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N29
dffeas \B_i|data_out[89] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [89]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[89] .is_wysiwyg = "true";
defparam \B_i|data_out[89] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y24_N8
cycloneive_io_ibuf \A[89]~input (
	.i(A[89]),
	.ibar(gnd),
	.o(\A[89]~input_o ));
// synopsys translate_off
defparam \A[89]~input .bus_hold = "false";
defparam \A[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N1
dffeas \A_i|data_out[89] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[89]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [89]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[89] .is_wysiwyg = "true";
defparam \A_i|data_out[89] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N22
cycloneive_io_ibuf \A[87]~input (
	.i(A[87]),
	.ibar(gnd),
	.o(\A[87]~input_o ));
// synopsys translate_off
defparam \A[87]~input .bus_hold = "false";
defparam \A[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneive_lcell_comb \A_i|data_out[87]~feeder (
// Equation(s):
// \A_i|data_out[87]~feeder_combout  = \A[87]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[87]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[87]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[87]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[87]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N31
dffeas \A_i|data_out[87] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [87]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[87] .is_wysiwyg = "true";
defparam \A_i|data_out[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneive_lcell_comb \DUT|add_stage[88].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[88].one_bit_adder|C_out~1_combout  = (\B_i|data_out [88]) # (\A_i|data_out [88])

	.dataa(gnd),
	.datab(\B_i|data_out [88]),
	.datac(gnd),
	.datad(\A_i|data_out [88]),
	.cin(gnd),
	.combout(\DUT|add_stage[88].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[88].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[88].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \B[87]~input (
	.i(B[87]),
	.ibar(gnd),
	.o(\B[87]~input_o ));
// synopsys translate_off
defparam \B[87]~input .bus_hold = "false";
defparam \B[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N7
dffeas \B_i|data_out[87] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[87]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [87]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[87] .is_wysiwyg = "true";
defparam \B_i|data_out[87] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y3_N15
cycloneive_io_ibuf \B[86]~input (
	.i(B[86]),
	.ibar(gnd),
	.o(\B[86]~input_o ));
// synopsys translate_off
defparam \B[86]~input .bus_hold = "false";
defparam \B[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y23_N1
dffeas \B_i|data_out[86] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[86]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [86]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[86] .is_wysiwyg = "true";
defparam \B_i|data_out[86] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N8
cycloneive_io_ibuf \A[86]~input (
	.i(A[86]),
	.ibar(gnd),
	.o(\A[86]~input_o ));
// synopsys translate_off
defparam \A[86]~input .bus_hold = "false";
defparam \A[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y24_N17
dffeas \A_i|data_out[86] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[86]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [86]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[86] .is_wysiwyg = "true";
defparam \A_i|data_out[86] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N8
cycloneive_io_ibuf \B[85]~input (
	.i(B[85]),
	.ibar(gnd),
	.o(\B[85]~input_o ));
// synopsys translate_off
defparam \B[85]~input .bus_hold = "false";
defparam \B[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneive_lcell_comb \B_i|data_out[85]~feeder (
// Equation(s):
// \B_i|data_out[85]~feeder_combout  = \B[85]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[85]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[85]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[85]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[85]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \B_i|data_out[85] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[85]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [85]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[85] .is_wysiwyg = "true";
defparam \B_i|data_out[85] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \B[84]~input (
	.i(B[84]),
	.ibar(gnd),
	.o(\B[84]~input_o ));
// synopsys translate_off
defparam \B[84]~input .bus_hold = "false";
defparam \B[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y23_N23
dffeas \B_i|data_out[84] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[84]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [84]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[84] .is_wysiwyg = "true";
defparam \B_i|data_out[84] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \A[84]~input (
	.i(A[84]),
	.ibar(gnd),
	.o(\A[84]~input_o ));
// synopsys translate_off
defparam \A[84]~input .bus_hold = "false";
defparam \A[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y23_N17
dffeas \A_i|data_out[84] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[84]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [84]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[84] .is_wysiwyg = "true";
defparam \A_i|data_out[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N22
cycloneive_lcell_comb \DUT|add_stage[84].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[84].one_bit_adder|C_out~0_combout  = (\B_i|data_out [84] & \A_i|data_out [84])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [84]),
	.datad(\A_i|data_out [84]),
	.cin(gnd),
	.combout(\DUT|add_stage[84].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[84].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[84].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N29
cycloneive_io_ibuf \A[85]~input (
	.i(A[85]),
	.ibar(gnd),
	.o(\A[85]~input_o ));
// synopsys translate_off
defparam \A[85]~input .bus_hold = "false";
defparam \A[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N5
dffeas \A_i|data_out[85] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[85]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [85]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[85] .is_wysiwyg = "true";
defparam \A_i|data_out[85] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N15
cycloneive_io_ibuf \A[83]~input (
	.i(A[83]),
	.ibar(gnd),
	.o(\A[83]~input_o ));
// synopsys translate_off
defparam \A[83]~input .bus_hold = "false";
defparam \A[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N26
cycloneive_lcell_comb \A_i|data_out[83]~feeder (
// Equation(s):
// \A_i|data_out[83]~feeder_combout  = \A[83]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[83]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[83]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[83]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[83]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N27
dffeas \A_i|data_out[83] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [83]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[83] .is_wysiwyg = "true";
defparam \A_i|data_out[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N16
cycloneive_lcell_comb \DUT|add_stage[84].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[84].one_bit_adder|C_out~1_combout  = (\B_i|data_out [84]) # (\A_i|data_out [84])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [84]),
	.datad(\A_i|data_out [84]),
	.cin(gnd),
	.combout(\DUT|add_stage[84].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[84].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[84].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N29
cycloneive_io_ibuf \B[83]~input (
	.i(B[83]),
	.ibar(gnd),
	.o(\B[83]~input_o ));
// synopsys translate_off
defparam \B[83]~input .bus_hold = "false";
defparam \B[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N21
dffeas \B_i|data_out[83] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[83]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [83]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[83] .is_wysiwyg = "true";
defparam \B_i|data_out[83] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N15
cycloneive_io_ibuf \A[80]~input (
	.i(A[80]),
	.ibar(gnd),
	.o(\A[80]~input_o ));
// synopsys translate_off
defparam \A[80]~input .bus_hold = "false";
defparam \A[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y27_N13
dffeas \A_i|data_out[80] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[80]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [80]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[80] .is_wysiwyg = "true";
defparam \A_i|data_out[80] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N15
cycloneive_io_ibuf \B[81]~input (
	.i(B[81]),
	.ibar(gnd),
	.o(\B[81]~input_o ));
// synopsys translate_off
defparam \B[81]~input .bus_hold = "false";
defparam \B[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y27_N15
dffeas \B_i|data_out[81] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[81]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [81]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[81] .is_wysiwyg = "true";
defparam \B_i|data_out[81] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N8
cycloneive_io_ibuf \A[81]~input (
	.i(A[81]),
	.ibar(gnd),
	.o(\A[81]~input_o ));
// synopsys translate_off
defparam \A[81]~input .bus_hold = "false";
defparam \A[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \A_i|data_out[81] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[81]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [81]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[81] .is_wysiwyg = "true";
defparam \A_i|data_out[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \DUT|add_stage[81].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[81].one_bit_adder|C_out~1_combout  = (\B_i|data_out [81]) # (\A_i|data_out [81])

	.dataa(gnd),
	.datab(\B_i|data_out [81]),
	.datac(gnd),
	.datad(\A_i|data_out [81]),
	.cin(gnd),
	.combout(\DUT|add_stage[81].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[81].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[81].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N15
cycloneive_io_ibuf \B[80]~input (
	.i(B[80]),
	.ibar(gnd),
	.o(\B[80]~input_o ));
// synopsys translate_off
defparam \B[80]~input .bus_hold = "false";
defparam \B[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N27
dffeas \B_i|data_out[80] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[80]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [80]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[80] .is_wysiwyg = "true";
defparam \B_i|data_out[80] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N8
cycloneive_io_ibuf \B[79]~input (
	.i(B[79]),
	.ibar(gnd),
	.o(\B[79]~input_o ));
// synopsys translate_off
defparam \B[79]~input .bus_hold = "false";
defparam \B[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y27_N23
dffeas \B_i|data_out[79] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[79]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [79]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[79] .is_wysiwyg = "true";
defparam \B_i|data_out[79] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y41_N15
cycloneive_io_ibuf \A[79]~input (
	.i(A[79]),
	.ibar(gnd),
	.o(\A[79]~input_o ));
// synopsys translate_off
defparam \A[79]~input .bus_hold = "false";
defparam \A[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N1
dffeas \A_i|data_out[79] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[79]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [79]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[79] .is_wysiwyg = "true";
defparam \A_i|data_out[79] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y30_N15
cycloneive_io_ibuf \B[78]~input (
	.i(B[78]),
	.ibar(gnd),
	.o(\B[78]~input_o ));
// synopsys translate_off
defparam \B[78]~input .bus_hold = "false";
defparam \B[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y27_N27
dffeas \B_i|data_out[78] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[78]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [78]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[78] .is_wysiwyg = "true";
defparam \B_i|data_out[78] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N22
cycloneive_io_ibuf \B[77]~input (
	.i(B[77]),
	.ibar(gnd),
	.o(\B[77]~input_o ));
// synopsys translate_off
defparam \B[77]~input .bus_hold = "false";
defparam \B[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \B_i|data_out[77]~feeder (
// Equation(s):
// \B_i|data_out[77]~feeder_combout  = \B[77]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[77]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[77]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[77]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[77]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N11
dffeas \B_i|data_out[77] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [77]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[77] .is_wysiwyg = "true";
defparam \B_i|data_out[77] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N15
cycloneive_io_ibuf \A[77]~input (
	.i(A[77]),
	.ibar(gnd),
	.o(\A[77]~input_o ));
// synopsys translate_off
defparam \A[77]~input .bus_hold = "false";
defparam \A[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y27_N29
dffeas \A_i|data_out[77] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[77]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [77]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[77] .is_wysiwyg = "true";
defparam \A_i|data_out[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \DUT|add_stage[77].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[77].one_bit_adder|C_out~0_combout  = (\B_i|data_out [77] & \A_i|data_out [77])

	.dataa(\B_i|data_out [77]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [77]),
	.cin(gnd),
	.combout(\DUT|add_stage[77].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[77].one_bit_adder|C_out~0 .lut_mask = 16'hAA00;
defparam \DUT|add_stage[77].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N1
cycloneive_io_ibuf \A[78]~input (
	.i(A[78]),
	.ibar(gnd),
	.o(\A[78]~input_o ));
// synopsys translate_off
defparam \A[78]~input .bus_hold = "false";
defparam \A[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N15
dffeas \A_i|data_out[78] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[78]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [78]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[78] .is_wysiwyg = "true";
defparam \A_i|data_out[78] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N15
cycloneive_io_ibuf \A[76]~input (
	.i(A[76]),
	.ibar(gnd),
	.o(\A[76]~input_o ));
// synopsys translate_off
defparam \A[76]~input .bus_hold = "false";
defparam \A[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \A_i|data_out[76]~feeder (
// Equation(s):
// \A_i|data_out[76]~feeder_combout  = \A[76]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[76]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[76]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N17
dffeas \A_i|data_out[76] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [76]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[76] .is_wysiwyg = "true";
defparam \A_i|data_out[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[77].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[77].one_bit_adder|C_out~1_combout  = (\A_i|data_out [77]) # (\B_i|data_out [77])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [77]),
	.datad(\B_i|data_out [77]),
	.cin(gnd),
	.combout(\DUT|add_stage[77].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[77].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[77].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N15
cycloneive_io_ibuf \B[76]~input (
	.i(B[76]),
	.ibar(gnd),
	.o(\B[76]~input_o ));
// synopsys translate_off
defparam \B[76]~input .bus_hold = "false";
defparam \B[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N17
dffeas \B_i|data_out[76] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[76]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [76]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[76] .is_wysiwyg = "true";
defparam \B_i|data_out[76] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N15
cycloneive_io_ibuf \B[75]~input (
	.i(B[75]),
	.ibar(gnd),
	.o(\B[75]~input_o ));
// synopsys translate_off
defparam \B[75]~input .bus_hold = "false";
defparam \B[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y27_N7
dffeas \B_i|data_out[75] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[75]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [75]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[75] .is_wysiwyg = "true";
defparam \B_i|data_out[75] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N1
cycloneive_io_ibuf \A[75]~input (
	.i(A[75]),
	.ibar(gnd),
	.o(\A[75]~input_o ));
// synopsys translate_off
defparam \A[75]~input .bus_hold = "false";
defparam \A[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N11
dffeas \A_i|data_out[75] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[75]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [75]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[75] .is_wysiwyg = "true";
defparam \A_i|data_out[75] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \B[74]~input (
	.i(B[74]),
	.ibar(gnd),
	.o(\B[74]~input_o ));
// synopsys translate_off
defparam \B[74]~input .bus_hold = "false";
defparam \B[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y23_N21
dffeas \B_i|data_out[74] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[74]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [74]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[74] .is_wysiwyg = "true";
defparam \B_i|data_out[74] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \A[73]~input (
	.i(A[73]),
	.ibar(gnd),
	.o(\A[73]~input_o ));
// synopsys translate_off
defparam \A[73]~input .bus_hold = "false";
defparam \A[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y23_N11
dffeas \A_i|data_out[73] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[73]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [73]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[73] .is_wysiwyg = "true";
defparam \A_i|data_out[73] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cycloneive_io_ibuf \B[73]~input (
	.i(B[73]),
	.ibar(gnd),
	.o(\B[73]~input_o ));
// synopsys translate_off
defparam \B[73]~input .bus_hold = "false";
defparam \B[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y23_N17
dffeas \B_i|data_out[73] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[73]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [73]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[73] .is_wysiwyg = "true";
defparam \B_i|data_out[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N2
cycloneive_lcell_comb \DUT|add_stage[73].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[73].one_bit_adder|C_out~0_combout  = (\A_i|data_out [73] & \B_i|data_out [73])

	.dataa(\A_i|data_out [73]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [73]),
	.cin(gnd),
	.combout(\DUT|add_stage[73].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[73].one_bit_adder|C_out~0 .lut_mask = 16'hAA00;
defparam \DUT|add_stage[73].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N1
cycloneive_io_ibuf \A[74]~input (
	.i(A[74]),
	.ibar(gnd),
	.o(\A[74]~input_o ));
// synopsys translate_off
defparam \A[74]~input .bus_hold = "false";
defparam \A[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N29
dffeas \A_i|data_out[74] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[74]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [74]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[74] .is_wysiwyg = "true";
defparam \A_i|data_out[74] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N8
cycloneive_io_ibuf \A[72]~input (
	.i(A[72]),
	.ibar(gnd),
	.o(\A[72]~input_o ));
// synopsys translate_off
defparam \A[72]~input .bus_hold = "false";
defparam \A[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N22
cycloneive_lcell_comb \A_i|data_out[72]~feeder (
// Equation(s):
// \A_i|data_out[72]~feeder_combout  = \A[72]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[72]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[72]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N23
dffeas \A_i|data_out[72] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [72]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[72] .is_wysiwyg = "true";
defparam \A_i|data_out[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N24
cycloneive_lcell_comb \DUT|add_stage[73].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[73].one_bit_adder|C_out~1_combout  = (\B_i|data_out [73]) # (\A_i|data_out [73])

	.dataa(gnd),
	.datab(\B_i|data_out [73]),
	.datac(gnd),
	.datad(\A_i|data_out [73]),
	.cin(gnd),
	.combout(\DUT|add_stage[73].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[73].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[73].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N22
cycloneive_io_ibuf \B[72]~input (
	.i(B[72]),
	.ibar(gnd),
	.o(\B[72]~input_o ));
// synopsys translate_off
defparam \B[72]~input .bus_hold = "false";
defparam \B[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N19
dffeas \B_i|data_out[72] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[72]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [72]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[72] .is_wysiwyg = "true";
defparam \B_i|data_out[72] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \B[71]~input (
	.i(B[71]),
	.ibar(gnd),
	.o(\B[71]~input_o ));
// synopsys translate_off
defparam \B[71]~input .bus_hold = "false";
defparam \B[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y27_N11
dffeas \B_i|data_out[71] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[71]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [71]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[71] .is_wysiwyg = "true";
defparam \B_i|data_out[71] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N29
cycloneive_io_ibuf \A[71]~input (
	.i(A[71]),
	.ibar(gnd),
	.o(\A[71]~input_o ));
// synopsys translate_off
defparam \A[71]~input .bus_hold = "false";
defparam \A[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N25
dffeas \A_i|data_out[71] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[71]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [71]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[71] .is_wysiwyg = "true";
defparam \A_i|data_out[71] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y43_N8
cycloneive_io_ibuf \B[69]~input (
	.i(B[69]),
	.ibar(gnd),
	.o(\B[69]~input_o ));
// synopsys translate_off
defparam \B[69]~input .bus_hold = "false";
defparam \B[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \B_i|data_out[69]~feeder (
// Equation(s):
// \B_i|data_out[69]~feeder_combout  = \B[69]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[69]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[69]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N29
dffeas \B_i|data_out[69] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [69]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[69] .is_wysiwyg = "true";
defparam \B_i|data_out[69] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \A[69]~input (
	.i(A[69]),
	.ibar(gnd),
	.o(\A[69]~input_o ));
// synopsys translate_off
defparam \A[69]~input .bus_hold = "false";
defparam \A[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \A_i|data_out[69]~feeder (
// Equation(s):
// \A_i|data_out[69]~feeder_combout  = \A[69]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[69]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[69]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N3
dffeas \A_i|data_out[69] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [69]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[69] .is_wysiwyg = "true";
defparam \A_i|data_out[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[69].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[69].one_bit_adder|C_out~0_combout  = (\B_i|data_out [69] & \A_i|data_out [69])

	.dataa(gnd),
	.datab(\B_i|data_out [69]),
	.datac(gnd),
	.datad(\A_i|data_out [69]),
	.cin(gnd),
	.combout(\DUT|add_stage[69].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[69].one_bit_adder|C_out~0 .lut_mask = 16'hCC00;
defparam \DUT|add_stage[69].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N1
cycloneive_io_ibuf \B[70]~input (
	.i(B[70]),
	.ibar(gnd),
	.o(\B[70]~input_o ));
// synopsys translate_off
defparam \B[70]~input .bus_hold = "false";
defparam \B[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y27_N5
dffeas \B_i|data_out[70] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[70]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [70]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[70] .is_wysiwyg = "true";
defparam \B_i|data_out[70] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N1
cycloneive_io_ibuf \A[70]~input (
	.i(A[70]),
	.ibar(gnd),
	.o(\A[70]~input_o ));
// synopsys translate_off
defparam \A[70]~input .bus_hold = "false";
defparam \A[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N7
dffeas \A_i|data_out[70] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[70]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [70]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[70] .is_wysiwyg = "true";
defparam \A_i|data_out[70] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N1
cycloneive_io_ibuf \B[68]~input (
	.i(B[68]),
	.ibar(gnd),
	.o(\B[68]~input_o ));
// synopsys translate_off
defparam \B[68]~input .bus_hold = "false";
defparam \B[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
cycloneive_lcell_comb \B_i|data_out[68]~feeder (
// Equation(s):
// \B_i|data_out[68]~feeder_combout  = \B[68]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[68]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[68]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N31
dffeas \B_i|data_out[68] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [68]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[68] .is_wysiwyg = "true";
defparam \B_i|data_out[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \DUT|add_stage[69].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[69].one_bit_adder|C_out~1_combout  = (\B_i|data_out [69]) # (\A_i|data_out [69])

	.dataa(gnd),
	.datab(\B_i|data_out [69]),
	.datac(gnd),
	.datad(\A_i|data_out [69]),
	.cin(gnd),
	.combout(\DUT|add_stage[69].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[69].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[69].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N1
cycloneive_io_ibuf \A[68]~input (
	.i(A[68]),
	.ibar(gnd),
	.o(\A[68]~input_o ));
// synopsys translate_off
defparam \A[68]~input .bus_hold = "false";
defparam \A[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
cycloneive_lcell_comb \A_i|data_out[68]~feeder (
// Equation(s):
// \A_i|data_out[68]~feeder_combout  = \A[68]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[68]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[68]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N9
dffeas \A_i|data_out[68] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [68]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[68] .is_wysiwyg = "true";
defparam \A_i|data_out[68] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N1
cycloneive_io_ibuf \B[67]~input (
	.i(B[67]),
	.ibar(gnd),
	.o(\B[67]~input_o ));
// synopsys translate_off
defparam \B[67]~input .bus_hold = "false";
defparam \B[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N5
dffeas \B_i|data_out[67] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[67]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [67]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[67] .is_wysiwyg = "true";
defparam \B_i|data_out[67] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N1
cycloneive_io_ibuf \B[66]~input (
	.i(B[66]),
	.ibar(gnd),
	.o(\B[66]~input_o ));
// synopsys translate_off
defparam \B[66]~input .bus_hold = "false";
defparam \B[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y31_N11
dffeas \B_i|data_out[66] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[66]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [66]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[66] .is_wysiwyg = "true";
defparam \B_i|data_out[66] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \A[66]~input (
	.i(A[66]),
	.ibar(gnd),
	.o(\A[66]~input_o ));
// synopsys translate_off
defparam \A[66]~input .bus_hold = "false";
defparam \A[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y31_N13
dffeas \A_i|data_out[66] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[66]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [66]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[66] .is_wysiwyg = "true";
defparam \A_i|data_out[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneive_lcell_comb \DUT|add_stage[66].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[66].one_bit_adder|C_out~0_combout  = (\B_i|data_out [66] & \A_i|data_out [66])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [66]),
	.datad(\A_i|data_out [66]),
	.cin(gnd),
	.combout(\DUT|add_stage[66].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[66].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[66].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N22
cycloneive_io_ibuf \A[67]~input (
	.i(A[67]),
	.ibar(gnd),
	.o(\A[67]~input_o ));
// synopsys translate_off
defparam \A[67]~input .bus_hold = "false";
defparam \A[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N25
dffeas \A_i|data_out[67] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[67]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [67]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[67] .is_wysiwyg = "true";
defparam \A_i|data_out[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneive_lcell_comb \DUT|add_stage[66].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[66].one_bit_adder|C_out~1_combout  = (\A_i|data_out [66]) # (\B_i|data_out [66])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [66]),
	.datad(\B_i|data_out [66]),
	.cin(gnd),
	.combout(\DUT|add_stage[66].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[66].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[66].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y43_N29
cycloneive_io_ibuf \A[65]~input (
	.i(A[65]),
	.ibar(gnd),
	.o(\A[65]~input_o ));
// synopsys translate_off
defparam \A[65]~input .bus_hold = "false";
defparam \A[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y31_N9
dffeas \A_i|data_out[65] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[65]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [65]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[65] .is_wysiwyg = "true";
defparam \A_i|data_out[65] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y27_N15
cycloneive_io_ibuf \B[65]~input (
	.i(B[65]),
	.ibar(gnd),
	.o(\B[65]~input_o ));
// synopsys translate_off
defparam \B[65]~input .bus_hold = "false";
defparam \B[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N3
dffeas \B_i|data_out[65] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[65]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [65]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[65] .is_wysiwyg = "true";
defparam \B_i|data_out[65] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N1
cycloneive_io_ibuf \B[64]~input (
	.i(B[64]),
	.ibar(gnd),
	.o(\B[64]~input_o ));
// synopsys translate_off
defparam \B[64]~input .bus_hold = "false";
defparam \B[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
cycloneive_lcell_comb \B_i|data_out[64]~feeder (
// Equation(s):
// \B_i|data_out[64]~feeder_combout  = \B[64]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[64]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[64]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N27
dffeas \B_i|data_out[64] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [64]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[64] .is_wysiwyg = "true";
defparam \B_i|data_out[64] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N29
cycloneive_io_ibuf \B[63]~input (
	.i(B[63]),
	.ibar(gnd),
	.o(\B[63]~input_o ));
// synopsys translate_off
defparam \B[63]~input .bus_hold = "false";
defparam \B[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y31_N29
dffeas \B_i|data_out[63] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[63]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[63] .is_wysiwyg = "true";
defparam \B_i|data_out[63] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N22
cycloneive_io_ibuf \A[63]~input (
	.i(A[63]),
	.ibar(gnd),
	.o(\A[63]~input_o ));
// synopsys translate_off
defparam \A[63]~input .bus_hold = "false";
defparam \A[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y31_N3
dffeas \A_i|data_out[63] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[63]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[63] .is_wysiwyg = "true";
defparam \A_i|data_out[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneive_lcell_comb \DUT|add_stage[63].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[63].one_bit_adder|C_out~0_combout  = (\B_i|data_out [63] & \A_i|data_out [63])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [63]),
	.datad(\A_i|data_out [63]),
	.cin(gnd),
	.combout(\DUT|add_stage[63].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[63].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[63].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N22
cycloneive_io_ibuf \A[64]~input (
	.i(A[64]),
	.ibar(gnd),
	.o(\A[64]~input_o ));
// synopsys translate_off
defparam \A[64]~input .bus_hold = "false";
defparam \A[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N13
dffeas \A_i|data_out[64] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[64]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [64]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[64] .is_wysiwyg = "true";
defparam \A_i|data_out[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneive_lcell_comb \DUT|add_stage[63].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[63].one_bit_adder|C_out~1_combout  = (\A_i|data_out [63]) # (\B_i|data_out [63])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [63]),
	.datad(\B_i|data_out [63]),
	.cin(gnd),
	.combout(\DUT|add_stage[63].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[63].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[63].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y43_N15
cycloneive_io_ibuf \A[62]~input (
	.i(A[62]),
	.ibar(gnd),
	.o(\A[62]~input_o ));
// synopsys translate_off
defparam \A[62]~input .bus_hold = "false";
defparam \A[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y31_N31
dffeas \A_i|data_out[62] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[62]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[62] .is_wysiwyg = "true";
defparam \A_i|data_out[62] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N29
cycloneive_io_ibuf \B[62]~input (
	.i(B[62]),
	.ibar(gnd),
	.o(\B[62]~input_o ));
// synopsys translate_off
defparam \B[62]~input .bus_hold = "false";
defparam \B[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N21
dffeas \B_i|data_out[62] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[62]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[62] .is_wysiwyg = "true";
defparam \B_i|data_out[62] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N8
cycloneive_io_ibuf \A[60]~input (
	.i(A[60]),
	.ibar(gnd),
	.o(\A[60]~input_o ));
// synopsys translate_off
defparam \A[60]~input .bus_hold = "false";
defparam \A[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y27_N23
dffeas \A_i|data_out[60] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[60]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[60] .is_wysiwyg = "true";
defparam \A_i|data_out[60] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N22
cycloneive_io_ibuf \B[60]~input (
	.i(B[60]),
	.ibar(gnd),
	.o(\B[60]~input_o ));
// synopsys translate_off
defparam \B[60]~input .bus_hold = "false";
defparam \B[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y27_N29
dffeas \B_i|data_out[60] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[60]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[60] .is_wysiwyg = "true";
defparam \B_i|data_out[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[60].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[60].one_bit_adder|C_out~0_combout  = (\A_i|data_out [60] & \B_i|data_out [60])

	.dataa(\A_i|data_out [60]),
	.datab(gnd),
	.datac(\B_i|data_out [60]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[60].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[60].one_bit_adder|C_out~0 .lut_mask = 16'hA0A0;
defparam \DUT|add_stage[60].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N22
cycloneive_io_ibuf \B[61]~input (
	.i(B[61]),
	.ibar(gnd),
	.o(\B[61]~input_o ));
// synopsys translate_off
defparam \B[61]~input .bus_hold = "false";
defparam \B[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y27_N21
dffeas \B_i|data_out[61] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[61]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[61] .is_wysiwyg = "true";
defparam \B_i|data_out[61] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N8
cycloneive_io_ibuf \A[61]~input (
	.i(A[61]),
	.ibar(gnd),
	.o(\A[61]~input_o ));
// synopsys translate_off
defparam \A[61]~input .bus_hold = "false";
defparam \A[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N19
dffeas \A_i|data_out[61] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[61]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[61] .is_wysiwyg = "true";
defparam \A_i|data_out[61] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N22
cycloneive_io_ibuf \A[59]~input (
	.i(A[59]),
	.ibar(gnd),
	.o(\A[59]~input_o ));
// synopsys translate_off
defparam \A[59]~input .bus_hold = "false";
defparam \A[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y27_N15
dffeas \A_i|data_out[59] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[59]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[59] .is_wysiwyg = "true";
defparam \A_i|data_out[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
cycloneive_lcell_comb \DUT|add_stage[60].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[60].one_bit_adder|C_out~1_combout  = (\A_i|data_out [60]) # (\B_i|data_out [60])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [60]),
	.datad(\B_i|data_out [60]),
	.cin(gnd),
	.combout(\DUT|add_stage[60].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[60].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[60].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N15
cycloneive_io_ibuf \B[59]~input (
	.i(B[59]),
	.ibar(gnd),
	.o(\B[59]~input_o ));
// synopsys translate_off
defparam \B[59]~input .bus_hold = "false";
defparam \B[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N29
dffeas \B_i|data_out[59] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[59]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[59] .is_wysiwyg = "true";
defparam \B_i|data_out[59] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N1
cycloneive_io_ibuf \B[58]~input (
	.i(B[58]),
	.ibar(gnd),
	.o(\B[58]~input_o ));
// synopsys translate_off
defparam \B[58]~input .bus_hold = "false";
defparam \B[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y31_N13
dffeas \B_i|data_out[58] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[58]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[58] .is_wysiwyg = "true";
defparam \B_i|data_out[58] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y39_N8
cycloneive_io_ibuf \B[57]~input (
	.i(B[57]),
	.ibar(gnd),
	.o(\B[57]~input_o ));
// synopsys translate_off
defparam \B[57]~input .bus_hold = "false";
defparam \B[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y31_N25
dffeas \B_i|data_out[57] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[57]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[57] .is_wysiwyg = "true";
defparam \B_i|data_out[57] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y39_N22
cycloneive_io_ibuf \A[57]~input (
	.i(A[57]),
	.ibar(gnd),
	.o(\A[57]~input_o ));
// synopsys translate_off
defparam \A[57]~input .bus_hold = "false";
defparam \A[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y31_N3
dffeas \A_i|data_out[57] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[57]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[57] .is_wysiwyg = "true";
defparam \A_i|data_out[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N24
cycloneive_lcell_comb \DUT|add_stage[57].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[57].one_bit_adder|C_out~0_combout  = (\B_i|data_out [57] & \A_i|data_out [57])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [57]),
	.datad(\A_i|data_out [57]),
	.cin(gnd),
	.combout(\DUT|add_stage[57].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[57].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[57].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N15
cycloneive_io_ibuf \A[58]~input (
	.i(A[58]),
	.ibar(gnd),
	.o(\A[58]~input_o ));
// synopsys translate_off
defparam \A[58]~input .bus_hold = "false";
defparam \A[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N7
dffeas \A_i|data_out[58] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[58]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[58] .is_wysiwyg = "true";
defparam \A_i|data_out[58] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \A[56]~input (
	.i(A[56]),
	.ibar(gnd),
	.o(\A[56]~input_o ));
// synopsys translate_off
defparam \A[56]~input .bus_hold = "false";
defparam \A[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y31_N9
dffeas \A_i|data_out[56] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[56]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[56] .is_wysiwyg = "true";
defparam \A_i|data_out[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
cycloneive_lcell_comb \DUT|add_stage[57].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[57].one_bit_adder|C_out~1_combout  = (\B_i|data_out [57]) # (\A_i|data_out [57])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [57]),
	.datad(\A_i|data_out [57]),
	.cin(gnd),
	.combout(\DUT|add_stage[57].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[57].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[57].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneive_io_ibuf \B[56]~input (
	.i(B[56]),
	.ibar(gnd),
	.o(\B[56]~input_o ));
// synopsys translate_off
defparam \B[56]~input .bus_hold = "false";
defparam \B[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N17
dffeas \B_i|data_out[56] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[56]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[56] .is_wysiwyg = "true";
defparam \B_i|data_out[56] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N22
cycloneive_io_ibuf \B[55]~input (
	.i(B[55]),
	.ibar(gnd),
	.o(\B[55]~input_o ));
// synopsys translate_off
defparam \B[55]~input .bus_hold = "false";
defparam \B[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
cycloneive_lcell_comb \B_i|data_out[55]~feeder (
// Equation(s):
// \B_i|data_out[55]~feeder_combout  = \B[55]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[55]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[55]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N23
dffeas \B_i|data_out[55] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[55] .is_wysiwyg = "true";
defparam \B_i|data_out[55] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y39_N15
cycloneive_io_ibuf \B[54]~input (
	.i(B[54]),
	.ibar(gnd),
	.o(\B[54]~input_o ));
// synopsys translate_off
defparam \B[54]~input .bus_hold = "false";
defparam \B[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y31_N31
dffeas \B_i|data_out[54] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[54]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[54] .is_wysiwyg = "true";
defparam \B_i|data_out[54] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N8
cycloneive_io_ibuf \A[54]~input (
	.i(A[54]),
	.ibar(gnd),
	.o(\A[54]~input_o ));
// synopsys translate_off
defparam \A[54]~input .bus_hold = "false";
defparam \A[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y31_N17
dffeas \A_i|data_out[54] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[54]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[54] .is_wysiwyg = "true";
defparam \A_i|data_out[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
cycloneive_lcell_comb \DUT|add_stage[54].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[54].one_bit_adder|C_out~0_combout  = (\B_i|data_out [54] & \A_i|data_out [54])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [54]),
	.datad(\A_i|data_out [54]),
	.cin(gnd),
	.combout(\DUT|add_stage[54].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[54].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[54].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneive_io_ibuf \A[55]~input (
	.i(A[55]),
	.ibar(gnd),
	.o(\A[55]~input_o ));
// synopsys translate_off
defparam \A[55]~input .bus_hold = "false";
defparam \A[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N11
dffeas \A_i|data_out[55] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[55]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[55] .is_wysiwyg = "true";
defparam \A_i|data_out[55] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N8
cycloneive_io_ibuf \A[53]~input (
	.i(A[53]),
	.ibar(gnd),
	.o(\A[53]~input_o ));
// synopsys translate_off
defparam \A[53]~input .bus_hold = "false";
defparam \A[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N14
cycloneive_lcell_comb \A_i|data_out[53]~feeder (
// Equation(s):
// \A_i|data_out[53]~feeder_combout  = \A[53]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[53]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[53]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N15
dffeas \A_i|data_out[53] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[53] .is_wysiwyg = "true";
defparam \A_i|data_out[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
cycloneive_lcell_comb \DUT|add_stage[54].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[54].one_bit_adder|C_out~1_combout  = (\B_i|data_out [54]) # (\A_i|data_out [54])

	.dataa(\B_i|data_out [54]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [54]),
	.cin(gnd),
	.combout(\DUT|add_stage[54].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[54].one_bit_adder|C_out~1 .lut_mask = 16'hFFAA;
defparam \DUT|add_stage[54].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N22
cycloneive_io_ibuf \B[53]~input (
	.i(B[53]),
	.ibar(gnd),
	.o(\B[53]~input_o ));
// synopsys translate_off
defparam \B[53]~input .bus_hold = "false";
defparam \B[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N1
dffeas \B_i|data_out[53] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[53]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[53] .is_wysiwyg = "true";
defparam \B_i|data_out[53] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N22
cycloneive_io_ibuf \B[51]~input (
	.i(B[51]),
	.ibar(gnd),
	.o(\B[51]~input_o ));
// synopsys translate_off
defparam \B[51]~input .bus_hold = "false";
defparam \B[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N29
dffeas \B_i|data_out[51] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[51]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[51] .is_wysiwyg = "true";
defparam \B_i|data_out[51] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N8
cycloneive_io_ibuf \A[51]~input (
	.i(A[51]),
	.ibar(gnd),
	.o(\A[51]~input_o ));
// synopsys translate_off
defparam \A[51]~input .bus_hold = "false";
defparam \A[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N19
dffeas \A_i|data_out[51] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[51]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[51] .is_wysiwyg = "true";
defparam \A_i|data_out[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[51].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[51].one_bit_adder|C_out~0_combout  = (\B_i|data_out [51] & \A_i|data_out [51])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [51]),
	.datad(\A_i|data_out [51]),
	.cin(gnd),
	.combout(\DUT|add_stage[51].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[51].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[51].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N15
cycloneive_io_ibuf \B[52]~input (
	.i(B[52]),
	.ibar(gnd),
	.o(\B[52]~input_o ));
// synopsys translate_off
defparam \B[52]~input .bus_hold = "false";
defparam \B[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N21
dffeas \B_i|data_out[52] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[52]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[52] .is_wysiwyg = "true";
defparam \B_i|data_out[52] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N22
cycloneive_io_ibuf \A[52]~input (
	.i(A[52]),
	.ibar(gnd),
	.o(\A[52]~input_o ));
// synopsys translate_off
defparam \A[52]~input .bus_hold = "false";
defparam \A[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N3
dffeas \A_i|data_out[52] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[52]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[52] .is_wysiwyg = "true";
defparam \A_i|data_out[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[51].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[51].one_bit_adder|C_out~1_combout  = (\A_i|data_out [51]) # (\B_i|data_out [51])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [51]),
	.datad(\B_i|data_out [51]),
	.cin(gnd),
	.combout(\DUT|add_stage[51].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[51].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[51].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N15
cycloneive_io_ibuf \A[50]~input (
	.i(A[50]),
	.ibar(gnd),
	.o(\A[50]~input_o ));
// synopsys translate_off
defparam \A[50]~input .bus_hold = "false";
defparam \A[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N15
dffeas \A_i|data_out[50] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[50]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[50] .is_wysiwyg = "true";
defparam \A_i|data_out[50] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y33_N8
cycloneive_io_ibuf \B[50]~input (
	.i(B[50]),
	.ibar(gnd),
	.o(\B[50]~input_o ));
// synopsys translate_off
defparam \B[50]~input .bus_hold = "false";
defparam \B[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N25
dffeas \B_i|data_out[50] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[50]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[50] .is_wysiwyg = "true";
defparam \B_i|data_out[50] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N15
cycloneive_io_ibuf \A[49]~input (
	.i(A[49]),
	.ibar(gnd),
	.o(\A[49]~input_o ));
// synopsys translate_off
defparam \A[49]~input .bus_hold = "false";
defparam \A[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N27
dffeas \A_i|data_out[49] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[49]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[49] .is_wysiwyg = "true";
defparam \A_i|data_out[49] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N8
cycloneive_io_ibuf \A[48]~input (
	.i(A[48]),
	.ibar(gnd),
	.o(\A[48]~input_o ));
// synopsys translate_off
defparam \A[48]~input .bus_hold = "false";
defparam \A[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N23
dffeas \A_i|data_out[48] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[48]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[48] .is_wysiwyg = "true";
defparam \A_i|data_out[48] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N22
cycloneive_io_ibuf \B[48]~input (
	.i(B[48]),
	.ibar(gnd),
	.o(\B[48]~input_o ));
// synopsys translate_off
defparam \B[48]~input .bus_hold = "false";
defparam \B[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N1
dffeas \B_i|data_out[48] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[48]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[48] .is_wysiwyg = "true";
defparam \B_i|data_out[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[48].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[48].one_bit_adder|C_out~0_combout  = (\A_i|data_out [48] & \B_i|data_out [48])

	.dataa(\A_i|data_out [48]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [48]),
	.cin(gnd),
	.combout(\DUT|add_stage[48].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[48].one_bit_adder|C_out~0 .lut_mask = 16'hAA00;
defparam \DUT|add_stage[48].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N15
cycloneive_io_ibuf \B[49]~input (
	.i(B[49]),
	.ibar(gnd),
	.o(\B[49]~input_o ));
// synopsys translate_off
defparam \B[49]~input .bus_hold = "false";
defparam \B[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \B_i|data_out[49]~feeder (
// Equation(s):
// \B_i|data_out[49]~feeder_combout  = \B[49]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[49]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[49]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N9
dffeas \B_i|data_out[49] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[49] .is_wysiwyg = "true";
defparam \B_i|data_out[49] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
cycloneive_io_ibuf \A[47]~input (
	.i(A[47]),
	.ibar(gnd),
	.o(\A[47]~input_o ));
// synopsys translate_off
defparam \A[47]~input .bus_hold = "false";
defparam \A[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y27_N1
dffeas \A_i|data_out[47] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[47]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[47] .is_wysiwyg = "true";
defparam \A_i|data_out[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[48].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[48].one_bit_adder|C_out~1_combout  = (\A_i|data_out [48]) # (\B_i|data_out [48])

	.dataa(\A_i|data_out [48]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [48]),
	.cin(gnd),
	.combout(\DUT|add_stage[48].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[48].one_bit_adder|C_out~1 .lut_mask = 16'hFFAA;
defparam \DUT|add_stage[48].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \B[47]~input (
	.i(B[47]),
	.ibar(gnd),
	.o(\B[47]~input_o ));
// synopsys translate_off
defparam \B[47]~input .bus_hold = "false";
defparam \B[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N29
dffeas \B_i|data_out[47] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[47]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[47] .is_wysiwyg = "true";
defparam \B_i|data_out[47] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N1
cycloneive_io_ibuf \A[45]~input (
	.i(A[45]),
	.ibar(gnd),
	.o(\A[45]~input_o ));
// synopsys translate_off
defparam \A[45]~input .bus_hold = "false";
defparam \A[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y27_N27
dffeas \A_i|data_out[45] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[45]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[45] .is_wysiwyg = "true";
defparam \A_i|data_out[45] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N15
cycloneive_io_ibuf \B[45]~input (
	.i(B[45]),
	.ibar(gnd),
	.o(\B[45]~input_o ));
// synopsys translate_off
defparam \B[45]~input .bus_hold = "false";
defparam \B[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \B_i|data_out[45]~feeder (
// Equation(s):
// \B_i|data_out[45]~feeder_combout  = \B[45]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[45]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[45]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N7
dffeas \B_i|data_out[45] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[45] .is_wysiwyg = "true";
defparam \B_i|data_out[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \DUT|add_stage[45].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[45].one_bit_adder|C_out~0_combout  = (\A_i|data_out [45] & \B_i|data_out [45])

	.dataa(\A_i|data_out [45]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [45]),
	.cin(gnd),
	.combout(\DUT|add_stage[45].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[45].one_bit_adder|C_out~0 .lut_mask = 16'hAA00;
defparam \DUT|add_stage[45].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y43_N1
cycloneive_io_ibuf \B[46]~input (
	.i(B[46]),
	.ibar(gnd),
	.o(\B[46]~input_o ));
// synopsys translate_off
defparam \B[46]~input .bus_hold = "false";
defparam \B[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X57_Y27_N1
dffeas \B_i|data_out[46] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[46]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[46] .is_wysiwyg = "true";
defparam \B_i|data_out[46] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y43_N15
cycloneive_io_ibuf \A[46]~input (
	.i(A[46]),
	.ibar(gnd),
	.o(\A[46]~input_o ));
// synopsys translate_off
defparam \A[46]~input .bus_hold = "false";
defparam \A[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N31
dffeas \A_i|data_out[46] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[46]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[46] .is_wysiwyg = "true";
defparam \A_i|data_out[46] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y16_N1
cycloneive_io_ibuf \B[43]~input (
	.i(B[43]),
	.ibar(gnd),
	.o(\B[43]~input_o ));
// synopsys translate_off
defparam \B[43]~input .bus_hold = "false";
defparam \B[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y23_N9
dffeas \B_i|data_out[43] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[43]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[43] .is_wysiwyg = "true";
defparam \B_i|data_out[43] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N15
cycloneive_io_ibuf \B[42]~input (
	.i(B[42]),
	.ibar(gnd),
	.o(\B[42]~input_o ));
// synopsys translate_off
defparam \B[42]~input .bus_hold = "false";
defparam \B[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y23_N25
dffeas \B_i|data_out[42] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[42]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[42] .is_wysiwyg = "true";
defparam \B_i|data_out[42] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N1
cycloneive_io_ibuf \A[42]~input (
	.i(A[42]),
	.ibar(gnd),
	.o(\A[42]~input_o ));
// synopsys translate_off
defparam \A[42]~input .bus_hold = "false";
defparam \A[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y23_N3
dffeas \A_i|data_out[42] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[42]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[42] .is_wysiwyg = "true";
defparam \A_i|data_out[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N10
cycloneive_lcell_comb \DUT|add_stage[42].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[42].one_bit_adder|C_out~0_combout  = (\B_i|data_out [42] & \A_i|data_out [42])

	.dataa(gnd),
	.datab(\B_i|data_out [42]),
	.datac(gnd),
	.datad(\A_i|data_out [42]),
	.cin(gnd),
	.combout(\DUT|add_stage[42].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[42].one_bit_adder|C_out~0 .lut_mask = 16'hCC00;
defparam \DUT|add_stage[42].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneive_io_ibuf \A[43]~input (
	.i(A[43]),
	.ibar(gnd),
	.o(\A[43]~input_o ));
// synopsys translate_off
defparam \A[43]~input .bus_hold = "false";
defparam \A[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N23
dffeas \A_i|data_out[43] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[43]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[43] .is_wysiwyg = "true";
defparam \A_i|data_out[43] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N15
cycloneive_io_ibuf \A[41]~input (
	.i(A[41]),
	.ibar(gnd),
	.o(\A[41]~input_o ));
// synopsys translate_off
defparam \A[41]~input .bus_hold = "false";
defparam \A[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y23_N31
dffeas \A_i|data_out[41] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[41]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[41] .is_wysiwyg = "true";
defparam \A_i|data_out[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N20
cycloneive_lcell_comb \DUT|add_stage[42].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[42].one_bit_adder|C_out~1_combout  = (\B_i|data_out [42]) # (\A_i|data_out [42])

	.dataa(gnd),
	.datab(\B_i|data_out [42]),
	.datac(gnd),
	.datad(\A_i|data_out [42]),
	.cin(gnd),
	.combout(\DUT|add_stage[42].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[42].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[42].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N15
cycloneive_io_ibuf \B[41]~input (
	.i(B[41]),
	.ibar(gnd),
	.o(\B[41]~input_o ));
// synopsys translate_off
defparam \B[41]~input .bus_hold = "false";
defparam \B[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N17
dffeas \B_i|data_out[41] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[41]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[41] .is_wysiwyg = "true";
defparam \B_i|data_out[41] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N8
cycloneive_io_ibuf \A[39]~input (
	.i(A[39]),
	.ibar(gnd),
	.o(\A[39]~input_o ));
// synopsys translate_off
defparam \A[39]~input .bus_hold = "false";
defparam \A[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y27_N3
dffeas \A_i|data_out[39] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[39]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[39] .is_wysiwyg = "true";
defparam \A_i|data_out[39] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y43_N22
cycloneive_io_ibuf \B[39]~input (
	.i(B[39]),
	.ibar(gnd),
	.o(\B[39]~input_o ));
// synopsys translate_off
defparam \B[39]~input .bus_hold = "false";
defparam \B[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y27_N29
dffeas \B_i|data_out[39] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[39]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[39] .is_wysiwyg = "true";
defparam \B_i|data_out[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneive_lcell_comb \DUT|add_stage[39].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[39].one_bit_adder|C_out~0_combout  = (\A_i|data_out [39] & \B_i|data_out [39])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [39]),
	.datad(\B_i|data_out [39]),
	.cin(gnd),
	.combout(\DUT|add_stage[39].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[39].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[39].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneive_io_ibuf \B[40]~input (
	.i(B[40]),
	.ibar(gnd),
	.o(\B[40]~input_o ));
// synopsys translate_off
defparam \B[40]~input .bus_hold = "false";
defparam \B[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y27_N5
dffeas \B_i|data_out[40] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[40]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[40] .is_wysiwyg = "true";
defparam \B_i|data_out[40] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y43_N1
cycloneive_io_ibuf \A[40]~input (
	.i(A[40]),
	.ibar(gnd),
	.o(\A[40]~input_o ));
// synopsys translate_off
defparam \A[40]~input .bus_hold = "false";
defparam \A[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N7
dffeas \A_i|data_out[40] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[40]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[40] .is_wysiwyg = "true";
defparam \A_i|data_out[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneive_lcell_comb \DUT|add_stage[39].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[39].one_bit_adder|C_out~1_combout  = (\B_i|data_out [39]) # (\A_i|data_out [39])

	.dataa(gnd),
	.datab(\B_i|data_out [39]),
	.datac(gnd),
	.datad(\A_i|data_out [39]),
	.cin(gnd),
	.combout(\DUT|add_stage[39].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[39].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[39].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N22
cycloneive_io_ibuf \A[38]~input (
	.i(A[38]),
	.ibar(gnd),
	.o(\A[38]~input_o ));
// synopsys translate_off
defparam \A[38]~input .bus_hold = "false";
defparam \A[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \A_i|data_out[38]~feeder (
// Equation(s):
// \A_i|data_out[38]~feeder_combout  = \A[38]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[38]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[38]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N27
dffeas \A_i|data_out[38] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[38] .is_wysiwyg = "true";
defparam \A_i|data_out[38] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y41_N8
cycloneive_io_ibuf \B[38]~input (
	.i(B[38]),
	.ibar(gnd),
	.o(\B[38]~input_o ));
// synopsys translate_off
defparam \B[38]~input .bus_hold = "false";
defparam \B[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N21
dffeas \B_i|data_out[38] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[38]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[38] .is_wysiwyg = "true";
defparam \B_i|data_out[38] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y30_N22
cycloneive_io_ibuf \B[37]~input (
	.i(B[37]),
	.ibar(gnd),
	.o(\B[37]~input_o ));
// synopsys translate_off
defparam \B[37]~input .bus_hold = "false";
defparam \B[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneive_lcell_comb \B_i|data_out[37]~feeder (
// Equation(s):
// \B_i|data_out[37]~feeder_combout  = \B[37]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[37]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[37]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N5
dffeas \B_i|data_out[37] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[37] .is_wysiwyg = "true";
defparam \B_i|data_out[37] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N8
cycloneive_io_ibuf \A[37]~input (
	.i(A[37]),
	.ibar(gnd),
	.o(\A[37]~input_o ));
// synopsys translate_off
defparam \A[37]~input .bus_hold = "false";
defparam \A[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N3
dffeas \A_i|data_out[37] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[37]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[37] .is_wysiwyg = "true";
defparam \A_i|data_out[37] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N15
cycloneive_io_ibuf \B[36]~input (
	.i(B[36]),
	.ibar(gnd),
	.o(\B[36]~input_o ));
// synopsys translate_off
defparam \B[36]~input .bus_hold = "false";
defparam \B[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneive_lcell_comb \B_i|data_out[36]~feeder (
// Equation(s):
// \B_i|data_out[36]~feeder_combout  = \B[36]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[36]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[36]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N13
dffeas \B_i|data_out[36] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[36] .is_wysiwyg = "true";
defparam \B_i|data_out[36] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y40_N22
cycloneive_io_ibuf \B[35]~input (
	.i(B[35]),
	.ibar(gnd),
	.o(\B[35]~input_o ));
// synopsys translate_off
defparam \B[35]~input .bus_hold = "false";
defparam \B[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y27_N13
dffeas \B_i|data_out[35] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[35]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[35] .is_wysiwyg = "true";
defparam \B_i|data_out[35] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N1
cycloneive_io_ibuf \A[35]~input (
	.i(A[35]),
	.ibar(gnd),
	.o(\A[35]~input_o ));
// synopsys translate_off
defparam \A[35]~input .bus_hold = "false";
defparam \A[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y27_N17
dffeas \A_i|data_out[35] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[35]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[35] .is_wysiwyg = "true";
defparam \A_i|data_out[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[35].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[35].one_bit_adder|C_out~0_combout  = (\B_i|data_out [35] & \A_i|data_out [35])

	.dataa(\B_i|data_out [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [35]),
	.cin(gnd),
	.combout(\DUT|add_stage[35].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[35].one_bit_adder|C_out~0 .lut_mask = 16'hAA00;
defparam \DUT|add_stage[35].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \A[36]~input (
	.i(A[36]),
	.ibar(gnd),
	.o(\A[36]~input_o ));
// synopsys translate_off
defparam \A[36]~input .bus_hold = "false";
defparam \A[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N11
dffeas \A_i|data_out[36] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[36]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[36] .is_wysiwyg = "true";
defparam \A_i|data_out[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[35].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[35].one_bit_adder|C_out~1_combout  = (\B_i|data_out [35]) # (\A_i|data_out [35])

	.dataa(\B_i|data_out [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [35]),
	.cin(gnd),
	.combout(\DUT|add_stage[35].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[35].one_bit_adder|C_out~1 .lut_mask = 16'hFFAA;
defparam \DUT|add_stage[35].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y37_N22
cycloneive_io_ibuf \A[34]~input (
	.i(A[34]),
	.ibar(gnd),
	.o(\A[34]~input_o ));
// synopsys translate_off
defparam \A[34]~input .bus_hold = "false";
defparam \A[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneive_lcell_comb \A_i|data_out[34]~feeder (
// Equation(s):
// \A_i|data_out[34]~feeder_combout  = \A[34]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[34]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[34]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N15
dffeas \A_i|data_out[34] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[34] .is_wysiwyg = "true";
defparam \A_i|data_out[34] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N8
cycloneive_io_ibuf \B[34]~input (
	.i(B[34]),
	.ibar(gnd),
	.o(\B[34]~input_o ));
// synopsys translate_off
defparam \B[34]~input .bus_hold = "false";
defparam \B[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N1
dffeas \B_i|data_out[34] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[34]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[34] .is_wysiwyg = "true";
defparam \B_i|data_out[34] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N22
cycloneive_io_ibuf \B[32]~input (
	.i(B[32]),
	.ibar(gnd),
	.o(\B[32]~input_o ));
// synopsys translate_off
defparam \B[32]~input .bus_hold = "false";
defparam \B[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y27_N7
dffeas \B_i|data_out[32] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[32]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[32] .is_wysiwyg = "true";
defparam \B_i|data_out[32] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N15
cycloneive_io_ibuf \A[31]~input (
	.i(A[31]),
	.ibar(gnd),
	.o(\A[31]~input_o ));
// synopsys translate_off
defparam \A[31]~input .bus_hold = "false";
defparam \A[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N8
cycloneive_lcell_comb \A_i|data_out[31]~feeder (
// Equation(s):
// \A_i|data_out[31]~feeder_combout  = \A[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[31]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[31]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N9
dffeas \A_i|data_out[31] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[31] .is_wysiwyg = "true";
defparam \A_i|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N29
cycloneive_io_ibuf \B[31]~input (
	.i(B[31]),
	.ibar(gnd),
	.o(\B[31]~input_o ));
// synopsys translate_off
defparam \B[31]~input .bus_hold = "false";
defparam \B[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N10
cycloneive_lcell_comb \B_i|data_out[31]~feeder (
// Equation(s):
// \B_i|data_out[31]~feeder_combout  = \B[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[31]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[31]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N11
dffeas \B_i|data_out[31] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[31] .is_wysiwyg = "true";
defparam \B_i|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N20
cycloneive_lcell_comb \DUT|add_stage[31].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[31].one_bit_adder|C_out~0_combout  = (\A_i|data_out [31] & \B_i|data_out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [31]),
	.datad(\B_i|data_out [31]),
	.cin(gnd),
	.combout(\DUT|add_stage[31].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[31].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[31].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y43_N15
cycloneive_io_ibuf \A[32]~input (
	.i(A[32]),
	.ibar(gnd),
	.o(\A[32]~input_o ));
// synopsys translate_off
defparam \A[32]~input .bus_hold = "false";
defparam \A[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N27
dffeas \A_i|data_out[32] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[32]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[32] .is_wysiwyg = "true";
defparam \A_i|data_out[32] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N1
cycloneive_io_ibuf \A[30]~input (
	.i(A[30]),
	.ibar(gnd),
	.o(\A[30]~input_o ));
// synopsys translate_off
defparam \A[30]~input .bus_hold = "false";
defparam \A[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y23_N15
dffeas \A_i|data_out[30] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[30]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[30] .is_wysiwyg = "true";
defparam \A_i|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N0
cycloneive_lcell_comb \DUT|add_stage[31].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[31].one_bit_adder|C_out~1_combout  = (\A_i|data_out [31]) # (\B_i|data_out [31])

	.dataa(gnd),
	.datab(\A_i|data_out [31]),
	.datac(gnd),
	.datad(\B_i|data_out [31]),
	.cin(gnd),
	.combout(\DUT|add_stage[31].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[31].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[31].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N22
cycloneive_io_ibuf \B[30]~input (
	.i(B[30]),
	.ibar(gnd),
	.o(\B[30]~input_o ));
// synopsys translate_off
defparam \B[30]~input .bus_hold = "false";
defparam \B[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N27
dffeas \B_i|data_out[30] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[30]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[30] .is_wysiwyg = "true";
defparam \B_i|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N15
cycloneive_io_ibuf \B[29]~input (
	.i(B[29]),
	.ibar(gnd),
	.o(\B[29]~input_o ));
// synopsys translate_off
defparam \B[29]~input .bus_hold = "false";
defparam \B[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y27_N31
dffeas \B_i|data_out[29] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[29]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[29] .is_wysiwyg = "true";
defparam \B_i|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N15
cycloneive_io_ibuf \A[28]~input (
	.i(A[28]),
	.ibar(gnd),
	.o(\A[28]~input_o ));
// synopsys translate_off
defparam \A[28]~input .bus_hold = "false";
defparam \A[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N19
dffeas \A_i|data_out[28] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[28]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[28] .is_wysiwyg = "true";
defparam \A_i|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N8
cycloneive_io_ibuf \B[28]~input (
	.i(B[28]),
	.ibar(gnd),
	.o(\B[28]~input_o ));
// synopsys translate_off
defparam \B[28]~input .bus_hold = "false";
defparam \B[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N5
dffeas \B_i|data_out[28] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[28]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[28] .is_wysiwyg = "true";
defparam \B_i|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[28].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[28].one_bit_adder|C_out~0_combout  = (\A_i|data_out [28] & \B_i|data_out [28])

	.dataa(\A_i|data_out [28]),
	.datab(gnd),
	.datac(\B_i|data_out [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[28].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[28].one_bit_adder|C_out~0 .lut_mask = 16'hA0A0;
defparam \DUT|add_stage[28].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N15
cycloneive_io_ibuf \A[29]~input (
	.i(A[29]),
	.ibar(gnd),
	.o(\A[29]~input_o ));
// synopsys translate_off
defparam \A[29]~input .bus_hold = "false";
defparam \A[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \A_i|data_out[29] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[29]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[29] .is_wysiwyg = "true";
defparam \A_i|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N29
cycloneive_io_ibuf \B[27]~input (
	.i(B[27]),
	.ibar(gnd),
	.o(\B[27]~input_o ));
// synopsys translate_off
defparam \B[27]~input .bus_hold = "false";
defparam \B[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N15
dffeas \B_i|data_out[27] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[27]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[27] .is_wysiwyg = "true";
defparam \B_i|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \A[27]~input (
	.i(A[27]),
	.ibar(gnd),
	.o(\A[27]~input_o ));
// synopsys translate_off
defparam \A[27]~input .bus_hold = "false";
defparam \A[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneive_lcell_comb \A_i|data_out[27]~feeder (
// Equation(s):
// \A_i|data_out[27]~feeder_combout  = \A[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[27]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[27]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N29
dffeas \A_i|data_out[27] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[27] .is_wysiwyg = "true";
defparam \A_i|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneive_lcell_comb \DUT|add_stage[27].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[27].one_bit_adder|C_out~0_combout  = (\B_i|data_out [27] & \A_i|data_out [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [27]),
	.datad(\A_i|data_out [27]),
	.cin(gnd),
	.combout(\DUT|add_stage[27].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[27].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[27].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \A[26]~input (
	.i(A[26]),
	.ibar(gnd),
	.o(\A[26]~input_o ));
// synopsys translate_off
defparam \A[26]~input .bus_hold = "false";
defparam \A[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y25_N1
dffeas \A_i|data_out[26] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[26]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[26] .is_wysiwyg = "true";
defparam \A_i|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneive_lcell_comb \DUT|add_stage[27].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[27].one_bit_adder|C_out~1_combout  = (\B_i|data_out [27]) # (\A_i|data_out [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [27]),
	.datad(\A_i|data_out [27]),
	.cin(gnd),
	.combout(\DUT|add_stage[27].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[27].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[27].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N1
cycloneive_io_ibuf \B[26]~input (
	.i(B[26]),
	.ibar(gnd),
	.o(\B[26]~input_o ));
// synopsys translate_off
defparam \B[26]~input .bus_hold = "false";
defparam \B[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N25
dffeas \B_i|data_out[26] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[26]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[26] .is_wysiwyg = "true";
defparam \B_i|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N29
cycloneive_io_ibuf \A[24]~input (
	.i(A[24]),
	.ibar(gnd),
	.o(\A[24]~input_o ));
// synopsys translate_off
defparam \A[24]~input .bus_hold = "false";
defparam \A[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y27_N3
dffeas \A_i|data_out[24] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[24]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[24] .is_wysiwyg = "true";
defparam \A_i|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
cycloneive_io_ibuf \B[24]~input (
	.i(B[24]),
	.ibar(gnd),
	.o(\B[24]~input_o ));
// synopsys translate_off
defparam \B[24]~input .bus_hold = "false";
defparam \B[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y27_N17
dffeas \B_i|data_out[24] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[24]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[24] .is_wysiwyg = "true";
defparam \B_i|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneive_lcell_comb \DUT|add_stage[24].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[24].one_bit_adder|C_out~0_combout  = (\A_i|data_out [24] & \B_i|data_out [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [24]),
	.datad(\B_i|data_out [24]),
	.cin(gnd),
	.combout(\DUT|add_stage[24].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[24].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[24].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y43_N8
cycloneive_io_ibuf \B[25]~input (
	.i(B[25]),
	.ibar(gnd),
	.o(\B[25]~input_o ));
// synopsys translate_off
defparam \B[25]~input .bus_hold = "false";
defparam \B[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y27_N1
dffeas \B_i|data_out[25] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[25]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[25] .is_wysiwyg = "true";
defparam \B_i|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N29
cycloneive_io_ibuf \A[25]~input (
	.i(A[25]),
	.ibar(gnd),
	.o(\A[25]~input_o ));
// synopsys translate_off
defparam \A[25]~input .bus_hold = "false";
defparam \A[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N7
dffeas \A_i|data_out[25] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[25]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[25] .is_wysiwyg = "true";
defparam \A_i|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneive_lcell_comb \DUT|add_stage[24].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[24].one_bit_adder|C_out~1_combout  = (\B_i|data_out [24]) # (\A_i|data_out [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [24]),
	.datad(\A_i|data_out [24]),
	.cin(gnd),
	.combout(\DUT|add_stage[24].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[24].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[24].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N8
cycloneive_io_ibuf \A[23]~input (
	.i(A[23]),
	.ibar(gnd),
	.o(\A[23]~input_o ));
// synopsys translate_off
defparam \A[23]~input .bus_hold = "false";
defparam \A[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y27_N23
dffeas \A_i|data_out[23] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[23]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[23] .is_wysiwyg = "true";
defparam \A_i|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N8
cycloneive_io_ibuf \B[23]~input (
	.i(B[23]),
	.ibar(gnd),
	.o(\B[23]~input_o ));
// synopsys translate_off
defparam \B[23]~input .bus_hold = "false";
defparam \B[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N29
dffeas \B_i|data_out[23] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[23]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[23] .is_wysiwyg = "true";
defparam \B_i|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N8
cycloneive_io_ibuf \B[22]~input (
	.i(B[22]),
	.ibar(gnd),
	.o(\B[22]~input_o ));
// synopsys translate_off
defparam \B[22]~input .bus_hold = "false";
defparam \B[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y23_N31
dffeas \B_i|data_out[22] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[22]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[22] .is_wysiwyg = "true";
defparam \B_i|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N15
cycloneive_io_ibuf \A[21]~input (
	.i(A[21]),
	.ibar(gnd),
	.o(\A[21]~input_o ));
// synopsys translate_off
defparam \A[21]~input .bus_hold = "false";
defparam \A[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N8
cycloneive_lcell_comb \A_i|data_out[21]~feeder (
// Equation(s):
// \A_i|data_out[21]~feeder_combout  = \A[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[21]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[21]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N9
dffeas \A_i|data_out[21] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[21] .is_wysiwyg = "true";
defparam \A_i|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \B[21]~input (
	.i(B[21]),
	.ibar(gnd),
	.o(\B[21]~input_o ));
// synopsys translate_off
defparam \B[21]~input .bus_hold = "false";
defparam \B[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N10
cycloneive_lcell_comb \B_i|data_out[21]~feeder (
// Equation(s):
// \B_i|data_out[21]~feeder_combout  = \B[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[21]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[21]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N11
dffeas \B_i|data_out[21] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[21] .is_wysiwyg = "true";
defparam \B_i|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N20
cycloneive_lcell_comb \DUT|add_stage[21].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[21].one_bit_adder|C_out~0_combout  = (\A_i|data_out [21] & \B_i|data_out [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [21]),
	.datad(\B_i|data_out [21]),
	.cin(gnd),
	.combout(\DUT|add_stage[21].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[21].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[21].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N8
cycloneive_io_ibuf \A[22]~input (
	.i(A[22]),
	.ibar(gnd),
	.o(\A[22]~input_o ));
// synopsys translate_off
defparam \A[22]~input .bus_hold = "false";
defparam \A[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N11
dffeas \A_i|data_out[22] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[22]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[22] .is_wysiwyg = "true";
defparam \A_i|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N6
cycloneive_lcell_comb \DUT|add_stage[21].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[21].one_bit_adder|C_out~1_combout  = (\A_i|data_out [21]) # (\B_i|data_out [21])

	.dataa(gnd),
	.datab(\A_i|data_out [21]),
	.datac(gnd),
	.datad(\B_i|data_out [21]),
	.cin(gnd),
	.combout(\DUT|add_stage[21].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[21].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[21].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N22
cycloneive_io_ibuf \B[20]~input (
	.i(B[20]),
	.ibar(gnd),
	.o(\B[20]~input_o ));
// synopsys translate_off
defparam \B[20]~input .bus_hold = "false";
defparam \B[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneive_lcell_comb \B_i|data_out[20]~feeder (
// Equation(s):
// \B_i|data_out[20]~feeder_combout  = \B[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[20]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[20]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N23
dffeas \B_i|data_out[20] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[20] .is_wysiwyg = "true";
defparam \B_i|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N29
cycloneive_io_ibuf \A[20]~input (
	.i(A[20]),
	.ibar(gnd),
	.o(\A[20]~input_o ));
// synopsys translate_off
defparam \A[20]~input .bus_hold = "false";
defparam \A[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N21
dffeas \A_i|data_out[20] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[20]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[20] .is_wysiwyg = "true";
defparam \A_i|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N22
cycloneive_io_ibuf \B[19]~input (
	.i(B[19]),
	.ibar(gnd),
	.o(\B[19]~input_o ));
// synopsys translate_off
defparam \B[19]~input .bus_hold = "false";
defparam \B[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneive_lcell_comb \B_i|data_out[19]~feeder (
// Equation(s):
// \B_i|data_out[19]~feeder_combout  = \B[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[19]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[19]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N31
dffeas \B_i|data_out[19] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[19] .is_wysiwyg = "true";
defparam \B_i|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N22
cycloneive_io_ibuf \A[18]~input (
	.i(A[18]),
	.ibar(gnd),
	.o(\A[18]~input_o ));
// synopsys translate_off
defparam \A[18]~input .bus_hold = "false";
defparam \A[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y24_N5
dffeas \A_i|data_out[18] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[18]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[18] .is_wysiwyg = "true";
defparam \A_i|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N1
cycloneive_io_ibuf \B[18]~input (
	.i(B[18]),
	.ibar(gnd),
	.o(\B[18]~input_o ));
// synopsys translate_off
defparam \B[18]~input .bus_hold = "false";
defparam \B[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y24_N3
dffeas \B_i|data_out[18] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[18]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[18] .is_wysiwyg = "true";
defparam \B_i|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N8
cycloneive_lcell_comb \DUT|add_stage[18].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[18].one_bit_adder|C_out~0_combout  = (\A_i|data_out [18] & \B_i|data_out [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [18]),
	.datad(\B_i|data_out [18]),
	.cin(gnd),
	.combout(\DUT|add_stage[18].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[18].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[18].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N1
cycloneive_io_ibuf \A[19]~input (
	.i(A[19]),
	.ibar(gnd),
	.o(\A[19]~input_o ));
// synopsys translate_off
defparam \A[19]~input .bus_hold = "false";
defparam \A[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N1
dffeas \A_i|data_out[19] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[19]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[19] .is_wysiwyg = "true";
defparam \A_i|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N0
cycloneive_lcell_comb \DUT|add_stage[18].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[18].one_bit_adder|C_out~1_combout  = (\A_i|data_out [18]) # (\B_i|data_out [18])

	.dataa(gnd),
	.datab(\A_i|data_out [18]),
	.datac(gnd),
	.datad(\B_i|data_out [18]),
	.cin(gnd),
	.combout(\DUT|add_stage[18].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[18].one_bit_adder|C_out~1 .lut_mask = 16'hFFCC;
defparam \DUT|add_stage[18].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N15
cycloneive_io_ibuf \A[17]~input (
	.i(A[17]),
	.ibar(gnd),
	.o(\A[17]~input_o ));
// synopsys translate_off
defparam \A[17]~input .bus_hold = "false";
defparam \A[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N26
cycloneive_lcell_comb \A_i|data_out[17]~feeder (
// Equation(s):
// \A_i|data_out[17]~feeder_combout  = \A[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[17]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[17]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N27
dffeas \A_i|data_out[17] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[17] .is_wysiwyg = "true";
defparam \A_i|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N1
cycloneive_io_ibuf \B[17]~input (
	.i(B[17]),
	.ibar(gnd),
	.o(\B[17]~input_o ));
// synopsys translate_off
defparam \B[17]~input .bus_hold = "false";
defparam \B[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N13
dffeas \B_i|data_out[17] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[17]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[17] .is_wysiwyg = "true";
defparam \B_i|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N15
cycloneive_io_ibuf \B[16]~input (
	.i(B[16]),
	.ibar(gnd),
	.o(\B[16]~input_o ));
// synopsys translate_off
defparam \B[16]~input .bus_hold = "false";
defparam \B[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneive_lcell_comb \B_i|data_out[16]~feeder (
// Equation(s):
// \B_i|data_out[16]~feeder_combout  = \B[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[16]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[16]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N1
dffeas \B_i|data_out[16] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[16] .is_wysiwyg = "true";
defparam \B_i|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N22
cycloneive_io_ibuf \A[16]~input (
	.i(A[16]),
	.ibar(gnd),
	.o(\A[16]~input_o ));
// synopsys translate_off
defparam \A[16]~input .bus_hold = "false";
defparam \A[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y27_N3
dffeas \A_i|data_out[16] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[16]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[16] .is_wysiwyg = "true";
defparam \A_i|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N22
cycloneive_io_ibuf \B[15]~input (
	.i(B[15]),
	.ibar(gnd),
	.o(\B[15]~input_o ));
// synopsys translate_off
defparam \B[15]~input .bus_hold = "false";
defparam \B[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneive_lcell_comb \B_i|data_out[15]~feeder (
// Equation(s):
// \B_i|data_out[15]~feeder_combout  = \B[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[15]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[15]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N7
dffeas \B_i|data_out[15] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[15] .is_wysiwyg = "true";
defparam \B_i|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N15
cycloneive_io_ibuf \A[15]~input (
	.i(A[15]),
	.ibar(gnd),
	.o(\A[15]~input_o ));
// synopsys translate_off
defparam \A[15]~input .bus_hold = "false";
defparam \A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N9
dffeas \A_i|data_out[15] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[15]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[15] .is_wysiwyg = "true";
defparam \A_i|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
cycloneive_io_ibuf \B[14]~input (
	.i(B[14]),
	.ibar(gnd),
	.o(\B[14]~input_o ));
// synopsys translate_off
defparam \B[14]~input .bus_hold = "false";
defparam \B[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y27_N9
dffeas \B_i|data_out[14] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[14] .is_wysiwyg = "true";
defparam \B_i|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N8
cycloneive_io_ibuf \A[13]~input (
	.i(A[13]),
	.ibar(gnd),
	.o(\A[13]~input_o ));
// synopsys translate_off
defparam \A[13]~input .bus_hold = "false";
defparam \A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneive_lcell_comb \A_i|data_out[13]~feeder (
// Equation(s):
// \A_i|data_out[13]~feeder_combout  = \A[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[13]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N31
dffeas \A_i|data_out[13] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[13] .is_wysiwyg = "true";
defparam \A_i|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y43_N15
cycloneive_io_ibuf \B[13]~input (
	.i(B[13]),
	.ibar(gnd),
	.o(\B[13]~input_o ));
// synopsys translate_off
defparam \B[13]~input .bus_hold = "false";
defparam \B[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y27_N29
dffeas \B_i|data_out[13] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[13]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[13] .is_wysiwyg = "true";
defparam \B_i|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[13].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[13].one_bit_adder|C_out~0_combout  = (\A_i|data_out [13] & \B_i|data_out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [13]),
	.datad(\B_i|data_out [13]),
	.cin(gnd),
	.combout(\DUT|add_stage[13].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[13].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[13].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y43_N8
cycloneive_io_ibuf \A[14]~input (
	.i(A[14]),
	.ibar(gnd),
	.o(\A[14]~input_o ));
// synopsys translate_off
defparam \A[14]~input .bus_hold = "false";
defparam \A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N19
dffeas \A_i|data_out[14] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[14] .is_wysiwyg = "true";
defparam \A_i|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y43_N15
cycloneive_io_ibuf \A[12]~input (
	.i(A[12]),
	.ibar(gnd),
	.o(\A[12]~input_o ));
// synopsys translate_off
defparam \A[12]~input .bus_hold = "false";
defparam \A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneive_lcell_comb \A_i|data_out[12]~feeder (
// Equation(s):
// \A_i|data_out[12]~feeder_combout  = \A[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[12]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N7
dffeas \A_i|data_out[12] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[12] .is_wysiwyg = "true";
defparam \A_i|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[13].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[13].one_bit_adder|C_out~1_combout  = (\A_i|data_out [13]) # (\B_i|data_out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [13]),
	.datad(\B_i|data_out [13]),
	.cin(gnd),
	.combout(\DUT|add_stage[13].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[13].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[13].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N15
cycloneive_io_ibuf \B[12]~input (
	.i(B[12]),
	.ibar(gnd),
	.o(\B[12]~input_o ));
// synopsys translate_off
defparam \B[12]~input .bus_hold = "false";
defparam \B[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N17
dffeas \B_i|data_out[12] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[12]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[12] .is_wysiwyg = "true";
defparam \B_i|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y43_N15
cycloneive_io_ibuf \B[11]~input (
	.i(B[11]),
	.ibar(gnd),
	.o(\B[11]~input_o ));
// synopsys translate_off
defparam \B[11]~input .bus_hold = "false";
defparam \B[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneive_lcell_comb \B_i|data_out[11]~feeder (
// Equation(s):
// \B_i|data_out[11]~feeder_combout  = \B[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[11]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[11]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N29
dffeas \B_i|data_out[11] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[11] .is_wysiwyg = "true";
defparam \B_i|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
cycloneive_io_ibuf \A[11]~input (
	.i(A[11]),
	.ibar(gnd),
	.o(\A[11]~input_o ));
// synopsys translate_off
defparam \A[11]~input .bus_hold = "false";
defparam \A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N3
dffeas \A_i|data_out[11] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[11]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[11] .is_wysiwyg = "true";
defparam \A_i|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N1
cycloneive_io_ibuf \B[10]~input (
	.i(B[10]),
	.ibar(gnd),
	.o(\B[10]~input_o ));
// synopsys translate_off
defparam \B[10]~input .bus_hold = "false";
defparam \B[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneive_lcell_comb \B_i|data_out[10]~feeder (
// Equation(s):
// \B_i|data_out[10]~feeder_combout  = \B[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[10]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N9
dffeas \B_i|data_out[10] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[10] .is_wysiwyg = "true";
defparam \B_i|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y43_N29
cycloneive_io_ibuf \A[9]~input (
	.i(A[9]),
	.ibar(gnd),
	.o(\A[9]~input_o ));
// synopsys translate_off
defparam \A[9]~input .bus_hold = "false";
defparam \A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneive_lcell_comb \A_i|data_out[9]~feeder (
// Equation(s):
// \A_i|data_out[9]~feeder_combout  = \A[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[9]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N11
dffeas \A_i|data_out[9] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[9] .is_wysiwyg = "true";
defparam \A_i|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y43_N22
cycloneive_io_ibuf \B[9]~input (
	.i(B[9]),
	.ibar(gnd),
	.o(\B[9]~input_o ));
// synopsys translate_off
defparam \B[9]~input .bus_hold = "false";
defparam \B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y27_N17
dffeas \B_i|data_out[9] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[9]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[9] .is_wysiwyg = "true";
defparam \B_i|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[9].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[9].one_bit_adder|C_out~0_combout  = (\A_i|data_out [9] & \B_i|data_out [9])

	.dataa(\A_i|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [9]),
	.cin(gnd),
	.combout(\DUT|add_stage[9].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[9].one_bit_adder|C_out~0 .lut_mask = 16'hAA00;
defparam \DUT|add_stage[9].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N29
cycloneive_io_ibuf \A[10]~input (
	.i(A[10]),
	.ibar(gnd),
	.o(\A[10]~input_o ));
// synopsys translate_off
defparam \A[10]~input .bus_hold = "false";
defparam \A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N29
dffeas \A_i|data_out[10] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[10]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[10] .is_wysiwyg = "true";
defparam \A_i|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N15
cycloneive_io_ibuf \A[8]~input (
	.i(A[8]),
	.ibar(gnd),
	.o(\A[8]~input_o ));
// synopsys translate_off
defparam \A[8]~input .bus_hold = "false";
defparam \A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cycloneive_lcell_comb \A_i|data_out[8]~feeder (
// Equation(s):
// \A_i|data_out[8]~feeder_combout  = \A[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[8]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N7
dffeas \A_i|data_out[8] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[8] .is_wysiwyg = "true";
defparam \A_i|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[9].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[9].one_bit_adder|C_out~1_combout  = (\A_i|data_out [9]) # (\B_i|data_out [9])

	.dataa(\A_i|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [9]),
	.cin(gnd),
	.combout(\DUT|add_stage[9].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[9].one_bit_adder|C_out~1 .lut_mask = 16'hFFAA;
defparam \DUT|add_stage[9].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N15
cycloneive_io_ibuf \B[8]~input (
	.i(B[8]),
	.ibar(gnd),
	.o(\B[8]~input_o ));
// synopsys translate_off
defparam \B[8]~input .bus_hold = "false";
defparam \B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N15
dffeas \B_i|data_out[8] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[8]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[8] .is_wysiwyg = "true";
defparam \B_i|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \B[6]~input (
	.i(B[6]),
	.ibar(gnd),
	.o(\B[6]~input_o ));
// synopsys translate_off
defparam \B[6]~input .bus_hold = "false";
defparam \B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y27_N17
dffeas \B_i|data_out[6] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[6] .is_wysiwyg = "true";
defparam \B_i|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y43_N29
cycloneive_io_ibuf \A[6]~input (
	.i(A[6]),
	.ibar(gnd),
	.o(\A[6]~input_o ));
// synopsys translate_off
defparam \A[6]~input .bus_hold = "false";
defparam \A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N7
dffeas \A_i|data_out[6] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[6] .is_wysiwyg = "true";
defparam \A_i|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[6].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[6].one_bit_adder|C_out~0_combout  = (\B_i|data_out [6] & \A_i|data_out [6])

	.dataa(gnd),
	.datab(\B_i|data_out [6]),
	.datac(gnd),
	.datad(\A_i|data_out [6]),
	.cin(gnd),
	.combout(\DUT|add_stage[6].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[6].one_bit_adder|C_out~0 .lut_mask = 16'hCC00;
defparam \DUT|add_stage[6].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
cycloneive_io_ibuf \B[7]~input (
	.i(B[7]),
	.ibar(gnd),
	.o(\B[7]~input_o ));
// synopsys translate_off
defparam \B[7]~input .bus_hold = "false";
defparam \B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y26_N19
dffeas \B_i|data_out[7] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[7]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[7] .is_wysiwyg = "true";
defparam \B_i|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneive_io_ibuf \A[7]~input (
	.i(A[7]),
	.ibar(gnd),
	.o(\A[7]~input_o ));
// synopsys translate_off
defparam \A[7]~input .bus_hold = "false";
defparam \A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N21
dffeas \A_i|data_out[7] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[7]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[7] .is_wysiwyg = "true";
defparam \A_i|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
cycloneive_io_ibuf \B[5]~input (
	.i(B[5]),
	.ibar(gnd),
	.o(\B[5]~input_o ));
// synopsys translate_off
defparam \B[5]~input .bus_hold = "false";
defparam \B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y27_N27
dffeas \B_i|data_out[5] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[5]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[5] .is_wysiwyg = "true";
defparam \B_i|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \A[5]~input (
	.i(A[5]),
	.ibar(gnd),
	.o(\A[5]~input_o ));
// synopsys translate_off
defparam \A[5]~input .bus_hold = "false";
defparam \A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N25
dffeas \A_i|data_out[5] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[5]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[5] .is_wysiwyg = "true";
defparam \A_i|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N1
cycloneive_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N31
dffeas \B_i|data_out[3] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[3]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[3] .is_wysiwyg = "true";
defparam \B_i|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N15
cycloneive_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y26_N31
dffeas \A_i|data_out[2] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[2]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[2] .is_wysiwyg = "true";
defparam \A_i|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y43_N22
cycloneive_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y26_N7
dffeas \B_i|data_out[2] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[2]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[2] .is_wysiwyg = "true";
defparam \B_i|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneive_lcell_comb \DUT|add_stage[2].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[2].one_bit_adder|C_out~0_combout  = (\A_i|data_out [2] & \B_i|data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [2]),
	.datad(\B_i|data_out [2]),
	.cin(gnd),
	.combout(\DUT|add_stage[2].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[2].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[2].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y43_N8
cycloneive_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N5
dffeas \A_i|data_out[3] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[3]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[3] .is_wysiwyg = "true";
defparam \A_i|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N29
cycloneive_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneive_lcell_comb \A_i|data_out[0]~feeder (
// Equation(s):
// \A_i|data_out[0]~feeder_combout  = \A[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[0]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N23
dffeas \A_i|data_out[0] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[0] .is_wysiwyg = "true";
defparam \A_i|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N8
cycloneive_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N27
dffeas \B_i|data_out[0] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[0]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[0] .is_wysiwyg = "true";
defparam \B_i|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N22
cycloneive_io_ibuf \C_in~input (
	.i(C_in),
	.ibar(gnd),
	.o(\C_in~input_o ));
// synopsys translate_off
defparam \C_in~input .bus_hold = "false";
defparam \C_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneive_lcell_comb \C_i|data_out[0]~feeder (
// Equation(s):
// \C_i|data_out[0]~feeder_combout  = \C_in~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_in~input_o ),
	.cin(gnd),
	.combout(\C_i|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C_i|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \C_i|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N13
dffeas \C_i|data_out[0] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\C_i|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C_i|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C_i|data_out[0] .is_wysiwyg = "true";
defparam \C_i|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneive_lcell_comb \DUT|add_stage[0].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[0].one_bit_adder|C_out~0_combout  = (\A_i|data_out [0] & ((\B_i|data_out [0]) # (\C_i|data_out [0]))) # (!\A_i|data_out [0] & (\B_i|data_out [0] & \C_i|data_out [0]))

	.dataa(\A_i|data_out [0]),
	.datab(\B_i|data_out [0]),
	.datac(gnd),
	.datad(\C_i|data_out [0]),
	.cin(gnd),
	.combout(\DUT|add_stage[0].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[0].one_bit_adder|C_out~0 .lut_mask = 16'hEE88;
defparam \DUT|add_stage[0].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
cycloneive_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
cycloneive_lcell_comb \A_i|data_out[1]~feeder (
// Equation(s):
// \A_i|data_out[1]~feeder_combout  = \A[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[1]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N7
dffeas \A_i|data_out[1] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[1] .is_wysiwyg = "true";
defparam \A_i|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N8
cycloneive_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N1
dffeas \B_i|data_out[1] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[1]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[1] .is_wysiwyg = "true";
defparam \B_i|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneive_lcell_comb \DUT|add_stage[2].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[2].one_bit_adder|C_out~1_combout  = (\A_i|data_out [2]) # (\B_i|data_out [2])

	.dataa(\A_i|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [2]),
	.cin(gnd),
	.combout(\DUT|add_stage[2].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[2].one_bit_adder|C_out~1 .lut_mask = 16'hFFAA;
defparam \DUT|add_stage[2].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[2].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[2].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[2].one_bit_adder|C_out~1_combout  & ((\DUT|add_stage[0].one_bit_adder|C_out~0_combout  & ((\A_i|data_out [1]) # (\B_i|data_out [1]))) # (!\DUT|add_stage[0].one_bit_adder|C_out~0_combout  & 
// (\A_i|data_out [1] & \B_i|data_out [1]))))

	.dataa(\DUT|add_stage[0].one_bit_adder|C_out~0_combout ),
	.datab(\A_i|data_out [1]),
	.datac(\B_i|data_out [1]),
	.datad(\DUT|add_stage[2].one_bit_adder|C_out~1_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[2].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[2].one_bit_adder|C_out~2 .lut_mask = 16'hE800;
defparam \DUT|add_stage[2].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[3].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[3].one_bit_adder|C_out~0_combout  = (\B_i|data_out [3] & ((\DUT|add_stage[2].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [3]) # (\DUT|add_stage[2].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [3] & (\A_i|data_out [3] & 
// ((\DUT|add_stage[2].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[2].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [3]),
	.datab(\DUT|add_stage[2].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [3]),
	.datad(\DUT|add_stage[2].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[3].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[3].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[3].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y43_N29
cycloneive_io_ibuf \A[4]~input (
	.i(A[4]),
	.ibar(gnd),
	.o(\A[4]~input_o ));
// synopsys translate_off
defparam \A[4]~input .bus_hold = "false";
defparam \A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y27_N11
dffeas \A_i|data_out[4] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[4]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[4] .is_wysiwyg = "true";
defparam \A_i|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \B[4]~input (
	.i(B[4]),
	.ibar(gnd),
	.o(\B[4]~input_o ));
// synopsys translate_off
defparam \B[4]~input .bus_hold = "false";
defparam \B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
cycloneive_lcell_comb \B_i|data_out[4]~feeder (
// Equation(s):
// \B_i|data_out[4]~feeder_combout  = \B[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B[4]~input_o ),
	.cin(gnd),
	.combout(\B_i|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_i|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \B_i|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N9
dffeas \B_i|data_out[4] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\B_i|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[4] .is_wysiwyg = "true";
defparam \B_i|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneive_lcell_comb \DUT|add_stage[6].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[6].one_bit_adder|C_out~1_combout  = (\DUT|add_stage[3].one_bit_adder|C_out~0_combout  & ((\A_i|data_out [4]) # (\B_i|data_out [4]))) # (!\DUT|add_stage[3].one_bit_adder|C_out~0_combout  & (\A_i|data_out [4] & \B_i|data_out [4]))

	.dataa(gnd),
	.datab(\DUT|add_stage[3].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [4]),
	.datad(\B_i|data_out [4]),
	.cin(gnd),
	.combout(\DUT|add_stage[6].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[6].one_bit_adder|C_out~1 .lut_mask = 16'hFCC0;
defparam \DUT|add_stage[6].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[6].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[6].one_bit_adder|C_out~2_combout  = (\B_i|data_out [5] & ((\A_i|data_out [5]) # (\DUT|add_stage[6].one_bit_adder|C_out~1_combout ))) # (!\B_i|data_out [5] & (\A_i|data_out [5] & \DUT|add_stage[6].one_bit_adder|C_out~1_combout ))

	.dataa(gnd),
	.datab(\B_i|data_out [5]),
	.datac(\A_i|data_out [5]),
	.datad(\DUT|add_stage[6].one_bit_adder|C_out~1_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[6].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[6].one_bit_adder|C_out~2 .lut_mask = 16'hFCC0;
defparam \DUT|add_stage[6].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneive_lcell_comb \DUT|add_stage[6].one_bit_adder|C_out~3 (
// Equation(s):
// \DUT|add_stage[6].one_bit_adder|C_out~3_combout  = (\DUT|add_stage[6].one_bit_adder|C_out~2_combout  & ((\B_i|data_out [6]) # (\A_i|data_out [6])))

	.dataa(gnd),
	.datab(\B_i|data_out [6]),
	.datac(\A_i|data_out [6]),
	.datad(\DUT|add_stage[6].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[6].one_bit_adder|C_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[6].one_bit_adder|C_out~3 .lut_mask = 16'hFC00;
defparam \DUT|add_stage[6].one_bit_adder|C_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[7].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[7].one_bit_adder|C_out~0_combout  = (\B_i|data_out [7] & ((\DUT|add_stage[6].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [7]) # (\DUT|add_stage[6].one_bit_adder|C_out~3_combout )))) # (!\B_i|data_out [7] & (\A_i|data_out [7] & 
// ((\DUT|add_stage[6].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[6].one_bit_adder|C_out~3_combout ))))

	.dataa(\DUT|add_stage[6].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [7]),
	.datac(\A_i|data_out [7]),
	.datad(\DUT|add_stage[6].one_bit_adder|C_out~3_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[7].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[7].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[7].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N14
cycloneive_lcell_comb \DUT|add_stage[9].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[9].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[9].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [8] & ((\B_i|data_out [8]) # (\DUT|add_stage[7].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [8] & (\B_i|data_out [8] & 
// \DUT|add_stage[7].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [8]),
	.datab(\DUT|add_stage[9].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [8]),
	.datad(\DUT|add_stage[7].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[9].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[9].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[9].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[10].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[10].one_bit_adder|C_out~0_combout  = (\B_i|data_out [10] & ((\DUT|add_stage[9].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [10]) # (\DUT|add_stage[9].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [10] & (\A_i|data_out [10] & 
// ((\DUT|add_stage[9].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[9].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [10]),
	.datab(\DUT|add_stage[9].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [10]),
	.datad(\DUT|add_stage[9].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[10].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[10].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[10].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneive_lcell_comb \DUT|add_stage[11].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[11].one_bit_adder|C_out~0_combout  = (\B_i|data_out [11] & ((\A_i|data_out [11]) # (\DUT|add_stage[10].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [11] & (\A_i|data_out [11] & \DUT|add_stage[10].one_bit_adder|C_out~0_combout ))

	.dataa(gnd),
	.datab(\B_i|data_out [11]),
	.datac(\A_i|data_out [11]),
	.datad(\DUT|add_stage[10].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[11].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[11].one_bit_adder|C_out~0 .lut_mask = 16'hFCC0;
defparam \DUT|add_stage[11].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneive_lcell_comb \DUT|add_stage[13].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[13].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[13].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [12] & ((\B_i|data_out [12]) # (\DUT|add_stage[11].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [12] & (\B_i|data_out [12] & 
// \DUT|add_stage[11].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [12]),
	.datab(\DUT|add_stage[13].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [12]),
	.datad(\DUT|add_stage[11].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[13].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[13].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[13].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[14].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[14].one_bit_adder|C_out~0_combout  = (\B_i|data_out [14] & ((\DUT|add_stage[13].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [14]) # (\DUT|add_stage[13].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [14] & (\A_i|data_out [14] & 
// ((\DUT|add_stage[13].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[13].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [14]),
	.datab(\DUT|add_stage[13].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [14]),
	.datad(\DUT|add_stage[13].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[14].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[14].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[14].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneive_lcell_comb \DUT|add_stage[15].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[15].one_bit_adder|C_out~0_combout  = (\B_i|data_out [15] & ((\A_i|data_out [15]) # (\DUT|add_stage[14].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [15] & (\A_i|data_out [15] & \DUT|add_stage[14].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [15]),
	.datab(gnd),
	.datac(\A_i|data_out [15]),
	.datad(\DUT|add_stage[14].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[15].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[15].one_bit_adder|C_out~0 .lut_mask = 16'hFAA0;
defparam \DUT|add_stage[15].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneive_lcell_comb \DUT|add_stage[16].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[16].one_bit_adder|C_out~0_combout  = (\B_i|data_out [16] & ((\A_i|data_out [16]) # (\DUT|add_stage[15].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [16] & (\A_i|data_out [16] & \DUT|add_stage[15].one_bit_adder|C_out~0_combout ))

	.dataa(gnd),
	.datab(\B_i|data_out [16]),
	.datac(\A_i|data_out [16]),
	.datad(\DUT|add_stage[15].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[16].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[16].one_bit_adder|C_out~0 .lut_mask = 16'hFCC0;
defparam \DUT|add_stage[16].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneive_lcell_comb \DUT|add_stage[18].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[18].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[18].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [17] & ((\B_i|data_out [17]) # (\DUT|add_stage[16].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [17] & (\B_i|data_out [17] & 
// \DUT|add_stage[16].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[18].one_bit_adder|C_out~1_combout ),
	.datab(\A_i|data_out [17]),
	.datac(\B_i|data_out [17]),
	.datad(\DUT|add_stage[16].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[18].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[18].one_bit_adder|C_out~2 .lut_mask = 16'hA880;
defparam \DUT|add_stage[18].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[19].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[19].one_bit_adder|C_out~0_combout  = (\B_i|data_out [19] & ((\DUT|add_stage[18].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [19]) # (\DUT|add_stage[18].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [19] & (\A_i|data_out [19] & 
// ((\DUT|add_stage[18].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[18].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [19]),
	.datab(\DUT|add_stage[18].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [19]),
	.datad(\DUT|add_stage[18].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[19].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[19].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[19].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[21].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[21].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[21].one_bit_adder|C_out~1_combout  & ((\B_i|data_out [20] & ((\A_i|data_out [20]) # (\DUT|add_stage[19].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [20] & (\A_i|data_out [20] & 
// \DUT|add_stage[19].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[21].one_bit_adder|C_out~1_combout ),
	.datab(\B_i|data_out [20]),
	.datac(\A_i|data_out [20]),
	.datad(\DUT|add_stage[19].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[21].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[21].one_bit_adder|C_out~2 .lut_mask = 16'hA880;
defparam \DUT|add_stage[21].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneive_lcell_comb \DUT|add_stage[22].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[22].one_bit_adder|C_out~0_combout  = (\B_i|data_out [22] & ((\DUT|add_stage[21].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [22]) # (\DUT|add_stage[21].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [22] & (\A_i|data_out [22] & 
// ((\DUT|add_stage[21].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[21].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [22]),
	.datab(\DUT|add_stage[21].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [22]),
	.datad(\DUT|add_stage[21].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[22].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[22].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[22].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[24].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[24].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[24].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [23] & ((\B_i|data_out [23]) # (\DUT|add_stage[22].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [23] & (\B_i|data_out [23] & 
// \DUT|add_stage[22].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[24].one_bit_adder|C_out~1_combout ),
	.datab(\A_i|data_out [23]),
	.datac(\B_i|data_out [23]),
	.datad(\DUT|add_stage[22].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[24].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[24].one_bit_adder|C_out~2 .lut_mask = 16'hA880;
defparam \DUT|add_stage[24].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneive_lcell_comb \DUT|add_stage[25].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[25].one_bit_adder|C_out~0_combout  = (\B_i|data_out [25] & ((\DUT|add_stage[24].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [25]) # (\DUT|add_stage[24].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [25] & (\A_i|data_out [25] & 
// ((\DUT|add_stage[24].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[24].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[24].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [25]),
	.datac(\A_i|data_out [25]),
	.datad(\DUT|add_stage[24].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[25].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[25].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[25].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[27].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[27].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[27].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [26] & ((\B_i|data_out [26]) # (\DUT|add_stage[25].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [26] & (\B_i|data_out [26] & 
// \DUT|add_stage[25].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [26]),
	.datab(\DUT|add_stage[27].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [26]),
	.datad(\DUT|add_stage[25].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[27].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[27].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[27].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[28].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[28].one_bit_adder|C_out~1_combout  = (\B_i|data_out [28] & ((\DUT|add_stage[27].one_bit_adder|C_out~0_combout ) # ((\DUT|add_stage[27].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [28] & (\A_i|data_out [28] & 
// ((\DUT|add_stage[27].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[27].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [28]),
	.datab(\DUT|add_stage[27].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [28]),
	.datad(\DUT|add_stage[27].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[28].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[28].one_bit_adder|C_out~1 .lut_mask = 16'hFAC8;
defparam \DUT|add_stage[28].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneive_lcell_comb \DUT|add_stage[29].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[29].one_bit_adder|C_out~0_combout  = (\B_i|data_out [29] & ((\DUT|add_stage[28].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [29]) # (\DUT|add_stage[28].one_bit_adder|C_out~1_combout )))) # (!\B_i|data_out [29] & (\A_i|data_out [29] & 
// ((\DUT|add_stage[28].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[28].one_bit_adder|C_out~1_combout ))))

	.dataa(\B_i|data_out [29]),
	.datab(\DUT|add_stage[28].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [29]),
	.datad(\DUT|add_stage[28].one_bit_adder|C_out~1_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[29].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[29].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[29].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneive_lcell_comb \DUT|add_stage[31].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[31].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[31].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [30] & ((\B_i|data_out [30]) # (\DUT|add_stage[29].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [30] & (\B_i|data_out [30] & 
// \DUT|add_stage[29].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [30]),
	.datab(\DUT|add_stage[31].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [30]),
	.datad(\DUT|add_stage[29].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[31].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[31].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[31].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneive_lcell_comb \DUT|add_stage[32].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[32].one_bit_adder|C_out~0_combout  = (\B_i|data_out [32] & ((\DUT|add_stage[31].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [32]) # (\DUT|add_stage[31].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [32] & (\A_i|data_out [32] & 
// ((\DUT|add_stage[31].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[31].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [32]),
	.datab(\DUT|add_stage[31].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [32]),
	.datad(\DUT|add_stage[31].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[32].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[32].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[32].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y43_N8
cycloneive_io_ibuf \B[33]~input (
	.i(B[33]),
	.ibar(gnd),
	.o(\B[33]~input_o ));
// synopsys translate_off
defparam \B[33]~input .bus_hold = "false";
defparam \B[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N9
dffeas \B_i|data_out[33] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[33]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[33] .is_wysiwyg = "true";
defparam \B_i|data_out[33] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N15
cycloneive_io_ibuf \A[33]~input (
	.i(A[33]),
	.ibar(gnd),
	.o(\A[33]~input_o ));
// synopsys translate_off
defparam \A[33]~input .bus_hold = "false";
defparam \A[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N19
dffeas \A_i|data_out[33] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[33]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[33] .is_wysiwyg = "true";
defparam \A_i|data_out[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[33].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[33].one_bit_adder|C_out~0_combout  = (\DUT|add_stage[32].one_bit_adder|C_out~0_combout  & ((\B_i|data_out [33]) # (\A_i|data_out [33]))) # (!\DUT|add_stage[32].one_bit_adder|C_out~0_combout  & (\B_i|data_out [33] & \A_i|data_out [33]))

	.dataa(\DUT|add_stage[32].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [33]),
	.datac(\A_i|data_out [33]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[33].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[33].one_bit_adder|C_out~0 .lut_mask = 16'hE8E8;
defparam \DUT|add_stage[33].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[35].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[35].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[35].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [34] & ((\B_i|data_out [34]) # (\DUT|add_stage[33].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [34] & (\B_i|data_out [34] & 
// \DUT|add_stage[33].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[35].one_bit_adder|C_out~1_combout ),
	.datab(\A_i|data_out [34]),
	.datac(\B_i|data_out [34]),
	.datad(\DUT|add_stage[33].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[35].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[35].one_bit_adder|C_out~2 .lut_mask = 16'hA880;
defparam \DUT|add_stage[35].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneive_lcell_comb \DUT|add_stage[36].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[36].one_bit_adder|C_out~0_combout  = (\B_i|data_out [36] & ((\DUT|add_stage[35].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [36]) # (\DUT|add_stage[35].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [36] & (\A_i|data_out [36] & 
// ((\DUT|add_stage[35].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[35].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [36]),
	.datab(\DUT|add_stage[35].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [36]),
	.datad(\DUT|add_stage[35].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[36].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[36].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[36].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneive_lcell_comb \DUT|add_stage[37].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[37].one_bit_adder|C_out~0_combout  = (\B_i|data_out [37] & ((\A_i|data_out [37]) # (\DUT|add_stage[36].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [37] & (\A_i|data_out [37] & \DUT|add_stage[36].one_bit_adder|C_out~0_combout ))

	.dataa(gnd),
	.datab(\B_i|data_out [37]),
	.datac(\A_i|data_out [37]),
	.datad(\DUT|add_stage[36].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[37].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[37].one_bit_adder|C_out~0 .lut_mask = 16'hFCC0;
defparam \DUT|add_stage[37].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[39].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[39].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[39].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [38] & ((\B_i|data_out [38]) # (\DUT|add_stage[37].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [38] & (\B_i|data_out [38] & 
// \DUT|add_stage[37].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[39].one_bit_adder|C_out~1_combout ),
	.datab(\A_i|data_out [38]),
	.datac(\B_i|data_out [38]),
	.datad(\DUT|add_stage[37].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[39].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[39].one_bit_adder|C_out~2 .lut_mask = 16'hA880;
defparam \DUT|add_stage[39].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneive_lcell_comb \DUT|add_stage[40].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[40].one_bit_adder|C_out~0_combout  = (\B_i|data_out [40] & ((\DUT|add_stage[39].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [40]) # (\DUT|add_stage[39].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [40] & (\A_i|data_out [40] & 
// ((\DUT|add_stage[39].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[39].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[39].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [40]),
	.datac(\A_i|data_out [40]),
	.datad(\DUT|add_stage[39].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[40].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[40].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[40].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneive_lcell_comb \DUT|add_stage[42].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[42].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[42].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [41] & ((\B_i|data_out [41]) # (\DUT|add_stage[40].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [41] & (\B_i|data_out [41] & 
// \DUT|add_stage[40].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [41]),
	.datab(\DUT|add_stage[42].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [41]),
	.datad(\DUT|add_stage[40].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[42].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[42].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[42].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneive_lcell_comb \DUT|add_stage[43].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[43].one_bit_adder|C_out~0_combout  = (\B_i|data_out [43] & ((\DUT|add_stage[42].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [43]) # (\DUT|add_stage[42].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [43] & (\A_i|data_out [43] & 
// ((\DUT|add_stage[42].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[42].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [43]),
	.datab(\DUT|add_stage[42].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [43]),
	.datad(\DUT|add_stage[42].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[43].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[43].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[43].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \DUT|add_stage[45].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[45].one_bit_adder|C_out~1_combout  = (\A_i|data_out [45]) # (\B_i|data_out [45])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [45]),
	.datad(\B_i|data_out [45]),
	.cin(gnd),
	.combout(\DUT|add_stage[45].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[45].one_bit_adder|C_out~1 .lut_mask = 16'hFFF0;
defparam \DUT|add_stage[45].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N1
cycloneive_io_ibuf \B[44]~input (
	.i(B[44]),
	.ibar(gnd),
	.o(\B[44]~input_o ));
// synopsys translate_off
defparam \B[44]~input .bus_hold = "false";
defparam \B[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y27_N25
dffeas \B_i|data_out[44] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[44]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[44] .is_wysiwyg = "true";
defparam \B_i|data_out[44] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N1
cycloneive_io_ibuf \A[44]~input (
	.i(A[44]),
	.ibar(gnd),
	.o(\A[44]~input_o ));
// synopsys translate_off
defparam \A[44]~input .bus_hold = "false";
defparam \A[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \A_i|data_out[44]~feeder (
// Equation(s):
// \A_i|data_out[44]~feeder_combout  = \A[44]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A[44]~input_o ),
	.cin(gnd),
	.combout(\A_i|data_out[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A_i|data_out[44]~feeder .lut_mask = 16'hFF00;
defparam \A_i|data_out[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N23
dffeas \A_i|data_out[44] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\A_i|data_out[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[44] .is_wysiwyg = "true";
defparam \A_i|data_out[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[45].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[45].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[45].one_bit_adder|C_out~1_combout  & ((\DUT|add_stage[43].one_bit_adder|C_out~0_combout  & ((\B_i|data_out [44]) # (\A_i|data_out [44]))) # 
// (!\DUT|add_stage[43].one_bit_adder|C_out~0_combout  & (\B_i|data_out [44] & \A_i|data_out [44]))))

	.dataa(\DUT|add_stage[43].one_bit_adder|C_out~0_combout ),
	.datab(\DUT|add_stage[45].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [44]),
	.datad(\A_i|data_out [44]),
	.cin(gnd),
	.combout(\DUT|add_stage[45].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[45].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[45].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneive_lcell_comb \DUT|add_stage[46].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[46].one_bit_adder|C_out~0_combout  = (\B_i|data_out [46] & ((\DUT|add_stage[45].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [46]) # (\DUT|add_stage[45].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [46] & (\A_i|data_out [46] & 
// ((\DUT|add_stage[45].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[45].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[45].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [46]),
	.datac(\A_i|data_out [46]),
	.datad(\DUT|add_stage[45].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[46].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[46].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[46].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[48].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[48].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[48].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [47] & ((\B_i|data_out [47]) # (\DUT|add_stage[46].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [47] & (\B_i|data_out [47] & 
// \DUT|add_stage[46].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [47]),
	.datab(\DUT|add_stage[48].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [47]),
	.datad(\DUT|add_stage[46].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[48].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[48].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[48].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneive_lcell_comb \DUT|add_stage[49].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[49].one_bit_adder|C_out~0_combout  = (\A_i|data_out [49] & ((\DUT|add_stage[48].one_bit_adder|C_out~0_combout ) # ((\B_i|data_out [49]) # (\DUT|add_stage[48].one_bit_adder|C_out~2_combout )))) # (!\A_i|data_out [49] & (\B_i|data_out [49] & 
// ((\DUT|add_stage[48].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[48].one_bit_adder|C_out~2_combout ))))

	.dataa(\A_i|data_out [49]),
	.datab(\DUT|add_stage[48].one_bit_adder|C_out~0_combout ),
	.datac(\B_i|data_out [49]),
	.datad(\DUT|add_stage[48].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[49].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[49].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[49].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[51].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[51].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[51].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [50] & ((\B_i|data_out [50]) # (\DUT|add_stage[49].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [50] & (\B_i|data_out [50] & 
// \DUT|add_stage[49].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[51].one_bit_adder|C_out~1_combout ),
	.datab(\A_i|data_out [50]),
	.datac(\B_i|data_out [50]),
	.datad(\DUT|add_stage[49].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[51].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[51].one_bit_adder|C_out~2 .lut_mask = 16'hA880;
defparam \DUT|add_stage[51].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneive_lcell_comb \DUT|add_stage[52].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[52].one_bit_adder|C_out~0_combout  = (\B_i|data_out [52] & ((\DUT|add_stage[51].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [52]) # (\DUT|add_stage[51].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [52] & (\A_i|data_out [52] & 
// ((\DUT|add_stage[51].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[51].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[51].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [52]),
	.datac(\A_i|data_out [52]),
	.datad(\DUT|add_stage[51].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[52].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[52].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[52].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[54].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[54].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[54].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [53] & ((\B_i|data_out [53]) # (\DUT|add_stage[52].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [53] & (\B_i|data_out [53] & 
// \DUT|add_stage[52].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [53]),
	.datab(\DUT|add_stage[54].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [53]),
	.datad(\DUT|add_stage[52].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[54].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[54].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[54].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N10
cycloneive_lcell_comb \DUT|add_stage[55].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[55].one_bit_adder|C_out~0_combout  = (\B_i|data_out [55] & ((\DUT|add_stage[54].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [55]) # (\DUT|add_stage[54].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [55] & (\A_i|data_out [55] & 
// ((\DUT|add_stage[54].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[54].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [55]),
	.datab(\DUT|add_stage[54].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [55]),
	.datad(\DUT|add_stage[54].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[55].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[55].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[55].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
cycloneive_lcell_comb \DUT|add_stage[57].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[57].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[57].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [56] & ((\B_i|data_out [56]) # (\DUT|add_stage[55].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [56] & (\B_i|data_out [56] & 
// \DUT|add_stage[55].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [56]),
	.datab(\DUT|add_stage[57].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [56]),
	.datad(\DUT|add_stage[55].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[57].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[57].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[57].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
cycloneive_lcell_comb \DUT|add_stage[58].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[58].one_bit_adder|C_out~0_combout  = (\B_i|data_out [58] & ((\DUT|add_stage[57].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [58]) # (\DUT|add_stage[57].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [58] & (\A_i|data_out [58] & 
// ((\DUT|add_stage[57].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[57].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [58]),
	.datab(\DUT|add_stage[57].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [58]),
	.datad(\DUT|add_stage[57].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[58].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[58].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[58].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[60].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[60].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[60].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [59] & ((\B_i|data_out [59]) # (\DUT|add_stage[58].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [59] & (\B_i|data_out [59] & 
// \DUT|add_stage[58].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [59]),
	.datab(\DUT|add_stage[60].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [59]),
	.datad(\DUT|add_stage[58].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[60].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[60].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[60].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[61].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[61].one_bit_adder|C_out~0_combout  = (\B_i|data_out [61] & ((\DUT|add_stage[60].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [61]) # (\DUT|add_stage[60].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [61] & (\A_i|data_out [61] & 
// ((\DUT|add_stage[60].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[60].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[60].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [61]),
	.datac(\A_i|data_out [61]),
	.datad(\DUT|add_stage[60].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[61].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[61].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[61].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[63].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[63].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[63].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [62] & ((\B_i|data_out [62]) # (\DUT|add_stage[61].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [62] & (\B_i|data_out [62] & 
// \DUT|add_stage[61].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[63].one_bit_adder|C_out~1_combout ),
	.datab(\A_i|data_out [62]),
	.datac(\B_i|data_out [62]),
	.datad(\DUT|add_stage[61].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[63].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[63].one_bit_adder|C_out~2 .lut_mask = 16'hA880;
defparam \DUT|add_stage[63].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
cycloneive_lcell_comb \DUT|add_stage[64].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[64].one_bit_adder|C_out~0_combout  = (\B_i|data_out [64] & ((\DUT|add_stage[63].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [64]) # (\DUT|add_stage[63].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [64] & (\A_i|data_out [64] & 
// ((\DUT|add_stage[63].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[63].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [64]),
	.datab(\DUT|add_stage[63].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [64]),
	.datad(\DUT|add_stage[63].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[64].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[64].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[64].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N2
cycloneive_lcell_comb \DUT|add_stage[66].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[66].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[66].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [65] & ((\B_i|data_out [65]) # (\DUT|add_stage[64].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [65] & (\B_i|data_out [65] & 
// \DUT|add_stage[64].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[66].one_bit_adder|C_out~1_combout ),
	.datab(\A_i|data_out [65]),
	.datac(\B_i|data_out [65]),
	.datad(\DUT|add_stage[64].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[66].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[66].one_bit_adder|C_out~2 .lut_mask = 16'hA880;
defparam \DUT|add_stage[66].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[67].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[67].one_bit_adder|C_out~0_combout  = (\B_i|data_out [67] & ((\DUT|add_stage[66].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [67]) # (\DUT|add_stage[66].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [67] & (\A_i|data_out [67] & 
// ((\DUT|add_stage[66].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[66].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [67]),
	.datab(\DUT|add_stage[66].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [67]),
	.datad(\DUT|add_stage[66].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[67].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[67].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[67].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
cycloneive_lcell_comb \DUT|add_stage[69].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[69].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[69].one_bit_adder|C_out~1_combout  & ((\B_i|data_out [68] & ((\A_i|data_out [68]) # (\DUT|add_stage[67].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [68] & (\A_i|data_out [68] & 
// \DUT|add_stage[67].one_bit_adder|C_out~0_combout ))))

	.dataa(\B_i|data_out [68]),
	.datab(\DUT|add_stage[69].one_bit_adder|C_out~1_combout ),
	.datac(\A_i|data_out [68]),
	.datad(\DUT|add_stage[67].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[69].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[69].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[69].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneive_lcell_comb \DUT|add_stage[70].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[70].one_bit_adder|C_out~0_combout  = (\B_i|data_out [70] & ((\DUT|add_stage[69].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [70]) # (\DUT|add_stage[69].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [70] & (\A_i|data_out [70] & 
// ((\DUT|add_stage[69].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[69].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[69].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [70]),
	.datac(\A_i|data_out [70]),
	.datad(\DUT|add_stage[69].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[70].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[70].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[70].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[71].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[71].one_bit_adder|C_out~0_combout  = (\B_i|data_out [71] & ((\A_i|data_out [71]) # (\DUT|add_stage[70].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [71] & (\A_i|data_out [71] & \DUT|add_stage[70].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [71]),
	.datab(gnd),
	.datac(\A_i|data_out [71]),
	.datad(\DUT|add_stage[70].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[71].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[71].one_bit_adder|C_out~0 .lut_mask = 16'hFAA0;
defparam \DUT|add_stage[71].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[73].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[73].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[73].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [72] & ((\B_i|data_out [72]) # (\DUT|add_stage[71].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [72] & (\B_i|data_out [72] & 
// \DUT|add_stage[71].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [72]),
	.datab(\DUT|add_stage[73].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [72]),
	.datad(\DUT|add_stage[71].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[73].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[73].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[73].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[74].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[74].one_bit_adder|C_out~0_combout  = (\B_i|data_out [74] & ((\DUT|add_stage[73].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [74]) # (\DUT|add_stage[73].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [74] & (\A_i|data_out [74] & 
// ((\DUT|add_stage[73].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[73].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [74]),
	.datab(\DUT|add_stage[73].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [74]),
	.datad(\DUT|add_stage[73].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[74].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[74].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[74].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneive_lcell_comb \DUT|add_stage[75].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[75].one_bit_adder|C_out~0_combout  = (\B_i|data_out [75] & ((\A_i|data_out [75]) # (\DUT|add_stage[74].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [75] & (\A_i|data_out [75] & \DUT|add_stage[74].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [75]),
	.datab(gnd),
	.datac(\A_i|data_out [75]),
	.datad(\DUT|add_stage[74].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[75].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[75].one_bit_adder|C_out~0 .lut_mask = 16'hFAA0;
defparam \DUT|add_stage[75].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneive_lcell_comb \DUT|add_stage[77].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[77].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[77].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [76] & ((\B_i|data_out [76]) # (\DUT|add_stage[75].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [76] & (\B_i|data_out [76] & 
// \DUT|add_stage[75].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [76]),
	.datab(\DUT|add_stage[77].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [76]),
	.datad(\DUT|add_stage[75].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[77].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[77].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[77].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneive_lcell_comb \DUT|add_stage[78].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[78].one_bit_adder|C_out~0_combout  = (\B_i|data_out [78] & ((\DUT|add_stage[77].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [78]) # (\DUT|add_stage[77].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [78] & (\A_i|data_out [78] & 
// ((\DUT|add_stage[77].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[77].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [78]),
	.datab(\DUT|add_stage[77].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [78]),
	.datad(\DUT|add_stage[77].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[78].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[78].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[78].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[79].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[79].one_bit_adder|C_out~0_combout  = (\B_i|data_out [79] & ((\A_i|data_out [79]) # (\DUT|add_stage[78].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [79] & (\A_i|data_out [79] & \DUT|add_stage[78].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [79]),
	.datab(gnd),
	.datac(\A_i|data_out [79]),
	.datad(\DUT|add_stage[78].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[79].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[79].one_bit_adder|C_out~0 .lut_mask = 16'hFAA0;
defparam \DUT|add_stage[79].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneive_lcell_comb \DUT|add_stage[81].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[81].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[81].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [80] & ((\B_i|data_out [80]) # (\DUT|add_stage[79].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [80] & (\B_i|data_out [80] & 
// \DUT|add_stage[79].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [80]),
	.datab(\DUT|add_stage[81].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [80]),
	.datad(\DUT|add_stage[79].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[81].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[81].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[81].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N8
cycloneive_io_ibuf \B[82]~input (
	.i(B[82]),
	.ibar(gnd),
	.o(\B[82]~input_o ));
// synopsys translate_off
defparam \B[82]~input .bus_hold = "false";
defparam \B[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \B_i|data_out[82] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B[82]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_i|data_out [82]),
	.prn(vcc));
// synopsys translate_off
defparam \B_i|data_out[82] .is_wysiwyg = "true";
defparam \B_i|data_out[82] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \A[82]~input (
	.i(A[82]),
	.ibar(gnd),
	.o(\A[82]~input_o ));
// synopsys translate_off
defparam \A[82]~input .bus_hold = "false";
defparam \A[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y27_N3
dffeas \A_i|data_out[82] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A[82]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_i|data_out [82]),
	.prn(vcc));
// synopsys translate_off
defparam \A_i|data_out[82] .is_wysiwyg = "true";
defparam \A_i|data_out[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \DUT|add_stage[81].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[81].one_bit_adder|C_out~0_combout  = (\B_i|data_out [81] & \A_i|data_out [81])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [81]),
	.datad(\A_i|data_out [81]),
	.cin(gnd),
	.combout(\DUT|add_stage[81].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[81].one_bit_adder|C_out~0 .lut_mask = 16'hF000;
defparam \DUT|add_stage[81].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneive_lcell_comb \DUT|add_stage[82].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[82].one_bit_adder|C_out~0_combout  = (\B_i|data_out [82] & ((\DUT|add_stage[81].one_bit_adder|C_out~2_combout ) # ((\A_i|data_out [82]) # (\DUT|add_stage[81].one_bit_adder|C_out~0_combout )))) # (!\B_i|data_out [82] & (\A_i|data_out [82] & 
// ((\DUT|add_stage[81].one_bit_adder|C_out~2_combout ) # (\DUT|add_stage[81].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[81].one_bit_adder|C_out~2_combout ),
	.datab(\B_i|data_out [82]),
	.datac(\A_i|data_out [82]),
	.datad(\DUT|add_stage[81].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[82].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[82].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[82].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[84].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[84].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[84].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [83] & ((\B_i|data_out [83]) # (\DUT|add_stage[82].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [83] & (\B_i|data_out [83] & 
// \DUT|add_stage[82].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [83]),
	.datab(\DUT|add_stage[84].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [83]),
	.datad(\DUT|add_stage[82].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[84].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[84].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[84].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[85].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[85].one_bit_adder|C_out~0_combout  = (\B_i|data_out [85] & ((\DUT|add_stage[84].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [85]) # (\DUT|add_stage[84].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [85] & (\A_i|data_out [85] & 
// ((\DUT|add_stage[84].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[84].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [85]),
	.datab(\DUT|add_stage[84].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [85]),
	.datad(\DUT|add_stage[84].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[85].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[85].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[85].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N16
cycloneive_lcell_comb \DUT|add_stage[86].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[86].one_bit_adder|C_out~0_combout  = (\B_i|data_out [86] & ((\A_i|data_out [86]) # (\DUT|add_stage[85].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [86] & (\A_i|data_out [86] & \DUT|add_stage[85].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [86]),
	.datab(gnd),
	.datac(\A_i|data_out [86]),
	.datad(\DUT|add_stage[85].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[86].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[86].one_bit_adder|C_out~0 .lut_mask = 16'hFAA0;
defparam \DUT|add_stage[86].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N6
cycloneive_lcell_comb \DUT|add_stage[88].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[88].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[88].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [87] & ((\B_i|data_out [87]) # (\DUT|add_stage[86].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [87] & (\B_i|data_out [87] & 
// \DUT|add_stage[86].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [87]),
	.datab(\DUT|add_stage[88].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [87]),
	.datad(\DUT|add_stage[86].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[88].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[88].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[88].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N0
cycloneive_lcell_comb \DUT|add_stage[89].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[89].one_bit_adder|C_out~0_combout  = (\B_i|data_out [89] & ((\DUT|add_stage[88].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [89]) # (\DUT|add_stage[88].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [89] & (\A_i|data_out [89] & 
// ((\DUT|add_stage[88].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[88].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[88].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [89]),
	.datac(\A_i|data_out [89]),
	.datad(\DUT|add_stage[88].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[89].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[89].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[89].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N10
cycloneive_lcell_comb \DUT|add_stage[91].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[91].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[91].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [90] & ((\B_i|data_out [90]) # (\DUT|add_stage[89].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [90] & (\B_i|data_out [90] & 
// \DUT|add_stage[89].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[91].one_bit_adder|C_out~1_combout ),
	.datab(\A_i|data_out [90]),
	.datac(\B_i|data_out [90]),
	.datad(\DUT|add_stage[89].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[91].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[91].one_bit_adder|C_out~2 .lut_mask = 16'hA880;
defparam \DUT|add_stage[91].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N12
cycloneive_lcell_comb \DUT|add_stage[92].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[92].one_bit_adder|C_out~0_combout  = (\B_i|data_out [92] & ((\DUT|add_stage[91].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [92]) # (\DUT|add_stage[91].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [92] & (\A_i|data_out [92] & 
// ((\DUT|add_stage[91].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[91].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [92]),
	.datab(\DUT|add_stage[91].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [92]),
	.datad(\DUT|add_stage[91].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[92].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[92].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[92].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N18
cycloneive_lcell_comb \DUT|add_stage[93].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[93].one_bit_adder|C_out~0_combout  = (\B_i|data_out [93] & ((\A_i|data_out [93]) # (\DUT|add_stage[92].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [93] & (\A_i|data_out [93] & \DUT|add_stage[92].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [93]),
	.datab(gnd),
	.datac(\A_i|data_out [93]),
	.datad(\DUT|add_stage[92].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[93].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[93].one_bit_adder|C_out~0 .lut_mask = 16'hFAA0;
defparam \DUT|add_stage[93].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N24
cycloneive_lcell_comb \DUT|add_stage[95].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[95].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[95].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [94] & ((\B_i|data_out [94]) # (\DUT|add_stage[93].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [94] & (\B_i|data_out [94] & 
// \DUT|add_stage[93].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [94]),
	.datab(\DUT|add_stage[95].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [94]),
	.datad(\DUT|add_stage[93].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[95].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[95].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[95].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N2
cycloneive_lcell_comb \DUT|add_stage[96].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[96].one_bit_adder|C_out~0_combout  = (\B_i|data_out [96] & ((\DUT|add_stage[95].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [96]) # (\DUT|add_stage[95].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [96] & (\A_i|data_out [96] & 
// ((\DUT|add_stage[95].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[95].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [96]),
	.datab(\DUT|add_stage[95].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [96]),
	.datad(\DUT|add_stage[95].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[96].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[96].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[96].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N20
cycloneive_lcell_comb \DUT|add_stage[98].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[98].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[98].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [97] & ((\B_i|data_out [97]) # (\DUT|add_stage[96].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [97] & (\B_i|data_out [97] & 
// \DUT|add_stage[96].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [97]),
	.datab(\DUT|add_stage[98].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [97]),
	.datad(\DUT|add_stage[96].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[98].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[98].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[98].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N26
cycloneive_lcell_comb \DUT|add_stage[99].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[99].one_bit_adder|C_out~0_combout  = (\B_i|data_out [99] & ((\DUT|add_stage[98].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [99]) # (\DUT|add_stage[98].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [99] & (\A_i|data_out [99] & 
// ((\DUT|add_stage[98].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[98].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [99]),
	.datab(\DUT|add_stage[98].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [99]),
	.datad(\DUT|add_stage[98].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[99].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[99].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[99].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N28
cycloneive_lcell_comb \DUT|add_stage[101].one_bit_adder|C_out~1 (
// Equation(s):
// \DUT|add_stage[101].one_bit_adder|C_out~1_combout  = (\B_i|data_out [101]) # (\A_i|data_out [101])

	.dataa(\B_i|data_out [101]),
	.datab(gnd),
	.datac(\A_i|data_out [101]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[101].one_bit_adder|C_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[101].one_bit_adder|C_out~1 .lut_mask = 16'hFAFA;
defparam \DUT|add_stage[101].one_bit_adder|C_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N22
cycloneive_lcell_comb \DUT|add_stage[101].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[101].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[101].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [100] & ((\B_i|data_out [100]) # (\DUT|add_stage[99].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [100] & (\B_i|data_out 
// [100] & \DUT|add_stage[99].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [100]),
	.datab(\B_i|data_out [100]),
	.datac(\DUT|add_stage[99].one_bit_adder|C_out~0_combout ),
	.datad(\DUT|add_stage[101].one_bit_adder|C_out~1_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[101].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[101].one_bit_adder|C_out~2 .lut_mask = 16'hE800;
defparam \DUT|add_stage[101].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N28
cycloneive_lcell_comb \DUT|add_stage[102].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[102].one_bit_adder|C_out~0_combout  = (\B_i|data_out [102] & ((\DUT|add_stage[101].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [102]) # (\DUT|add_stage[101].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [102] & (\A_i|data_out 
// [102] & ((\DUT|add_stage[101].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[101].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [102]),
	.datab(\DUT|add_stage[101].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [102]),
	.datad(\DUT|add_stage[101].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[102].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[102].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[102].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
cycloneive_lcell_comb \DUT|add_stage[104].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[104].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[104].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [103] & ((\B_i|data_out [103]) # (\DUT|add_stage[102].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [103] & (\B_i|data_out 
// [103] & \DUT|add_stage[102].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [103]),
	.datab(\DUT|add_stage[104].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [103]),
	.datad(\DUT|add_stage[102].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[104].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[104].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[104].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N12
cycloneive_lcell_comb \DUT|add_stage[105].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[105].one_bit_adder|C_out~0_combout  = (\B_i|data_out [105] & ((\DUT|add_stage[104].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [105]) # (\DUT|add_stage[104].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [105] & (\A_i|data_out 
// [105] & ((\DUT|add_stage[104].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[104].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [105]),
	.datab(\DUT|add_stage[104].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [105]),
	.datad(\DUT|add_stage[104].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[105].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[105].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[105].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N2
cycloneive_lcell_comb \DUT|add_stage[107].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[107].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[107].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [106] & ((\B_i|data_out [106]) # (\DUT|add_stage[105].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [106] & (\B_i|data_out 
// [106] & \DUT|add_stage[105].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [106]),
	.datab(\DUT|add_stage[107].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [106]),
	.datad(\DUT|add_stage[105].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[107].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[107].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[107].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
cycloneive_lcell_comb \DUT|add_stage[108].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[108].one_bit_adder|C_out~0_combout  = (\B_i|data_out [108] & ((\DUT|add_stage[107].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [108]) # (\DUT|add_stage[107].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [108] & (\A_i|data_out 
// [108] & ((\DUT|add_stage[107].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[107].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[107].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [108]),
	.datac(\A_i|data_out [108]),
	.datad(\DUT|add_stage[107].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[108].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[108].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[108].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
cycloneive_lcell_comb \DUT|add_stage[110].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[110].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[110].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [109] & ((\B_i|data_out [109]) # (\DUT|add_stage[108].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [109] & (\B_i|data_out 
// [109] & \DUT|add_stage[108].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [109]),
	.datab(\DUT|add_stage[110].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [109]),
	.datad(\DUT|add_stage[108].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[110].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[110].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[110].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N8
cycloneive_lcell_comb \DUT|add_stage[111].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[111].one_bit_adder|C_out~0_combout  = (\B_i|data_out [111] & ((\DUT|add_stage[110].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [111]) # (\DUT|add_stage[110].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [111] & (\A_i|data_out 
// [111] & ((\DUT|add_stage[110].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[110].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [111]),
	.datab(\DUT|add_stage[110].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [111]),
	.datad(\DUT|add_stage[110].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[111].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[111].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[111].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
cycloneive_lcell_comb \DUT|add_stage[113].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[113].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[113].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [112] & ((\B_i|data_out [112]) # (\DUT|add_stage[111].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [112] & (\B_i|data_out 
// [112] & \DUT|add_stage[111].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [112]),
	.datab(\DUT|add_stage[113].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [112]),
	.datad(\DUT|add_stage[111].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[113].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[113].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[113].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
cycloneive_lcell_comb \DUT|add_stage[114].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[114].one_bit_adder|C_out~0_combout  = (\B_i|data_out [114] & ((\DUT|add_stage[113].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [114]) # (\DUT|add_stage[113].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [114] & (\A_i|data_out 
// [114] & ((\DUT|add_stage[113].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[113].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[113].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [114]),
	.datac(\A_i|data_out [114]),
	.datad(\DUT|add_stage[113].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[114].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[114].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[114].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
cycloneive_lcell_comb \DUT|add_stage[116].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[116].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[116].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [115] & ((\B_i|data_out [115]) # (\DUT|add_stage[114].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [115] & (\B_i|data_out 
// [115] & \DUT|add_stage[114].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [115]),
	.datab(\DUT|add_stage[116].one_bit_adder|C_out~1_combout ),
	.datac(\B_i|data_out [115]),
	.datad(\DUT|add_stage[114].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[116].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[116].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[116].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
cycloneive_lcell_comb \DUT|add_stage[117].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[117].one_bit_adder|C_out~0_combout  = (\B_i|data_out [117] & ((\DUT|add_stage[116].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [117]) # (\DUT|add_stage[116].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [117] & (\A_i|data_out 
// [117] & ((\DUT|add_stage[116].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[116].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [117]),
	.datab(\DUT|add_stage[116].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [117]),
	.datad(\DUT|add_stage[116].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[117].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[117].one_bit_adder|C_out~0 .lut_mask = 16'hFAE8;
defparam \DUT|add_stage[117].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
cycloneive_lcell_comb \DUT|add_stage[119].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[119].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[119].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [118] & ((\B_i|data_out [118]) # (\DUT|add_stage[117].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [118] & (\B_i|data_out 
// [118] & \DUT|add_stage[117].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[119].one_bit_adder|C_out~1_combout ),
	.datab(\A_i|data_out [118]),
	.datac(\B_i|data_out [118]),
	.datad(\DUT|add_stage[117].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[119].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[119].one_bit_adder|C_out~2 .lut_mask = 16'hA880;
defparam \DUT|add_stage[119].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
cycloneive_lcell_comb \DUT|add_stage[120].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[120].one_bit_adder|C_out~0_combout  = (\A_i|data_out [120] & ((\DUT|add_stage[119].one_bit_adder|C_out~0_combout ) # ((\B_i|data_out [120]) # (\DUT|add_stage[119].one_bit_adder|C_out~2_combout )))) # (!\A_i|data_out [120] & (\B_i|data_out 
// [120] & ((\DUT|add_stage[119].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[119].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[119].one_bit_adder|C_out~0_combout ),
	.datab(\A_i|data_out [120]),
	.datac(\B_i|data_out [120]),
	.datad(\DUT|add_stage[119].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[120].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[120].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[120].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
cycloneive_lcell_comb \DUT|add_stage[122].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[122].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[122].one_bit_adder|C_out~1_combout  & ((\B_i|data_out [121] & ((\A_i|data_out [121]) # (\DUT|add_stage[120].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [121] & (\A_i|data_out 
// [121] & \DUT|add_stage[120].one_bit_adder|C_out~0_combout ))))

	.dataa(\B_i|data_out [121]),
	.datab(\DUT|add_stage[122].one_bit_adder|C_out~1_combout ),
	.datac(\A_i|data_out [121]),
	.datad(\DUT|add_stage[120].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[122].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[122].one_bit_adder|C_out~2 .lut_mask = 16'hC880;
defparam \DUT|add_stage[122].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneive_lcell_comb \DUT|add_stage[123].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[123].one_bit_adder|C_out~0_combout  = (\B_i|data_out [123] & ((\DUT|add_stage[122].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [123]) # (\DUT|add_stage[122].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [123] & (\A_i|data_out 
// [123] & ((\DUT|add_stage[122].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[122].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[122].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [123]),
	.datac(\A_i|data_out [123]),
	.datad(\DUT|add_stage[122].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[123].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[123].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[123].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
cycloneive_lcell_comb \DUT|add_stage[124].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[124].one_bit_adder|C_out~0_combout  = (\B_i|data_out [124] & ((\A_i|data_out [124]) # (\DUT|add_stage[123].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [124] & (\A_i|data_out [124] & \DUT|add_stage[123].one_bit_adder|C_out~0_combout 
// ))

	.dataa(gnd),
	.datab(\B_i|data_out [124]),
	.datac(\A_i|data_out [124]),
	.datad(\DUT|add_stage[123].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[124].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[124].one_bit_adder|C_out~0 .lut_mask = 16'hFCC0;
defparam \DUT|add_stage[124].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
cycloneive_lcell_comb \DUT|add_stage[126].one_bit_adder|C_out~2 (
// Equation(s):
// \DUT|add_stage[126].one_bit_adder|C_out~2_combout  = (\DUT|add_stage[126].one_bit_adder|C_out~1_combout  & ((\A_i|data_out [125] & ((\B_i|data_out [125]) # (\DUT|add_stage[124].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [125] & (\B_i|data_out 
// [125] & \DUT|add_stage[124].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [125]),
	.datab(\B_i|data_out [125]),
	.datac(\DUT|add_stage[126].one_bit_adder|C_out~1_combout ),
	.datad(\DUT|add_stage[124].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[126].one_bit_adder|C_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[126].one_bit_adder|C_out~2 .lut_mask = 16'hE080;
defparam \DUT|add_stage[126].one_bit_adder|C_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneive_lcell_comb \DUT|add_stage[127].one_bit_adder|C_out~0 (
// Equation(s):
// \DUT|add_stage[127].one_bit_adder|C_out~0_combout  = (\B_i|data_out [127] & ((\DUT|add_stage[126].one_bit_adder|C_out~0_combout ) # ((\A_i|data_out [127]) # (\DUT|add_stage[126].one_bit_adder|C_out~2_combout )))) # (!\B_i|data_out [127] & (\A_i|data_out 
// [127] & ((\DUT|add_stage[126].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[126].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[126].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [127]),
	.datac(\A_i|data_out [127]),
	.datad(\DUT|add_stage[126].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[127].one_bit_adder|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[127].one_bit_adder|C_out~0 .lut_mask = 16'hFCE8;
defparam \DUT|add_stage[127].one_bit_adder|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N5
dffeas \C_o|data_out[0] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[127].one_bit_adder|C_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C_o|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C_o|data_out[0] .is_wysiwyg = "true";
defparam \C_o|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
cycloneive_lcell_comb \DUT|add_stage[0].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[0].one_bit_adder|S~0_combout  = \C_i|data_out [0] $ (\A_i|data_out [0] $ (\B_i|data_out [0]))

	.dataa(gnd),
	.datab(\C_i|data_out [0]),
	.datac(\A_i|data_out [0]),
	.datad(\B_i|data_out [0]),
	.cin(gnd),
	.combout(\DUT|add_stage[0].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[0].one_bit_adder|S~0 .lut_mask = 16'hC33C;
defparam \DUT|add_stage[0].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y31_N9
dffeas \S_o|data_out[0] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[0].one_bit_adder|S~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[0] .is_wysiwyg = "true";
defparam \S_o|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneive_lcell_comb \DUT|add_stage[1].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[1].one_bit_adder|S~combout  = \A_i|data_out [1] $ (\B_i|data_out [1] $ (\DUT|add_stage[0].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [1]),
	.datab(\B_i|data_out [1]),
	.datac(gnd),
	.datad(\DUT|add_stage[0].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[1].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[1].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[1].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N1
dffeas \S_o|data_out[1] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DUT|add_stage[1].one_bit_adder|S~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[1] .is_wysiwyg = "true";
defparam \S_o|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneive_lcell_comb \DUT|add_stage[2].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[2].one_bit_adder|S~0_combout  = \A_i|data_out [2] $ (\B_i|data_out [2])

	.dataa(gnd),
	.datab(\A_i|data_out [2]),
	.datac(gnd),
	.datad(\B_i|data_out [2]),
	.cin(gnd),
	.combout(\DUT|add_stage[2].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[2].one_bit_adder|S~0 .lut_mask = 16'h33CC;
defparam \DUT|add_stage[2].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneive_lcell_comb \DUT|add_stage[2].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[2].one_bit_adder|S~combout  = \DUT|add_stage[2].one_bit_adder|S~0_combout  $ (((\A_i|data_out [1] & ((\B_i|data_out [1]) # (\DUT|add_stage[0].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [1] & (\B_i|data_out [1] & 
// \DUT|add_stage[0].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [1]),
	.datab(\DUT|add_stage[2].one_bit_adder|S~0_combout ),
	.datac(\B_i|data_out [1]),
	.datad(\DUT|add_stage[0].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[2].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[2].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[2].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N23
dffeas \S_o|data_out[2] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[2].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[2] .is_wysiwyg = "true";
defparam \S_o|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneive_lcell_comb \DUT|add_stage[3].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[3].one_bit_adder|S~combout  = \B_i|data_out [3] $ (\A_i|data_out [3] $ (((\DUT|add_stage[2].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[2].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[2].one_bit_adder|C_out~0_combout ),
	.datab(\DUT|add_stage[2].one_bit_adder|C_out~2_combout ),
	.datac(\B_i|data_out [3]),
	.datad(\A_i|data_out [3]),
	.cin(gnd),
	.combout(\DUT|add_stage[3].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[3].one_bit_adder|S .lut_mask = 16'hE11E;
defparam \DUT|add_stage[3].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N21
dffeas \S_o|data_out[3] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[3].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[3] .is_wysiwyg = "true";
defparam \S_o|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N20
cycloneive_lcell_comb \DUT|add_stage[4].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[4].one_bit_adder|S~combout  = \DUT|add_stage[3].one_bit_adder|C_out~0_combout  $ (\A_i|data_out [4] $ (\B_i|data_out [4]))

	.dataa(\DUT|add_stage[3].one_bit_adder|C_out~0_combout ),
	.datab(\A_i|data_out [4]),
	.datac(\B_i|data_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[4].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[4].one_bit_adder|S .lut_mask = 16'h9696;
defparam \DUT|add_stage[4].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y31_N21
dffeas \S_o|data_out[4] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[4].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[4] .is_wysiwyg = "true";
defparam \S_o|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
cycloneive_lcell_comb \DUT|add_stage[5].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[5].one_bit_adder|S~combout  = \B_i|data_out [5] $ (\DUT|add_stage[6].one_bit_adder|C_out~1_combout  $ (\A_i|data_out [5]))

	.dataa(\B_i|data_out [5]),
	.datab(\DUT|add_stage[6].one_bit_adder|C_out~1_combout ),
	.datac(gnd),
	.datad(\A_i|data_out [5]),
	.cin(gnd),
	.combout(\DUT|add_stage[5].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[5].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[5].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneive_lcell_comb \S_o|data_out[5]~feeder (
// Equation(s):
// \S_o|data_out[5]~feeder_combout  = \DUT|add_stage[5].one_bit_adder|S~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DUT|add_stage[5].one_bit_adder|S~combout ),
	.cin(gnd),
	.combout(\S_o|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \S_o|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \S_o|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N27
dffeas \S_o|data_out[5] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\S_o|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[5] .is_wysiwyg = "true";
defparam \S_o|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[6].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[6].one_bit_adder|S~0_combout  = \A_i|data_out [6] $ (\B_i|data_out [6])

	.dataa(\A_i|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [6]),
	.cin(gnd),
	.combout(\DUT|add_stage[6].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[6].one_bit_adder|S~0 .lut_mask = 16'h55AA;
defparam \DUT|add_stage[6].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneive_lcell_comb \DUT|add_stage[6].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[6].one_bit_adder|S~combout  = \DUT|add_stage[6].one_bit_adder|S~0_combout  $ (((\B_i|data_out [5] & ((\DUT|add_stage[6].one_bit_adder|C_out~1_combout ) # (\A_i|data_out [5]))) # (!\B_i|data_out [5] & 
// (\DUT|add_stage[6].one_bit_adder|C_out~1_combout  & \A_i|data_out [5]))))

	.dataa(\B_i|data_out [5]),
	.datab(\DUT|add_stage[6].one_bit_adder|S~0_combout ),
	.datac(\DUT|add_stage[6].one_bit_adder|C_out~1_combout ),
	.datad(\A_i|data_out [5]),
	.cin(gnd),
	.combout(\DUT|add_stage[6].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[6].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[6].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N17
dffeas \S_o|data_out[6] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[6].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[6] .is_wysiwyg = "true";
defparam \S_o|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
cycloneive_lcell_comb \DUT|add_stage[7].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[7].one_bit_adder|S~combout  = \B_i|data_out [7] $ (\A_i|data_out [7] $ (((\DUT|add_stage[6].one_bit_adder|C_out~3_combout ) # (\DUT|add_stage[6].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[6].one_bit_adder|C_out~3_combout ),
	.datab(\B_i|data_out [7]),
	.datac(\A_i|data_out [7]),
	.datad(\DUT|add_stage[6].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[7].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[7].one_bit_adder|S .lut_mask = 16'hC396;
defparam \DUT|add_stage[7].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N23
dffeas \S_o|data_out[7] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[7].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[7] .is_wysiwyg = "true";
defparam \S_o|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[8].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[8].one_bit_adder|S~combout  = \A_i|data_out [8] $ (\B_i|data_out [8] $ (\DUT|add_stage[7].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [8]),
	.datab(gnd),
	.datac(\B_i|data_out [8]),
	.datad(\DUT|add_stage[7].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[8].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[8].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[8].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N1
dffeas \S_o|data_out[8] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[8].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[8] .is_wysiwyg = "true";
defparam \S_o|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[9].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[9].one_bit_adder|S~0_combout  = \A_i|data_out [9] $ (\B_i|data_out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [9]),
	.datad(\B_i|data_out [9]),
	.cin(gnd),
	.combout(\DUT|add_stage[9].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[9].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[9].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneive_lcell_comb \DUT|add_stage[9].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[9].one_bit_adder|S~combout  = \DUT|add_stage[9].one_bit_adder|S~0_combout  $ (((\A_i|data_out [8] & ((\DUT|add_stage[7].one_bit_adder|C_out~0_combout ) # (\B_i|data_out [8]))) # (!\A_i|data_out [8] & 
// (\DUT|add_stage[7].one_bit_adder|C_out~0_combout  & \B_i|data_out [8]))))

	.dataa(\A_i|data_out [8]),
	.datab(\DUT|add_stage[7].one_bit_adder|C_out~0_combout ),
	.datac(\B_i|data_out [8]),
	.datad(\DUT|add_stage[9].one_bit_adder|S~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[9].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[9].one_bit_adder|S .lut_mask = 16'h17E8;
defparam \DUT|add_stage[9].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N3
dffeas \S_o|data_out[9] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[9].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[9] .is_wysiwyg = "true";
defparam \S_o|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[10].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[10].one_bit_adder|S~combout  = \A_i|data_out [10] $ (\B_i|data_out [10] $ (((\DUT|add_stage[9].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[9].one_bit_adder|C_out~2_combout ))))

	.dataa(\A_i|data_out [10]),
	.datab(\DUT|add_stage[9].one_bit_adder|C_out~0_combout ),
	.datac(\DUT|add_stage[9].one_bit_adder|C_out~2_combout ),
	.datad(\B_i|data_out [10]),
	.cin(gnd),
	.combout(\DUT|add_stage[10].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[10].one_bit_adder|S .lut_mask = 16'hA956;
defparam \DUT|add_stage[10].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N25
dffeas \S_o|data_out[10] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[10].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[10] .is_wysiwyg = "true";
defparam \S_o|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneive_lcell_comb \DUT|add_stage[11].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[11].one_bit_adder|S~combout  = \DUT|add_stage[10].one_bit_adder|C_out~0_combout  $ (\B_i|data_out [11] $ (\A_i|data_out [11]))

	.dataa(gnd),
	.datab(\DUT|add_stage[10].one_bit_adder|C_out~0_combout ),
	.datac(\B_i|data_out [11]),
	.datad(\A_i|data_out [11]),
	.cin(gnd),
	.combout(\DUT|add_stage[11].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[11].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[11].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N9
dffeas \S_o|data_out[11] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[11].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[11] .is_wysiwyg = "true";
defparam \S_o|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[12].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[12].one_bit_adder|S~combout  = \A_i|data_out [12] $ (\DUT|add_stage[11].one_bit_adder|C_out~0_combout  $ (\B_i|data_out [12]))

	.dataa(\A_i|data_out [12]),
	.datab(gnd),
	.datac(\DUT|add_stage[11].one_bit_adder|C_out~0_combout ),
	.datad(\B_i|data_out [12]),
	.cin(gnd),
	.combout(\DUT|add_stage[12].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[12].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[12].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N5
dffeas \S_o|data_out[12] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[12].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[12] .is_wysiwyg = "true";
defparam \S_o|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneive_lcell_comb \DUT|add_stage[13].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[13].one_bit_adder|S~0_combout  = \A_i|data_out [13] $ (\B_i|data_out [13])

	.dataa(\A_i|data_out [13]),
	.datab(gnd),
	.datac(\B_i|data_out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[13].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[13].one_bit_adder|S~0 .lut_mask = 16'h5A5A;
defparam \DUT|add_stage[13].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneive_lcell_comb \DUT|add_stage[13].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[13].one_bit_adder|S~combout  = \DUT|add_stage[13].one_bit_adder|S~0_combout  $ (((\A_i|data_out [12] & ((\DUT|add_stage[11].one_bit_adder|C_out~0_combout ) # (\B_i|data_out [12]))) # (!\A_i|data_out [12] & 
// (\DUT|add_stage[11].one_bit_adder|C_out~0_combout  & \B_i|data_out [12]))))

	.dataa(\A_i|data_out [12]),
	.datab(\DUT|add_stage[13].one_bit_adder|S~0_combout ),
	.datac(\DUT|add_stage[11].one_bit_adder|C_out~0_combout ),
	.datad(\B_i|data_out [12]),
	.cin(gnd),
	.combout(\DUT|add_stage[13].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[13].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[13].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N11
dffeas \S_o|data_out[13] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[13].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[13] .is_wysiwyg = "true";
defparam \S_o|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneive_lcell_comb \DUT|add_stage[14].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[14].one_bit_adder|S~combout  = \A_i|data_out [14] $ (\B_i|data_out [14] $ (((\DUT|add_stage[13].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[13].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[13].one_bit_adder|C_out~0_combout ),
	.datab(\A_i|data_out [14]),
	.datac(\DUT|add_stage[13].one_bit_adder|C_out~2_combout ),
	.datad(\B_i|data_out [14]),
	.cin(gnd),
	.combout(\DUT|add_stage[14].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[14].one_bit_adder|S .lut_mask = 16'hC936;
defparam \DUT|add_stage[14].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N13
dffeas \S_o|data_out[14] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[14].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[14] .is_wysiwyg = "true";
defparam \S_o|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneive_lcell_comb \DUT|add_stage[15].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[15].one_bit_adder|S~combout  = \B_i|data_out [15] $ (\A_i|data_out [15] $ (\DUT|add_stage[14].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [15]),
	.datab(gnd),
	.datac(\A_i|data_out [15]),
	.datad(\DUT|add_stage[14].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[15].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[15].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[15].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N17
dffeas \S_o|data_out[15] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[15].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[15] .is_wysiwyg = "true";
defparam \S_o|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneive_lcell_comb \DUT|add_stage[16].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[16].one_bit_adder|S~combout  = \B_i|data_out [16] $ (\DUT|add_stage[15].one_bit_adder|C_out~0_combout  $ (\A_i|data_out [16]))

	.dataa(gnd),
	.datab(\B_i|data_out [16]),
	.datac(\DUT|add_stage[15].one_bit_adder|C_out~0_combout ),
	.datad(\A_i|data_out [16]),
	.cin(gnd),
	.combout(\DUT|add_stage[16].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[16].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[16].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N23
dffeas \S_o|data_out[16] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[16].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[16] .is_wysiwyg = "true";
defparam \S_o|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N20
cycloneive_lcell_comb \DUT|add_stage[17].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[17].one_bit_adder|S~combout  = \B_i|data_out [17] $ (\A_i|data_out [17] $ (\DUT|add_stage[16].one_bit_adder|C_out~0_combout ))

	.dataa(gnd),
	.datab(\B_i|data_out [17]),
	.datac(\A_i|data_out [17]),
	.datad(\DUT|add_stage[16].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[17].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[17].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[17].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N21
dffeas \S_o|data_out[17] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[17].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[17] .is_wysiwyg = "true";
defparam \S_o|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N16
cycloneive_lcell_comb \DUT|add_stage[18].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[18].one_bit_adder|S~0_combout  = \B_i|data_out [18] $ (\A_i|data_out [18])

	.dataa(gnd),
	.datab(\B_i|data_out [18]),
	.datac(\A_i|data_out [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[18].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[18].one_bit_adder|S~0 .lut_mask = 16'h3C3C;
defparam \DUT|add_stage[18].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N18
cycloneive_lcell_comb \DUT|add_stage[18].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[18].one_bit_adder|S~combout  = \DUT|add_stage[18].one_bit_adder|S~0_combout  $ (((\DUT|add_stage[16].one_bit_adder|C_out~0_combout  & ((\B_i|data_out [17]) # (\A_i|data_out [17]))) # (!\DUT|add_stage[16].one_bit_adder|C_out~0_combout  & 
// (\B_i|data_out [17] & \A_i|data_out [17]))))

	.dataa(\DUT|add_stage[16].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [17]),
	.datac(\A_i|data_out [17]),
	.datad(\DUT|add_stage[18].one_bit_adder|S~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[18].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[18].one_bit_adder|S .lut_mask = 16'h17E8;
defparam \DUT|add_stage[18].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y24_N19
dffeas \S_o|data_out[18] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[18].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[18] .is_wysiwyg = "true";
defparam \S_o|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneive_lcell_comb \DUT|add_stage[19].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[19].one_bit_adder|S~combout  = \B_i|data_out [19] $ (\A_i|data_out [19] $ (((\DUT|add_stage[18].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[18].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[18].one_bit_adder|C_out~0_combout ),
	.datab(\DUT|add_stage[18].one_bit_adder|C_out~2_combout ),
	.datac(\B_i|data_out [19]),
	.datad(\A_i|data_out [19]),
	.cin(gnd),
	.combout(\DUT|add_stage[19].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[19].one_bit_adder|S .lut_mask = 16'hE11E;
defparam \DUT|add_stage[19].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N17
dffeas \S_o|data_out[19] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[19].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[19] .is_wysiwyg = "true";
defparam \S_o|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N4
cycloneive_lcell_comb \DUT|add_stage[20].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[20].one_bit_adder|S~combout  = \B_i|data_out [20] $ (\A_i|data_out [20] $ (\DUT|add_stage[19].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [20]),
	.datab(gnd),
	.datac(\A_i|data_out [20]),
	.datad(\DUT|add_stage[19].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[20].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[20].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[20].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N5
dffeas \S_o|data_out[20] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[20].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[20] .is_wysiwyg = "true";
defparam \S_o|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N18
cycloneive_lcell_comb \DUT|add_stage[21].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[21].one_bit_adder|S~0_combout  = \A_i|data_out [21] $ (\B_i|data_out [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [21]),
	.datad(\B_i|data_out [21]),
	.cin(gnd),
	.combout(\DUT|add_stage[21].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[21].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[21].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N26
cycloneive_lcell_comb \DUT|add_stage[21].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[21].one_bit_adder|S~combout  = \DUT|add_stage[21].one_bit_adder|S~0_combout  $ (((\A_i|data_out [20] & ((\DUT|add_stage[19].one_bit_adder|C_out~0_combout ) # (\B_i|data_out [20]))) # (!\A_i|data_out [20] & 
// (\DUT|add_stage[19].one_bit_adder|C_out~0_combout  & \B_i|data_out [20]))))

	.dataa(\A_i|data_out [20]),
	.datab(\DUT|add_stage[19].one_bit_adder|C_out~0_combout ),
	.datac(\B_i|data_out [20]),
	.datad(\DUT|add_stage[21].one_bit_adder|S~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[21].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[21].one_bit_adder|S .lut_mask = 16'h17E8;
defparam \DUT|add_stage[21].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N27
dffeas \S_o|data_out[21] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[21].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[21] .is_wysiwyg = "true";
defparam \S_o|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N28
cycloneive_lcell_comb \DUT|add_stage[22].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[22].one_bit_adder|S~combout  = \B_i|data_out [22] $ (\A_i|data_out [22] $ (((\DUT|add_stage[21].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[21].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [22]),
	.datab(\DUT|add_stage[21].one_bit_adder|C_out~0_combout ),
	.datac(\DUT|add_stage[21].one_bit_adder|C_out~2_combout ),
	.datad(\A_i|data_out [22]),
	.cin(gnd),
	.combout(\DUT|add_stage[22].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[22].one_bit_adder|S .lut_mask = 16'hA956;
defparam \DUT|add_stage[22].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y23_N29
dffeas \S_o|data_out[22] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[22].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[22] .is_wysiwyg = "true";
defparam \S_o|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneive_lcell_comb \DUT|add_stage[23].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[23].one_bit_adder|S~combout  = \DUT|add_stage[22].one_bit_adder|C_out~0_combout  $ (\A_i|data_out [23] $ (\B_i|data_out [23]))

	.dataa(gnd),
	.datab(\DUT|add_stage[22].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [23]),
	.datad(\B_i|data_out [23]),
	.cin(gnd),
	.combout(\DUT|add_stage[23].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[23].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[23].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N27
dffeas \S_o|data_out[23] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[23].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[23] .is_wysiwyg = "true";
defparam \S_o|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[24].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[24].one_bit_adder|S~0_combout  = \A_i|data_out [24] $ (\B_i|data_out [24])

	.dataa(gnd),
	.datab(\A_i|data_out [24]),
	.datac(gnd),
	.datad(\B_i|data_out [24]),
	.cin(gnd),
	.combout(\DUT|add_stage[24].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[24].one_bit_adder|S~0 .lut_mask = 16'h33CC;
defparam \DUT|add_stage[24].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[24].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[24].one_bit_adder|S~combout  = \DUT|add_stage[24].one_bit_adder|S~0_combout  $ (((\DUT|add_stage[22].one_bit_adder|C_out~0_combout  & ((\A_i|data_out [23]) # (\B_i|data_out [23]))) # (!\DUT|add_stage[22].one_bit_adder|C_out~0_combout  & 
// (\A_i|data_out [23] & \B_i|data_out [23]))))

	.dataa(\DUT|add_stage[24].one_bit_adder|S~0_combout ),
	.datab(\DUT|add_stage[22].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [23]),
	.datad(\B_i|data_out [23]),
	.cin(gnd),
	.combout(\DUT|add_stage[24].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[24].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[24].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N21
dffeas \S_o|data_out[24] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[24].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[24] .is_wysiwyg = "true";
defparam \S_o|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneive_lcell_comb \DUT|add_stage[25].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[25].one_bit_adder|S~combout  = \A_i|data_out [25] $ (\B_i|data_out [25] $ (((\DUT|add_stage[24].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[24].one_bit_adder|C_out~2_combout ))))

	.dataa(\A_i|data_out [25]),
	.datab(\B_i|data_out [25]),
	.datac(\DUT|add_stage[24].one_bit_adder|C_out~0_combout ),
	.datad(\DUT|add_stage[24].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[25].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[25].one_bit_adder|S .lut_mask = 16'h9996;
defparam \DUT|add_stage[25].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y27_N15
dffeas \S_o|data_out[25] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[25].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[25] .is_wysiwyg = "true";
defparam \S_o|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneive_lcell_comb \DUT|add_stage[26].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[26].one_bit_adder|S~combout  = \A_i|data_out [26] $ (\B_i|data_out [26] $ (\DUT|add_stage[25].one_bit_adder|C_out~0_combout ))

	.dataa(gnd),
	.datab(\A_i|data_out [26]),
	.datac(\B_i|data_out [26]),
	.datad(\DUT|add_stage[25].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[26].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[26].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[26].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N19
dffeas \S_o|data_out[26] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[26].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[26] .is_wysiwyg = "true";
defparam \S_o|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
cycloneive_lcell_comb \DUT|add_stage[27].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[27].one_bit_adder|S~0_combout  = \B_i|data_out [27] $ (\A_i|data_out [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [27]),
	.datad(\A_i|data_out [27]),
	.cin(gnd),
	.combout(\DUT|add_stage[27].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[27].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[27].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
cycloneive_lcell_comb \DUT|add_stage[27].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[27].one_bit_adder|S~combout  = \DUT|add_stage[27].one_bit_adder|S~0_combout  $ (((\A_i|data_out [26] & ((\B_i|data_out [26]) # (\DUT|add_stage[25].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [26] & (\B_i|data_out [26] & 
// \DUT|add_stage[25].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[27].one_bit_adder|S~0_combout ),
	.datab(\A_i|data_out [26]),
	.datac(\B_i|data_out [26]),
	.datad(\DUT|add_stage[25].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[27].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[27].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[27].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N5
dffeas \S_o|data_out[27] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[27].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[27] .is_wysiwyg = "true";
defparam \S_o|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneive_lcell_comb \DUT|add_stage[28].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[28].one_bit_adder|S~combout  = \B_i|data_out [28] $ (\A_i|data_out [28] $ (((\DUT|add_stage[27].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[27].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [28]),
	.datab(\DUT|add_stage[27].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [28]),
	.datad(\DUT|add_stage[27].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[28].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[28].one_bit_adder|S .lut_mask = 16'hA596;
defparam \DUT|add_stage[28].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N9
dffeas \S_o|data_out[28] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[28].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[28] .is_wysiwyg = "true";
defparam \S_o|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[29].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[29].one_bit_adder|S~combout  = \B_i|data_out [29] $ (\A_i|data_out [29] $ (((\DUT|add_stage[28].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[28].one_bit_adder|C_out~1_combout ))))

	.dataa(\B_i|data_out [29]),
	.datab(\A_i|data_out [29]),
	.datac(\DUT|add_stage[28].one_bit_adder|C_out~0_combout ),
	.datad(\DUT|add_stage[28].one_bit_adder|C_out~1_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[29].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[29].one_bit_adder|S .lut_mask = 16'h9996;
defparam \DUT|add_stage[29].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N25
dffeas \S_o|data_out[29] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[29].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[29] .is_wysiwyg = "true";
defparam \S_o|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N28
cycloneive_lcell_comb \DUT|add_stage[30].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[30].one_bit_adder|S~combout  = \DUT|add_stage[29].one_bit_adder|C_out~0_combout  $ (\A_i|data_out [30] $ (\B_i|data_out [30]))

	.dataa(\DUT|add_stage[29].one_bit_adder|C_out~0_combout ),
	.datab(gnd),
	.datac(\A_i|data_out [30]),
	.datad(\B_i|data_out [30]),
	.cin(gnd),
	.combout(\DUT|add_stage[30].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[30].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[30].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N29
dffeas \S_o|data_out[30] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[30].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[30] .is_wysiwyg = "true";
defparam \S_o|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N4
cycloneive_lcell_comb \DUT|add_stage[31].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[31].one_bit_adder|S~0_combout  = \A_i|data_out [31] $ (\B_i|data_out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [31]),
	.datad(\B_i|data_out [31]),
	.cin(gnd),
	.combout(\DUT|add_stage[31].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[31].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[31].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N6
cycloneive_lcell_comb \DUT|add_stage[31].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[31].one_bit_adder|S~combout  = \DUT|add_stage[31].one_bit_adder|S~0_combout  $ (((\DUT|add_stage[29].one_bit_adder|C_out~0_combout  & ((\B_i|data_out [30]) # (\A_i|data_out [30]))) # (!\DUT|add_stage[29].one_bit_adder|C_out~0_combout  & 
// (\B_i|data_out [30] & \A_i|data_out [30]))))

	.dataa(\DUT|add_stage[29].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [30]),
	.datac(\A_i|data_out [30]),
	.datad(\DUT|add_stage[31].one_bit_adder|S~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[31].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[31].one_bit_adder|S .lut_mask = 16'h17E8;
defparam \DUT|add_stage[31].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N7
dffeas \S_o|data_out[31] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[31].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[31] .is_wysiwyg = "true";
defparam \S_o|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N24
cycloneive_lcell_comb \DUT|add_stage[32].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[32].one_bit_adder|S~combout  = \A_i|data_out [32] $ (\B_i|data_out [32] $ (((\DUT|add_stage[31].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[31].one_bit_adder|C_out~2_combout ))))

	.dataa(\A_i|data_out [32]),
	.datab(\DUT|add_stage[31].one_bit_adder|C_out~0_combout ),
	.datac(\B_i|data_out [32]),
	.datad(\DUT|add_stage[31].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[32].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[32].one_bit_adder|S .lut_mask = 16'hA596;
defparam \DUT|add_stage[32].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N25
dffeas \S_o|data_out[32] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[32].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[32] .is_wysiwyg = "true";
defparam \S_o|data_out[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \DUT|add_stage[33].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[33].one_bit_adder|S~combout  = \DUT|add_stage[32].one_bit_adder|C_out~0_combout  $ (\A_i|data_out [33] $ (\B_i|data_out [33]))

	.dataa(gnd),
	.datab(\DUT|add_stage[32].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [33]),
	.datad(\B_i|data_out [33]),
	.cin(gnd),
	.combout(\DUT|add_stage[33].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[33].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[33].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N25
dffeas \S_o|data_out[33] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[33].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[33] .is_wysiwyg = "true";
defparam \S_o|data_out[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[34].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[34].one_bit_adder|S~combout  = \A_i|data_out [34] $ (\DUT|add_stage[33].one_bit_adder|C_out~0_combout  $ (\B_i|data_out [34]))

	.dataa(\A_i|data_out [34]),
	.datab(gnd),
	.datac(\DUT|add_stage[33].one_bit_adder|C_out~0_combout ),
	.datad(\B_i|data_out [34]),
	.cin(gnd),
	.combout(\DUT|add_stage[34].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[34].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[34].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N1
dffeas \S_o|data_out[34] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[34].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[34] .is_wysiwyg = "true";
defparam \S_o|data_out[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneive_lcell_comb \DUT|add_stage[35].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[35].one_bit_adder|S~0_combout  = \B_i|data_out [35] $ (\A_i|data_out [35])

	.dataa(\B_i|data_out [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [35]),
	.cin(gnd),
	.combout(\DUT|add_stage[35].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[35].one_bit_adder|S~0 .lut_mask = 16'h55AA;
defparam \DUT|add_stage[35].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneive_lcell_comb \DUT|add_stage[35].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[35].one_bit_adder|S~combout  = \DUT|add_stage[35].one_bit_adder|S~0_combout  $ (((\B_i|data_out [34] & ((\DUT|add_stage[33].one_bit_adder|C_out~0_combout ) # (\A_i|data_out [34]))) # (!\B_i|data_out [34] & 
// (\DUT|add_stage[33].one_bit_adder|C_out~0_combout  & \A_i|data_out [34]))))

	.dataa(\DUT|add_stage[35].one_bit_adder|S~0_combout ),
	.datab(\B_i|data_out [34]),
	.datac(\DUT|add_stage[33].one_bit_adder|C_out~0_combout ),
	.datad(\A_i|data_out [34]),
	.cin(gnd),
	.combout(\DUT|add_stage[35].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[35].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[35].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N15
dffeas \S_o|data_out[35] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[35].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[35] .is_wysiwyg = "true";
defparam \S_o|data_out[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[36].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[36].one_bit_adder|S~combout  = \A_i|data_out [36] $ (\B_i|data_out [36] $ (((\DUT|add_stage[35].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[35].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[35].one_bit_adder|C_out~0_combout ),
	.datab(\DUT|add_stage[35].one_bit_adder|C_out~2_combout ),
	.datac(\A_i|data_out [36]),
	.datad(\B_i|data_out [36]),
	.cin(gnd),
	.combout(\DUT|add_stage[36].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[36].one_bit_adder|S .lut_mask = 16'hE11E;
defparam \DUT|add_stage[36].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N25
dffeas \S_o|data_out[36] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[36].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[36] .is_wysiwyg = "true";
defparam \S_o|data_out[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \DUT|add_stage[37].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[37].one_bit_adder|S~combout  = \B_i|data_out [37] $ (\DUT|add_stage[36].one_bit_adder|C_out~0_combout  $ (\A_i|data_out [37]))

	.dataa(\B_i|data_out [37]),
	.datab(gnd),
	.datac(\DUT|add_stage[36].one_bit_adder|C_out~0_combout ),
	.datad(\A_i|data_out [37]),
	.cin(gnd),
	.combout(\DUT|add_stage[37].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[37].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[37].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N29
dffeas \S_o|data_out[37] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[37].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[37] .is_wysiwyg = "true";
defparam \S_o|data_out[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneive_lcell_comb \DUT|add_stage[38].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[38].one_bit_adder|S~combout  = \DUT|add_stage[37].one_bit_adder|C_out~0_combout  $ (\B_i|data_out [38] $ (\A_i|data_out [38]))

	.dataa(\DUT|add_stage[37].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [38]),
	.datac(gnd),
	.datad(\A_i|data_out [38]),
	.cin(gnd),
	.combout(\DUT|add_stage[38].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[38].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[38].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N31
dffeas \S_o|data_out[38] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[38].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[38] .is_wysiwyg = "true";
defparam \S_o|data_out[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \DUT|add_stage[39].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[39].one_bit_adder|S~0_combout  = \B_i|data_out [39] $ (\A_i|data_out [39])

	.dataa(gnd),
	.datab(\B_i|data_out [39]),
	.datac(gnd),
	.datad(\A_i|data_out [39]),
	.cin(gnd),
	.combout(\DUT|add_stage[39].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[39].one_bit_adder|S~0 .lut_mask = 16'h33CC;
defparam \DUT|add_stage[39].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneive_lcell_comb \DUT|add_stage[39].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[39].one_bit_adder|S~combout  = \DUT|add_stage[39].one_bit_adder|S~0_combout  $ (((\DUT|add_stage[37].one_bit_adder|C_out~0_combout  & ((\A_i|data_out [38]) # (\B_i|data_out [38]))) # (!\DUT|add_stage[37].one_bit_adder|C_out~0_combout  & 
// (\A_i|data_out [38] & \B_i|data_out [38]))))

	.dataa(\DUT|add_stage[37].one_bit_adder|C_out~0_combout ),
	.datab(\DUT|add_stage[39].one_bit_adder|S~0_combout ),
	.datac(\A_i|data_out [38]),
	.datad(\B_i|data_out [38]),
	.cin(gnd),
	.combout(\DUT|add_stage[39].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[39].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[39].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N9
dffeas \S_o|data_out[39] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[39].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[39] .is_wysiwyg = "true";
defparam \S_o|data_out[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneive_lcell_comb \DUT|add_stage[40].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[40].one_bit_adder|S~combout  = \B_i|data_out [40] $ (\A_i|data_out [40] $ (((\DUT|add_stage[39].one_bit_adder|C_out~2_combout ) # (\DUT|add_stage[39].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[39].one_bit_adder|C_out~2_combout ),
	.datab(\B_i|data_out [40]),
	.datac(\A_i|data_out [40]),
	.datad(\DUT|add_stage[39].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[40].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[40].one_bit_adder|S .lut_mask = 16'hC396;
defparam \DUT|add_stage[40].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N11
dffeas \S_o|data_out[40] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[40].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[40] .is_wysiwyg = "true";
defparam \S_o|data_out[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N12
cycloneive_lcell_comb \DUT|add_stage[41].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[41].one_bit_adder|S~combout  = \B_i|data_out [41] $ (\A_i|data_out [41] $ (\DUT|add_stage[40].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [41]),
	.datab(gnd),
	.datac(\A_i|data_out [41]),
	.datad(\DUT|add_stage[40].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[41].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[41].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[41].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N13
dffeas \S_o|data_out[41] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[41].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[41] .is_wysiwyg = "true";
defparam \S_o|data_out[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N28
cycloneive_lcell_comb \DUT|add_stage[42].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[42].one_bit_adder|S~0_combout  = \B_i|data_out [42] $ (\A_i|data_out [42])

	.dataa(gnd),
	.datab(\B_i|data_out [42]),
	.datac(gnd),
	.datad(\A_i|data_out [42]),
	.cin(gnd),
	.combout(\DUT|add_stage[42].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[42].one_bit_adder|S~0 .lut_mask = 16'h33CC;
defparam \DUT|add_stage[42].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N26
cycloneive_lcell_comb \DUT|add_stage[42].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[42].one_bit_adder|S~combout  = \DUT|add_stage[42].one_bit_adder|S~0_combout  $ (((\B_i|data_out [41] & ((\A_i|data_out [41]) # (\DUT|add_stage[40].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [41] & (\A_i|data_out [41] & 
// \DUT|add_stage[40].one_bit_adder|C_out~0_combout ))))

	.dataa(\B_i|data_out [41]),
	.datab(\DUT|add_stage[42].one_bit_adder|S~0_combout ),
	.datac(\A_i|data_out [41]),
	.datad(\DUT|add_stage[40].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[42].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[42].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[42].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N27
dffeas \S_o|data_out[42] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[42].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[42] .is_wysiwyg = "true";
defparam \S_o|data_out[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N0
cycloneive_lcell_comb \DUT|add_stage[43].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[43].one_bit_adder|S~combout  = \A_i|data_out [43] $ (\B_i|data_out [43] $ (((\DUT|add_stage[42].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[42].one_bit_adder|C_out~2_combout ))))

	.dataa(\A_i|data_out [43]),
	.datab(\DUT|add_stage[42].one_bit_adder|C_out~0_combout ),
	.datac(\B_i|data_out [43]),
	.datad(\DUT|add_stage[42].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[43].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[43].one_bit_adder|S .lut_mask = 16'hA596;
defparam \DUT|add_stage[43].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N1
dffeas \S_o|data_out[43] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[43].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[43] .is_wysiwyg = "true";
defparam \S_o|data_out[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \DUT|add_stage[44].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[44].one_bit_adder|S~combout  = \DUT|add_stage[43].one_bit_adder|C_out~0_combout  $ (\B_i|data_out [44] $ (\A_i|data_out [44]))

	.dataa(\DUT|add_stage[43].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [44]),
	.datac(gnd),
	.datad(\A_i|data_out [44]),
	.cin(gnd),
	.combout(\DUT|add_stage[44].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[44].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[44].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N9
dffeas \S_o|data_out[44] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[44].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[44] .is_wysiwyg = "true";
defparam \S_o|data_out[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \DUT|add_stage[45].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[45].one_bit_adder|S~0_combout  = \A_i|data_out [45] $ (\B_i|data_out [45])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [45]),
	.datad(\B_i|data_out [45]),
	.cin(gnd),
	.combout(\DUT|add_stage[45].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[45].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[45].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[45].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[45].one_bit_adder|S~combout  = \DUT|add_stage[45].one_bit_adder|S~0_combout  $ (((\B_i|data_out [44] & ((\DUT|add_stage[43].one_bit_adder|C_out~0_combout ) # (\A_i|data_out [44]))) # (!\B_i|data_out [44] & 
// (\DUT|add_stage[43].one_bit_adder|C_out~0_combout  & \A_i|data_out [44]))))

	.dataa(\B_i|data_out [44]),
	.datab(\DUT|add_stage[43].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [44]),
	.datad(\DUT|add_stage[45].one_bit_adder|S~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[45].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[45].one_bit_adder|S .lut_mask = 16'h17E8;
defparam \DUT|add_stage[45].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N19
dffeas \S_o|data_out[45] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[45].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[45] .is_wysiwyg = "true";
defparam \S_o|data_out[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[46].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[46].one_bit_adder|S~combout  = \B_i|data_out [46] $ (\A_i|data_out [46] $ (((\DUT|add_stage[45].one_bit_adder|C_out~2_combout ) # (\DUT|add_stage[45].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[45].one_bit_adder|C_out~2_combout ),
	.datab(\B_i|data_out [46]),
	.datac(\DUT|add_stage[45].one_bit_adder|C_out~0_combout ),
	.datad(\A_i|data_out [46]),
	.cin(gnd),
	.combout(\DUT|add_stage[46].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[46].one_bit_adder|S .lut_mask = 16'hC936;
defparam \DUT|add_stage[46].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N21
dffeas \S_o|data_out[46] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[46].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[46] .is_wysiwyg = "true";
defparam \S_o|data_out[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[47].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[47].one_bit_adder|S~combout  = \DUT|add_stage[46].one_bit_adder|C_out~0_combout  $ (\A_i|data_out [47] $ (\B_i|data_out [47]))

	.dataa(\DUT|add_stage[46].one_bit_adder|C_out~0_combout ),
	.datab(\A_i|data_out [47]),
	.datac(gnd),
	.datad(\B_i|data_out [47]),
	.cin(gnd),
	.combout(\DUT|add_stage[47].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[47].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[47].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N19
dffeas \S_o|data_out[47] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[47].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[47] .is_wysiwyg = "true";
defparam \S_o|data_out[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[48].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[48].one_bit_adder|S~0_combout  = \A_i|data_out [48] $ (\B_i|data_out [48])

	.dataa(\A_i|data_out [48]),
	.datab(gnd),
	.datac(\B_i|data_out [48]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[48].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[48].one_bit_adder|S~0 .lut_mask = 16'h5A5A;
defparam \DUT|add_stage[48].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
cycloneive_lcell_comb \DUT|add_stage[48].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[48].one_bit_adder|S~combout  = \DUT|add_stage[48].one_bit_adder|S~0_combout  $ (((\DUT|add_stage[46].one_bit_adder|C_out~0_combout  & ((\A_i|data_out [47]) # (\B_i|data_out [47]))) # (!\DUT|add_stage[46].one_bit_adder|C_out~0_combout  & 
// (\A_i|data_out [47] & \B_i|data_out [47]))))

	.dataa(\DUT|add_stage[46].one_bit_adder|C_out~0_combout ),
	.datab(\A_i|data_out [47]),
	.datac(\DUT|add_stage[48].one_bit_adder|S~0_combout ),
	.datad(\B_i|data_out [47]),
	.cin(gnd),
	.combout(\DUT|add_stage[48].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[48].one_bit_adder|S .lut_mask = 16'h1E78;
defparam \DUT|add_stage[48].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N13
dffeas \S_o|data_out[48] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[48].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[48] .is_wysiwyg = "true";
defparam \S_o|data_out[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneive_lcell_comb \DUT|add_stage[49].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[49].one_bit_adder|S~combout  = \A_i|data_out [49] $ (\B_i|data_out [49] $ (((\DUT|add_stage[48].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[48].one_bit_adder|C_out~2_combout ))))

	.dataa(\A_i|data_out [49]),
	.datab(\DUT|add_stage[48].one_bit_adder|C_out~0_combout ),
	.datac(\B_i|data_out [49]),
	.datad(\DUT|add_stage[48].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[49].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[49].one_bit_adder|S .lut_mask = 16'hA596;
defparam \DUT|add_stage[49].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N13
dffeas \S_o|data_out[49] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[49].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[49] .is_wysiwyg = "true";
defparam \S_o|data_out[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneive_lcell_comb \DUT|add_stage[50].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[50].one_bit_adder|S~combout  = \B_i|data_out [50] $ (\A_i|data_out [50] $ (\DUT|add_stage[49].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [50]),
	.datab(gnd),
	.datac(\A_i|data_out [50]),
	.datad(\DUT|add_stage[49].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[50].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[50].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[50].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N7
dffeas \S_o|data_out[50] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[50].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[50] .is_wysiwyg = "true";
defparam \S_o|data_out[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneive_lcell_comb \DUT|add_stage[51].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[51].one_bit_adder|S~0_combout  = \B_i|data_out [51] $ (\A_i|data_out [51])

	.dataa(gnd),
	.datab(\B_i|data_out [51]),
	.datac(gnd),
	.datad(\A_i|data_out [51]),
	.cin(gnd),
	.combout(\DUT|add_stage[51].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[51].one_bit_adder|S~0 .lut_mask = 16'h33CC;
defparam \DUT|add_stage[51].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneive_lcell_comb \DUT|add_stage[51].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[51].one_bit_adder|S~combout  = \DUT|add_stage[51].one_bit_adder|S~0_combout  $ (((\B_i|data_out [50] & ((\A_i|data_out [50]) # (\DUT|add_stage[49].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [50] & (\A_i|data_out [50] & 
// \DUT|add_stage[49].one_bit_adder|C_out~0_combout ))))

	.dataa(\B_i|data_out [50]),
	.datab(\DUT|add_stage[51].one_bit_adder|S~0_combout ),
	.datac(\A_i|data_out [50]),
	.datad(\DUT|add_stage[49].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[51].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[51].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[51].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N17
dffeas \S_o|data_out[51] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[51].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[51] .is_wysiwyg = "true";
defparam \S_o|data_out[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneive_lcell_comb \DUT|add_stage[52].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[52].one_bit_adder|S~combout  = \A_i|data_out [52] $ (\B_i|data_out [52] $ (((\DUT|add_stage[51].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[51].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[51].one_bit_adder|C_out~0_combout ),
	.datab(\A_i|data_out [52]),
	.datac(\B_i|data_out [52]),
	.datad(\DUT|add_stage[51].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[52].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[52].one_bit_adder|S .lut_mask = 16'hC396;
defparam \DUT|add_stage[52].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N31
dffeas \S_o|data_out[52] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[52].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[52] .is_wysiwyg = "true";
defparam \S_o|data_out[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
cycloneive_lcell_comb \DUT|add_stage[53].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[53].one_bit_adder|S~combout  = \B_i|data_out [53] $ (\A_i|data_out [53] $ (\DUT|add_stage[52].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [53]),
	.datab(gnd),
	.datac(\A_i|data_out [53]),
	.datad(\DUT|add_stage[52].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[53].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[53].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[53].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N1
dffeas \S_o|data_out[53] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[53].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[53] .is_wysiwyg = "true";
defparam \S_o|data_out[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N30
cycloneive_lcell_comb \DUT|add_stage[54].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[54].one_bit_adder|S~0_combout  = \B_i|data_out [54] $ (\A_i|data_out [54])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [54]),
	.datad(\A_i|data_out [54]),
	.cin(gnd),
	.combout(\DUT|add_stage[54].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[54].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[54].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
cycloneive_lcell_comb \DUT|add_stage[54].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[54].one_bit_adder|S~combout  = \DUT|add_stage[54].one_bit_adder|S~0_combout  $ (((\DUT|add_stage[52].one_bit_adder|C_out~0_combout  & ((\A_i|data_out [53]) # (\B_i|data_out [53]))) # (!\DUT|add_stage[52].one_bit_adder|C_out~0_combout  & 
// (\A_i|data_out [53] & \B_i|data_out [53]))))

	.dataa(\DUT|add_stage[52].one_bit_adder|C_out~0_combout ),
	.datab(\DUT|add_stage[54].one_bit_adder|S~0_combout ),
	.datac(\A_i|data_out [53]),
	.datad(\B_i|data_out [53]),
	.cin(gnd),
	.combout(\DUT|add_stage[54].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[54].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[54].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N7
dffeas \S_o|data_out[54] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[54].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[54] .is_wysiwyg = "true";
defparam \S_o|data_out[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
cycloneive_lcell_comb \DUT|add_stage[55].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[55].one_bit_adder|S~combout  = \A_i|data_out [55] $ (\B_i|data_out [55] $ (((\DUT|add_stage[54].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[54].one_bit_adder|C_out~2_combout ))))

	.dataa(\A_i|data_out [55]),
	.datab(\DUT|add_stage[54].one_bit_adder|C_out~0_combout ),
	.datac(\DUT|add_stage[54].one_bit_adder|C_out~2_combout ),
	.datad(\B_i|data_out [55]),
	.cin(gnd),
	.combout(\DUT|add_stage[55].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[55].one_bit_adder|S .lut_mask = 16'hA956;
defparam \DUT|add_stage[55].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N29
dffeas \S_o|data_out[55] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[55].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[55] .is_wysiwyg = "true";
defparam \S_o|data_out[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
cycloneive_lcell_comb \DUT|add_stage[56].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[56].one_bit_adder|S~combout  = \B_i|data_out [56] $ (\A_i|data_out [56] $ (\DUT|add_stage[55].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [56]),
	.datab(gnd),
	.datac(\A_i|data_out [56]),
	.datad(\DUT|add_stage[55].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[56].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[56].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[56].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N11
dffeas \S_o|data_out[56] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[56].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[56] .is_wysiwyg = "true";
defparam \S_o|data_out[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
cycloneive_lcell_comb \DUT|add_stage[57].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[57].one_bit_adder|S~0_combout  = \B_i|data_out [57] $ (\A_i|data_out [57])

	.dataa(\B_i|data_out [57]),
	.datab(gnd),
	.datac(\A_i|data_out [57]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[57].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[57].one_bit_adder|S~0 .lut_mask = 16'h5A5A;
defparam \DUT|add_stage[57].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N4
cycloneive_lcell_comb \DUT|add_stage[57].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[57].one_bit_adder|S~combout  = \DUT|add_stage[57].one_bit_adder|S~0_combout  $ (((\B_i|data_out [56] & ((\A_i|data_out [56]) # (\DUT|add_stage[55].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [56] & (\A_i|data_out [56] & 
// \DUT|add_stage[55].one_bit_adder|C_out~0_combout ))))

	.dataa(\B_i|data_out [56]),
	.datab(\DUT|add_stage[57].one_bit_adder|S~0_combout ),
	.datac(\A_i|data_out [56]),
	.datad(\DUT|add_stage[55].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[57].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[57].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[57].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N5
dffeas \S_o|data_out[57] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[57].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[57] .is_wysiwyg = "true";
defparam \S_o|data_out[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
cycloneive_lcell_comb \DUT|add_stage[58].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[58].one_bit_adder|S~combout  = \B_i|data_out [58] $ (\A_i|data_out [58] $ (((\DUT|add_stage[57].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[57].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [58]),
	.datab(\DUT|add_stage[57].one_bit_adder|C_out~0_combout ),
	.datac(\DUT|add_stage[57].one_bit_adder|C_out~2_combout ),
	.datad(\A_i|data_out [58]),
	.cin(gnd),
	.combout(\DUT|add_stage[58].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[58].one_bit_adder|S .lut_mask = 16'hA956;
defparam \DUT|add_stage[58].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N19
dffeas \S_o|data_out[58] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[58].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[58] .is_wysiwyg = "true";
defparam \S_o|data_out[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
cycloneive_lcell_comb \DUT|add_stage[59].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[59].one_bit_adder|S~combout  = \B_i|data_out [59] $ (\A_i|data_out [59] $ (\DUT|add_stage[58].one_bit_adder|C_out~0_combout ))

	.dataa(gnd),
	.datab(\B_i|data_out [59]),
	.datac(\A_i|data_out [59]),
	.datad(\DUT|add_stage[58].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[59].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[59].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[59].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N3
dffeas \S_o|data_out[59] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[59].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[59] .is_wysiwyg = "true";
defparam \S_o|data_out[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N26
cycloneive_lcell_comb \DUT|add_stage[60].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[60].one_bit_adder|S~0_combout  = \A_i|data_out [60] $ (\B_i|data_out [60])

	.dataa(\A_i|data_out [60]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [60]),
	.cin(gnd),
	.combout(\DUT|add_stage[60].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[60].one_bit_adder|S~0 .lut_mask = 16'h55AA;
defparam \DUT|add_stage[60].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[60].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[60].one_bit_adder|S~combout  = \DUT|add_stage[60].one_bit_adder|S~0_combout  $ (((\B_i|data_out [59] & ((\A_i|data_out [59]) # (\DUT|add_stage[58].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [59] & (\A_i|data_out [59] & 
// \DUT|add_stage[58].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[60].one_bit_adder|S~0_combout ),
	.datab(\B_i|data_out [59]),
	.datac(\A_i|data_out [59]),
	.datad(\DUT|add_stage[58].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[60].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[60].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[60].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N5
dffeas \S_o|data_out[60] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[60].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[60] .is_wysiwyg = "true";
defparam \S_o|data_out[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
cycloneive_lcell_comb \DUT|add_stage[61].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[61].one_bit_adder|S~combout  = \B_i|data_out [61] $ (\A_i|data_out [61] $ (((\DUT|add_stage[60].one_bit_adder|C_out~2_combout ) # (\DUT|add_stage[60].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[60].one_bit_adder|C_out~2_combout ),
	.datab(\B_i|data_out [61]),
	.datac(\A_i|data_out [61]),
	.datad(\DUT|add_stage[60].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[61].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[61].one_bit_adder|S .lut_mask = 16'hC396;
defparam \DUT|add_stage[61].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N11
dffeas \S_o|data_out[61] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[61].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[61] .is_wysiwyg = "true";
defparam \S_o|data_out[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneive_lcell_comb \DUT|add_stage[62].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[62].one_bit_adder|S~combout  = \A_i|data_out [62] $ (\B_i|data_out [62] $ (\DUT|add_stage[61].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [62]),
	.datab(gnd),
	.datac(\B_i|data_out [62]),
	.datad(\DUT|add_stage[61].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[62].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[62].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[62].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N25
dffeas \S_o|data_out[62] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[62].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[62] .is_wysiwyg = "true";
defparam \S_o|data_out[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneive_lcell_comb \DUT|add_stage[63].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[63].one_bit_adder|S~0_combout  = \B_i|data_out [63] $ (\A_i|data_out [63])

	.dataa(gnd),
	.datab(\B_i|data_out [63]),
	.datac(gnd),
	.datad(\A_i|data_out [63]),
	.cin(gnd),
	.combout(\DUT|add_stage[63].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[63].one_bit_adder|S~0 .lut_mask = 16'h33CC;
defparam \DUT|add_stage[63].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneive_lcell_comb \DUT|add_stage[63].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[63].one_bit_adder|S~combout  = \DUT|add_stage[63].one_bit_adder|S~0_combout  $ (((\B_i|data_out [62] & ((\A_i|data_out [62]) # (\DUT|add_stage[61].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [62] & (\A_i|data_out [62] & 
// \DUT|add_stage[61].one_bit_adder|C_out~0_combout ))))

	.dataa(\B_i|data_out [62]),
	.datab(\DUT|add_stage[63].one_bit_adder|S~0_combout ),
	.datac(\A_i|data_out [62]),
	.datad(\DUT|add_stage[61].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[63].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[63].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[63].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N15
dffeas \S_o|data_out[63] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[63].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[63] .is_wysiwyg = "true";
defparam \S_o|data_out[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \DUT|add_stage[64].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[64].one_bit_adder|S~combout  = \A_i|data_out [64] $ (\B_i|data_out [64] $ (((\DUT|add_stage[63].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[63].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[63].one_bit_adder|C_out~0_combout ),
	.datab(\A_i|data_out [64]),
	.datac(\B_i|data_out [64]),
	.datad(\DUT|add_stage[63].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[64].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[64].one_bit_adder|S .lut_mask = 16'hC396;
defparam \DUT|add_stage[64].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N13
dffeas \S_o|data_out[64] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[64].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [64]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[64] .is_wysiwyg = "true";
defparam \S_o|data_out[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneive_lcell_comb \DUT|add_stage[65].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[65].one_bit_adder|S~combout  = \B_i|data_out [65] $ (\DUT|add_stage[64].one_bit_adder|C_out~0_combout  $ (\A_i|data_out [65]))

	.dataa(\B_i|data_out [65]),
	.datab(gnd),
	.datac(\DUT|add_stage[64].one_bit_adder|C_out~0_combout ),
	.datad(\A_i|data_out [65]),
	.cin(gnd),
	.combout(\DUT|add_stage[65].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[65].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[65].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N5
dffeas \S_o|data_out[65] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[65].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [65]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[65] .is_wysiwyg = "true";
defparam \S_o|data_out[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneive_lcell_comb \DUT|add_stage[66].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[66].one_bit_adder|S~0_combout  = \A_i|data_out [66] $ (\B_i|data_out [66])

	.dataa(\A_i|data_out [66]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [66]),
	.cin(gnd),
	.combout(\DUT|add_stage[66].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[66].one_bit_adder|S~0 .lut_mask = 16'h55AA;
defparam \DUT|add_stage[66].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneive_lcell_comb \DUT|add_stage[66].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[66].one_bit_adder|S~combout  = \DUT|add_stage[66].one_bit_adder|S~0_combout  $ (((\B_i|data_out [65] & ((\DUT|add_stage[64].one_bit_adder|C_out~0_combout ) # (\A_i|data_out [65]))) # (!\B_i|data_out [65] & 
// (\DUT|add_stage[64].one_bit_adder|C_out~0_combout  & \A_i|data_out [65]))))

	.dataa(\B_i|data_out [65]),
	.datab(\DUT|add_stage[64].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [65]),
	.datad(\DUT|add_stage[66].one_bit_adder|S~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[66].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[66].one_bit_adder|S .lut_mask = 16'h17E8;
defparam \DUT|add_stage[66].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N19
dffeas \S_o|data_out[66] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[66].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [66]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[66] .is_wysiwyg = "true";
defparam \S_o|data_out[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[67].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[67].one_bit_adder|S~combout  = \B_i|data_out [67] $ (\A_i|data_out [67] $ (((\DUT|add_stage[66].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[66].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [67]),
	.datab(\DUT|add_stage[66].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [67]),
	.datad(\DUT|add_stage[66].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[67].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[67].one_bit_adder|S .lut_mask = 16'hA596;
defparam \DUT|add_stage[67].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N5
dffeas \S_o|data_out[67] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[67].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [67]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[67] .is_wysiwyg = "true";
defparam \S_o|data_out[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
cycloneive_lcell_comb \DUT|add_stage[68].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[68].one_bit_adder|S~combout  = \B_i|data_out [68] $ (\A_i|data_out [68] $ (\DUT|add_stage[67].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [68]),
	.datab(gnd),
	.datac(\A_i|data_out [68]),
	.datad(\DUT|add_stage[67].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[68].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[68].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[68].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N15
dffeas \S_o|data_out[68] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[68].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [68]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[68] .is_wysiwyg = "true";
defparam \S_o|data_out[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \DUT|add_stage[69].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[69].one_bit_adder|S~0_combout  = \B_i|data_out [69] $ (\A_i|data_out [69])

	.dataa(gnd),
	.datab(\B_i|data_out [69]),
	.datac(gnd),
	.datad(\A_i|data_out [69]),
	.cin(gnd),
	.combout(\DUT|add_stage[69].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[69].one_bit_adder|S~0 .lut_mask = 16'h33CC;
defparam \DUT|add_stage[69].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[69].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[69].one_bit_adder|S~combout  = \DUT|add_stage[69].one_bit_adder|S~0_combout  $ (((\A_i|data_out [68] & ((\B_i|data_out [68]) # (\DUT|add_stage[67].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [68] & (\B_i|data_out [68] & 
// \DUT|add_stage[67].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [68]),
	.datab(\B_i|data_out [68]),
	.datac(\DUT|add_stage[67].one_bit_adder|C_out~0_combout ),
	.datad(\DUT|add_stage[69].one_bit_adder|S~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[69].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[69].one_bit_adder|S .lut_mask = 16'h17E8;
defparam \DUT|add_stage[69].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N21
dffeas \S_o|data_out[69] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[69].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [69]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[69] .is_wysiwyg = "true";
defparam \S_o|data_out[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \DUT|add_stage[70].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[70].one_bit_adder|S~combout  = \B_i|data_out [70] $ (\A_i|data_out [70] $ (((\DUT|add_stage[69].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[69].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[69].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [70]),
	.datac(\DUT|add_stage[69].one_bit_adder|C_out~2_combout ),
	.datad(\A_i|data_out [70]),
	.cin(gnd),
	.combout(\DUT|add_stage[70].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[70].one_bit_adder|S .lut_mask = 16'hC936;
defparam \DUT|add_stage[70].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N15
dffeas \S_o|data_out[70] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[70].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [70]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[70] .is_wysiwyg = "true";
defparam \S_o|data_out[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \DUT|add_stage[71].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[71].one_bit_adder|S~combout  = \B_i|data_out [71] $ (\A_i|data_out [71] $ (\DUT|add_stage[70].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [71]),
	.datab(\A_i|data_out [71]),
	.datac(gnd),
	.datad(\DUT|add_stage[70].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[71].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[71].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[71].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N17
dffeas \S_o|data_out[71] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[71].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [71]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[71] .is_wysiwyg = "true";
defparam \S_o|data_out[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N14
cycloneive_lcell_comb \DUT|add_stage[72].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[72].one_bit_adder|S~combout  = \DUT|add_stage[71].one_bit_adder|C_out~0_combout  $ (\A_i|data_out [72] $ (\B_i|data_out [72]))

	.dataa(\DUT|add_stage[71].one_bit_adder|C_out~0_combout ),
	.datab(gnd),
	.datac(\A_i|data_out [72]),
	.datad(\B_i|data_out [72]),
	.cin(gnd),
	.combout(\DUT|add_stage[72].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[72].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[72].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N15
dffeas \S_o|data_out[72] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[72].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [72]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[72] .is_wysiwyg = "true";
defparam \S_o|data_out[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N18
cycloneive_lcell_comb \DUT|add_stage[73].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[73].one_bit_adder|S~0_combout  = \A_i|data_out [73] $ (\B_i|data_out [73])

	.dataa(\A_i|data_out [73]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [73]),
	.cin(gnd),
	.combout(\DUT|add_stage[73].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[73].one_bit_adder|S~0 .lut_mask = 16'h55AA;
defparam \DUT|add_stage[73].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N4
cycloneive_lcell_comb \DUT|add_stage[73].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[73].one_bit_adder|S~combout  = \DUT|add_stage[73].one_bit_adder|S~0_combout  $ (((\DUT|add_stage[71].one_bit_adder|C_out~0_combout  & ((\A_i|data_out [72]) # (\B_i|data_out [72]))) # (!\DUT|add_stage[71].one_bit_adder|C_out~0_combout  & 
// (\A_i|data_out [72] & \B_i|data_out [72]))))

	.dataa(\DUT|add_stage[71].one_bit_adder|C_out~0_combout ),
	.datab(\DUT|add_stage[73].one_bit_adder|S~0_combout ),
	.datac(\A_i|data_out [72]),
	.datad(\B_i|data_out [72]),
	.cin(gnd),
	.combout(\DUT|add_stage[73].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[73].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[73].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N5
dffeas \S_o|data_out[73] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[73].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [73]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[73] .is_wysiwyg = "true";
defparam \S_o|data_out[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N6
cycloneive_lcell_comb \DUT|add_stage[74].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[74].one_bit_adder|S~combout  = \A_i|data_out [74] $ (\B_i|data_out [74] $ (((\DUT|add_stage[73].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[73].one_bit_adder|C_out~2_combout ))))

	.dataa(\A_i|data_out [74]),
	.datab(\B_i|data_out [74]),
	.datac(\DUT|add_stage[73].one_bit_adder|C_out~0_combout ),
	.datad(\DUT|add_stage[73].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[74].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[74].one_bit_adder|S .lut_mask = 16'h9996;
defparam \DUT|add_stage[74].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y23_N7
dffeas \S_o|data_out[74] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[74].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [74]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[74] .is_wysiwyg = "true";
defparam \S_o|data_out[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \DUT|add_stage[75].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[75].one_bit_adder|S~combout  = \B_i|data_out [75] $ (\A_i|data_out [75] $ (\DUT|add_stage[74].one_bit_adder|C_out~0_combout ))

	.dataa(gnd),
	.datab(\B_i|data_out [75]),
	.datac(\A_i|data_out [75]),
	.datad(\DUT|add_stage[74].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[75].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[75].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[75].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N21
dffeas \S_o|data_out[75] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[75].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [75]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[75] .is_wysiwyg = "true";
defparam \S_o|data_out[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \DUT|add_stage[76].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[76].one_bit_adder|S~combout  = \A_i|data_out [76] $ (\B_i|data_out [76] $ (\DUT|add_stage[75].one_bit_adder|C_out~0_combout ))

	.dataa(gnd),
	.datab(\A_i|data_out [76]),
	.datac(\B_i|data_out [76]),
	.datad(\DUT|add_stage[75].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[76].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[76].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[76].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N31
dffeas \S_o|data_out[76] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[76].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [76]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[76] .is_wysiwyg = "true";
defparam \S_o|data_out[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \DUT|add_stage[77].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[77].one_bit_adder|S~0_combout  = \B_i|data_out [77] $ (\A_i|data_out [77])

	.dataa(\B_i|data_out [77]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [77]),
	.cin(gnd),
	.combout(\DUT|add_stage[77].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[77].one_bit_adder|S~0 .lut_mask = 16'h55AA;
defparam \DUT|add_stage[77].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \DUT|add_stage[77].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[77].one_bit_adder|S~combout  = \DUT|add_stage[77].one_bit_adder|S~0_combout  $ (((\A_i|data_out [76] & ((\B_i|data_out [76]) # (\DUT|add_stage[75].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [76] & (\B_i|data_out [76] & 
// \DUT|add_stage[75].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[77].one_bit_adder|S~0_combout ),
	.datab(\A_i|data_out [76]),
	.datac(\B_i|data_out [76]),
	.datad(\DUT|add_stage[75].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[77].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[77].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[77].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N9
dffeas \S_o|data_out[77] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[77].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [77]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[77] .is_wysiwyg = "true";
defparam \S_o|data_out[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \DUT|add_stage[78].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[78].one_bit_adder|S~combout  = \A_i|data_out [78] $ (\B_i|data_out [78] $ (((\DUT|add_stage[77].one_bit_adder|C_out~2_combout ) # (\DUT|add_stage[77].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[77].one_bit_adder|C_out~2_combout ),
	.datab(\A_i|data_out [78]),
	.datac(\DUT|add_stage[77].one_bit_adder|C_out~0_combout ),
	.datad(\B_i|data_out [78]),
	.cin(gnd),
	.combout(\DUT|add_stage[78].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[78].one_bit_adder|S .lut_mask = 16'hC936;
defparam \DUT|add_stage[78].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N23
dffeas \S_o|data_out[78] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[78].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [78]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[78] .is_wysiwyg = "true";
defparam \S_o|data_out[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[79].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[79].one_bit_adder|S~combout  = \A_i|data_out [79] $ (\B_i|data_out [79] $ (\DUT|add_stage[78].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [79]),
	.datab(gnd),
	.datac(\B_i|data_out [79]),
	.datad(\DUT|add_stage[78].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[79].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[79].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[79].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N19
dffeas \S_o|data_out[79] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[79].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [79]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[79] .is_wysiwyg = "true";
defparam \S_o|data_out[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \DUT|add_stage[80].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[80].one_bit_adder|S~combout  = \A_i|data_out [80] $ (\DUT|add_stage[79].one_bit_adder|C_out~0_combout  $ (\B_i|data_out [80]))

	.dataa(\A_i|data_out [80]),
	.datab(gnd),
	.datac(\DUT|add_stage[79].one_bit_adder|C_out~0_combout ),
	.datad(\B_i|data_out [80]),
	.cin(gnd),
	.combout(\DUT|add_stage[80].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[80].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[80].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N5
dffeas \S_o|data_out[80] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[80].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [80]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[80] .is_wysiwyg = "true";
defparam \S_o|data_out[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneive_lcell_comb \DUT|add_stage[81].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[81].one_bit_adder|S~0_combout  = \B_i|data_out [81] $ (\A_i|data_out [81])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [81]),
	.datad(\A_i|data_out [81]),
	.cin(gnd),
	.combout(\DUT|add_stage[81].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[81].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[81].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \DUT|add_stage[81].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[81].one_bit_adder|S~combout  = \DUT|add_stage[81].one_bit_adder|S~0_combout  $ (((\A_i|data_out [80] & ((\DUT|add_stage[79].one_bit_adder|C_out~0_combout ) # (\B_i|data_out [80]))) # (!\A_i|data_out [80] & 
// (\DUT|add_stage[79].one_bit_adder|C_out~0_combout  & \B_i|data_out [80]))))

	.dataa(\A_i|data_out [80]),
	.datab(\DUT|add_stage[81].one_bit_adder|S~0_combout ),
	.datac(\DUT|add_stage[79].one_bit_adder|C_out~0_combout ),
	.datad(\B_i|data_out [80]),
	.cin(gnd),
	.combout(\DUT|add_stage[81].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[81].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[81].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N19
dffeas \S_o|data_out[81] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[81].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [81]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[81] .is_wysiwyg = "true";
defparam \S_o|data_out[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneive_lcell_comb \DUT|add_stage[82].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[82].one_bit_adder|S~combout  = \A_i|data_out [82] $ (\B_i|data_out [82] $ (((\DUT|add_stage[81].one_bit_adder|C_out~2_combout ) # (\DUT|add_stage[81].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [82]),
	.datab(\B_i|data_out [82]),
	.datac(\DUT|add_stage[81].one_bit_adder|C_out~2_combout ),
	.datad(\DUT|add_stage[81].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[82].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[82].one_bit_adder|S .lut_mask = 16'h9996;
defparam \DUT|add_stage[82].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N13
dffeas \S_o|data_out[82] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[82].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [82]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[82] .is_wysiwyg = "true";
defparam \S_o|data_out[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N18
cycloneive_lcell_comb \DUT|add_stage[83].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[83].one_bit_adder|S~combout  = \B_i|data_out [83] $ (\A_i|data_out [83] $ (\DUT|add_stage[82].one_bit_adder|C_out~0_combout ))

	.dataa(gnd),
	.datab(\B_i|data_out [83]),
	.datac(\A_i|data_out [83]),
	.datad(\DUT|add_stage[82].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[83].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[83].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[83].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N19
dffeas \S_o|data_out[83] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[83].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [83]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[83] .is_wysiwyg = "true";
defparam \S_o|data_out[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N30
cycloneive_lcell_comb \DUT|add_stage[84].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[84].one_bit_adder|S~0_combout  = \B_i|data_out [84] $ (\A_i|data_out [84])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [84]),
	.datad(\A_i|data_out [84]),
	.cin(gnd),
	.combout(\DUT|add_stage[84].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[84].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[84].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N12
cycloneive_lcell_comb \DUT|add_stage[84].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[84].one_bit_adder|S~combout  = \DUT|add_stage[84].one_bit_adder|S~0_combout  $ (((\B_i|data_out [83] & ((\A_i|data_out [83]) # (\DUT|add_stage[82].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [83] & (\A_i|data_out [83] & 
// \DUT|add_stage[82].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[84].one_bit_adder|S~0_combout ),
	.datab(\B_i|data_out [83]),
	.datac(\A_i|data_out [83]),
	.datad(\DUT|add_stage[82].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[84].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[84].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[84].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N13
dffeas \S_o|data_out[84] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[84].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [84]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[84] .is_wysiwyg = "true";
defparam \S_o|data_out[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneive_lcell_comb \DUT|add_stage[85].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[85].one_bit_adder|S~combout  = \B_i|data_out [85] $ (\A_i|data_out [85] $ (((\DUT|add_stage[84].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[84].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [85]),
	.datab(\DUT|add_stage[84].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [85]),
	.datad(\DUT|add_stage[84].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[85].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[85].one_bit_adder|S .lut_mask = 16'hA596;
defparam \DUT|add_stage[85].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N23
dffeas \S_o|data_out[85] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[85].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [85]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[85] .is_wysiwyg = "true";
defparam \S_o|data_out[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y23_N2
cycloneive_lcell_comb \DUT|add_stage[86].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[86].one_bit_adder|S~combout  = \A_i|data_out [86] $ (\B_i|data_out [86] $ (\DUT|add_stage[85].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [86]),
	.datab(\B_i|data_out [86]),
	.datac(gnd),
	.datad(\DUT|add_stage[85].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[86].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[86].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[86].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y23_N3
dffeas \S_o|data_out[86] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[86].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [86]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[86] .is_wysiwyg = "true";
defparam \S_o|data_out[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
cycloneive_lcell_comb \DUT|add_stage[87].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[87].one_bit_adder|S~combout  = \B_i|data_out [87] $ (\A_i|data_out [87] $ (\DUT|add_stage[86].one_bit_adder|C_out~0_combout ))

	.dataa(gnd),
	.datab(\B_i|data_out [87]),
	.datac(\A_i|data_out [87]),
	.datad(\DUT|add_stage[86].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[87].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[87].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[87].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N23
dffeas \S_o|data_out[87] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[87].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [87]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[87] .is_wysiwyg = "true";
defparam \S_o|data_out[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneive_lcell_comb \DUT|add_stage[88].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[88].one_bit_adder|S~0_combout  = \B_i|data_out [88] $ (\A_i|data_out [88])

	.dataa(gnd),
	.datab(\B_i|data_out [88]),
	.datac(gnd),
	.datad(\A_i|data_out [88]),
	.cin(gnd),
	.combout(\DUT|add_stage[88].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[88].one_bit_adder|S~0 .lut_mask = 16'h33CC;
defparam \DUT|add_stage[88].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
cycloneive_lcell_comb \DUT|add_stage[88].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[88].one_bit_adder|S~combout  = \DUT|add_stage[88].one_bit_adder|S~0_combout  $ (((\B_i|data_out [87] & ((\A_i|data_out [87]) # (\DUT|add_stage[86].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [87] & (\A_i|data_out [87] & 
// \DUT|add_stage[86].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[88].one_bit_adder|S~0_combout ),
	.datab(\B_i|data_out [87]),
	.datac(\A_i|data_out [87]),
	.datad(\DUT|add_stage[86].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[88].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[88].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[88].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N9
dffeas \S_o|data_out[88] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[88].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [88]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[88] .is_wysiwyg = "true";
defparam \S_o|data_out[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N4
cycloneive_lcell_comb \DUT|add_stage[89].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[89].one_bit_adder|S~combout  = \B_i|data_out [89] $ (\A_i|data_out [89] $ (((\DUT|add_stage[88].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[88].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [89]),
	.datab(\A_i|data_out [89]),
	.datac(\DUT|add_stage[88].one_bit_adder|C_out~0_combout ),
	.datad(\DUT|add_stage[88].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[89].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[89].one_bit_adder|S .lut_mask = 16'h9996;
defparam \DUT|add_stage[89].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N5
dffeas \S_o|data_out[89] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[89].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [89]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[89] .is_wysiwyg = "true";
defparam \S_o|data_out[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N16
cycloneive_lcell_comb \DUT|add_stage[90].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[90].one_bit_adder|S~combout  = \A_i|data_out [90] $ (\B_i|data_out [90] $ (\DUT|add_stage[89].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [90]),
	.datab(\B_i|data_out [90]),
	.datac(gnd),
	.datad(\DUT|add_stage[89].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[90].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[90].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[90].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N17
dffeas \S_o|data_out[90] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[90].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [90]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[90] .is_wysiwyg = "true";
defparam \S_o|data_out[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N20
cycloneive_lcell_comb \DUT|add_stage[91].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[91].one_bit_adder|S~0_combout  = \B_i|data_out [91] $ (\A_i|data_out [91])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [91]),
	.datad(\A_i|data_out [91]),
	.cin(gnd),
	.combout(\DUT|add_stage[91].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[91].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[91].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
cycloneive_lcell_comb \DUT|add_stage[91].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[91].one_bit_adder|S~combout  = \DUT|add_stage[91].one_bit_adder|S~0_combout  $ (((\A_i|data_out [90] & ((\B_i|data_out [90]) # (\DUT|add_stage[89].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [90] & (\B_i|data_out [90] & 
// \DUT|add_stage[89].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [90]),
	.datab(\B_i|data_out [90]),
	.datac(\DUT|add_stage[91].one_bit_adder|S~0_combout ),
	.datad(\DUT|add_stage[89].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[91].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[91].one_bit_adder|S .lut_mask = 16'h1E78;
defparam \DUT|add_stage[91].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N31
dffeas \S_o|data_out[91] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[91].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [91]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[91] .is_wysiwyg = "true";
defparam \S_o|data_out[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N4
cycloneive_lcell_comb \DUT|add_stage[92].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[92].one_bit_adder|S~combout  = \A_i|data_out [92] $ (\B_i|data_out [92] $ (((\DUT|add_stage[91].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[91].one_bit_adder|C_out~2_combout ))))

	.dataa(\A_i|data_out [92]),
	.datab(\B_i|data_out [92]),
	.datac(\DUT|add_stage[91].one_bit_adder|C_out~0_combout ),
	.datad(\DUT|add_stage[91].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[92].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[92].one_bit_adder|S .lut_mask = 16'h9996;
defparam \DUT|add_stage[92].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N5
dffeas \S_o|data_out[92] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[92].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [92]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[92] .is_wysiwyg = "true";
defparam \S_o|data_out[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N22
cycloneive_lcell_comb \DUT|add_stage[93].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[93].one_bit_adder|S~combout  = \A_i|data_out [93] $ (\B_i|data_out [93] $ (\DUT|add_stage[92].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [93]),
	.datab(gnd),
	.datac(\B_i|data_out [93]),
	.datad(\DUT|add_stage[92].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[93].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[93].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[93].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N23
dffeas \S_o|data_out[93] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[93].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [93]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[93] .is_wysiwyg = "true";
defparam \S_o|data_out[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
cycloneive_lcell_comb \DUT|add_stage[94].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[94].one_bit_adder|S~combout  = \A_i|data_out [94] $ (\B_i|data_out [94] $ (\DUT|add_stage[93].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [94]),
	.datab(\B_i|data_out [94]),
	.datac(gnd),
	.datad(\DUT|add_stage[93].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[94].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[94].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[94].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N21
dffeas \S_o|data_out[94] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[94].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [94]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[94] .is_wysiwyg = "true";
defparam \S_o|data_out[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneive_lcell_comb \DUT|add_stage[95].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[95].one_bit_adder|S~0_combout  = \A_i|data_out [95] $ (\B_i|data_out [95])

	.dataa(\A_i|data_out [95]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [95]),
	.cin(gnd),
	.combout(\DUT|add_stage[95].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[95].one_bit_adder|S~0 .lut_mask = 16'h55AA;
defparam \DUT|add_stage[95].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N14
cycloneive_lcell_comb \DUT|add_stage[95].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[95].one_bit_adder|S~combout  = \DUT|add_stage[95].one_bit_adder|S~0_combout  $ (((\A_i|data_out [94] & ((\B_i|data_out [94]) # (\DUT|add_stage[93].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [94] & (\B_i|data_out [94] & 
// \DUT|add_stage[93].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [94]),
	.datab(\B_i|data_out [94]),
	.datac(\DUT|add_stage[95].one_bit_adder|S~0_combout ),
	.datad(\DUT|add_stage[93].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[95].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[95].one_bit_adder|S .lut_mask = 16'h1E78;
defparam \DUT|add_stage[95].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N15
dffeas \S_o|data_out[95] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[95].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [95]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[95] .is_wysiwyg = "true";
defparam \S_o|data_out[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
cycloneive_lcell_comb \DUT|add_stage[96].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[96].one_bit_adder|S~combout  = \B_i|data_out [96] $ (\A_i|data_out [96] $ (((\DUT|add_stage[95].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[95].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [96]),
	.datab(\A_i|data_out [96]),
	.datac(\DUT|add_stage[95].one_bit_adder|C_out~0_combout ),
	.datad(\DUT|add_stage[95].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[96].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[96].one_bit_adder|S .lut_mask = 16'h9996;
defparam \DUT|add_stage[96].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N13
dffeas \S_o|data_out[96] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[96].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [96]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[96] .is_wysiwyg = "true";
defparam \S_o|data_out[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
cycloneive_lcell_comb \DUT|add_stage[97].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[97].one_bit_adder|S~combout  = \A_i|data_out [97] $ (\B_i|data_out [97] $ (\DUT|add_stage[96].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [97]),
	.datab(\B_i|data_out [97]),
	.datac(gnd),
	.datad(\DUT|add_stage[96].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[97].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[97].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[97].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N11
dffeas \S_o|data_out[97] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[97].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [97]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[97] .is_wysiwyg = "true";
defparam \S_o|data_out[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y23_N24
cycloneive_lcell_comb \DUT|add_stage[98].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[98].one_bit_adder|S~0_combout  = \A_i|data_out [98] $ (\B_i|data_out [98])

	.dataa(gnd),
	.datab(gnd),
	.datac(\A_i|data_out [98]),
	.datad(\B_i|data_out [98]),
	.cin(gnd),
	.combout(\DUT|add_stage[98].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[98].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[98].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y23_N0
cycloneive_lcell_comb \DUT|add_stage[98].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[98].one_bit_adder|S~combout  = \DUT|add_stage[98].one_bit_adder|S~0_combout  $ (((\B_i|data_out [97] & ((\A_i|data_out [97]) # (\DUT|add_stage[96].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [97] & (\A_i|data_out [97] & 
// \DUT|add_stage[96].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[98].one_bit_adder|S~0_combout ),
	.datab(\B_i|data_out [97]),
	.datac(\A_i|data_out [97]),
	.datad(\DUT|add_stage[96].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[98].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[98].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[98].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y23_N1
dffeas \S_o|data_out[98] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[98].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [98]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[98] .is_wysiwyg = "true";
defparam \S_o|data_out[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
cycloneive_lcell_comb \DUT|add_stage[99].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[99].one_bit_adder|S~combout  = \A_i|data_out [99] $ (\B_i|data_out [99] $ (((\DUT|add_stage[98].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[98].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[98].one_bit_adder|C_out~0_combout ),
	.datab(\A_i|data_out [99]),
	.datac(\B_i|data_out [99]),
	.datad(\DUT|add_stage[98].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[99].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[99].one_bit_adder|S .lut_mask = 16'hC396;
defparam \DUT|add_stage[99].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N25
dffeas \S_o|data_out[99] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[99].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [99]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[99] .is_wysiwyg = "true";
defparam \S_o|data_out[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N8
cycloneive_lcell_comb \DUT|add_stage[100].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[100].one_bit_adder|S~combout  = \DUT|add_stage[99].one_bit_adder|C_out~0_combout  $ (\B_i|data_out [100] $ (\A_i|data_out [100]))

	.dataa(\DUT|add_stage[99].one_bit_adder|C_out~0_combout ),
	.datab(gnd),
	.datac(\B_i|data_out [100]),
	.datad(\A_i|data_out [100]),
	.cin(gnd),
	.combout(\DUT|add_stage[100].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[100].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[100].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N9
dffeas \S_o|data_out[100] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[100].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [100]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[100] .is_wysiwyg = "true";
defparam \S_o|data_out[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
cycloneive_lcell_comb \DUT|add_stage[101].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[101].one_bit_adder|S~0_combout  = \B_i|data_out [101] $ (\A_i|data_out [101])

	.dataa(gnd),
	.datab(gnd),
	.datac(\B_i|data_out [101]),
	.datad(\A_i|data_out [101]),
	.cin(gnd),
	.combout(\DUT|add_stage[101].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[101].one_bit_adder|S~0 .lut_mask = 16'h0FF0;
defparam \DUT|add_stage[101].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N6
cycloneive_lcell_comb \DUT|add_stage[101].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[101].one_bit_adder|S~combout  = \DUT|add_stage[101].one_bit_adder|S~0_combout  $ (((\B_i|data_out [100] & ((\A_i|data_out [100]) # (\DUT|add_stage[99].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [100] & (\A_i|data_out [100] & 
// \DUT|add_stage[99].one_bit_adder|C_out~0_combout ))))

	.dataa(\B_i|data_out [100]),
	.datab(\DUT|add_stage[101].one_bit_adder|S~0_combout ),
	.datac(\A_i|data_out [100]),
	.datad(\DUT|add_stage[99].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[101].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[101].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[101].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N7
dffeas \S_o|data_out[101] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[101].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [101]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[101] .is_wysiwyg = "true";
defparam \S_o|data_out[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y24_N30
cycloneive_lcell_comb \DUT|add_stage[102].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[102].one_bit_adder|S~combout  = \A_i|data_out [102] $ (\B_i|data_out [102] $ (((\DUT|add_stage[101].one_bit_adder|C_out~2_combout ) # (\DUT|add_stage[101].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[101].one_bit_adder|C_out~2_combout ),
	.datab(\A_i|data_out [102]),
	.datac(\B_i|data_out [102]),
	.datad(\DUT|add_stage[101].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[102].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[102].one_bit_adder|S .lut_mask = 16'hC396;
defparam \DUT|add_stage[102].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y24_N31
dffeas \S_o|data_out[102] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[102].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [102]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[102] .is_wysiwyg = "true";
defparam \S_o|data_out[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
cycloneive_lcell_comb \DUT|add_stage[103].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[103].one_bit_adder|S~combout  = \B_i|data_out [103] $ (\A_i|data_out [103] $ (\DUT|add_stage[102].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [103]),
	.datab(gnd),
	.datac(\A_i|data_out [103]),
	.datad(\DUT|add_stage[102].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[103].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[103].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[103].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N1
dffeas \S_o|data_out[103] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[103].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [103]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[103] .is_wysiwyg = "true";
defparam \S_o|data_out[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N14
cycloneive_lcell_comb \DUT|add_stage[104].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[104].one_bit_adder|S~0_combout  = \B_i|data_out [104] $ (\A_i|data_out [104])

	.dataa(\B_i|data_out [104]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [104]),
	.cin(gnd),
	.combout(\DUT|add_stage[104].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[104].one_bit_adder|S~0 .lut_mask = 16'h55AA;
defparam \DUT|add_stage[104].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
cycloneive_lcell_comb \DUT|add_stage[104].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[104].one_bit_adder|S~combout  = \DUT|add_stage[104].one_bit_adder|S~0_combout  $ (((\B_i|data_out [103] & ((\A_i|data_out [103]) # (\DUT|add_stage[102].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [103] & (\A_i|data_out [103] & 
// \DUT|add_stage[102].one_bit_adder|C_out~0_combout ))))

	.dataa(\B_i|data_out [103]),
	.datab(\DUT|add_stage[104].one_bit_adder|S~0_combout ),
	.datac(\A_i|data_out [103]),
	.datad(\DUT|add_stage[102].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[104].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[104].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[104].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y24_N3
dffeas \S_o|data_out[104] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[104].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [104]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[104] .is_wysiwyg = "true";
defparam \S_o|data_out[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
cycloneive_lcell_comb \DUT|add_stage[105].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[105].one_bit_adder|S~combout  = \B_i|data_out [105] $ (\A_i|data_out [105] $ (((\DUT|add_stage[104].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[104].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [105]),
	.datab(\DUT|add_stage[104].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [105]),
	.datad(\DUT|add_stage[104].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[105].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[105].one_bit_adder|S .lut_mask = 16'hA596;
defparam \DUT|add_stage[105].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N15
dffeas \S_o|data_out[105] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[105].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [105]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[105] .is_wysiwyg = "true";
defparam \S_o|data_out[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
cycloneive_lcell_comb \DUT|add_stage[106].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[106].one_bit_adder|S~combout  = \A_i|data_out [106] $ (\B_i|data_out [106] $ (\DUT|add_stage[105].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [106]),
	.datab(gnd),
	.datac(\B_i|data_out [106]),
	.datad(\DUT|add_stage[105].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[106].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[106].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[106].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N1
dffeas \S_o|data_out[106] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[106].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [106]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[106] .is_wysiwyg = "true";
defparam \S_o|data_out[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N14
cycloneive_lcell_comb \DUT|add_stage[107].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[107].one_bit_adder|S~0_combout  = \A_i|data_out [107] $ (\B_i|data_out [107])

	.dataa(gnd),
	.datab(\A_i|data_out [107]),
	.datac(gnd),
	.datad(\B_i|data_out [107]),
	.cin(gnd),
	.combout(\DUT|add_stage[107].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[107].one_bit_adder|S~0 .lut_mask = 16'h33CC;
defparam \DUT|add_stage[107].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
cycloneive_lcell_comb \DUT|add_stage[107].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[107].one_bit_adder|S~combout  = \DUT|add_stage[107].one_bit_adder|S~0_combout  $ (((\A_i|data_out [106] & ((\B_i|data_out [106]) # (\DUT|add_stage[105].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [106] & (\B_i|data_out [106] & 
// \DUT|add_stage[105].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [106]),
	.datab(\DUT|add_stage[107].one_bit_adder|S~0_combout ),
	.datac(\B_i|data_out [106]),
	.datad(\DUT|add_stage[105].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[107].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[107].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[107].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N11
dffeas \S_o|data_out[107] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[107].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [107]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[107] .is_wysiwyg = "true";
defparam \S_o|data_out[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
cycloneive_lcell_comb \DUT|add_stage[108].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[108].one_bit_adder|S~combout  = \B_i|data_out [108] $ (\A_i|data_out [108] $ (((\DUT|add_stage[107].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[107].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[107].one_bit_adder|C_out~0_combout ),
	.datab(\DUT|add_stage[107].one_bit_adder|C_out~2_combout ),
	.datac(\B_i|data_out [108]),
	.datad(\A_i|data_out [108]),
	.cin(gnd),
	.combout(\DUT|add_stage[108].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[108].one_bit_adder|S .lut_mask = 16'hE11E;
defparam \DUT|add_stage[108].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N29
dffeas \S_o|data_out[108] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[108].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [108]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[108] .is_wysiwyg = "true";
defparam \S_o|data_out[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N22
cycloneive_lcell_comb \DUT|add_stage[109].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[109].one_bit_adder|S~combout  = \A_i|data_out [109] $ (\B_i|data_out [109] $ (\DUT|add_stage[108].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [109]),
	.datab(gnd),
	.datac(\B_i|data_out [109]),
	.datad(\DUT|add_stage[108].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[109].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[109].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[109].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N23
dffeas \S_o|data_out[109] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[109].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [109]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[109] .is_wysiwyg = "true";
defparam \S_o|data_out[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
cycloneive_lcell_comb \DUT|add_stage[110].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[110].one_bit_adder|S~0_combout  = \A_i|data_out [110] $ (\B_i|data_out [110])

	.dataa(\A_i|data_out [110]),
	.datab(gnd),
	.datac(\B_i|data_out [110]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[110].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[110].one_bit_adder|S~0 .lut_mask = 16'h5A5A;
defparam \DUT|add_stage[110].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
cycloneive_lcell_comb \DUT|add_stage[110].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[110].one_bit_adder|S~combout  = \DUT|add_stage[110].one_bit_adder|S~0_combout  $ (((\A_i|data_out [109] & ((\B_i|data_out [109]) # (\DUT|add_stage[108].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [109] & (\B_i|data_out [109] & 
// \DUT|add_stage[108].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [109]),
	.datab(\DUT|add_stage[110].one_bit_adder|S~0_combout ),
	.datac(\B_i|data_out [109]),
	.datad(\DUT|add_stage[108].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[110].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[110].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[110].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N25
dffeas \S_o|data_out[110] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[110].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [110]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[110] .is_wysiwyg = "true";
defparam \S_o|data_out[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N26
cycloneive_lcell_comb \DUT|add_stage[111].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[111].one_bit_adder|S~combout  = \B_i|data_out [111] $ (\A_i|data_out [111] $ (((\DUT|add_stage[110].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[110].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [111]),
	.datab(\DUT|add_stage[110].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [111]),
	.datad(\DUT|add_stage[110].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[111].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[111].one_bit_adder|S .lut_mask = 16'hA596;
defparam \DUT|add_stage[111].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N27
dffeas \S_o|data_out[111] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[111].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [111]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[111] .is_wysiwyg = "true";
defparam \S_o|data_out[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
cycloneive_lcell_comb \DUT|add_stage[112].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[112].one_bit_adder|S~combout  = \B_i|data_out [112] $ (\A_i|data_out [112] $ (\DUT|add_stage[111].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [112]),
	.datab(gnd),
	.datac(\A_i|data_out [112]),
	.datad(\DUT|add_stage[111].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[112].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[112].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[112].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N17
dffeas \S_o|data_out[112] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[112].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [112]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[112] .is_wysiwyg = "true";
defparam \S_o|data_out[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
cycloneive_lcell_comb \DUT|add_stage[113].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[113].one_bit_adder|S~0_combout  = \A_i|data_out [113] $ (\B_i|data_out [113])

	.dataa(gnd),
	.datab(\A_i|data_out [113]),
	.datac(gnd),
	.datad(\B_i|data_out [113]),
	.cin(gnd),
	.combout(\DUT|add_stage[113].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[113].one_bit_adder|S~0 .lut_mask = 16'h33CC;
defparam \DUT|add_stage[113].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N30
cycloneive_lcell_comb \DUT|add_stage[113].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[113].one_bit_adder|S~combout  = \DUT|add_stage[113].one_bit_adder|S~0_combout  $ (((\B_i|data_out [112] & ((\A_i|data_out [112]) # (\DUT|add_stage[111].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [112] & (\A_i|data_out [112] & 
// \DUT|add_stage[111].one_bit_adder|C_out~0_combout ))))

	.dataa(\B_i|data_out [112]),
	.datab(\DUT|add_stage[113].one_bit_adder|S~0_combout ),
	.datac(\A_i|data_out [112]),
	.datad(\DUT|add_stage[111].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[113].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[113].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[113].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y24_N31
dffeas \S_o|data_out[113] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[113].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [113]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[113] .is_wysiwyg = "true";
defparam \S_o|data_out[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneive_lcell_comb \DUT|add_stage[114].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[114].one_bit_adder|S~combout  = \A_i|data_out [114] $ (\B_i|data_out [114] $ (((\DUT|add_stage[113].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[113].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[113].one_bit_adder|C_out~0_combout ),
	.datab(\DUT|add_stage[113].one_bit_adder|C_out~2_combout ),
	.datac(\A_i|data_out [114]),
	.datad(\B_i|data_out [114]),
	.cin(gnd),
	.combout(\DUT|add_stage[114].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[114].one_bit_adder|S .lut_mask = 16'hE11E;
defparam \DUT|add_stage[114].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N23
dffeas \S_o|data_out[114] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[114].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [114]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[114] .is_wysiwyg = "true";
defparam \S_o|data_out[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneive_lcell_comb \DUT|add_stage[115].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[115].one_bit_adder|S~combout  = \A_i|data_out [115] $ (\B_i|data_out [115] $ (\DUT|add_stage[114].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [115]),
	.datab(gnd),
	.datac(\B_i|data_out [115]),
	.datad(\DUT|add_stage[114].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[115].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[115].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[115].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N1
dffeas \S_o|data_out[115] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[115].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [115]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[115] .is_wysiwyg = "true";
defparam \S_o|data_out[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneive_lcell_comb \DUT|add_stage[116].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[116].one_bit_adder|S~0_combout  = \B_i|data_out [116] $ (\A_i|data_out [116])

	.dataa(\B_i|data_out [116]),
	.datab(gnd),
	.datac(\A_i|data_out [116]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[116].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[116].one_bit_adder|S~0 .lut_mask = 16'h5A5A;
defparam \DUT|add_stage[116].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneive_lcell_comb \DUT|add_stage[116].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[116].one_bit_adder|S~combout  = \DUT|add_stage[116].one_bit_adder|S~0_combout  $ (((\A_i|data_out [115] & ((\B_i|data_out [115]) # (\DUT|add_stage[114].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [115] & (\B_i|data_out [115] & 
// \DUT|add_stage[114].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [115]),
	.datab(\DUT|add_stage[116].one_bit_adder|S~0_combout ),
	.datac(\B_i|data_out [115]),
	.datad(\DUT|add_stage[114].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[116].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[116].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[116].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N27
dffeas \S_o|data_out[116] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[116].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [116]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[116] .is_wysiwyg = "true";
defparam \S_o|data_out[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneive_lcell_comb \DUT|add_stage[117].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[117].one_bit_adder|S~combout  = \A_i|data_out [117] $ (\B_i|data_out [117] $ (((\DUT|add_stage[116].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[116].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[116].one_bit_adder|C_out~0_combout ),
	.datab(\A_i|data_out [117]),
	.datac(\DUT|add_stage[116].one_bit_adder|C_out~2_combout ),
	.datad(\B_i|data_out [117]),
	.cin(gnd),
	.combout(\DUT|add_stage[117].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[117].one_bit_adder|S .lut_mask = 16'hC936;
defparam \DUT|add_stage[117].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N21
dffeas \S_o|data_out[117] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[117].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [117]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[117] .is_wysiwyg = "true";
defparam \S_o|data_out[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneive_lcell_comb \DUT|add_stage[118].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[118].one_bit_adder|S~combout  = \A_i|data_out [118] $ (\DUT|add_stage[117].one_bit_adder|C_out~0_combout  $ (\B_i|data_out [118]))

	.dataa(gnd),
	.datab(\A_i|data_out [118]),
	.datac(\DUT|add_stage[117].one_bit_adder|C_out~0_combout ),
	.datad(\B_i|data_out [118]),
	.cin(gnd),
	.combout(\DUT|add_stage[118].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[118].one_bit_adder|S .lut_mask = 16'hC33C;
defparam \DUT|add_stage[118].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N7
dffeas \S_o|data_out[118] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[118].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [118]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[118] .is_wysiwyg = "true";
defparam \S_o|data_out[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneive_lcell_comb \DUT|add_stage[119].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[119].one_bit_adder|S~0_combout  = \B_i|data_out [119] $ (\A_i|data_out [119])

	.dataa(\B_i|data_out [119]),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i|data_out [119]),
	.cin(gnd),
	.combout(\DUT|add_stage[119].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[119].one_bit_adder|S~0 .lut_mask = 16'h55AA;
defparam \DUT|add_stage[119].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneive_lcell_comb \DUT|add_stage[119].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[119].one_bit_adder|S~combout  = \DUT|add_stage[119].one_bit_adder|S~0_combout  $ (((\A_i|data_out [118] & ((\DUT|add_stage[117].one_bit_adder|C_out~0_combout ) # (\B_i|data_out [118]))) # (!\A_i|data_out [118] & 
// (\DUT|add_stage[117].one_bit_adder|C_out~0_combout  & \B_i|data_out [118]))))

	.dataa(\DUT|add_stage[119].one_bit_adder|S~0_combout ),
	.datab(\A_i|data_out [118]),
	.datac(\DUT|add_stage[117].one_bit_adder|C_out~0_combout ),
	.datad(\B_i|data_out [118]),
	.cin(gnd),
	.combout(\DUT|add_stage[119].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[119].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[119].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N25
dffeas \S_o|data_out[119] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[119].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [119]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[119] .is_wysiwyg = "true";
defparam \S_o|data_out[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
cycloneive_lcell_comb \DUT|add_stage[120].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[120].one_bit_adder|S~combout  = \B_i|data_out [120] $ (\A_i|data_out [120] $ (((\DUT|add_stage[119].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[119].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[119].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [120]),
	.datac(\A_i|data_out [120]),
	.datad(\DUT|add_stage[119].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[120].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[120].one_bit_adder|S .lut_mask = 16'hC396;
defparam \DUT|add_stage[120].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N15
dffeas \S_o|data_out[120] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[120].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [120]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[120] .is_wysiwyg = "true";
defparam \S_o|data_out[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
cycloneive_lcell_comb \DUT|add_stage[121].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[121].one_bit_adder|S~combout  = \B_i|data_out [121] $ (\A_i|data_out [121] $ (\DUT|add_stage[120].one_bit_adder|C_out~0_combout ))

	.dataa(\B_i|data_out [121]),
	.datab(gnd),
	.datac(\A_i|data_out [121]),
	.datad(\DUT|add_stage[120].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[121].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[121].one_bit_adder|S .lut_mask = 16'hA55A;
defparam \DUT|add_stage[121].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N9
dffeas \S_o|data_out[121] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[121].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [121]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[121] .is_wysiwyg = "true";
defparam \S_o|data_out[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N10
cycloneive_lcell_comb \DUT|add_stage[122].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[122].one_bit_adder|S~0_combout  = \B_i|data_out [122] $ (\A_i|data_out [122])

	.dataa(\B_i|data_out [122]),
	.datab(\A_i|data_out [122]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[122].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[122].one_bit_adder|S~0 .lut_mask = 16'h6666;
defparam \DUT|add_stage[122].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N12
cycloneive_lcell_comb \DUT|add_stage[122].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[122].one_bit_adder|S~combout  = \DUT|add_stage[122].one_bit_adder|S~0_combout  $ (((\B_i|data_out [121] & ((\A_i|data_out [121]) # (\DUT|add_stage[120].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [121] & (\A_i|data_out [121] & 
// \DUT|add_stage[120].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[122].one_bit_adder|S~0_combout ),
	.datab(\B_i|data_out [121]),
	.datac(\A_i|data_out [121]),
	.datad(\DUT|add_stage[120].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[122].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[122].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[122].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N13
dffeas \S_o|data_out[122] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[122].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [122]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[122] .is_wysiwyg = "true";
defparam \S_o|data_out[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
cycloneive_lcell_comb \DUT|add_stage[123].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[123].one_bit_adder|S~combout  = \B_i|data_out [123] $ (\A_i|data_out [123] $ (((\DUT|add_stage[122].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[122].one_bit_adder|C_out~2_combout ))))

	.dataa(\B_i|data_out [123]),
	.datab(\DUT|add_stage[122].one_bit_adder|C_out~0_combout ),
	.datac(\A_i|data_out [123]),
	.datad(\DUT|add_stage[122].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[123].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[123].one_bit_adder|S .lut_mask = 16'hA596;
defparam \DUT|add_stage[123].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N7
dffeas \S_o|data_out[123] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[123].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [123]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[123] .is_wysiwyg = "true";
defparam \S_o|data_out[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
cycloneive_lcell_comb \DUT|add_stage[124].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[124].one_bit_adder|S~combout  = \A_i|data_out [124] $ (\B_i|data_out [124] $ (\DUT|add_stage[123].one_bit_adder|C_out~0_combout ))

	.dataa(\A_i|data_out [124]),
	.datab(\B_i|data_out [124]),
	.datac(gnd),
	.datad(\DUT|add_stage[123].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[124].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[124].one_bit_adder|S .lut_mask = 16'h9966;
defparam \DUT|add_stage[124].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N27
dffeas \S_o|data_out[124] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[124].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [124]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[124] .is_wysiwyg = "true";
defparam \S_o|data_out[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
cycloneive_lcell_comb \DUT|add_stage[125].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[125].one_bit_adder|S~0_combout  = \A_i|data_out [125] $ (\B_i|data_out [125])

	.dataa(\A_i|data_out [125]),
	.datab(gnd),
	.datac(\B_i|data_out [125]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DUT|add_stage[125].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[125].one_bit_adder|S~0 .lut_mask = 16'h5A5A;
defparam \DUT|add_stage[125].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N16
cycloneive_lcell_comb \DUT|add_stage[125].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[125].one_bit_adder|S~combout  = \DUT|add_stage[125].one_bit_adder|S~0_combout  $ (((\B_i|data_out [124] & ((\A_i|data_out [124]) # (\DUT|add_stage[123].one_bit_adder|C_out~0_combout ))) # (!\B_i|data_out [124] & (\A_i|data_out [124] & 
// \DUT|add_stage[123].one_bit_adder|C_out~0_combout ))))

	.dataa(\DUT|add_stage[125].one_bit_adder|S~0_combout ),
	.datab(\B_i|data_out [124]),
	.datac(\A_i|data_out [124]),
	.datad(\DUT|add_stage[123].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[125].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[125].one_bit_adder|S .lut_mask = 16'h566A;
defparam \DUT|add_stage[125].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N17
dffeas \S_o|data_out[125] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[125].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [125]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[125] .is_wysiwyg = "true";
defparam \S_o|data_out[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N2
cycloneive_lcell_comb \DUT|add_stage[126].one_bit_adder|S~0 (
// Equation(s):
// \DUT|add_stage[126].one_bit_adder|S~0_combout  = \A_i|data_out [126] $ (\B_i|data_out [126])

	.dataa(\A_i|data_out [126]),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i|data_out [126]),
	.cin(gnd),
	.combout(\DUT|add_stage[126].one_bit_adder|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[126].one_bit_adder|S~0 .lut_mask = 16'h55AA;
defparam \DUT|add_stage[126].one_bit_adder|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N14
cycloneive_lcell_comb \DUT|add_stage[126].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[126].one_bit_adder|S~combout  = \DUT|add_stage[126].one_bit_adder|S~0_combout  $ (((\A_i|data_out [125] & ((\B_i|data_out [125]) # (\DUT|add_stage[124].one_bit_adder|C_out~0_combout ))) # (!\A_i|data_out [125] & (\B_i|data_out [125] & 
// \DUT|add_stage[124].one_bit_adder|C_out~0_combout ))))

	.dataa(\A_i|data_out [125]),
	.datab(\DUT|add_stage[126].one_bit_adder|S~0_combout ),
	.datac(\B_i|data_out [125]),
	.datad(\DUT|add_stage[124].one_bit_adder|C_out~0_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[126].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[126].one_bit_adder|S .lut_mask = 16'h366C;
defparam \DUT|add_stage[126].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N15
dffeas \S_o|data_out[126] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[126].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [126]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[126] .is_wysiwyg = "true";
defparam \S_o|data_out[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
cycloneive_lcell_comb \DUT|add_stage[127].one_bit_adder|S (
// Equation(s):
// \DUT|add_stage[127].one_bit_adder|S~combout  = \B_i|data_out [127] $ (\A_i|data_out [127] $ (((\DUT|add_stage[126].one_bit_adder|C_out~0_combout ) # (\DUT|add_stage[126].one_bit_adder|C_out~2_combout ))))

	.dataa(\DUT|add_stage[126].one_bit_adder|C_out~0_combout ),
	.datab(\B_i|data_out [127]),
	.datac(\A_i|data_out [127]),
	.datad(\DUT|add_stage[126].one_bit_adder|C_out~2_combout ),
	.cin(gnd),
	.combout(\DUT|add_stage[127].one_bit_adder|S~combout ),
	.cout());
// synopsys translate_off
defparam \DUT|add_stage[127].one_bit_adder|S .lut_mask = 16'hC396;
defparam \DUT|add_stage[127].one_bit_adder|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N29
dffeas \S_o|data_out[127] (
	.clk(\CLK_50~inputclkctrl_outclk ),
	.d(\DUT|add_stage[127].one_bit_adder|S~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S_o|data_out [127]),
	.prn(vcc));
// synopsys translate_off
defparam \S_o|data_out[127] .is_wysiwyg = "true";
defparam \S_o|data_out[127] .power_up = "low";
// synopsys translate_on

assign C_out = \C_out~output_o ;

assign S[0] = \S[0]~output_o ;

assign S[1] = \S[1]~output_o ;

assign S[2] = \S[2]~output_o ;

assign S[3] = \S[3]~output_o ;

assign S[4] = \S[4]~output_o ;

assign S[5] = \S[5]~output_o ;

assign S[6] = \S[6]~output_o ;

assign S[7] = \S[7]~output_o ;

assign S[8] = \S[8]~output_o ;

assign S[9] = \S[9]~output_o ;

assign S[10] = \S[10]~output_o ;

assign S[11] = \S[11]~output_o ;

assign S[12] = \S[12]~output_o ;

assign S[13] = \S[13]~output_o ;

assign S[14] = \S[14]~output_o ;

assign S[15] = \S[15]~output_o ;

assign S[16] = \S[16]~output_o ;

assign S[17] = \S[17]~output_o ;

assign S[18] = \S[18]~output_o ;

assign S[19] = \S[19]~output_o ;

assign S[20] = \S[20]~output_o ;

assign S[21] = \S[21]~output_o ;

assign S[22] = \S[22]~output_o ;

assign S[23] = \S[23]~output_o ;

assign S[24] = \S[24]~output_o ;

assign S[25] = \S[25]~output_o ;

assign S[26] = \S[26]~output_o ;

assign S[27] = \S[27]~output_o ;

assign S[28] = \S[28]~output_o ;

assign S[29] = \S[29]~output_o ;

assign S[30] = \S[30]~output_o ;

assign S[31] = \S[31]~output_o ;

assign S[32] = \S[32]~output_o ;

assign S[33] = \S[33]~output_o ;

assign S[34] = \S[34]~output_o ;

assign S[35] = \S[35]~output_o ;

assign S[36] = \S[36]~output_o ;

assign S[37] = \S[37]~output_o ;

assign S[38] = \S[38]~output_o ;

assign S[39] = \S[39]~output_o ;

assign S[40] = \S[40]~output_o ;

assign S[41] = \S[41]~output_o ;

assign S[42] = \S[42]~output_o ;

assign S[43] = \S[43]~output_o ;

assign S[44] = \S[44]~output_o ;

assign S[45] = \S[45]~output_o ;

assign S[46] = \S[46]~output_o ;

assign S[47] = \S[47]~output_o ;

assign S[48] = \S[48]~output_o ;

assign S[49] = \S[49]~output_o ;

assign S[50] = \S[50]~output_o ;

assign S[51] = \S[51]~output_o ;

assign S[52] = \S[52]~output_o ;

assign S[53] = \S[53]~output_o ;

assign S[54] = \S[54]~output_o ;

assign S[55] = \S[55]~output_o ;

assign S[56] = \S[56]~output_o ;

assign S[57] = \S[57]~output_o ;

assign S[58] = \S[58]~output_o ;

assign S[59] = \S[59]~output_o ;

assign S[60] = \S[60]~output_o ;

assign S[61] = \S[61]~output_o ;

assign S[62] = \S[62]~output_o ;

assign S[63] = \S[63]~output_o ;

assign S[64] = \S[64]~output_o ;

assign S[65] = \S[65]~output_o ;

assign S[66] = \S[66]~output_o ;

assign S[67] = \S[67]~output_o ;

assign S[68] = \S[68]~output_o ;

assign S[69] = \S[69]~output_o ;

assign S[70] = \S[70]~output_o ;

assign S[71] = \S[71]~output_o ;

assign S[72] = \S[72]~output_o ;

assign S[73] = \S[73]~output_o ;

assign S[74] = \S[74]~output_o ;

assign S[75] = \S[75]~output_o ;

assign S[76] = \S[76]~output_o ;

assign S[77] = \S[77]~output_o ;

assign S[78] = \S[78]~output_o ;

assign S[79] = \S[79]~output_o ;

assign S[80] = \S[80]~output_o ;

assign S[81] = \S[81]~output_o ;

assign S[82] = \S[82]~output_o ;

assign S[83] = \S[83]~output_o ;

assign S[84] = \S[84]~output_o ;

assign S[85] = \S[85]~output_o ;

assign S[86] = \S[86]~output_o ;

assign S[87] = \S[87]~output_o ;

assign S[88] = \S[88]~output_o ;

assign S[89] = \S[89]~output_o ;

assign S[90] = \S[90]~output_o ;

assign S[91] = \S[91]~output_o ;

assign S[92] = \S[92]~output_o ;

assign S[93] = \S[93]~output_o ;

assign S[94] = \S[94]~output_o ;

assign S[95] = \S[95]~output_o ;

assign S[96] = \S[96]~output_o ;

assign S[97] = \S[97]~output_o ;

assign S[98] = \S[98]~output_o ;

assign S[99] = \S[99]~output_o ;

assign S[100] = \S[100]~output_o ;

assign S[101] = \S[101]~output_o ;

assign S[102] = \S[102]~output_o ;

assign S[103] = \S[103]~output_o ;

assign S[104] = \S[104]~output_o ;

assign S[105] = \S[105]~output_o ;

assign S[106] = \S[106]~output_o ;

assign S[107] = \S[107]~output_o ;

assign S[108] = \S[108]~output_o ;

assign S[109] = \S[109]~output_o ;

assign S[110] = \S[110]~output_o ;

assign S[111] = \S[111]~output_o ;

assign S[112] = \S[112]~output_o ;

assign S[113] = \S[113]~output_o ;

assign S[114] = \S[114]~output_o ;

assign S[115] = \S[115]~output_o ;

assign S[116] = \S[116]~output_o ;

assign S[117] = \S[117]~output_o ;

assign S[118] = \S[118]~output_o ;

assign S[119] = \S[119]~output_o ;

assign S[120] = \S[120]~output_o ;

assign S[121] = \S[121]~output_o ;

assign S[122] = \S[122]~output_o ;

assign S[123] = \S[123]~output_o ;

assign S[124] = \S[124]~output_o ;

assign S[125] = \S[125]~output_o ;

assign S[126] = \S[126]~output_o ;

assign S[127] = \S[127]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
