
---------- Begin Simulation Statistics ----------
final_tick                               2353150721500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279118                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815784                       # Number of bytes of host memory used
host_op_rate                                   707357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7523.69                       # Real time elapsed on the host
host_tick_rate                              123136031                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000005                       # Number of instructions simulated
sim_ops                                    5321931845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.926437                       # Number of seconds simulated
sim_ticks                                926436991250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                  1161                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       644880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1288245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     30821677                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    518469675                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    207175361                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    294041331                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     86865970                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     587708291                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      29248599                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     22251970                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2649249109                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      992250382                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     30821782                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        294035078                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    110993003                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         1223                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   1213799873                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   2697456384                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1675613114                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.609832                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.332299                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    829891074     49.53%     49.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    270656744     16.15%     65.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2    173046869     10.33%     76.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    133492035      7.97%     83.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     73579674      4.39%     88.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     32265811      1.93%     90.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     25177306      1.50%     91.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     26510598      1.58%     93.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    110993003      6.62%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1675613114                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        154325703                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls     14545387                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      2506448580                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           216253639                       # Number of loads committed
system.switch_cpus_1.commit.membars                40                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass     99334878      3.68%      3.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   2070248115     76.75%     80.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv    101157978      3.75%     84.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd      2988479      0.11%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd     16263486      0.60%     84.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     84.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22504095      0.83%     85.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       853710      0.03%     85.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt     37355140      1.38%     87.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     22819147      0.85%     87.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     87.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     87.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift      5156746      0.19%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            9      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       911311      0.03%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult           16      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174133896      6.46%     94.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     99100120      3.67%     98.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     42119743      1.56%     99.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite      2509515      0.09%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   2697456384                       # Class of committed instruction
system.switch_cpus_1.commit.refs            317863274                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          2697456384                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.852874                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.852874                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1095450773                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   4418870922                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      143097320                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       379394184                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     30895143                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    203817485                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         289963074                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             9426323                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         125574752                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              249336                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         587708291                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       255267300                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1788800727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       836250                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          355                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1926449101                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          627                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         1023                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      61790286                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.317187                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     32957045                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    236423960                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.039709                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1852654920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.735517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.528168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1069180637     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       35924713      1.94%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       41163603      2.22%     61.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       57171228      3.09%     64.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       49450157      2.67%     67.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       36313424      1.96%     69.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       40940141      2.21%     71.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       26892999      1.45%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      495618018     26.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1852654920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       326882770                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      188239620                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                219062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     39017754                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      339683577                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.766895                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          413522937                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        125376399                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     667383606                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    346876506                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1271                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2766749                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    171792942                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   3912679346                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    288146538                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     62923108                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   3273834292                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      9024400                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      4013515                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     30895143                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     21838103                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        83287                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16619548                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       135426                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        19631                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       140601                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    130622863                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     70183307                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19631                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     34589409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4428345                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      5507712876                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3251201327                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.453728                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2499001718                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.754680                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3264126330                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5027653685                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2763689325                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.539702                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.539702                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass    134208260      4.02%      4.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2515002891     75.37%     79.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        63066      0.00%     79.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv    101203904      3.03%     82.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     13174020      0.39%     82.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt        69054      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd     19599816      0.59%     83.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     34642908      1.04%     84.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       997902      0.03%     84.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt     44334256      1.33%     85.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     26130706      0.78%     86.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     86.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     86.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift     12726683      0.38%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            9      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     86.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt      1214192      0.04%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        79741      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    231058321      6.92%     93.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    127755971      3.83%     97.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70112053      2.10%     99.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite      4383651      0.13%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   3336757404                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     232874835                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    463873284                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    215735444                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    408761172                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          48453186                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.014521                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      42762774     88.26%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt          344      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd          102      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       379947      0.78%     89.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp           37      0.00%     89.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       432854      0.89%     89.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       520594      1.07%     91.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift        33625      0.07%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1227216      2.53%     93.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1324984      2.73%     96.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      1463416      3.02%     99.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       307293      0.63%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   3018127495                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   8133033066                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3035465883                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   4719160524                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       3912677768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      3336757404                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1578                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   1215222883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     22283440                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          355                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   2251733574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1852654920                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.801068                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.231573                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    863191185     46.59%     46.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    198293168     10.70%     57.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    215339147     11.62%     68.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    168656620      9.10%     78.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    143572948      7.75%     85.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     94292854      5.09%     90.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72076113      3.89%     94.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     54259738      2.93%     97.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     42973147      2.32%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1852654920                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.800855                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         255267426                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 662                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      4451502                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       819458                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    346876506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    171792942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     939187626                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1852873982                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     734394356                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   3364763976                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    327569837                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      214256148                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      2930295                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       252227                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  11991314211                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4234435281                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5065826962                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       501044932                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     13738335                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     30895143                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    372024663                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1701062869                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    466047206                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6678357026                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        39664                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1162                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       807551128                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1162                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5475134848                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        8002014351                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 22118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        15444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     22765730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       266099                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     45404860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         266115                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     13544310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       517602                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     27088430                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         517602                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             516021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       524641                       # Transaction distribution
system.membus.trans_dist::CleanEvict           120239                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127344                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127344                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        516021                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1931610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1931610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1931610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     74752384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     74752384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74752384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            643365                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  643365    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              643365                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3576015500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3451063000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2353150721500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2353150721500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22377457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6978863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1243158                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28558351                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          135017                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         135017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           257478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          257478                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1243185                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21134272                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3729516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     64445284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68174800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    159125184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1558938240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1718063424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14145476                       # Total snoops (count)
system.tol2bus.snoopTraffic                 256781760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36915416                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007628                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36633857     99.24%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 281543      0.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36915416                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26912248000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32155523219                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1865293965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1202103                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      7888700                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9090803                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1202103                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      7888700                       # number of overall hits
system.l2.overall_hits::total                 9090803                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst        41070                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     13503050                       # number of demand (read+write) misses
system.l2.demand_misses::total               13544120                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst        41070                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     13503050                       # number of overall misses
system.l2.overall_misses::total              13544120                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst   1004422000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 342033452500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     343037874500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst   1004422000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 342033452500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    343037874500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1243173                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     21391750                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22634923                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1243173                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     21391750                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22634923                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.033036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.631227                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.598373                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.033036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.631227                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.598373                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 24456.342829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 25330.088573                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 25327.439103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 24456.342829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 25330.088573                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 25327.439103                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4012202                       # number of writebacks
system.l2.writebacks::total                   4012202                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst        41070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     13503050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13544120                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst        41070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     13503050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13544120                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    799072000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 274518202500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 275317274500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    799072000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 274518202500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 275317274500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.033036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.631227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.598373                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.033036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.631227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.598373                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 19456.342829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 20330.088573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 20327.439103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 19456.342829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 20330.088573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 20327.439103                       # average overall mshr miss latency
system.l2.replacements                       13627873                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2966660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2966660                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2966660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2966660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1243158                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1243158                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1243158                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1243158                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5317                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5317                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       135012                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               135012                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       135017                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           135017                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        82500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        82500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000037                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        16500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        16500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        95843                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95843                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       161635                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161635                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  13066712000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13066712000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       257478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            257478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.627762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.627762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80840.857488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80840.857488                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       161635                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161635                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  12258537000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12258537000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.627762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.627762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75840.857488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75840.857488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1202103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1202103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst        41070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst   1004422000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1004422000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1243173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1243173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.033036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 24456.342829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 24456.342829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst        41070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    799072000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    799072000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.033036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 19456.342829                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19456.342829                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      7792857                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7792857                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     13341415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        13341415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 328966740500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 328966740500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     21134272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21134272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.631269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.631269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 24657.559974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 24657.559974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     13341415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     13341415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 262259665500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 262259665500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.631269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.631269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 19657.559974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 19657.559974                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    45426629                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13631969                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.332360                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      44.765131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.093001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    14.958368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    25.755536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4010.427964                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.003652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.006288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.979108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 376866657                       # Number of tag accesses
system.l2.tags.data_accesses                376866657                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  45399526                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims          13627873                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       45404848                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst        39590                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data     12861165                       # number of demand (read+write) hits
system.l3.demand_hits::total                 12900755                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst        39590                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data     12861165                       # number of overall hits
system.l3.overall_hits::total                12900755                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         1480                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       641885                       # number of demand (read+write) misses
system.l3.demand_misses::total                 643365                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         1480                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       641885                       # number of overall misses
system.l3.overall_misses::total                643365                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    134486500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  57669332500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      57803819000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    134486500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  57669332500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     57803819000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst        41070                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     13503050                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             13544120                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst        41070                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     13503050                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            13544120                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.036036                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.047536                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.047501                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.036036                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.047536                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.047501                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 90869.256757                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 89843.714217                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 89846.073380                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 90869.256757                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 89843.714217                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 89846.073380                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              524641                       # number of writebacks
system.l3.writebacks::total                    524641                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         1480                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       641885                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            643365                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         1480                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       641885                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           643365                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    119686500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  51250482500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  51370169000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    119686500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  51250482500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  51370169000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.036036                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.047536                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.047501                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.036036                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.047536                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.047501                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80869.256757                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79843.714217                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 79846.073380                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80869.256757                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79843.714217                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 79846.073380                       # average overall mshr miss latency
system.l3.replacements                        1072104                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4012202                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4012202                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4012202                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4012202                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        90377                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         90377                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data            5                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data        34291                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 34291                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       127344                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              127344                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  10925332500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10925332500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       161635                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            161635                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.787849                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.787849                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85793.853656                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85793.853656                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       127344                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         127344                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   9651892500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9651892500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.787849                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.787849                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75793.853656                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75793.853656                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst        39590                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data     12826874                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total          12866464                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         1480                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       514541                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          516021                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    134486500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  46744000000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  46878486500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst        41070                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data     13341415                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      13382485                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.036036                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.038567                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.038559                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 90869.256757                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 90846.016158                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 90846.082814                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         1480                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       514541                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       516021                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    119686500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  41598590000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  41718276500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.036036                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.038567                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.038559                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80869.256757                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 80846.016158                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 80846.082814                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    29865417                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1104872                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     27.030658                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3887.479512                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         1.734293                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      3361.827413                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     0.590268                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  2026.269644                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    61.081428                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 23429.017442                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.118636                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000053                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.102595                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000018                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.061837                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001864                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.714997                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32364                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 434486984                       # Number of tag accesses
system.l3.tags.data_accesses                434486984                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                  26998053                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims           1072104                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                       27088430                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          13382485                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      4536843                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        10079566                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           161635                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          161635                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     13382485                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     40632555                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1123604608                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1072104                       # Total snoops (count)
system.tol3bus.snoopTraffic                  33577024                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         14616229                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.035413                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.184821                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               14098627     96.46%     96.46% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 517602      3.54%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           14616229                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        17556417000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       20316182500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        94720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     41080640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41175360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        94720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33577024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33577024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       641885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              643365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       524641                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             524641                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       102241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     44342616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44444857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       102241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           102241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       36243181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36243181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       36243181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       102241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     44342616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             80688039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    524627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    641280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014328658750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31816                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31816                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1970900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             493686                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      643365                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     524641                       # Number of write requests accepted
system.mem_ctrls.readBursts                    643365                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   524641                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    605                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             51310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            39162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33629                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12539512250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3213800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24591262250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19508.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38258.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   396303                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  288226                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                643365                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               524641                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  539725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   64248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       482827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    154.736135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.348666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.068079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       318282     65.92%     65.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        96596     20.01%     85.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20607      4.27%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10138      2.10%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7853      1.63%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6638      1.37%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5797      1.20%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5639      1.17%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11277      2.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       482827                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.200497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.884445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10908     34.28%     34.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         17604     55.33%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2558      8.04%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           430      1.35%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           162      0.51%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            45      0.14%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           27      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           15      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           21      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            9      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            6      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31816                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.488433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.451681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.355332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         25560     80.34%     80.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5901     18.55%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           266      0.84%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            29      0.09%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            16      0.05%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             9      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             9      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31816                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               41136640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33574144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41175360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33577024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        44.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  926417578000                       # Total gap between requests
system.mem_ctrls.avgGap                     793161.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        94720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     41041920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     33574144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 102241.167931127769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 44300821.737076766789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36240072.791890472174                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       641885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       524641                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     58566250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  24532696000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22074404548000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     39571.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     38219.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42075256.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1691066160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            898822980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2260881000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1383529680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     73131711120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100969697970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     270724690560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       451060399470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.876500                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 702650847750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  30935580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 192850563500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1756318620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            933505485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2328425400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1354861440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73131711120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     108233584740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     264607733280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       452346140085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.264334                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 686647028750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  30935580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 208854382500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1245525662                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    125155632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    253954511                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1624635805                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1245525662                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    125155632                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    253954511                       # number of overall hits
system.cpu.icache.overall_hits::total      1624635805                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       127499                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        11770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1312781                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1452050                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       127499                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        11770                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1312781                       # number of overall misses
system.cpu.icache.overall_misses::total       1452050                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     92038000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   9836944499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9928982499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     92038000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   9836944499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9928982499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1245653161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    125167402                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    255267292                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1626087855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1245653161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    125167402                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    255267292                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1626087855                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.005143                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000893                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.005143                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000893                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7819.711130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7493.210596                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6837.906752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7819.711130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7493.210596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6837.906752                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2592                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1381915                       # number of writebacks
system.cpu.icache.writebacks::total           1381915                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        69596                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        69596                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        69596                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        69596                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        11770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1243185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1254955                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        11770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1243185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1254955                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     86153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   8876652999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8962805999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     86153000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   8876652999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8962805999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004870                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000772                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004870                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000772                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  7319.711130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  7140.251048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  7141.934172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  7319.711130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  7140.251048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  7141.934172                       # average overall mshr miss latency
system.cpu.icache.replacements                1381915                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1245525662                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    125155632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    253954511                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1624635805                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       127499                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        11770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1312781                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1452050                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     92038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   9836944499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9928982499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1245653161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    125167402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    255267292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1626087855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.005143                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000893                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7819.711130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7493.210596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6837.906752                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        69596                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        69596                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        11770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1243185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1254955                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     86153000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   8876652999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8962805999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004870                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  7319.711130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  7140.251048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  7141.934172                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.445701                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1626018259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1382454                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1176.182541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   382.700723                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.089018                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   123.655960                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.747462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.009939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.241516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6505733874                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6505733874                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1626018259                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1382454                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1626087855                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    345798475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     33274068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    336461253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        715533796                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    345888605                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     33284313                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    336739294                       # number of overall hits
system.cpu.dcache.overall_hits::total       715912212                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6173230                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       363408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     37613916                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       44150554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6261294                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       378943                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     37677067                       # number of overall misses
system.cpu.dcache.overall_misses::total      44317304                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  20517754000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 724779917123                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 745297671123                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  20517754000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 724779917123                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 745297671123                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    351971705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     33637476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    374075169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759684350                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    352149899                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     33663256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    374416361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    760229516                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.100552                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.011257                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.100629                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058295                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56459.279928                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 19268.930072                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16880.822631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54144.697224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 19236.633179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16817.306195                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3096258                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             99868                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.003505                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7626497                       # number of writebacks
system.cpu.dcache.writebacks::total           7626497                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     16101479                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16101685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          206                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     16101479                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16101685                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       363202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     21512437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21875639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       376062                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     21526630                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21902692                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  20317571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 407276230123                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 427593801623                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21235224500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 408613202623                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 429848427123                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.057508                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.057494                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55940.142125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 18932.128895                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19546.574234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56467.349799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 18981.754349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19625.369663                       # average overall mshr miss latency
system.cpu.dcache.replacements               27973268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    206162858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19895276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    235069443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461127577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5757557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       235027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     37221100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      43213684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  14660994500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 709828967500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 724489962000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    211920415                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     20130303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    272290543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    504341261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011675                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.136696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.085683                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62380.043569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 19070.606927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16765.290411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     16101013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16101219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       234821                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     21120087                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     21354908                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  14525002500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 392523158500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 407048161000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.077565                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 61855.636847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 18585.300264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19061.105812                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    139635617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     13378792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    101391810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      254406219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       415673                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       392816                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       936870                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5856759500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  14950949623                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20807709123                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    140051290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     13507173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    101784626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    255343089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009505                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003859                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45620.142389                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 38060.948696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22209.814727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       128381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       392350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       520731                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5792569000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  14753071623                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20545640623                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 45120.142389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 37601.813745                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39455.382190                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        90130                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        10245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       278041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        378416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        88064                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        15535                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data        63151                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       166750                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       178194                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        25780                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       341192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       545166                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.494203                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.602599                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.185089                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.305870                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        12860                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data        14193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        27053                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    917653000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data   1336972500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2254625500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.498836                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.041598                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.049623                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 71357.153966                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 94199.429296                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83341.052748                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996354                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           744083484                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          27973780                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.599319                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   289.446695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    21.445687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   201.103972                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.565326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.041886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.392781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3068891844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3068891844                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         744083484                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     27973780                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              760229516                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2353150721500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1326847014000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1026303707500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
