

================================================================
== Vivado HLS Report for 'Block_sin_taylor_ser'
================================================================
* Date:           Wed Jun 14 15:29:01 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        hls_sin_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 8.23ns
ST_1: p_read_2 (3)  [1/1] 0.00ns
entry:0  %p_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %p_read1)

ST_1: p_read_3 (4)  [1/1] 0.00ns
entry:1  %p_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %p_read)

ST_1: tmp_loc (5)  [5/5] 8.23ns  loc: ../source_files/src/dut.cpp:36
entry:2  %tmp_loc = fsub double %p_read_3, %p_read_2


 <State 2>: 8.23ns
ST_2: tmp_loc (5)  [4/5] 8.23ns  loc: ../source_files/src/dut.cpp:36
entry:2  %tmp_loc = fsub double %p_read_3, %p_read_2


 <State 3>: 8.23ns
ST_3: tmp_loc (5)  [3/5] 8.23ns  loc: ../source_files/src/dut.cpp:36
entry:2  %tmp_loc = fsub double %p_read_3, %p_read_2


 <State 4>: 8.23ns
ST_4: tmp_loc (5)  [2/5] 8.23ns  loc: ../source_files/src/dut.cpp:36
entry:2  %tmp_loc = fsub double %p_read_3, %p_read_2


 <State 5>: 8.23ns
ST_5: tmp_loc (5)  [1/5] 8.23ns  loc: ../source_files/src/dut.cpp:36
entry:2  %tmp_loc = fsub double %p_read_3, %p_read_2

ST_5: StgValue_13 (6)  [1/1] 0.00ns  loc: ../source_files/src/dut.cpp:36
entry:3  ret double %tmp_loc



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_2    (read) [ 001111]
p_read_3    (read) [ 001111]
tmp_loc     (dsub) [ 000000]
StgValue_13 (ret ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="6" class="1004" name="p_read_2_read_fu_6">
<pin_list>
<pin id="7" dir="0" index="0" bw="64" slack="0"/>
<pin id="8" dir="0" index="1" bw="64" slack="0"/>
<pin id="9" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="12" class="1004" name="p_read_3_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="64" slack="0"/>
<pin id="14" dir="0" index="1" bw="64" slack="0"/>
<pin id="15" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="grp_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="64" slack="0"/>
<pin id="20" dir="0" index="1" bw="64" slack="0"/>
<pin id="21" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp_loc/1 "/>
</bind>
</comp>

<comp id="24" class="1005" name="p_read_2_reg_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="64" slack="1"/>
<pin id="26" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="29" class="1005" name="p_read_3_reg_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="64" slack="1"/>
<pin id="31" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="10"><net_src comp="4" pin="0"/><net_sink comp="6" pin=0"/></net>

<net id="11"><net_src comp="2" pin="0"/><net_sink comp="6" pin=1"/></net>

<net id="16"><net_src comp="4" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="22"><net_src comp="12" pin="2"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="6" pin="2"/><net_sink comp="18" pin=1"/></net>

<net id="27"><net_src comp="6" pin="2"/><net_sink comp="24" pin=0"/></net>

<net id="28"><net_src comp="24" pin="1"/><net_sink comp="18" pin=1"/></net>

<net id="32"><net_src comp="12" pin="2"/><net_sink comp="29" pin=0"/></net>

<net id="33"><net_src comp="29" pin="1"/><net_sink comp="18" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_sin_taylor_ser : p_read | {1 }
	Port: Block_sin_taylor_ser : p_read1 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		StgValue_13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   dadd   |      grp_fu_18      |    3    |   445   |   1149  |
|----------|---------------------|---------|---------|---------|
|   read   |  p_read_2_read_fu_6 |    0    |    0    |    0    |
|          | p_read_3_read_fu_12 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    3    |   445   |   1149  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|p_read_2_reg_24|   64   |
|p_read_3_reg_29|   64   |
+---------------+--------+
|     Total     |   128  |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_18 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_18 |  p1  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  ||  3.538  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   445  |  1149  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   573  |  1167  |
+-----------+--------+--------+--------+--------+
