
ATmega162.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009c  00800100  000008dc  00000970  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000008dc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  0080019c  0080019c  00000a0c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a0c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000a3c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001e0  00000000  00000000  00000a78  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001ddb  00000000  00000000  00000c58  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000dc8  00000000  00000000  00002a33  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ca7  00000000  00000000  000037fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004a4  00000000  00000000  000044a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007a8  00000000  00000000  00004948  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000c7c  00000000  00000000  000050f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000168  00000000  00000000  00005d6c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 b4 01 	jmp	0x368	; 0x368 <__ctors_end>
   4:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
   8:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
   c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  10:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  14:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  18:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  1c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  20:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  24:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  28:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  2c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  30:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  34:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  38:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  3c:	0c 94 a4 03 	jmp	0x748	; 0x748 <__vector_15>
  40:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  44:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  48:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  4c:	0c 94 fe 01 	jmp	0x3fc	; 0x3fc <__vector_19>
  50:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  54:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  58:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  5c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  60:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  64:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  68:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
  6c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>

00000070 <__trampolines_end>:
	...
  78:	00 00       	nop
  7a:	5f 00       	.word	0x005f	; ????
  7c:	00 00       	nop
  7e:	00 00       	nop
  80:	00 07       	cpc	r16, r16
  82:	00 07       	cpc	r16, r16
  84:	00 00       	nop
  86:	00 00       	nop
  88:	14 7f       	andi	r17, 0xF4	; 244
  8a:	14 7f       	andi	r17, 0xF4	; 244
  8c:	14 00       	.word	0x0014	; ????
  8e:	00 00       	nop
  90:	24 2a       	or	r2, r20
  92:	7f 2a       	or	r7, r31
  94:	12 00       	.word	0x0012	; ????
  96:	00 00       	nop
  98:	23 13       	cpse	r18, r19
  9a:	08 64       	ori	r16, 0x48	; 72
  9c:	62 00       	.word	0x0062	; ????
  9e:	00 00       	nop
  a0:	36 49       	sbci	r19, 0x96	; 150
  a2:	56 20       	and	r5, r6
  a4:	50 00       	.word	0x0050	; ????
  a6:	00 00       	nop
  a8:	00 08       	sbc	r0, r0
  aa:	07 03       	mulsu	r16, r23
  ac:	00 00       	nop
  ae:	00 00       	nop
  b0:	00 1c       	adc	r0, r0
  b2:	22 41       	sbci	r18, 0x12	; 18
  b4:	00 00       	nop
  b6:	00 00       	nop
  b8:	00 41       	sbci	r16, 0x10	; 16
  ba:	22 1c       	adc	r2, r2
  bc:	00 00       	nop
  be:	00 00       	nop
  c0:	14 08       	sbc	r1, r4
  c2:	3e 08       	sbc	r3, r14
  c4:	14 00       	.word	0x0014	; ????
  c6:	00 00       	nop
  c8:	08 08       	sbc	r0, r8
  ca:	3e 08       	sbc	r3, r14
  cc:	08 00       	.word	0x0008	; ????
  ce:	00 00       	nop
  d0:	00 50       	subi	r16, 0x00	; 0
  d2:	30 00       	.word	0x0030	; ????
  d4:	00 00       	nop
  d6:	00 00       	nop
  d8:	08 08       	sbc	r0, r8
  da:	08 08       	sbc	r0, r8
  dc:	08 00       	.word	0x0008	; ????
  de:	00 00       	nop
  e0:	00 60       	ori	r16, 0x00	; 0
  e2:	60 00       	.word	0x0060	; ????
  e4:	00 00       	nop
  e6:	00 00       	nop
  e8:	20 10       	cpse	r2, r0
  ea:	08 04       	cpc	r0, r8
  ec:	02 00       	.word	0x0002	; ????
  ee:	00 00       	nop
  f0:	3e 51       	subi	r19, 0x1E	; 30
  f2:	49 45       	sbci	r20, 0x59	; 89
  f4:	3e 00       	.word	0x003e	; ????
  f6:	00 00       	nop
  f8:	00 42       	sbci	r16, 0x20	; 32
  fa:	7f 40       	sbci	r23, 0x0F	; 15
  fc:	00 00       	nop
  fe:	00 00       	nop
 100:	42 61       	ori	r20, 0x12	; 18
 102:	51 49       	sbci	r21, 0x91	; 145
 104:	46 00       	.word	0x0046	; ????
 106:	00 00       	nop
 108:	21 41       	sbci	r18, 0x11	; 17
 10a:	45 4b       	sbci	r20, 0xB5	; 181
 10c:	31 00       	.word	0x0031	; ????
 10e:	00 00       	nop
 110:	18 14       	cp	r1, r8
 112:	12 7f       	andi	r17, 0xF2	; 242
 114:	10 00       	.word	0x0010	; ????
 116:	00 00       	nop
 118:	27 45       	sbci	r18, 0x57	; 87
 11a:	45 45       	sbci	r20, 0x55	; 85
 11c:	39 00       	.word	0x0039	; ????
 11e:	00 00       	nop
 120:	3c 4a       	sbci	r19, 0xAC	; 172
 122:	49 49       	sbci	r20, 0x99	; 153
 124:	30 00       	.word	0x0030	; ????
 126:	00 00       	nop
 128:	01 71       	andi	r16, 0x11	; 17
 12a:	09 05       	cpc	r16, r9
 12c:	03 00       	.word	0x0003	; ????
 12e:	00 00       	nop
 130:	36 49       	sbci	r19, 0x96	; 150
 132:	49 49       	sbci	r20, 0x99	; 153
 134:	36 00       	.word	0x0036	; ????
 136:	00 00       	nop
 138:	06 49       	sbci	r16, 0x96	; 150
 13a:	49 29       	or	r20, r9
 13c:	1e 00       	.word	0x001e	; ????
 13e:	00 00       	nop
 140:	00 36       	cpi	r16, 0x60	; 96
 142:	36 00       	.word	0x0036	; ????
 144:	00 00       	nop
 146:	00 00       	nop
 148:	00 56       	subi	r16, 0x60	; 96
 14a:	36 00       	.word	0x0036	; ????
 14c:	00 00       	nop
 14e:	00 00       	nop
 150:	08 14       	cp	r0, r8
 152:	22 41       	sbci	r18, 0x12	; 18
 154:	00 00       	nop
 156:	00 00       	nop
 158:	14 14       	cp	r1, r4
 15a:	14 14       	cp	r1, r4
 15c:	14 14       	cp	r1, r4
 15e:	00 00       	nop
 160:	41 22       	and	r4, r17
 162:	14 08       	sbc	r1, r4
 164:	00 00       	nop
 166:	00 00       	nop
 168:	02 01       	movw	r0, r4
 16a:	51 09       	sbc	r21, r1
 16c:	06 00       	.word	0x0006	; ????
 16e:	00 00       	nop
 170:	3e 41       	sbci	r19, 0x1E	; 30
 172:	5d 5d       	subi	r21, 0xDD	; 221
 174:	1e 00       	.word	0x001e	; ????
 176:	00 00       	nop
 178:	7e 11       	cpse	r23, r14
 17a:	11 11       	cpse	r17, r1
 17c:	7e 00       	.word	0x007e	; ????
 17e:	00 00       	nop
 180:	7f 49       	sbci	r23, 0x9F	; 159
 182:	49 49       	sbci	r20, 0x99	; 153
 184:	36 00       	.word	0x0036	; ????
 186:	00 00       	nop
 188:	3e 41       	sbci	r19, 0x1E	; 30
 18a:	41 41       	sbci	r20, 0x11	; 17
 18c:	22 00       	.word	0x0022	; ????
 18e:	00 00       	nop
 190:	7f 41       	sbci	r23, 0x1F	; 31
 192:	41 22       	and	r4, r17
 194:	1c 00       	.word	0x001c	; ????
 196:	00 00       	nop
 198:	7f 49       	sbci	r23, 0x9F	; 159
 19a:	49 49       	sbci	r20, 0x99	; 153
 19c:	41 00       	.word	0x0041	; ????
 19e:	00 00       	nop
 1a0:	7f 09       	sbc	r23, r15
 1a2:	09 09       	sbc	r16, r9
 1a4:	01 00       	.word	0x0001	; ????
 1a6:	00 00       	nop
 1a8:	3e 41       	sbci	r19, 0x1E	; 30
 1aa:	49 49       	sbci	r20, 0x99	; 153
 1ac:	7a 00       	.word	0x007a	; ????
 1ae:	00 00       	nop
 1b0:	7f 08       	sbc	r7, r15
 1b2:	08 08       	sbc	r0, r8
 1b4:	7f 00       	.word	0x007f	; ????
 1b6:	00 00       	nop
 1b8:	00 41       	sbci	r16, 0x10	; 16
 1ba:	7f 41       	sbci	r23, 0x1F	; 31
 1bc:	00 00       	nop
 1be:	00 00       	nop
 1c0:	20 40       	sbci	r18, 0x00	; 0
 1c2:	41 3f       	cpi	r20, 0xF1	; 241
 1c4:	01 00       	.word	0x0001	; ????
 1c6:	00 00       	nop
 1c8:	7f 08       	sbc	r7, r15
 1ca:	14 22       	and	r1, r20
 1cc:	41 00       	.word	0x0041	; ????
 1ce:	00 00       	nop
 1d0:	7f 40       	sbci	r23, 0x0F	; 15
 1d2:	40 40       	sbci	r20, 0x00	; 0
 1d4:	40 00       	.word	0x0040	; ????
 1d6:	00 00       	nop
 1d8:	7f 02       	muls	r23, r31
 1da:	04 02       	muls	r16, r20
 1dc:	7f 00       	.word	0x007f	; ????
 1de:	00 00       	nop
 1e0:	7f 02       	muls	r23, r31
 1e2:	04 08       	sbc	r0, r4
 1e4:	7f 00       	.word	0x007f	; ????
 1e6:	00 00       	nop
 1e8:	3e 41       	sbci	r19, 0x1E	; 30
 1ea:	41 41       	sbci	r20, 0x11	; 17
 1ec:	3e 00       	.word	0x003e	; ????
 1ee:	00 00       	nop
 1f0:	7f 09       	sbc	r23, r15
 1f2:	09 09       	sbc	r16, r9
 1f4:	06 00       	.word	0x0006	; ????
 1f6:	00 00       	nop
 1f8:	3e 41       	sbci	r19, 0x1E	; 30
 1fa:	51 21       	and	r21, r1
 1fc:	5e 00       	.word	0x005e	; ????
 1fe:	00 00       	nop
 200:	7f 09       	sbc	r23, r15
 202:	19 29       	or	r17, r9
 204:	46 00       	.word	0x0046	; ????
 206:	00 00       	nop
 208:	46 49       	sbci	r20, 0x96	; 150
 20a:	49 49       	sbci	r20, 0x99	; 153
 20c:	31 00       	.word	0x0031	; ????
 20e:	00 00       	nop
 210:	01 01       	movw	r0, r2
 212:	7f 01       	movw	r14, r30
 214:	01 00       	.word	0x0001	; ????
 216:	00 00       	nop
 218:	3f 40       	sbci	r19, 0x0F	; 15
 21a:	40 40       	sbci	r20, 0x00	; 0
 21c:	3f 00       	.word	0x003f	; ????
 21e:	00 00       	nop
 220:	1f 20       	and	r1, r15
 222:	40 20       	and	r4, r0
 224:	1f 00       	.word	0x001f	; ????
 226:	00 00       	nop
 228:	7f 20       	and	r7, r15
 22a:	18 20       	and	r1, r8
 22c:	7f 00       	.word	0x007f	; ????
 22e:	00 00       	nop
 230:	63 14       	cp	r6, r3
 232:	08 14       	cp	r0, r8
 234:	63 00       	.word	0x0063	; ????
 236:	00 00       	nop
 238:	03 04       	cpc	r0, r3
 23a:	78 04       	cpc	r7, r8
 23c:	03 00       	.word	0x0003	; ????
 23e:	00 00       	nop
 240:	61 51       	subi	r22, 0x11	; 17
 242:	49 45       	sbci	r20, 0x59	; 89
 244:	43 00       	.word	0x0043	; ????
 246:	00 00       	nop
 248:	00 3e       	cpi	r16, 0xE0	; 224
 24a:	41 41       	sbci	r20, 0x11	; 17
 24c:	00 00       	nop
 24e:	00 00       	nop
 250:	02 04       	cpc	r0, r2
 252:	08 10       	cpse	r0, r8
 254:	20 00       	.word	0x0020	; ????
 256:	00 00       	nop
 258:	00 41       	sbci	r16, 0x10	; 16
 25a:	41 3e       	cpi	r20, 0xE1	; 225
 25c:	00 00       	nop
 25e:	00 00       	nop
 260:	04 02       	muls	r16, r20
 262:	01 02       	muls	r16, r17
 264:	04 00       	.word	0x0004	; ????
 266:	00 00       	nop
 268:	40 40       	sbci	r20, 0x00	; 0
 26a:	40 40       	sbci	r20, 0x00	; 0
 26c:	40 40       	sbci	r20, 0x00	; 0
 26e:	00 00       	nop
 270:	00 00       	nop
 272:	03 07       	cpc	r16, r19
 274:	00 00       	nop
 276:	00 00       	nop
 278:	20 54       	subi	r18, 0x40	; 64
 27a:	54 54       	subi	r21, 0x44	; 68
 27c:	78 00       	.word	0x0078	; ????
 27e:	00 00       	nop
 280:	7f 48       	sbci	r23, 0x8F	; 143
 282:	44 44       	sbci	r20, 0x44	; 68
 284:	38 00       	.word	0x0038	; ????
 286:	00 00       	nop
 288:	38 44       	sbci	r19, 0x48	; 72
 28a:	44 44       	sbci	r20, 0x44	; 68
 28c:	20 00       	.word	0x0020	; ????
 28e:	00 00       	nop
 290:	38 44       	sbci	r19, 0x48	; 72
 292:	44 48       	sbci	r20, 0x84	; 132
 294:	7f 00       	.word	0x007f	; ????
 296:	00 00       	nop
 298:	38 54       	subi	r19, 0x48	; 72
 29a:	54 54       	subi	r21, 0x44	; 68
 29c:	18 00       	.word	0x0018	; ????
 29e:	00 00       	nop
 2a0:	08 7e       	andi	r16, 0xE8	; 232
 2a2:	09 01       	movw	r0, r18
 2a4:	02 00       	.word	0x0002	; ????
 2a6:	00 00       	nop
 2a8:	08 14       	cp	r0, r8
 2aa:	54 54       	subi	r21, 0x44	; 68
 2ac:	3c 00       	.word	0x003c	; ????
 2ae:	00 00       	nop
 2b0:	7f 08       	sbc	r7, r15
 2b2:	04 04       	cpc	r0, r4
 2b4:	78 00       	.word	0x0078	; ????
 2b6:	00 00       	nop
 2b8:	00 44       	sbci	r16, 0x40	; 64
 2ba:	7d 40       	sbci	r23, 0x0D	; 13
 2bc:	00 00       	nop
 2be:	00 00       	nop
 2c0:	20 40       	sbci	r18, 0x00	; 0
 2c2:	44 3d       	cpi	r20, 0xD4	; 212
 2c4:	00 00       	nop
 2c6:	00 00       	nop
 2c8:	00 7f       	andi	r16, 0xF0	; 240
 2ca:	10 28       	or	r1, r0
 2cc:	44 00       	.word	0x0044	; ????
 2ce:	00 00       	nop
 2d0:	00 41       	sbci	r16, 0x10	; 16
 2d2:	7f 40       	sbci	r23, 0x0F	; 15
 2d4:	00 00       	nop
 2d6:	00 00       	nop
 2d8:	7c 04       	cpc	r7, r12
 2da:	18 04       	cpc	r1, r8
 2dc:	78 00       	.word	0x0078	; ????
 2de:	00 00       	nop
 2e0:	7c 08       	sbc	r7, r12
 2e2:	04 04       	cpc	r0, r4
 2e4:	78 00       	.word	0x0078	; ????
 2e6:	00 00       	nop
 2e8:	38 44       	sbci	r19, 0x48	; 72
 2ea:	44 44       	sbci	r20, 0x44	; 68
 2ec:	38 00       	.word	0x0038	; ????
 2ee:	00 00       	nop
 2f0:	7c 14       	cp	r7, r12
 2f2:	14 14       	cp	r1, r4
 2f4:	08 00       	.word	0x0008	; ????
 2f6:	00 00       	nop
 2f8:	08 14       	cp	r0, r8
 2fa:	14 18       	sub	r1, r4
 2fc:	7c 00       	.word	0x007c	; ????
 2fe:	00 00       	nop
 300:	7c 08       	sbc	r7, r12
 302:	04 04       	cpc	r0, r4
 304:	08 00       	.word	0x0008	; ????
 306:	00 00       	nop
 308:	48 54       	subi	r20, 0x48	; 72
 30a:	54 54       	subi	r21, 0x44	; 68
 30c:	20 00       	.word	0x0020	; ????
 30e:	00 00       	nop
 310:	04 3f       	cpi	r16, 0xF4	; 244
 312:	44 40       	sbci	r20, 0x04	; 4
 314:	20 00       	.word	0x0020	; ????
 316:	00 00       	nop
 318:	3c 40       	sbci	r19, 0x0C	; 12
 31a:	40 20       	and	r4, r0
 31c:	7c 00       	.word	0x007c	; ????
 31e:	00 00       	nop
 320:	1c 20       	and	r1, r12
 322:	40 20       	and	r4, r0
 324:	1c 00       	.word	0x001c	; ????
 326:	00 00       	nop
 328:	3c 40       	sbci	r19, 0x0C	; 12
 32a:	30 40       	sbci	r19, 0x00	; 0
 32c:	3c 00       	.word	0x003c	; ????
 32e:	00 00       	nop
 330:	44 28       	or	r4, r4
 332:	10 28       	or	r1, r0
 334:	44 00       	.word	0x0044	; ????
 336:	00 00       	nop
 338:	0c 50       	subi	r16, 0x0C	; 12
 33a:	50 50       	subi	r21, 0x00	; 0
 33c:	3c 00       	.word	0x003c	; ????
 33e:	00 00       	nop
 340:	44 64       	ori	r20, 0x44	; 68
 342:	54 4c       	sbci	r21, 0xC4	; 196
 344:	44 00       	.word	0x0044	; ????
 346:	00 00       	nop
 348:	00 08       	sbc	r0, r0
 34a:	36 41       	sbci	r19, 0x16	; 22
 34c:	00 00       	nop
 34e:	00 00       	nop
 350:	00 00       	nop
 352:	7f 00       	.word	0x007f	; ????
 354:	00 00       	nop
 356:	00 00       	nop
 358:	00 41       	sbci	r16, 0x10	; 16
 35a:	36 08       	sbc	r3, r6
 35c:	00 00       	nop
 35e:	00 00       	nop
 360:	08 04       	cpc	r0, r8
 362:	08 10       	cpse	r0, r8
 364:	08 00       	.word	0x0008	; ????
	...

00000368 <__ctors_end>:
 368:	11 24       	eor	r1, r1
 36a:	1f be       	out	0x3f, r1	; 63
 36c:	cf ef       	ldi	r28, 0xFF	; 255
 36e:	d4 e0       	ldi	r29, 0x04	; 4
 370:	de bf       	out	0x3e, r29	; 62
 372:	cd bf       	out	0x3d, r28	; 61

00000374 <__do_copy_data>:
 374:	11 e0       	ldi	r17, 0x01	; 1
 376:	a0 e0       	ldi	r26, 0x00	; 0
 378:	b1 e0       	ldi	r27, 0x01	; 1
 37a:	ec ed       	ldi	r30, 0xDC	; 220
 37c:	f8 e0       	ldi	r31, 0x08	; 8
 37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x10>
 380:	05 90       	lpm	r0, Z+
 382:	0d 92       	st	X+, r0
 384:	ac 39       	cpi	r26, 0x9C	; 156
 386:	b1 07       	cpc	r27, r17
 388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0xc>

0000038a <__do_clear_bss>:
 38a:	21 e0       	ldi	r18, 0x01	; 1
 38c:	ac e9       	ldi	r26, 0x9C	; 156
 38e:	b1 e0       	ldi	r27, 0x01	; 1
 390:	01 c0       	rjmp	.+2      	; 0x394 <.do_clear_bss_start>

00000392 <.do_clear_bss_loop>:
 392:	1d 92       	st	X+, r1

00000394 <.do_clear_bss_start>:
 394:	a6 3a       	cpi	r26, 0xA6	; 166
 396:	b2 07       	cpc	r27, r18
 398:	e1 f7       	brne	.-8      	; 0x392 <.do_clear_bss_loop>
 39a:	0e 94 0b 02 	call	0x416	; 0x416 <main>
 39e:	0c 94 6c 04 	jmp	0x8d8	; 0x8d8 <_exit>

000003a2 <__bad_interrupt>:
 3a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003a6 <UART_Init>:
	setBit(UCSR0B, RXCIE0);
}

// Deaktiver avbrot for når data blir mottatt
void UART_DisableReceiveInterrupt(void) {
	clearBit(UCSR0B, RXCIE0);
 3a6:	90 bd       	out	0x20, r25	; 32
 3a8:	89 b9       	out	0x09, r24	; 9
 3aa:	54 9a       	sbi	0x0a, 4	; 10
 3ac:	53 9a       	sbi	0x0a, 3	; 10
 3ae:	8e e8       	ldi	r24, 0x8E	; 142
 3b0:	80 bd       	out	0x20, r24	; 32
 3b2:	08 95       	ret

000003b4 <UART_SendChar>:
 3b4:	5d 9b       	sbis	0x0b, 5	; 11
 3b6:	fe cf       	rjmp	.-4      	; 0x3b4 <UART_SendChar>
 3b8:	8c b9       	out	0x0c, r24	; 12
 3ba:	08 95       	ret

000003bc <UART_putChar>:
 3bc:	0e 94 da 01 	call	0x3b4	; 0x3b4 <UART_SendChar>
 3c0:	80 e0       	ldi	r24, 0x00	; 0
 3c2:	90 e0       	ldi	r25, 0x00	; 0
 3c4:	08 95       	ret

000003c6 <UART_ReceiveChar>:
 3c6:	5f 9b       	sbis	0x0b, 7	; 11
 3c8:	fe cf       	rjmp	.-4      	; 0x3c6 <UART_ReceiveChar>
 3ca:	8c b1       	in	r24, 0x0c	; 12
 3cc:	08 95       	ret

000003ce <UART_getChar>:
 3ce:	cf 93       	push	r28
 3d0:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <UART_ReceiveChar>
 3d4:	c8 2f       	mov	r28, r24
 3d6:	0e 94 da 01 	call	0x3b4	; 0x3b4 <UART_SendChar>
 3da:	8c 2f       	mov	r24, r28
 3dc:	90 e0       	ldi	r25, 0x00	; 0
 3de:	cf 91       	pop	r28
 3e0:	08 95       	ret

000003e2 <URAT_initStudio>:
 3e2:	e0 ea       	ldi	r30, 0xA0	; 160
 3e4:	f1 e0       	ldi	r31, 0x01	; 1
 3e6:	8e e0       	ldi	r24, 0x0E	; 14
 3e8:	91 e0       	ldi	r25, 0x01	; 1
 3ea:	93 83       	std	Z+3, r25	; 0x03
 3ec:	82 83       	std	Z+2, r24	; 0x02
 3ee:	80 e0       	ldi	r24, 0x00	; 0
 3f0:	91 e0       	ldi	r25, 0x01	; 1
 3f2:	91 83       	std	Z+1, r25	; 0x01
 3f4:	80 83       	st	Z, r24
 3f6:	08 95       	ret

000003f8 <UART_EnableReceiveInterrupt>:
 3f8:	57 9a       	sbi	0x0a, 7	; 10
 3fa:	08 95       	ret

000003fc <__vector_19>:
}

// UART mottaksavbrotvektor USART0_RX_vect
ISR(USART0_RXC_vect) {
 3fc:	1f 92       	push	r1
 3fe:	0f 92       	push	r0
 400:	0f b6       	in	r0, 0x3f	; 63
 402:	0f 92       	push	r0
 404:	11 24       	eor	r1, r1
 406:	8f 93       	push	r24
	// Handter mottatt data
	char received = UDR0;
 408:	8c b1       	in	r24, 0x0c	; 12
}
 40a:	8f 91       	pop	r24
 40c:	0f 90       	pop	r0
 40e:	0f be       	out	0x3f, r0	; 63
 410:	0f 90       	pop	r0
 412:	1f 90       	pop	r1
 414:	18 95       	reti

00000416 <main>:

#include "DriverUART.h"
#include "SRAM.h"
#include "Menu.h"

int main(void) {
 416:	cf 93       	push	r28
 418:	df 93       	push	r29
 41a:	cd b7       	in	r28, 0x3d	; 61
 41c:	de b7       	in	r29, 0x3e	; 62
 41e:	2f 97       	sbiw	r28, 0x0f	; 15
 420:	0f b6       	in	r0, 0x3f	; 63
 422:	f8 94       	cli
 424:	de bf       	out	0x3e, r29	; 62
 426:	0f be       	out	0x3f, r0	; 63
 428:	cd bf       	out	0x3d, r28	; 61
	// Initialiser UART med baudrate 9600
	UART_Init(MYUBBR);
 42a:	8f e1       	ldi	r24, 0x1F	; 31
 42c:	90 e0       	ldi	r25, 0x00	; 0
 42e:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <UART_Init>
	
	// Initialiser stdio til å bruke UART
	URAT_initStudio();
 432:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <URAT_initStudio>
	// Aktiver mottaksavbrot
	UART_EnableReceiveInterrupt();
 436:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <UART_EnableReceiveInterrupt>
	/*_________________TIMER_START______________________*/
	  setup_timer();  // Start millisekundteljinga
 43a:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <setup_timer>
	  // Variabel for å spore siste oppdatering
	  uint32_t last_update_time = 0;

	/*________________TIMER_SLUTT______________________*/
	// Aktiver globale avbrot
	sei();
 43e:	78 94       	sei
	// Initialiser eksternt minne
	externalMemoryInit();
 440:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <externalMemoryInit>
	// Opprett MultiBoard-struktur for å lagre status
	MultiBoard board;
	// Initialiser MultiBoard og kalibrer joystickens origo
	MultiBoard_Init(&board);
 444:	ce 01       	movw	r24, r28
 446:	01 96       	adiw	r24, 0x01	; 1
 448:	0e 94 33 02 	call	0x466	; 0x466 <MultiBoard_Init>
	
	//SRAM_test();
	

//TEST OLED////////////////////////////////////////////
	oled_init();  // Initialiser OLED-skjermen
 44c:	0e 94 9b 02 	call	0x536	; 0x536 <oled_init>
	//setup_printf_for_oled();
	oled_home();
 450:	0e 94 94 02 	call	0x528	; 0x528 <oled_home>
	
	
	write_string_to_SRAM(smiley);
 454:	8c e1       	ldi	r24, 0x1C	; 28
 456:	91 e0       	ldi	r25, 0x01	; 1
 458:	0e 94 30 03 	call	0x660	; 0x660 <write_string_to_SRAM>

	oled_data_from_SRAM();
 45c:	0e 94 de 02 	call	0x5bc	; 0x5bc <oled_data_from_SRAM>
		 // Hovudløkke for andre funksjonar i programmet
		 uint32_t current_time = millis();
		 oled_update_display_non_blocking(current_time, &last_update_time);*/
		// Hent den gjeldande tida i millisekund

		oled_update_display_non_blocking();
 460:	0e 94 94 03 	call	0x728	; 0x728 <oled_update_display_non_blocking>
 464:	fd cf       	rjmp	.-6      	; 0x460 <main+0x4a>

00000466 <MultiBoard_Init>:
 * Created: 14.09.2024 11:00:59
 *  Author: ravneb
 */ 
#include "MultiBoard.h"

void MultiBoard_Init(MultiBoard* board) {
 466:	cf 93       	push	r28
 468:	df 93       	push	r29
 46a:	ec 01       	movw	r28, r24
	// Set pinner for knapper som input
	clearBit(DDRB, LEFT_BUTTON_PIN);  // Set Left button pin as input
 46c:	bc 98       	cbi	0x17, 4	; 23
	clearBit(DDRB, RIGHT_BUTTON_PIN); // Set Right button pin as input
 46e:	bb 98       	cbi	0x17, 3	; 23
	clearBit(DDRB, JOY_BUTTON_PIN);   // Set Joystick button pin as input
 470:	ba 98       	cbi	0x17, 2	; 23
	clearBit(DDRB, BUSY_PIN);         // Set BUSY pin as input
 472:	b9 98       	cbi	0x17, 1	; 23
	
	// Aktiver pullup
	setBit(PORTB, JOY_BUTTON_PIN);
 474:	c2 9a       	sbi	0x18, 2	; 24
	

	// Kalibrer joysticken (finn origo)
	Universal_write(ADC_START, 0x80); // For Chip Enable til ADC, (data her er irrelevant)
 476:	60 e8       	ldi	r22, 0x80	; 128
 478:	80 e0       	ldi	r24, 0x00	; 0
 47a:	94 e1       	ldi	r25, 0x14	; 20
 47c:	0e 94 2a 04 	call	0x854	; 0x854 <Universal_write>
	loopUntilBitIsClear(PINB, BUSY_PIN);    // Vent til BUSY gï¿½r lav
 480:	b1 99       	sbic	0x16, 1	; 22
 482:	fe cf       	rjmp	.-4      	; 0x480 <MultiBoard_Init+0x1a>
	board->JoyYOrigo = Universal_read(ADC_START); //CH0
 484:	80 e0       	ldi	r24, 0x00	; 0
 486:	94 e1       	ldi	r25, 0x14	; 20
 488:	0e 94 3a 04 	call	0x874	; 0x874 <Universal_read>
 48c:	88 87       	std	Y+8, r24	; 0x08
	board->JoyXOrigo = Universal_read(ADC_START); //CH1
 48e:	80 e0       	ldi	r24, 0x00	; 0
 490:	94 e1       	ldi	r25, 0x14	; 20
 492:	0e 94 3a 04 	call	0x874	; 0x874 <Universal_read>
 496:	8f 83       	std	Y+7, r24	; 0x07
	
	// Initialiser alle andre verdier
	board->LSpos = 0;
 498:	1a 82       	std	Y+2, r1	; 0x02
	board->RSpos = 0;
 49a:	1b 82       	std	Y+3, r1	; 0x03
	board->LBtn = 0;
 49c:	1c 82       	std	Y+4, r1	; 0x04
	board->RBtn = 0;
 49e:	1d 82       	std	Y+5, r1	; 0x05
	board->JoyXpos = 0;
 4a0:	19 82       	std	Y+1, r1	; 0x01
	board->JoyYpos = 0;
 4a2:	18 82       	st	Y, r1
	board->JoyXposCal = 0;
 4a4:	1a 86       	std	Y+10, r1	; 0x0a
 4a6:	19 86       	std	Y+9, r1	; 0x09
	board->JoyYposCal = 0;
 4a8:	1c 86       	std	Y+12, r1	; 0x0c
 4aa:	1b 86       	std	Y+11, r1	; 0x0b
	board->JoyAngle = 0;
 4ac:	1e 86       	std	Y+14, r1	; 0x0e
 4ae:	1d 86       	std	Y+13, r1	; 0x0d
	board->JoyBtn = 0;  // Endra fra en, vi bruker fortsatt 0 for av basert pÃ¥ logikk i MB_Update()
 4b0:	1e 82       	std	Y+6, r1	; 0x06
}
 4b2:	df 91       	pop	r29
 4b4:	cf 91       	pop	r28
 4b6:	08 95       	ret

000004b8 <oled_write_command>:
		oled_print_char(c);
		current_col++;
	}

	return 0;
}
 4b8:	68 2f       	mov	r22, r24
 4ba:	80 e0       	ldi	r24, 0x00	; 0
 4bc:	90 e0       	ldi	r25, 0x00	; 0
 4be:	0e 94 2a 04 	call	0x854	; 0x854 <Universal_write>
 4c2:	08 95       	ret

000004c4 <oled_write_data>:
 4c4:	ef 92       	push	r14
 4c6:	ff 92       	push	r15
 4c8:	0f 93       	push	r16
 4ca:	1f 93       	push	r17
 4cc:	cf 93       	push	r28
 4ce:	df 93       	push	r29
 4d0:	61 15       	cp	r22, r1
 4d2:	71 05       	cpc	r23, r1
 4d4:	81 f0       	breq	.+32     	; 0x4f6 <oled_write_data+0x32>
 4d6:	7c 01       	movw	r14, r24
 4d8:	8c 01       	movw	r16, r24
 4da:	e6 0e       	add	r14, r22
 4dc:	f7 1e       	adc	r15, r23
 4de:	c0 e0       	ldi	r28, 0x00	; 0
 4e0:	d2 e0       	ldi	r29, 0x02	; 2
 4e2:	f8 01       	movw	r30, r16
 4e4:	61 91       	ld	r22, Z+
 4e6:	8f 01       	movw	r16, r30
 4e8:	ce 01       	movw	r24, r28
 4ea:	0e 94 2a 04 	call	0x854	; 0x854 <Universal_write>
 4ee:	21 96       	adiw	r28, 0x01	; 1
 4f0:	0e 15       	cp	r16, r14
 4f2:	1f 05       	cpc	r17, r15
 4f4:	b1 f7       	brne	.-20     	; 0x4e2 <oled_write_data+0x1e>
 4f6:	df 91       	pop	r29
 4f8:	cf 91       	pop	r28
 4fa:	1f 91       	pop	r17
 4fc:	0f 91       	pop	r16
 4fe:	ff 90       	pop	r15
 500:	ef 90       	pop	r14
 502:	08 95       	ret

00000504 <oled_set_page>:
 504:	87 70       	andi	r24, 0x07	; 7
 506:	80 6b       	ori	r24, 0xB0	; 176
 508:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 50c:	08 95       	ret

0000050e <oled_set_column>:
 50e:	cf 93       	push	r28
 510:	c8 2f       	mov	r28, r24
 512:	82 95       	swap	r24
 514:	8f 70       	andi	r24, 0x0F	; 15
 516:	80 61       	ori	r24, 0x10	; 16
 518:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 51c:	8c 2f       	mov	r24, r28
 51e:	8f 70       	andi	r24, 0x0F	; 15
 520:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 524:	cf 91       	pop	r28
 526:	08 95       	ret

00000528 <oled_home>:
 528:	80 e0       	ldi	r24, 0x00	; 0
 52a:	0e 94 82 02 	call	0x504	; 0x504 <oled_set_page>
 52e:	80 e0       	ldi	r24, 0x00	; 0
 530:	0e 94 87 02 	call	0x50e	; 0x50e <oled_set_column>
 534:	08 95       	ret

00000536 <oled_init>:
 536:	8e ea       	ldi	r24, 0xAE	; 174
 538:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 53c:	81 ea       	ldi	r24, 0xA1	; 161
 53e:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 542:	8a ed       	ldi	r24, 0xDA	; 218
 544:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 548:	82 e1       	ldi	r24, 0x12	; 18
 54a:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 54e:	88 ec       	ldi	r24, 0xC8	; 200
 550:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 554:	88 ea       	ldi	r24, 0xA8	; 168
 556:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 55a:	8f e3       	ldi	r24, 0x3F	; 63
 55c:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 560:	85 ed       	ldi	r24, 0xD5	; 213
 562:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 566:	80 e8       	ldi	r24, 0x80	; 128
 568:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 56c:	81 e8       	ldi	r24, 0x81	; 129
 56e:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 572:	80 e5       	ldi	r24, 0x50	; 80
 574:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 578:	89 ed       	ldi	r24, 0xD9	; 217
 57a:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 57e:	81 e2       	ldi	r24, 0x21	; 33
 580:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 584:	80 e2       	ldi	r24, 0x20	; 32
 586:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 58a:	82 e0       	ldi	r24, 0x02	; 2
 58c:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 590:	8b ed       	ldi	r24, 0xDB	; 219
 592:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 596:	80 e3       	ldi	r24, 0x30	; 48
 598:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 59c:	8d ea       	ldi	r24, 0xAD	; 173
 59e:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 5a2:	80 e0       	ldi	r24, 0x00	; 0
 5a4:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 5a8:	84 ea       	ldi	r24, 0xA4	; 164
 5aa:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 5ae:	86 ea       	ldi	r24, 0xA6	; 166
 5b0:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 5b4:	8f ea       	ldi	r24, 0xAF	; 175
 5b6:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <oled_write_command>
 5ba:	08 95       	ret

000005bc <oled_data_from_SRAM>:
	oled_set_page(page);   // Velg riktig side (page)
	oled_set_column(col);  // Velg riktig kolonne
}

// SRAM HELVET
void oled_data_from_SRAM(void) {
 5bc:	8f 92       	push	r8
 5be:	9f 92       	push	r9
 5c0:	bf 92       	push	r11
 5c2:	cf 92       	push	r12
 5c4:	df 92       	push	r13
 5c6:	ef 92       	push	r14
 5c8:	ff 92       	push	r15
 5ca:	0f 93       	push	r16
 5cc:	1f 93       	push	r17
 5ce:	cf 93       	push	r28
 5d0:	df 93       	push	r29
 5d2:	cd b7       	in	r28, 0x3d	; 61
 5d4:	de b7       	in	r29, 0x3e	; 62
 5d6:	c0 58       	subi	r28, 0x80	; 128
 5d8:	d1 09       	sbc	r29, r1
 5da:	0f b6       	in	r0, 0x3f	; 63
 5dc:	f8 94       	cli
 5de:	de bf       	out	0x3e, r29	; 62
 5e0:	0f be       	out	0x3f, r0	; 63
 5e2:	cd bf       	out	0x3d, r28	; 61
 5e4:	ce 01       	movw	r24, r28
 5e6:	01 96       	adiw	r24, 0x01	; 1
 5e8:	4c 01       	movw	r8, r24
 5ea:	ee 24       	eor	r14, r14
 5ec:	ff 24       	eor	r15, r15
 5ee:	e8 1a       	sub	r14, r24
 5f0:	f9 0a       	sbc	r15, r25
 5f2:	b1 2c       	mov	r11, r1
 5f4:	6e 01       	movw	r12, r28
 5f6:	91 e8       	ldi	r25, 0x81	; 129
 5f8:	c9 0e       	add	r12, r25
 5fa:	d1 1c       	adc	r13, r1
	for (uint16_t page = 0; page < 8; page++) {
		oled_set_page(page);               // Velg riktig side (page)
 5fc:	8b 2d       	mov	r24, r11
 5fe:	0e 94 82 02 	call	0x504	; 0x504 <oled_set_page>
		oled_set_column(0);                // Start frå kolonne 0
 602:	80 e0       	ldi	r24, 0x00	; 0
 604:	0e 94 87 02 	call	0x50e	; 0x50e <oled_set_column>
 608:	84 01       	movw	r16, r8
		uint8_t buffer[128];               // Buffer for å lagre data frå SRAM

		// Les 128 byte frå SRAM for denne sida
		for (uint8_t col = 0; col < 128; col++) {
			buffer[col] = SRAM_read(page * 128 + col);
 60a:	c8 01       	movw	r24, r16
 60c:	8e 0d       	add	r24, r14
 60e:	9f 1d       	adc	r25, r15
 610:	0e 94 1a 04 	call	0x834	; 0x834 <SRAM_read>
 614:	f8 01       	movw	r30, r16
 616:	81 93       	st	Z+, r24
 618:	8f 01       	movw	r16, r30
		oled_set_page(page);               // Velg riktig side (page)
		oled_set_column(0);                // Start frå kolonne 0
		uint8_t buffer[128];               // Buffer for å lagre data frå SRAM

		// Les 128 byte frå SRAM for denne sida
		for (uint8_t col = 0; col < 128; col++) {
 61a:	ec 15       	cp	r30, r12
 61c:	fd 05       	cpc	r31, r13
 61e:	a9 f7       	brne	.-22     	; 0x60a <oled_data_from_SRAM+0x4e>
			buffer[col] = SRAM_read(page * 128 + col);
		}

		// Skriv buffer til OLED-skjermen
		oled_write_data(buffer, 128);
 620:	60 e8       	ldi	r22, 0x80	; 128
 622:	70 e0       	ldi	r23, 0x00	; 0
 624:	ce 01       	movw	r24, r28
 626:	01 96       	adiw	r24, 0x01	; 1
 628:	0e 94 62 02 	call	0x4c4	; 0x4c4 <oled_write_data>
 62c:	b3 94       	inc	r11
 62e:	f0 e8       	ldi	r31, 0x80	; 128
 630:	ef 0e       	add	r14, r31
 632:	f1 1c       	adc	r15, r1
	oled_set_column(col);  // Velg riktig kolonne
}

// SRAM HELVET
void oled_data_from_SRAM(void) {
	for (uint16_t page = 0; page < 8; page++) {
 634:	88 e0       	ldi	r24, 0x08	; 8
 636:	b8 12       	cpse	r11, r24
 638:	e1 cf       	rjmp	.-62     	; 0x5fc <oled_data_from_SRAM+0x40>
		}

		// Skriv buffer til OLED-skjermen
		oled_write_data(buffer, 128);
	}
}
 63a:	c0 58       	subi	r28, 0x80	; 128
 63c:	df 4f       	sbci	r29, 0xFF	; 255
 63e:	0f b6       	in	r0, 0x3f	; 63
 640:	f8 94       	cli
 642:	de bf       	out	0x3e, r29	; 62
 644:	0f be       	out	0x3f, r0	; 63
 646:	cd bf       	out	0x3d, r28	; 61
 648:	df 91       	pop	r29
 64a:	cf 91       	pop	r28
 64c:	1f 91       	pop	r17
 64e:	0f 91       	pop	r16
 650:	ff 90       	pop	r15
 652:	ef 90       	pop	r14
 654:	df 90       	pop	r13
 656:	cf 90       	pop	r12
 658:	bf 90       	pop	r11
 65a:	9f 90       	pop	r9
 65c:	8f 90       	pop	r8
 65e:	08 95       	ret

00000660 <write_string_to_SRAM>:
		}*/
		write_string_to_SRAM(smiley);
		//printf("%d",get_time_in_ms());
	}
}
void write_string_to_SRAM(const char solkorset[128]) {
 660:	8f 92       	push	r8
 662:	9f 92       	push	r9
 664:	af 92       	push	r10
 666:	bf 92       	push	r11
 668:	cf 92       	push	r12
 66a:	df 92       	push	r13
 66c:	ef 92       	push	r14
 66e:	ff 92       	push	r15
 670:	0f 93       	push	r16
 672:	1f 93       	push	r17
 674:	cf 93       	push	r28
 676:	df 93       	push	r29
 678:	5c 01       	movw	r10, r24
 67a:	00 e0       	ldi	r16, 0x00	; 0
 67c:	10 e0       	ldi	r17, 0x00	; 0
 67e:	0f 2e       	mov	r0, r31
 680:	f0 e7       	ldi	r31, 0x70	; 112
 682:	8f 2e       	mov	r8, r31
 684:	f0 e0       	ldi	r31, 0x00	; 0
 686:	9f 2e       	mov	r9, r31
 688:	f0 2d       	mov	r31, r0
 68a:	0f 2e       	mov	r0, r31
 68c:	f8 e7       	ldi	r31, 0x78	; 120
 68e:	cf 2e       	mov	r12, r31
 690:	f0 e0       	ldi	r31, 0x00	; 0
 692:	df 2e       	mov	r13, r31
 694:	f0 2d       	mov	r31, r0
	for (int j = 0; j < 128; j++) {
		// Forsikre deg om at teiknet er innanfor gyldig ASCII-intervall for fonten din
		if (solkorset[j] >= 32 && solkorset[j] <= 127) {
 696:	d5 01       	movw	r26, r10
 698:	8d 91       	ld	r24, X+
 69a:	5d 01       	movw	r10, r26
 69c:	80 52       	subi	r24, 0x20	; 32
 69e:	80 36       	cpi	r24, 0x60	; 96
 6a0:	f8 f4       	brcc	.+62     	; 0x6e0 <write_string_to_SRAM+0x80>
 6a2:	c0 e0       	ldi	r28, 0x00	; 0
 6a4:	d0 e0       	ldi	r29, 0x00	; 0
			// Skriv teiknet frå fonten til SRAM
			for (uint8_t i = 0; i < 8; i++) {
				SRAM_write(j * 8 + i, pgm_read_byte(&font8x8_basic[(solkorset[j] - 32) * 8 + i]));
 6a6:	7d 01       	movw	r14, r26
 6a8:	b1 e0       	ldi	r27, 0x01	; 1
 6aa:	eb 1a       	sub	r14, r27
 6ac:	f1 08       	sbc	r15, r1
 6ae:	d7 01       	movw	r26, r14
 6b0:	ec 91       	ld	r30, X
 6b2:	f0 e0       	ldi	r31, 0x00	; 0
 6b4:	b0 97       	sbiw	r30, 0x20	; 32
 6b6:	ee 0f       	add	r30, r30
 6b8:	ff 1f       	adc	r31, r31
 6ba:	ee 0f       	add	r30, r30
 6bc:	ff 1f       	adc	r31, r31
 6be:	ee 0f       	add	r30, r30
 6c0:	ff 1f       	adc	r31, r31
 6c2:	ec 0f       	add	r30, r28
 6c4:	fd 1f       	adc	r31, r29
 6c6:	e0 59       	subi	r30, 0x90	; 144
 6c8:	ff 4f       	sbci	r31, 0xFF	; 255
 6ca:	64 91       	lpm	r22, Z
 6cc:	ce 01       	movw	r24, r28
 6ce:	80 0f       	add	r24, r16
 6d0:	91 1f       	adc	r25, r17
 6d2:	0e 94 0a 04 	call	0x814	; 0x814 <SRAM_write>
 6d6:	21 96       	adiw	r28, 0x01	; 1
void write_string_to_SRAM(const char solkorset[128]) {
	for (int j = 0; j < 128; j++) {
		// Forsikre deg om at teiknet er innanfor gyldig ASCII-intervall for fonten din
		if (solkorset[j] >= 32 && solkorset[j] <= 127) {
			// Skriv teiknet frå fonten til SRAM
			for (uint8_t i = 0; i < 8; i++) {
 6d8:	c8 30       	cpi	r28, 0x08	; 8
 6da:	d1 05       	cpc	r29, r1
 6dc:	41 f7       	brne	.-48     	; 0x6ae <write_string_to_SRAM+0x4e>
 6de:	10 c0       	rjmp	.+32     	; 0x700 <write_string_to_SRAM+0xa0>
	}
}
void write_string_to_SRAM(const char solkorset[128]) {
	for (int j = 0; j < 128; j++) {
		// Forsikre deg om at teiknet er innanfor gyldig ASCII-intervall for fonten din
		if (solkorset[j] >= 32 && solkorset[j] <= 127) {
 6e0:	c0 e7       	ldi	r28, 0x70	; 112
 6e2:	d0 e0       	ldi	r29, 0x00	; 0
				SRAM_write(j * 8 + i, pgm_read_byte(&font8x8_basic[(solkorset[j] - 32) * 8 + i]));
			}
			} else {
			// Viss teiknet ikkje er gyldig, bruk mellomrom (' ') som standard
			for (uint8_t i = 0; i < 8; i++) {
				SRAM_write(j * 8 + i, pgm_read_byte(&font8x8_basic[(0x20 - 32) * 8 + i])); // ASCII 0x20 for space
 6e4:	78 01       	movw	r14, r16
 6e6:	e8 18       	sub	r14, r8
 6e8:	f9 08       	sbc	r15, r9
 6ea:	fe 01       	movw	r30, r28
 6ec:	64 91       	lpm	r22, Z
 6ee:	c7 01       	movw	r24, r14
 6f0:	8c 0f       	add	r24, r28
 6f2:	9d 1f       	adc	r25, r29
 6f4:	0e 94 0a 04 	call	0x814	; 0x814 <SRAM_write>
 6f8:	21 96       	adiw	r28, 0x01	; 1
			for (uint8_t i = 0; i < 8; i++) {
				SRAM_write(j * 8 + i, pgm_read_byte(&font8x8_basic[(solkorset[j] - 32) * 8 + i]));
			}
			} else {
			// Viss teiknet ikkje er gyldig, bruk mellomrom (' ') som standard
			for (uint8_t i = 0; i < 8; i++) {
 6fa:	cc 16       	cp	r12, r28
 6fc:	dd 06       	cpc	r13, r29
 6fe:	a9 f7       	brne	.-22     	; 0x6ea <write_string_to_SRAM+0x8a>
 700:	08 5f       	subi	r16, 0xF8	; 248
 702:	1f 4f       	sbci	r17, 0xFF	; 255
		write_string_to_SRAM(smiley);
		//printf("%d",get_time_in_ms());
	}
}
void write_string_to_SRAM(const char solkorset[128]) {
	for (int j = 0; j < 128; j++) {
 704:	01 15       	cp	r16, r1
 706:	f4 e0       	ldi	r31, 0x04	; 4
 708:	1f 07       	cpc	r17, r31
 70a:	09 f0       	breq	.+2      	; 0x70e <write_string_to_SRAM+0xae>
 70c:	c4 cf       	rjmp	.-120    	; 0x696 <write_string_to_SRAM+0x36>
			for (uint8_t i = 0; i < 8; i++) {
				SRAM_write(j * 8 + i, pgm_read_byte(&font8x8_basic[(0x20 - 32) * 8 + i])); // ASCII 0x20 for space
			}
		}
	}
}
 70e:	df 91       	pop	r29
 710:	cf 91       	pop	r28
 712:	1f 91       	pop	r17
 714:	0f 91       	pop	r16
 716:	ff 90       	pop	r15
 718:	ef 90       	pop	r14
 71a:	df 90       	pop	r13
 71c:	cf 90       	pop	r12
 71e:	bf 90       	pop	r11
 720:	af 90       	pop	r10
 722:	9f 90       	pop	r9
 724:	8f 90       	pop	r8
 726:	08 95       	ret

00000728 <oled_update_display_non_blocking>:
		oled_write_data(buffer, 128);
	}
}

void oled_update_display_non_blocking(void) {
	if (get_time_in_ms() >= 16) {
 728:	0e 94 dd 03 	call	0x7ba	; 0x7ba <get_time_in_ms>
 72c:	60 31       	cpi	r22, 0x10	; 16
 72e:	71 05       	cpc	r23, r1
 730:	81 05       	cpc	r24, r1
 732:	91 05       	cpc	r25, r1
 734:	40 f0       	brcs	.+16     	; 0x746 <oled_update_display_non_blocking+0x1e>
		restart_timer();
 736:	0e 94 f0 03 	call	0x7e0	; 0x7e0 <restart_timer>
		oled_data_from_SRAM();
 73a:	0e 94 de 02 	call	0x5bc	; 0x5bc <oled_data_from_SRAM>
	/*	for (int i = 0; i < 128; i++) {
			smiley[i] = smiley[(i + 8) % 128];

		}*/
		write_string_to_SRAM(smiley);
 73e:	8c e1       	ldi	r24, 0x1C	; 28
 740:	91 e0       	ldi	r25, 0x01	; 1
 742:	0e 94 30 03 	call	0x660	; 0x660 <write_string_to_SRAM>
 746:	08 95       	ret

00000748 <__vector_15>:
							"  *    * *    * "  // linje 7 (tom linje)
							"   ****   ****  "  // linje 6 (bunnen av hodet)
							" \_____________/";

// Timer-overflyt interrupt service rutine
ISR(TIMER1_OVF_vect) {
 748:	1f 92       	push	r1
 74a:	0f 92       	push	r0
 74c:	0f b6       	in	r0, 0x3f	; 63
 74e:	0f 92       	push	r0
 750:	11 24       	eor	r1, r1
 752:	8f 93       	push	r24
 754:	9f 93       	push	r25
 756:	af 93       	push	r26
 758:	bf 93       	push	r27
	overflow_count++;
 75a:	80 91 9c 01 	lds	r24, 0x019C	; 0x80019c <__data_end>
 75e:	90 91 9d 01 	lds	r25, 0x019D	; 0x80019d <__data_end+0x1>
 762:	a0 91 9e 01 	lds	r26, 0x019E	; 0x80019e <__data_end+0x2>
 766:	b0 91 9f 01 	lds	r27, 0x019F	; 0x80019f <__data_end+0x3>
 76a:	01 96       	adiw	r24, 0x01	; 1
 76c:	a1 1d       	adc	r26, r1
 76e:	b1 1d       	adc	r27, r1
 770:	80 93 9c 01 	sts	0x019C, r24	; 0x80019c <__data_end>
 774:	90 93 9d 01 	sts	0x019D, r25	; 0x80019d <__data_end+0x1>
 778:	a0 93 9e 01 	sts	0x019E, r26	; 0x80019e <__data_end+0x2>
 77c:	b0 93 9f 01 	sts	0x019F, r27	; 0x80019f <__data_end+0x3>
}
 780:	bf 91       	pop	r27
 782:	af 91       	pop	r26
 784:	9f 91       	pop	r25
 786:	8f 91       	pop	r24
 788:	0f 90       	pop	r0
 78a:	0f be       	out	0x3f, r0	; 63
 78c:	0f 90       	pop	r0
 78e:	1f 90       	pop	r1
 790:	18 95       	reti

00000792 <get_time_in_cycles>:
}

uint32_t get_time_in_cycles(void) {
	// Returner tiden i klokkesykluser
	// Hver gang timeren overflyter, har vi telt 65536 klokkesykluser
	return (overflow_count * 65536UL) + TCNT1;
 792:	80 91 9c 01 	lds	r24, 0x019C	; 0x80019c <__data_end>
 796:	90 91 9d 01 	lds	r25, 0x019D	; 0x80019d <__data_end+0x1>
 79a:	a0 91 9e 01 	lds	r26, 0x019E	; 0x80019e <__data_end+0x2>
 79e:	b0 91 9f 01 	lds	r27, 0x019F	; 0x80019f <__data_end+0x3>
 7a2:	2c b5       	in	r18, 0x2c	; 44
 7a4:	3d b5       	in	r19, 0x2d	; 45
 7a6:	dc 01       	movw	r26, r24
 7a8:	99 27       	eor	r25, r25
 7aa:	88 27       	eor	r24, r24
 7ac:	bc 01       	movw	r22, r24
 7ae:	cd 01       	movw	r24, r26
 7b0:	62 0f       	add	r22, r18
 7b2:	73 1f       	adc	r23, r19
 7b4:	81 1d       	adc	r24, r1
 7b6:	91 1d       	adc	r25, r1
}
 7b8:	08 95       	ret

000007ba <get_time_in_ms>:
	overflow_count++;
}

// Funksjon som returnerer tida i millisekund sidan programstart
uint32_t get_time_in_ms(void){
	return get_time_in_cycles()/(4915200UL/1000);
 7ba:	0e 94 c9 03 	call	0x792	; 0x792 <get_time_in_cycles>
 7be:	23 e3       	ldi	r18, 0x33	; 51
 7c0:	33 e1       	ldi	r19, 0x13	; 19
 7c2:	40 e0       	ldi	r20, 0x00	; 0
 7c4:	50 e0       	ldi	r21, 0x00	; 0
 7c6:	0e 94 4a 04 	call	0x894	; 0x894 <__udivmodsi4>
}
 7ca:	ca 01       	movw	r24, r20
 7cc:	b9 01       	movw	r22, r18
 7ce:	08 95       	ret

000007d0 <setup_timer>:
}

// Funksjon for å setje opp Timer1 til å generere 1 ms avbrot
void setup_timer() {
	// Sett normal modus (WGM12 = 0)
	TCCR1A = 0;      // Normal mode
 7d0:	1f bc       	out	0x2f, r1	; 47
	TCCR1B = (1 << CS10); // Prescaler = 1 (ingen prescaling, f_CPU direkte)
 7d2:	81 e0       	ldi	r24, 0x01	; 1
 7d4:	8e bd       	out	0x2e, r24	; 46

	// Aktiver Timer1 overflow interrupt
	TIMSK = (1 << TOIE1);
 7d6:	80 e8       	ldi	r24, 0x80	; 128
 7d8:	89 bf       	out	0x39, r24	; 57

	// Nullstill Timer/Counter1
	TCNT1 = 0;
 7da:	1d bc       	out	0x2d, r1	; 45
 7dc:	1c bc       	out	0x2c, r1	; 44
 7de:	08 95       	ret

000007e0 <restart_timer>:
}
void restart_timer(){
	// Nullstill Timer/Counter1
	TCNT1 = 0;
 7e0:	1d bc       	out	0x2d, r1	; 45
 7e2:	1c bc       	out	0x2c, r1	; 44
	overflow_count = 0;
 7e4:	10 92 9c 01 	sts	0x019C, r1	; 0x80019c <__data_end>
 7e8:	10 92 9d 01 	sts	0x019D, r1	; 0x80019d <__data_end+0x1>
 7ec:	10 92 9e 01 	sts	0x019E, r1	; 0x80019e <__data_end+0x2>
 7f0:	10 92 9f 01 	sts	0x019F, r1	; 0x80019f <__data_end+0x3>
 7f4:	08 95       	ret

000007f6 <externalMemoryInit>:
 */ 
#include "XMEM_Decode.h"
// Funksjon for ï¿½ initialisere det eksterne minnet (SRAM + latch)
void externalMemoryInit(void) {
	// Set Port A (AD0-AD7) og Port C (A8-A15) som utgang for adresse- og databuss
	DDRA = 0xFF;  // PA0-PA7 som utgang
 7f6:	8f ef       	ldi	r24, 0xFF	; 255
 7f8:	8a bb       	out	0x1a, r24	; 26
	DDRC = 0x0F ;  // PC0-PC3 som utgang
 7fa:	8f e0       	ldi	r24, 0x0F	; 15
 7fc:	84 bb       	out	0x14, r24	; 20
	
	// Set Port D (PD6 og PD7) som utgang for WR og RD signal
	setBit(DDRD, PD6);  // WR
 7fe:	8e 9a       	sbi	0x11, 6	; 17
	setBit(DDRD, PD7);  // RD
 800:	8f 9a       	sbi	0x11, 7	; 17

	// Set Port E (PE1) som utgang for ALE
	setBit(DDRE, PE1);  // ALE
 802:	31 9a       	sbi	0x06, 1	; 6

	// Aktivere ekstern minnegrensesnitt
	setBit(MCUCR, SRE);   // Enable external SRAM interface
 804:	85 b7       	in	r24, 0x35	; 53
 806:	80 68       	ori	r24, 0x80	; 128
 808:	85 bf       	out	0x35, r24	; 53
	SFIOR = 0x00;         // No wait state
 80a:	10 be       	out	0x30, r1	; 48
	
	//Maskes pc4-pc7 (disables as output) (s32 ATmega datasheet)
	setBit(SFIOR, XMM2);
 80c:	80 b7       	in	r24, 0x30	; 48
 80e:	80 62       	ori	r24, 0x20	; 32
 810:	80 bf       	out	0x30, r24	; 48
 812:	08 95       	ret

00000814 <SRAM_write>:
}


// Funksjon for ï¿½ skrive data til SRAM
void SRAM_write(volatile uint16_t addr, uint8_t data) {
 814:	cf 93       	push	r28
 816:	df 93       	push	r29
 818:	00 d0       	rcall	.+0      	; 0x81a <SRAM_write+0x6>
 81a:	cd b7       	in	r28, 0x3d	; 61
 81c:	de b7       	in	r29, 0x3e	; 62
 81e:	9a 83       	std	Y+2, r25	; 0x02
 820:	89 83       	std	Y+1, r24	; 0x01
	volatile char *ext_ram = (char *) SRAM_START; // Startadresse for SRAM
	uint16_t ext_ram_size = SRAM_SIZE; // Stï¿½rrelsen pï¿½ SRAM (2 KB)
	ext_ram[addr] = data;
 822:	e9 81       	ldd	r30, Y+1	; 0x01
 824:	fa 81       	ldd	r31, Y+2	; 0x02
 826:	f8 5e       	subi	r31, 0xE8	; 232
 828:	60 83       	st	Z, r22
}
 82a:	0f 90       	pop	r0
 82c:	0f 90       	pop	r0
 82e:	df 91       	pop	r29
 830:	cf 91       	pop	r28
 832:	08 95       	ret

00000834 <SRAM_read>:

// Funksjon for ï¿½ lese data frï¿½ SRAM
uint8_t SRAM_read(volatile uint16_t addr) {
 834:	cf 93       	push	r28
 836:	df 93       	push	r29
 838:	00 d0       	rcall	.+0      	; 0x83a <SRAM_read+0x6>
 83a:	cd b7       	in	r28, 0x3d	; 61
 83c:	de b7       	in	r29, 0x3e	; 62
 83e:	9a 83       	std	Y+2, r25	; 0x02
 840:	89 83       	std	Y+1, r24	; 0x01
	volatile char *ext_ram = (char *) SRAM_START; // Startadresse for SRAM
	uint16_t ext_ram_size = SRAM_SIZE; // Stï¿½rrelsen pï¿½ SRAM (2 KB)
	uint8_t data = ext_ram[addr];
 842:	e9 81       	ldd	r30, Y+1	; 0x01
 844:	fa 81       	ldd	r31, Y+2	; 0x02
 846:	f8 5e       	subi	r31, 0xE8	; 232
 848:	80 81       	ld	r24, Z
	
	return data;
}
 84a:	0f 90       	pop	r0
 84c:	0f 90       	pop	r0
 84e:	df 91       	pop	r29
 850:	cf 91       	pop	r28
 852:	08 95       	ret

00000854 <Universal_write>:

// Funksjon for ï¿½ skrive data til SRAM
void Universal_write(volatile uint16_t addr, uint8_t data) {
 854:	cf 93       	push	r28
 856:	df 93       	push	r29
 858:	00 d0       	rcall	.+0      	; 0x85a <Universal_write+0x6>
 85a:	cd b7       	in	r28, 0x3d	; 61
 85c:	de b7       	in	r29, 0x3e	; 62
 85e:	9a 83       	std	Y+2, r25	; 0x02
 860:	89 83       	std	Y+1, r24	; 0x01
	volatile char *ext_ram = (char *) OLED_START; // Startadresse for SRAM
	ext_ram[addr] = data;
 862:	e9 81       	ldd	r30, Y+1	; 0x01
 864:	fa 81       	ldd	r31, Y+2	; 0x02
 866:	f0 5f       	subi	r31, 0xF0	; 240
 868:	60 83       	st	Z, r22
		
}
 86a:	0f 90       	pop	r0
 86c:	0f 90       	pop	r0
 86e:	df 91       	pop	r29
 870:	cf 91       	pop	r28
 872:	08 95       	ret

00000874 <Universal_read>:

// Funksjon for ï¿½ lese data frï¿½ SRAM
uint8_t Universal_read(volatile uint16_t addr) {
 874:	cf 93       	push	r28
 876:	df 93       	push	r29
 878:	00 d0       	rcall	.+0      	; 0x87a <Universal_read+0x6>
 87a:	cd b7       	in	r28, 0x3d	; 61
 87c:	de b7       	in	r29, 0x3e	; 62
 87e:	9a 83       	std	Y+2, r25	; 0x02
 880:	89 83       	std	Y+1, r24	; 0x01
	volatile char *ext_ram = (char *) OLED_START; // Startadresse for SRAM
	uint8_t data = ext_ram[addr];
 882:	e9 81       	ldd	r30, Y+1	; 0x01
 884:	fa 81       	ldd	r31, Y+2	; 0x02
 886:	f0 5f       	subi	r31, 0xF0	; 240
 888:	80 81       	ld	r24, Z
	
	return data;
}
 88a:	0f 90       	pop	r0
 88c:	0f 90       	pop	r0
 88e:	df 91       	pop	r29
 890:	cf 91       	pop	r28
 892:	08 95       	ret

00000894 <__udivmodsi4>:
 894:	a1 e2       	ldi	r26, 0x21	; 33
 896:	1a 2e       	mov	r1, r26
 898:	aa 1b       	sub	r26, r26
 89a:	bb 1b       	sub	r27, r27
 89c:	fd 01       	movw	r30, r26
 89e:	0d c0       	rjmp	.+26     	; 0x8ba <__udivmodsi4_ep>

000008a0 <__udivmodsi4_loop>:
 8a0:	aa 1f       	adc	r26, r26
 8a2:	bb 1f       	adc	r27, r27
 8a4:	ee 1f       	adc	r30, r30
 8a6:	ff 1f       	adc	r31, r31
 8a8:	a2 17       	cp	r26, r18
 8aa:	b3 07       	cpc	r27, r19
 8ac:	e4 07       	cpc	r30, r20
 8ae:	f5 07       	cpc	r31, r21
 8b0:	20 f0       	brcs	.+8      	; 0x8ba <__udivmodsi4_ep>
 8b2:	a2 1b       	sub	r26, r18
 8b4:	b3 0b       	sbc	r27, r19
 8b6:	e4 0b       	sbc	r30, r20
 8b8:	f5 0b       	sbc	r31, r21

000008ba <__udivmodsi4_ep>:
 8ba:	66 1f       	adc	r22, r22
 8bc:	77 1f       	adc	r23, r23
 8be:	88 1f       	adc	r24, r24
 8c0:	99 1f       	adc	r25, r25
 8c2:	1a 94       	dec	r1
 8c4:	69 f7       	brne	.-38     	; 0x8a0 <__udivmodsi4_loop>
 8c6:	60 95       	com	r22
 8c8:	70 95       	com	r23
 8ca:	80 95       	com	r24
 8cc:	90 95       	com	r25
 8ce:	9b 01       	movw	r18, r22
 8d0:	ac 01       	movw	r20, r24
 8d2:	bd 01       	movw	r22, r26
 8d4:	cf 01       	movw	r24, r30
 8d6:	08 95       	ret

000008d8 <_exit>:
 8d8:	f8 94       	cli

000008da <__stop_program>:
 8da:	ff cf       	rjmp	.-2      	; 0x8da <__stop_program>
