# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VHDL_Modules/AXI4_Stream_Infastructure.vhd" \

# Do not sort compile order
nosort
