// Seed: 3568150800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout reg id_1;
  initial if (-1) disable id_8;
  always @(posedge id_7 == id_4) begin : LABEL_0
    id_1 <= id_2;
    $clog2(66);
    ;
  end
  integer id_9;
  always_comb disable id_10;
  logic id_11;
  logic id_12;
  assign id_12[-1==-1] = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  tri   id_2
    , id_8,
    output uwire id_3,
    output logic id_4,
    input  tri0  id_5,
    input  wor   id_6
);
  always @(posedge 1)
    if (1'd0) id_8 <= -1;
    else begin : LABEL_0
      id_4 <= 1'b0;
    end
  assign id_8 = -1;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
