
*** Running vivado
    with args -log test_env.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 430.855 ; gain = 98.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/test_env.vhd:14]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/MPG.vhd:5' bound to instance 'MPG1' of component 'MPG' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/test_env.vhd:136]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/MPG.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MPG' (1#1) [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/MPG.vhd:11]
INFO: [Synth 8-3491] module 'IFetch' declared at 'D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/IFetch.vhd:5' bound to instance 'IFetch1' of component 'IFetch' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/test_env.vhd:137]
INFO: [Synth 8-638] synthesizing module 'IFetch' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/IFetch.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (2#1) [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/IFetch.vhd:16]
INFO: [Synth 8-3491] module 'UC' declared at 'D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/UC.vhd:7' bound to instance 'UC1' of component 'UC' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/test_env.vhd:139]
INFO: [Synth 8-638] synthesizing module 'UC' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/UC.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'UC' (3#1) [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/UC.vhd:17]
INFO: [Synth 8-3491] module 'ID' declared at 'D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/ID.vhd:5' bound to instance 'ID1' of component 'ID' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/test_env.vhd:141]
INFO: [Synth 8-638] synthesizing module 'ID' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/ID.vhd:20]
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/ID.vhd:62' bound to instance 'regfile' of component 'RegisterFile' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/ID.vhd:39]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/ID.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (4#1) [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/ID.vhd:74]
INFO: [Synth 8-226] default block is never used [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/ID.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ID' (5#1) [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/ID.vhd:20]
INFO: [Synth 8-3491] module 'EX' declared at 'D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:7' bound to instance 'EX1' of component 'EX' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/test_env.vhd:143]
INFO: [Synth 8-638] synthesizing module 'EX' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:22]
INFO: [Synth 8-226] default block is never used [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:52]
WARNING: [Synth 8-614] signal 'C_33' is read in the process but is not in the sensitivity list [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:57]
WARNING: [Synth 8-614] signal 'carry' is read in the process but is not in the sensitivity list [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:57]
WARNING: [Synth 8-614] signal 'C_31_1' is read in the process but is not in the sensitivity list [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:57]
WARNING: [Synth 8-614] signal 'C_31_0' is read in the process but is not in the sensitivity list [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'EX' (6#1) [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:22]
INFO: [Synth 8-3491] module 'SSD' declared at 'D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/SSD.vhd:4' bound to instance 'SSD1' of component 'SSD' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/test_env.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/SSD.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/SSD.vhd:27]
INFO: [Synth 8-226] default block is never used [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/SSD.vhd:38]
INFO: [Synth 8-226] default block is never used [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/SSD.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'SSD' (7#1) [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/SSD.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'test_env' (8#1) [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/test_env.vhd:14]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port ra1[4]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port ra1[3]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port ra2[4]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port ra2[3]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port wa[4]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port wa[3]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[27]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[26]
WARNING: [Synth 8-3331] design UC has unconnected port instr[25]
WARNING: [Synth 8-3331] design UC has unconnected port instr[24]
WARNING: [Synth 8-3331] design UC has unconnected port instr[23]
WARNING: [Synth 8-3331] design UC has unconnected port instr[22]
WARNING: [Synth 8-3331] design UC has unconnected port instr[21]
WARNING: [Synth 8-3331] design UC has unconnected port instr[20]
WARNING: [Synth 8-3331] design UC has unconnected port instr[19]
WARNING: [Synth 8-3331] design UC has unconnected port instr[18]
WARNING: [Synth 8-3331] design UC has unconnected port instr[17]
WARNING: [Synth 8-3331] design UC has unconnected port instr[16]
WARNING: [Synth 8-3331] design UC has unconnected port instr[15]
WARNING: [Synth 8-3331] design UC has unconnected port instr[14]
WARNING: [Synth 8-3331] design UC has unconnected port instr[13]
WARNING: [Synth 8-3331] design UC has unconnected port instr[12]
WARNING: [Synth 8-3331] design UC has unconnected port instr[11]
WARNING: [Synth 8-3331] design UC has unconnected port instr[10]
WARNING: [Synth 8-3331] design UC has unconnected port instr[9]
WARNING: [Synth 8-3331] design UC has unconnected port instr[8]
WARNING: [Synth 8-3331] design UC has unconnected port instr[7]
WARNING: [Synth 8-3331] design UC has unconnected port instr[6]
WARNING: [Synth 8-3331] design UC has unconnected port instr[5]
WARNING: [Synth 8-3331] design UC has unconnected port instr[4]
WARNING: [Synth 8-3331] design UC has unconnected port instr[3]
WARNING: [Synth 8-3331] design UC has unconnected port instr[2]
WARNING: [Synth 8-3331] design UC has unconnected port instr[1]
WARNING: [Synth 8-3331] design UC has unconnected port instr[0]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 487.359 ; gain = 155.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 487.359 ; gain = 155.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 487.359 ; gain = 155.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Petrenciuc Amelia/Documents/an1/PSN/PROIECT PSN/masina_spalat_vase/masina_spalat_vase.srcs/constrs_1/new/BASYS.xdc]
Finished Parsing XDC File [D:/Petrenciuc Amelia/Documents/an1/PSN/PROIECT PSN/masina_spalat_vase/masina_spalat_vase.srcs/constrs_1/new/BASYS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Petrenciuc Amelia/Documents/an1/PSN/PROIECT PSN/masina_spalat_vase/masina_spalat_vase.srcs/constrs_1/new/BASYS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.680 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 816.699 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 816.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 816.699 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 816.699 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 816.699 ; gain = 484.578
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ROM_ARRAY" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Q_reg_rep was removed.  [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/IFetch.vhd:49]
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUCtrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'C_33_reg' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'C_31_0_reg' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'C_31_1_reg' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'carry_reg' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/EX.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'digits_reg' [D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.srcs/sources_1/new/test_env.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 816.699 ; gain = 484.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     64 Bit        Muxes := 2     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module IFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module UC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ID 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design test_env has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design test_env has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design test_env has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design test_env has port led[1] driven by constant 0
WARNING: [Synth 8-3331] design ID has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[27]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[26]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[25]
WARNING: [Synth 8-3331] design ID has unconnected port Instr[24]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
WARNING: [Synth 8-3332] Sequential element (digits_reg[63]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[62]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[61]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[60]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[59]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[58]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[57]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[56]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[55]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[54]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[53]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[52]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[51]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[50]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[49]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[48]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[47]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[46]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[45]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[44]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[43]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[42]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[41]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[40]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[39]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[38]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[37]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[36]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[35]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[34]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[33]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (digits_reg[32]) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 816.699 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------------------------+-----------+----------------------+---------------+
|test_env    | ID1/regfile/RegisterFile_reg | Implied   | 8 x 64               | RAM32M x 22   | 
+------------+------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 816.699 ; gain = 484.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 887.789 ; gain = 555.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                   | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------------------------+-----------+----------------------+---------------+
|test_env    | ID1/regfile/RegisterFile_reg | Implied   | 8 x 64               | RAM32M x 22   | 
+------------+------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 887.789 ; gain = 555.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 887.789 ; gain = 555.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 887.789 ; gain = 555.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 887.789 ; gain = 555.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 887.789 ; gain = 555.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 887.789 ; gain = 555.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 887.789 ; gain = 555.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    42|
|3     |LUT1   |    12|
|4     |LUT2   |   135|
|5     |LUT3   |    38|
|6     |LUT4   |    13|
|7     |LUT5   |    92|
|8     |LUT6   |   158|
|9     |RAM32M |    22|
|10    |FDCE   |    21|
|11    |FDRE   |    37|
|12    |LD     |   129|
|13    |IBUF   |     6|
|14    |OBUF   |    17|
|15    |OBUFT  |    10|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |   735|
|2     |  EX1       |EX           |   175|
|3     |  ID1       |ID           |   240|
|4     |    regfile |RegisterFile |   240|
|5     |  IFetch1   |IFetch       |   194|
|6     |  MPG1      |MPG          |    32|
|7     |  SSD1      |SSD          |    53|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 887.789 ; gain = 555.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 887.789 ; gain = 226.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 887.789 ; gain = 555.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 887.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 151 instances were transformed.
  LD => LDCE: 129 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 887.789 ; gain = 568.734
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 887.789 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Petrenciuc Amelia/Documents/SSC/mmx_instructions/mmx_instructions.runs/synth_1/test_env.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 22:35:54 2025...
