Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  5 22:12:31 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   190 |
|    Minimum number of control sets                        |   190 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1019 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   190 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |   163 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             637 |          377 |
| No           | No                    | Yes                    |              52 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1600 |          733 |
| Yes          | No                    | Yes                    |             180 |           71 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |                      Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|  tick_BUFG               |                                                         | reset_IBUF       |                1 |              3 |         3.00 |
|  i_reg_reg[2]_i_2_n_0    |                                                         | reset_IBUF       |                1 |              3 |         3.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/state[3]_i_1_n_0                    | reset_IBUF       |                2 |              4 |         2.00 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/state[3]_i_1__0_n_0                 | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_top_SCCB_R/U_SCCB/counter_reg[6]_i_1__0_n_0           | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG           | U_top_SCCB_L/U_SCCB/counter_reg[6]_i_1_n_0              | reset_IBUF       |                3 |              7 |         2.33 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/ip_addr_reg[7]_i_1_n_0              | reset_IBUF       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG           | U_top_SCCB_R/U_SCCB/stop_counter_reg[6]_i_1__0_n_0      | reset_IBUF       |                2 |              7 |         3.50 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/ip_addr_reg[7]_i_1__0_n_0           | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG           | U_top_SCCB_L/U_SCCB/stop_counter_reg[6]_i_1_n_0         | reset_IBUF       |                2 |              7 |         3.50 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/temp_next[15]                      | reset_IBUF       |                7 |              8 |         1.14 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0       | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0           | reset_IBUF       |                7 |              8 |         1.14 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0            | reset_IBUF       |                4 |              8 |         2.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/data_reg[7]_i_1_n_0                 | reset_IBUF       |                2 |              8 |         4.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/reg_addr_reg[7]_i_1_n_0             | reset_IBUF       |                1 |              8 |         8.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/rom_addr_reg[0]_i_1_n_0             | reset_IBUF       |                2 |              8 |         4.00 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/data_reg[7]_i_1__0_n_0              | reset_IBUF       |                2 |              8 |         4.00 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/reg_addr_reg[7]_i_1__0_n_0          | reset_IBUF       |                3 |              8 |         2.67 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/rom_addr_reg[0]_i_1__0_n_0          | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/v_counter_reg0                     | reset_IBUF       |                4 |              8 |         2.00 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/temp_next[4]                       | reset_IBUF       |                6 |              8 |         1.33 |
|  U_clk_gene/inst/vga_clk |                                                         | reset_IBUF       |                3 |             10 |         3.33 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0   | reset_IBUF       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_69[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_36[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_44[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           |                                                         | reset_IBUF       |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_56[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_4[0]   |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_0[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_1[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_11[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_13[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_10[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_12[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_14[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_15[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_16[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_17[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_18[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_17[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_0[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_9[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_11[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_10[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_8[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_13[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_4[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_2[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_29[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_22[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_23[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_30[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_31[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_19[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_10[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_6[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_7[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_19[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_32[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_7[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_6[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_3[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_21[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_7[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_3[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_3[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_5[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_18[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_13[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_2[0]  |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_20[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_8[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_10[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_9[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_4[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_1[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_28[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_1[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_1[0]  |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_11[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_20[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_0[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_3[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_2[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_12[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_9[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_12[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_2[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_15[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_1[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_27[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_26[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_25[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_24[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_5[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_8[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_4[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_4[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_5[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_6[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_11[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_14[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_16[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_8[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_7[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_5[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_3[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_6[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_3[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_5[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_9[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_2[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_2[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_4[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_6[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_1[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_4[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg[0]     |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_10[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_14[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_19[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_21[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_22[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_29[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_3[0]   |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_2[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_0[0]   |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_16[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_30[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_31[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_20[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_11[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_23[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_28[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_32[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_33[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_1[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_12[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_13[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_15[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_17[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_18[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_24[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_25[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_26[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_27[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_47[0]  |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_49[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_60[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_8[0]   |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_37[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_57[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_39[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_48[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_5[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_50[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_53[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_65[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_42[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_52[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_51[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_43[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_9[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_6[0]   |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_59[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_34[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_54[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_7[0]   |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_61[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_62[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_68[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_64[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_63[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_46[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_35[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_55[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_45[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_40[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_41[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_66[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_38[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_58[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_67[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_top_SCCB_L/U_SCCB/o_clk                               | reset_IBUF       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG           | U_top_SCCB_R/U_SCCB/o_clk                               | reset_IBUF       |                4 |             12 |         3.00 |
|  ov7670_pclk2_IBUF_BUFG  |                                                         | reset_IBUF       |                7 |             13 |         1.86 |
|  ov7670_pclk1_IBUF_BUFG  |                                                         | reset_IBUF       |                6 |             13 |         2.17 |
|  temp_mem                |                                                         |                  |              377 |            637 |         1.69 |
+--------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+


