# Simulation
## Flip Flop (Step 9)
![SRC_step9](./images/simulation/SRC_step9.png)  
![TB_step9](./images/simulation/TB_step9.png)  
![Sim_step9](./images/simulation/sim_step9.png)  
## 4bit Counter (Step 10-1)
![SRC_step10_1](./images/simulation/SRC_step10_1.png)  
![TB_step10_1](./images/simulation/TB_step10_1.png)  
![Sim_step10_1](./images/simulation/sim_step10_1.png)  
## Counter (Step 10-2)
![SRC_step10_2](./images/simulation/SRC_step10_2.png)  
![TB_step10_2](./images/simulation/TB_step10_2.png)  
![Sim_step10_2](./images/simulation/sim_step10_2.png)  
## Decimal Counter (Step 10-3)
![SRC_step10_3](./images/simulation/SRC_step10_3.png)  
![TB_step10_3](./images/simulation/TB_step10_3.png)  
![Sim_step10_3](./images/simulation/Sim_step10_3.png)  
## 4bit Counter (Step 11-1)
![SRC_step11](./images/simulation/SRC_step11.png)  
![TB_step11](./images/simulation/TB_step11.png)  
![Sim_step11](./images/simulation/Sim_step11.png)  
