#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xeb1260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xeb13f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xea9700 .functor NOT 1, L_0xee2f20, C4<0>, C4<0>, C4<0>;
L_0xee2c80 .functor XOR 1, L_0xee2b20, L_0xee2be0, C4<0>, C4<0>;
L_0xee2e10 .functor XOR 1, L_0xee2c80, L_0xee2d40, C4<0>, C4<0>;
v0xedfbc0_0 .net *"_ivl_10", 0 0, L_0xee2d40;  1 drivers
v0xedfcc0_0 .net *"_ivl_12", 0 0, L_0xee2e10;  1 drivers
v0xedfda0_0 .net *"_ivl_2", 0 0, L_0xee1c80;  1 drivers
v0xedfe60_0 .net *"_ivl_4", 0 0, L_0xee2b20;  1 drivers
v0xedff40_0 .net *"_ivl_6", 0 0, L_0xee2be0;  1 drivers
v0xee0070_0 .net *"_ivl_8", 0 0, L_0xee2c80;  1 drivers
v0xee0150_0 .net "a", 0 0, v0xedd630_0;  1 drivers
v0xee01f0_0 .net "b", 0 0, v0xedd6d0_0;  1 drivers
v0xee0290_0 .net "c", 0 0, v0xedd770_0;  1 drivers
v0xee0330_0 .var "clk", 0 0;
v0xee03d0_0 .net "d", 0 0, v0xedd8b0_0;  1 drivers
v0xee0470_0 .net "q_dut", 0 0, L_0xee28e0;  1 drivers
v0xee0510_0 .net "q_ref", 0 0, L_0xee0cc0;  1 drivers
v0xee05b0_0 .var/2u "stats1", 159 0;
v0xee0650_0 .var/2u "strobe", 0 0;
v0xee06f0_0 .net "tb_match", 0 0, L_0xee2f20;  1 drivers
v0xee07b0_0 .net "tb_mismatch", 0 0, L_0xea9700;  1 drivers
v0xee0980_0 .net "wavedrom_enable", 0 0, v0xedd9a0_0;  1 drivers
v0xee0a20_0 .net "wavedrom_title", 511 0, v0xedda40_0;  1 drivers
L_0xee1c80 .concat [ 1 0 0 0], L_0xee0cc0;
L_0xee2b20 .concat [ 1 0 0 0], L_0xee0cc0;
L_0xee2be0 .concat [ 1 0 0 0], L_0xee28e0;
L_0xee2d40 .concat [ 1 0 0 0], L_0xee0cc0;
L_0xee2f20 .cmp/eeq 1, L_0xee1c80, L_0xee2e10;
S_0xeb1580 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xeb13f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xe9dea0 .functor NOT 1, v0xedd630_0, C4<0>, C4<0>, C4<0>;
L_0xeb1ce0 .functor XOR 1, L_0xe9dea0, v0xedd6d0_0, C4<0>, C4<0>;
L_0xea9770 .functor XOR 1, L_0xeb1ce0, v0xedd770_0, C4<0>, C4<0>;
L_0xee0cc0 .functor XOR 1, L_0xea9770, v0xedd8b0_0, C4<0>, C4<0>;
v0xea9970_0 .net *"_ivl_0", 0 0, L_0xe9dea0;  1 drivers
v0xea9a10_0 .net *"_ivl_2", 0 0, L_0xeb1ce0;  1 drivers
v0xe9dff0_0 .net *"_ivl_4", 0 0, L_0xea9770;  1 drivers
v0xe9e090_0 .net "a", 0 0, v0xedd630_0;  alias, 1 drivers
v0xedc9f0_0 .net "b", 0 0, v0xedd6d0_0;  alias, 1 drivers
v0xedcb00_0 .net "c", 0 0, v0xedd770_0;  alias, 1 drivers
v0xedcbc0_0 .net "d", 0 0, v0xedd8b0_0;  alias, 1 drivers
v0xedcc80_0 .net "q", 0 0, L_0xee0cc0;  alias, 1 drivers
S_0xedcde0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xeb13f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xedd630_0 .var "a", 0 0;
v0xedd6d0_0 .var "b", 0 0;
v0xedd770_0 .var "c", 0 0;
v0xedd810_0 .net "clk", 0 0, v0xee0330_0;  1 drivers
v0xedd8b0_0 .var "d", 0 0;
v0xedd9a0_0 .var "wavedrom_enable", 0 0;
v0xedda40_0 .var "wavedrom_title", 511 0;
E_0xeac1c0/0 .event negedge, v0xedd810_0;
E_0xeac1c0/1 .event posedge, v0xedd810_0;
E_0xeac1c0 .event/or E_0xeac1c0/0, E_0xeac1c0/1;
E_0xeac410 .event posedge, v0xedd810_0;
E_0xe969f0 .event negedge, v0xedd810_0;
S_0xedd130 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xedcde0;
 .timescale -12 -12;
v0xedd330_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xedd430 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xedcde0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xeddba0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xeb13f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xee0df0 .functor NOT 1, v0xedd630_0, C4<0>, C4<0>, C4<0>;
L_0xee0e60 .functor NOT 1, v0xedd6d0_0, C4<0>, C4<0>, C4<0>;
L_0xee0ef0 .functor AND 1, L_0xee0df0, L_0xee0e60, C4<1>, C4<1>;
L_0xee0fb0 .functor NOT 1, v0xedd770_0, C4<0>, C4<0>, C4<0>;
L_0xee1050 .functor AND 1, L_0xee0ef0, L_0xee0fb0, C4<1>, C4<1>;
L_0xee1160 .functor NOT 1, v0xedd8b0_0, C4<0>, C4<0>, C4<0>;
L_0xee1210 .functor AND 1, L_0xee1050, L_0xee1160, C4<1>, C4<1>;
L_0xee1320 .functor NOT 1, v0xedd630_0, C4<0>, C4<0>, C4<0>;
L_0xee13e0 .functor NOT 1, v0xedd6d0_0, C4<0>, C4<0>, C4<0>;
L_0xee1450 .functor AND 1, L_0xee1320, L_0xee13e0, C4<1>, C4<1>;
L_0xee15c0 .functor AND 1, L_0xee1450, v0xedd770_0, C4<1>, C4<1>;
L_0xee1630 .functor NOT 1, v0xedd8b0_0, C4<0>, C4<0>, C4<0>;
L_0xee1710 .functor AND 1, L_0xee15c0, L_0xee1630, C4<1>, C4<1>;
L_0xee1820 .functor OR 1, L_0xee1210, L_0xee1710, C4<0>, C4<0>;
L_0xee16a0 .functor NOT 1, v0xedd6d0_0, C4<0>, C4<0>, C4<0>;
L_0xee19b0 .functor AND 1, v0xedd630_0, L_0xee16a0, C4<1>, C4<1>;
L_0xee1b00 .functor NOT 1, v0xedd770_0, C4<0>, C4<0>, C4<0>;
L_0xee1b70 .functor AND 1, L_0xee19b0, L_0xee1b00, C4<1>, C4<1>;
L_0xee1d20 .functor NOT 1, v0xedd8b0_0, C4<0>, C4<0>, C4<0>;
L_0xee1d90 .functor AND 1, L_0xee1b70, L_0xee1d20, C4<1>, C4<1>;
L_0xee1f50 .functor OR 1, L_0xee1820, L_0xee1d90, C4<0>, C4<0>;
L_0xee2060 .functor AND 1, v0xedd630_0, v0xedd6d0_0, C4<1>, C4<1>;
L_0xee23b0 .functor NOT 1, v0xedd770_0, C4<0>, C4<0>, C4<0>;
L_0xee2530 .functor AND 1, L_0xee2060, L_0xee23b0, C4<1>, C4<1>;
L_0xee2710 .functor AND 1, L_0xee2530, v0xedd8b0_0, C4<1>, C4<1>;
L_0xee28e0 .functor OR 1, L_0xee1f50, L_0xee2710, C4<0>, C4<0>;
v0xedde90_0 .net *"_ivl_0", 0 0, L_0xee0df0;  1 drivers
v0xeddf70_0 .net *"_ivl_10", 0 0, L_0xee1160;  1 drivers
v0xede050_0 .net *"_ivl_12", 0 0, L_0xee1210;  1 drivers
v0xede140_0 .net *"_ivl_14", 0 0, L_0xee1320;  1 drivers
v0xede220_0 .net *"_ivl_16", 0 0, L_0xee13e0;  1 drivers
v0xede350_0 .net *"_ivl_18", 0 0, L_0xee1450;  1 drivers
v0xede430_0 .net *"_ivl_2", 0 0, L_0xee0e60;  1 drivers
v0xede510_0 .net *"_ivl_20", 0 0, L_0xee15c0;  1 drivers
v0xede5f0_0 .net *"_ivl_22", 0 0, L_0xee1630;  1 drivers
v0xede6d0_0 .net *"_ivl_24", 0 0, L_0xee1710;  1 drivers
v0xede7b0_0 .net *"_ivl_26", 0 0, L_0xee1820;  1 drivers
v0xede890_0 .net *"_ivl_28", 0 0, L_0xee16a0;  1 drivers
v0xede970_0 .net *"_ivl_30", 0 0, L_0xee19b0;  1 drivers
v0xedea50_0 .net *"_ivl_32", 0 0, L_0xee1b00;  1 drivers
v0xedeb30_0 .net *"_ivl_34", 0 0, L_0xee1b70;  1 drivers
v0xedec10_0 .net *"_ivl_36", 0 0, L_0xee1d20;  1 drivers
v0xedecf0_0 .net *"_ivl_38", 0 0, L_0xee1d90;  1 drivers
v0xededd0_0 .net *"_ivl_4", 0 0, L_0xee0ef0;  1 drivers
v0xedeeb0_0 .net *"_ivl_40", 0 0, L_0xee1f50;  1 drivers
v0xedef90_0 .net *"_ivl_42", 0 0, L_0xee2060;  1 drivers
v0xedf070_0 .net *"_ivl_44", 0 0, L_0xee23b0;  1 drivers
v0xedf150_0 .net *"_ivl_46", 0 0, L_0xee2530;  1 drivers
v0xedf230_0 .net *"_ivl_48", 0 0, L_0xee2710;  1 drivers
v0xedf310_0 .net *"_ivl_6", 0 0, L_0xee0fb0;  1 drivers
v0xedf3f0_0 .net *"_ivl_8", 0 0, L_0xee1050;  1 drivers
v0xedf4d0_0 .net "a", 0 0, v0xedd630_0;  alias, 1 drivers
v0xedf570_0 .net "b", 0 0, v0xedd6d0_0;  alias, 1 drivers
v0xedf660_0 .net "c", 0 0, v0xedd770_0;  alias, 1 drivers
v0xedf750_0 .net "d", 0 0, v0xedd8b0_0;  alias, 1 drivers
v0xedf840_0 .net "q", 0 0, L_0xee28e0;  alias, 1 drivers
S_0xedf9a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xeb13f0;
 .timescale -12 -12;
E_0xeabf60 .event anyedge, v0xee0650_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xee0650_0;
    %nor/r;
    %assign/vec4 v0xee0650_0, 0;
    %wait E_0xeabf60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xedcde0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xedd8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xedd770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xedd6d0_0, 0;
    %assign/vec4 v0xedd630_0, 0;
    %wait E_0xe969f0;
    %wait E_0xeac410;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xedd8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xedd770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xedd6d0_0, 0;
    %assign/vec4 v0xedd630_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xeac1c0;
    %load/vec4 v0xedd630_0;
    %load/vec4 v0xedd6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xedd770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xedd8b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xedd8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xedd770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xedd6d0_0, 0;
    %assign/vec4 v0xedd630_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xedd430;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xeac1c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xedd8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xedd770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xedd6d0_0, 0;
    %assign/vec4 v0xedd630_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xeb13f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee0330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee0650_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xeb13f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xee0330_0;
    %inv;
    %store/vec4 v0xee0330_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xeb13f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xedd810_0, v0xee07b0_0, v0xee0150_0, v0xee01f0_0, v0xee0290_0, v0xee03d0_0, v0xee0510_0, v0xee0470_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xeb13f0;
T_7 ;
    %load/vec4 v0xee05b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xee05b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xee05b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xee05b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xee05b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xee05b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xee05b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xeb13f0;
T_8 ;
    %wait E_0xeac1c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee05b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee05b0_0, 4, 32;
    %load/vec4 v0xee06f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xee05b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee05b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee05b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee05b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xee0510_0;
    %load/vec4 v0xee0510_0;
    %load/vec4 v0xee0470_0;
    %xor;
    %load/vec4 v0xee0510_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xee05b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee05b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xee05b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee05b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/circuit2/iter0/response7/top_module.sv";
