
*** Running vivado
    with args -log getall_v2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source getall_v2.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source getall_v2.tcl -notrace
Command: synth_design -top getall_v2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 689.809 ; gain = 176.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'getall_v2' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/getall_v2.v:23]
INFO: [Synth 8-6157] synthesizing module 'db' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/db.v:24]
INFO: [Synth 8-6155] done synthesizing module 'db' (1#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/db.v:24]
INFO: [Synth 8-6157] synthesizing module 'ps' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/ps.v:23]
INFO: [Synth 8-6157] synthesizing module 'd_trigger' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/d_trigger.v:23]
INFO: [Synth 8-6155] done synthesizing module 'd_trigger' (2#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/d_trigger.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ps' (3#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/ps.v:23]
INFO: [Synth 8-6157] synthesizing module 'cnt3' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/cnt3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cnt3' (4#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/cnt3.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_v2' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/counter_v2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_v2' (5#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/counter_v2.v:23]
INFO: [Synth 8-6157] synthesizing module 'getall' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/getall.v:23]
INFO: [Synth 8-6157] synthesizing module 'fpq' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/fpq.v:23]
	Parameter N bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpq' (6#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/fpq.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [Y:/Programs/vivado_project/ledconter/ledconter.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [Y:/Programs/vivado_project/ledconter/ledconter.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'decodercnt' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/decodercnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decodercnt' (8#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/decodercnt.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/mux.v:23]
INFO: [Synth 8-226] default block is never used [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/mux.v:29]
INFO: [Synth 8-6155] done synthesizing module 'mux' (9#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder7' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/decoder7.v:23]
INFO: [Synth 8-226] default block is never used [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/decoder7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'decoder7' (10#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/decoder7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'getall' (11#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/getall.v:23]
INFO: [Synth 8-6155] done synthesizing module 'getall_v2' (12#1) [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/getall_v2.v:23]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[15]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[14]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[13]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[12]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[11]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[10]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[9]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[8]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[7]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[6]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[5]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[4]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[3]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[2]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[1]
WARNING: [Synth 8-3331] design decodercnt has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 754.270 ; gain = 241.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 754.270 ; gain = 241.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 754.270 ; gain = 241.031
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/constrs_1/imports/Programs/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/constrs_1/imports/Programs/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/constrs_1/imports/Programs/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/getall_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/getall_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 867.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 867.445 ; gain = 354.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 867.445 ; gain = 354.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 867.445 ; gain = 354.207
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/db.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 867.445 ; gain = 354.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module db 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module d_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_v2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decodercnt 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design getall_v2 has port ledc[3] driven by constant 1
WARNING: [Synth 8-3917] design getall_v2 has port ledc[2] driven by constant 1
WARNING: [Synth 8-3917] design getall_v2 has port ledc[1] driven by constant 1
WARNING: [Synth 8-3917] design getall_v2 has port ledc[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 867.445 ; gain = 354.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 867.445 ; gain = 354.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 870.973 ; gain = 357.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 872.418 ; gain = 359.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 877.297 ; gain = 364.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 877.297 ; gain = 364.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 877.297 ; gain = 364.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 877.297 ; gain = 364.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 877.297 ; gain = 364.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 877.297 ; gain = 364.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    43|
|3     |LUT1   |    38|
|4     |LUT2   |    57|
|5     |LUT3   |     1|
|6     |LUT4   |    18|
|7     |LUT5   |    36|
|8     |LUT6   |    24|
|9     |FDRE   |   136|
|10    |FDSE   |     7|
|11    |LDP    |     1|
|12    |IBUF   |     3|
|13    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   380|
|2     |  d0     |db          |   196|
|3     |  d1     |ps          |     3|
|4     |    a0   |d_trigger   |     1|
|5     |    a1   |d_trigger_0 |     1|
|6     |    a2   |d_trigger_1 |     1|
|7     |  d2     |counter_v2  |    32|
|8     |  d3     |getall      |    89|
|9     |    a0   |fpq         |    81|
|10    |    a1   |counter     |     8|
|11    |  d5     |cnt3        |    41|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 877.297 ; gain = 364.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 877.297 ; gain = 250.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 877.297 ; gain = 364.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 894.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 894.391 ; gain = 603.648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 894.391 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Y:/Programs/vivado_project/dis_v2/dis_v2.runs/synth_1/getall_v2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file getall_v2_utilization_synth.rpt -pb getall_v2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 17:17:16 2021...
