<!--
Devices using this peripheral: 
      MKM14Z5
      MKM33Z5
      MKM34Z5
-->
      <peripheral>
         <?sourceFile "SIM_MKM33ZA5" ?>
         <name>SIM</name>
         <description>System Integration Module</description>
         <groupName>SIM</groupName>
         <headerStructName>SIM</headerStructName>
         <baseAddress>0x4003E000</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x8</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x1004</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x1024</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x1034</offset>
            <size>0x14</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x104C</offset>
            <size>0x18</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x106C</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>SOPT1</name>
               <description>System Options Register 1</description>
               <addressOffset>0x0</addressOffset>
               <resetValue>0x5000</resetValue>
               <fields>
                  <field>
                     <name>SRAMSIZE</name>
                     <description>Returns the size of the system RAM</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>4</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0101</name>
                           <description>16kB System RAM</description>
                           <value>0b0101</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>OSC32KSEL</name>
                     <description>32 kHz Oscillator</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>OSC32KCLK</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>ERCLK32K</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>MCGIRCLK</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>LPO</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>SOPT1_CFG</name>
               <description>SOPT1 Configuration Register</description>
               <addressOffset>0x4</addressOffset>
               <fields>
                  <field>
                     <name>LPTMR1SEL</name>
                     <description>LP timer Channe 1 Select\n
This field is used to select source for LP timer channel 1</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Pad PTE4</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Pad PTF4</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Pad PTG1</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Reserved</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>LPTMR2SEL</name>
                     <description>LP timer Channel 2 Select\n
This field is used to select source for LP timer channel 2</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Pad PTD6</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Pad PTF3</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Pad PTG5</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Reserved</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>LPTMR3SEL</name>
                     <description>LP timer Channel 3 Select\n
This field is used to select source for LP timer channel 3</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Pad PTD5</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Pad PTG0</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Pad PTG6</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Reserved</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>CMPOLPTMR0SEL</name>
                     <description>Comparator output selection for LPTMR channel 0\n
This field is used to select CMP outputs as the source for LP timer channel 0</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>CMP[1] output selected as LPTMR input[0]</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>CMP[0] output selected as LPTMR input[0]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>RAMSBDIS</name>
                     <description>Disable source bias of System SRAM arrays during VLPR or VLPW</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Source bias of System SRAM enabled during VLPR or VLPW</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Source bias of System SRAM disabled during VLPR or VLPW</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>RAMBPEN</name>
                     <description>RAM Bitline Precharge Enable\n
Enable System SRAM bitline precharge during VLPR or VLPW</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Bitline precharge of system SRAM disabled during VLPR or VLPW</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Bitline precharge of system SRAM enabled during VLPR or VLPW</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>CTRL_REG</name>
               <description>System Control Register</description>
               <addressOffset>0x1004</addressOffset>
               <fields>
                  <field>
                     <name>NMIDIS</name>
                     <description>NMI Disable\n
This field is used as an alternate to FTFL_FOPT[2] to disable the NMI temporarily. It is also advised to
program this bit while changing the state of the NMI pin from NMI to GPIO functionality</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>NMI enabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>NMI disabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PLL_VLP_EN</name>
                     <description>PLL VLP Enable\n
When set, this bit enables the PLL in VLP modes</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>PLL disabled in VLP modes</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>PLL enabled in VLP modes</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PTC2_HD_EN</name>
                     <description>PTC2 HighDrive Enable\n
Enables the High Drive on pad PTC[2] when set</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>High Drive on pad PTC[2] disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>High Drive on pad PTC[2] enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>SAR_TRG_CLK_SEL</name>
                     <description>SAR ADC Trigger Clk Select\n
Selects the clock used to generate the ADC triggers</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Bus Clock</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>ADC asynchronous Clock</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>ERCLK32K</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>OSCCLK</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>CLKOUTSEL</name>
                     <description>Clock Out Select\n
This field can be used to select one of the following clocks for CLKOUT pin</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>3</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b000</name>
                           <description>Disabled</description>
                           <value>0b000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b001</name>
                           <description>Gated Core Clk</description>
                           <value>0b001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b010</name>
                           <description>Bus/Flash Clk</description>
                           <value>0b010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b011</name>
                           <description>LPO clock from PMC</description>
                           <value>0b011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b100</name>
                           <description>IRC clock from MCG</description>
                           <value>0b100</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b101</name>
                           <description>Muxed 32Khz source (please refer SOPT1[19:18] for possible options)</description>
                           <value>0b101</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b110</name>
                           <description>MHz Oscillator external reference clock</description>
                           <value>0b110</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b111</name>
                           <description>PLL clock output from MCG</description>
                           <value>0b111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>SDID</name>
               <description>System Device Identification Register</description>
               <addressOffset>0x1024</addressOffset>
               <access>read-only</access>
               <resetMask>0x0</resetMask>
               <fields>
                  <field>
                     <name>PINID</name>
                     <description>Pincount Identification</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0000</name>
                           <description>16-pin</description>
                           <value>0b0000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0001</name>
                           <description>24-pin</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0010</name>
                           <description>32-pin</description>
                           <value>0b0010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0011</name>
                           <description>Reserved</description>
                           <value>0b0011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0100</name>
                           <description>48-pin</description>
                           <value>0b0100</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0101</name>
                           <description>64-pin</description>
                           <value>0b0101</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0110</name>
                           <description>80-pin</description>
                           <value>0b0110</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0111</name>
                           <description>Reserved</description>
                           <value>0b0111</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1000</name>
                           <description>100-pin</description>
                           <value>0b1000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1001</name>
                           <description>Reserved</description>
                           <value>0b1001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1010</name>
                           <description>Reserved</description>
                           <value>0b1010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1011</name>
                           <description>Reserved</description>
                           <value>0b1011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1100</name>
                           <description>Reserved</description>
                           <value>0b1100</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1101</name>
                           <description>Reserved</description>
                           <value>0b1101</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1110</name>
                           <description>Reserved</description>
                           <value>0b1110</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1111</name>
                           <description>Reserved</description>
                           <value>0b1111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>DIEID</name>
                     <description>Die ID\n
Marks the change in Base Layer</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0000</name>
                           <description>First cut</description>
                           <value>0b0000</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>REVID</name>
                     <description>Revision ID</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0001</name>
                           <description>Second Cut</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>SRAMSIZE</name>
                     <description>SRAM Size</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0000</name>
                           <description>0.5 KB</description>
                           <value>0b0000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0001</name>
                           <description>1 KB</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0010</name>
                           <description>2 KB</description>
                           <value>0b0010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0011</name>
                           <description>4 KB</description>
                           <value>0b0011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0100</name>
                           <description>8 KB</description>
                           <value>0b0100</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0101</name>
                           <description>16kB SRAM</description>
                           <value>0b0101</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0110</name>
                           <description>32 KB</description>
                           <value>0b0110</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0111</name>
                           <description>64 KB</description>
                           <value>0b0111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>ATTR</name>
                     <description>System SRAM Size</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0000</name>
                           <description>M0+ core</description>
                           <value>0b0000</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>SERIESID</name>
                     <description>Kinetis Series ID</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0011</name>
                           <description>MKM - Metering Series</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>SUBFAMID</name>
                     <description>Kinetis Sub-Family ID</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0010</name>
                           <description>MKMx2 Subfamily (Device derivatives with 2 AFE enabled)</description>
                           <value>0b0010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0011</name>
                           <description>MKMx3 Subfamily (Device derivatives with 3 AFE enabled)</description>
                           <value>0b0011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0100</name>
                           <description>MKMx4 Subfamily (Device derivatives with 4 AFE enabled)</description>
                           <value>0b0100</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>FAMID</name>
                     <description>Kinetis family ID</description>
                     <bitOffset>28</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0001</name>
                           <description>MKM1x Family (Without segment LCD)</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0011</name>
                           <description>MKM3x Family (Segment LCD)</description>
                           <value>0b0011</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>SCGC4</name>
               <description>System Clock Gating Control Register 4</description>
               <addressOffset>0x1034</addressOffset>
               <resetValue>0xE80008070</resetValue>
               <fields>
                  <field>
                     <name>EWM</name>
                     <description>External Watchdog Monitor Clock Gate Control\n
This bit controls the clock gate to the EWM module</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Clock disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Clock enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field derivedFrom="EWM" > <name>MCG</name> <description>MCG Clock Gate Control.\n
This bit controls the clock gate to the MCG Module</description> <bitOffset>4</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>OSC</name> <description>Oscillator (Mhz) Clock Gate Control\n
This bit controls the clock gate to the Oscillator(Mhz)</description> <bitOffset>6</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>I2C0</name> <description>I2C0 Clock Gate Control\n
This bit controls the clock gate to the I2C0 module</description> <bitOffset>7</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>I2C1</name> <description>I2C1 Clock Gate Control\n
This bit controls the clock gate to the I2C1 module</description> <bitOffset>8</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>UART0</name> <description>UART0 Clock Gate Control\n
This bit controls the clock gate to the UART0 module</description> <bitOffset>10</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>UART1</name> <description>UART1 Clock Gate Control\n
This bit controls the clock gate to the UART1 module</description> <bitOffset>11</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>UART2</name> <description>UART 2 Clock Gate Control\n
This bit controls the clock gate to the UART2 module</description> <bitOffset>12</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>UART3</name> <description>UART 3 Clock Gate Control\n
This bit controls the clock gate to the UART3 module</description> <bitOffset>13</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>VREF</name> <description>VREF Clock Gate Control\n
This bit controls the clock gate to the VREF module</description> <bitOffset>15</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>CMP0</name> <description>High Speed Comparator 0 Clock Gate Control.\n
This bit controls the clock gate to the CMP0 module</description> <bitOffset>18</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>CMP1</name> <description>High Speed Comparator 1 Clock Gate Control.\n
This bit controls the clock gate to the CMP1 module</description> <bitOffset>19</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>SPI0</name> <description>SPI0 Clock Gate Control\n
This bit controls the clock gate to the SPI0 module</description> <bitOffset>21</bitOffset> </field>
                  <field derivedFrom="EWM" > <name>SPI1</name> <description>SPI1 Clock Gate Control\n
This bit controls the clock gate to the SPI1 module</description> <bitOffset>22</bitOffset> </field>
               </fields>
            </register>
            <register>
               <name>SCGC5</name>
               <description>System Clock Gating Control Register 5</description>
               <addressOffset>0x1038</addressOffset>
               <resetValue>0xB0000</resetValue>
               <fields>
                  <field>
                     <name>SLCD</name>
                     <description>Segmented LCD Clock Gate Control
This bit controls the clock gate to the SGLCD Module</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Clock disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Clock enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field derivedFrom="SLCD" > <name>PORTA</name> <description>Port A Clock Gate Control</description> <bitOffset>6</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>PORTB</name> <description>Port B Clock Gate Control</description> <bitOffset>7</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>PORTC</name> <description>Port C Clock Gate Control</description> <bitOffset>8</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>PORTD</name> <description>Port D Clock Gate Control</description> <bitOffset>9</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>PORTE</name> <description>Port E Clock Gate Control</description> <bitOffset>10</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>PORTF</name> <description>Port F Clock Gate Control</description> <bitOffset>11</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>PORTG</name> <description>Port G Clock Gate Control</description> <bitOffset>12</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>PORTH</name> <description>Port H Clock Gate Control</description> <bitOffset>13</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>PORTI</name> <description>Port I Clock Gate Control</description> <bitOffset>14</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>IRTC</name> <description>IRTC Clock Gate Control
This bit controls the clock gate to the IRTC Module</description> <bitOffset>16</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>IRTCREGFILE</name> <description>IRTC_REG_FILE Clock Gate Control
This bit controls the clock gate to the IRTC_REG_FILE</description> <bitOffset>17</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>WDOG</name> <description>Watchdog Clock Gate Control
This bit controls the clock gate to the WatchDog Module</description> <bitOffset>19</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>XBAR</name> <description>Peripheral Crossbar Clock Gate Control
This bit controls the clock gate to the XBAR Module</description> <bitOffset>21</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>TMR0</name> <description>Quadtimer0 Clock Gate Control
This bit controls the clock gate to the QTMR0</description> <bitOffset>23</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>TMR1</name> <description>Quadtimer1 Clock Gate Control
This bit controls the clock gate to the QTMR1</description> <bitOffset>24</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>TMR2</name> <description>Quadtimer2 Clock Gate Control
This bit controls the clock gate to the QTMR2</description> <bitOffset>25</bitOffset> </field>
                  <field derivedFrom="SLCD" > <name>TMR3</name> <description>Quadtimer3 Clock Gate Control
This bit controls the clock gate to the QTMR3</description> <bitOffset>26</bitOffset> </field>
               </fields>
            </register>
            <register>
               <name>SCGC6</name>
               <description>System Clock Gating Control Register 6</description>
               <addressOffset>0x103C</addressOffset>
               <resetValue>0xC0000001</resetValue>
               <fields>
                  <field>
                     <name>FTFA</name>
                     <description>FTFA Clock Gate Control\n
This bit controls the clock gate to the FTFA Module</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Clock disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Clock enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field derivedFrom="FTFA" > <name>DMAMUX0</name> <description>DMA Mux 0 Clock Gate Control</description> <bitOffset>1</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>DMAMUX1</name> <description>DMA Mux 1 Clock Gate Control</description> <bitOffset>2</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>DMAMUX2</name> <description>DMA Mux 2 Clock Gate Control</description> <bitOffset>3</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>DMAMUX3</name> <description>DMA Mux 3 Clock Gate Control</description> <bitOffset>4</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>RNGA</name> <description>RNGA Clock Gate Control\n
This bit controls the clock gate to the RNGA Module</description> <bitOffset>9</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>ADC</name> <description>SAR ADC Clock Gate Control\n
This bit controls the clock gate to the SAR ADC Module</description> <bitOffset>11</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>PIT0</name> <description>PIT0 Clock Gate Control</description> <bitOffset>13</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>PIT1</name> <description>PIT1 Clock Gate Control</description> <bitOffset>14</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>AFE</name> <description>AFE Clock Gate Control\n
This bit controls the clock to all four AFE channels</description> <bitOffset>16</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>CRC</name> <description>Programmable CRC Clock Gate Control
This bit controls the clock gate to the PCRC Module</description> <bitOffset>20</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>LPTMR0</name> <description>LPTMR Clock Gate Control
This bit controls the clock gate to the LPTMR Module</description> <bitOffset>28</bitOffset> </field>
                  <field derivedFrom="FTFA" > <name>SIM_LP</name> <description>SIM_LP Clock Gate Control\n
This bit controls the clock gate to the SIM Low Power logic</description> <bitOffset>30</bitOffset> </field>
                  <field>
                     <name>SIM_HP</name>
                     <description>SIM_HP Clock Gate Control
This bit controls the clock gate to the SIM High Power Logic</description>
                     <bitOffset>31</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Clock is always enabled to SIM</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>SCGC7</name>
               <description>System Clock Gating Control Register 7</description>
               <addressOffset>0x1040</addressOffset>
               <resetValue>0x3</resetValue>
               <fields>
                  <field>
                     <name>MPU</name>
                     <description>MPU Clock Gate Control</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Clock disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Clock enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field derivedFrom="MPU" > <name>DMA0</name> <description>DMA Clock Gate Control</description> <bitOffset>1</bitOffset> </field>
               </fields>
            </register>
            <register>
               <name>CLKDIV1</name>
               <description>System Clock Divider Register 1</description>
               <addressOffset>0x1044</addressOffset>
               <resetValue>0x8000000</resetValue>
               <fields>
                  <field>
                     <name>SYSCLKMODE</name>
                     <description>System Clock Mode\n
This field is used to select the System clock : Bus clock : Flash clock ratio</description>
                     <bitOffset>27</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>1:1:1</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>2:1:1</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>SYSDIV</name>
                     <description>System Clock divider\n
This field can be used to program Core/Platform divider</description>
                     <bitOffset>28</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0000</name>
                           <description>Divide-by-1</description>
                           <value>0b0000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0001</name>
                           <description>Divide-by-2</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0010</name>
                           <description>Divide-by-3</description>
                           <value>0b0010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0011</name>
                           <description>Divide-by-4</description>
                           <value>0b0011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0100</name>
                           <description>Divide-by-5</description>
                           <value>0b0100</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0101</name>
                           <description>Divide-by-6</description>
                           <value>0b0101</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0110</name>
                           <description>Divide-by-7</description>
                           <value>0b0110</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0111</name>
                           <description>Divide-by-8</description>
                           <value>0b0111</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1000</name>
                           <description>Divide-by-9</description>
                           <value>0b1000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1001</name>
                           <description>Divide-by-10</description>
                           <value>0b1001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1010</name>
                           <description>Divide-by-11</description>
                           <value>0b1010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1011</name>
                           <description>Divide-by-12</description>
                           <value>0b1011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1100</name>
                           <description>Divide-by-13</description>
                           <value>0b1100</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1101</name>
                           <description>Divide-by-14</description>
                           <value>0b1101</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1110</name>
                           <description>Divide-by-15</description>
                           <value>0b1110</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1111</name>
                           <description>Divide-by-16</description>
                           <value>0b1111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>FCFG1</name>
               <description>Flash Configuration Register 1</description>
               <addressOffset>0x104C</addressOffset>
               <resetValue>0x7000000</resetValue>
               <fields>
                  <field>
                     <name>FLASHDIS</name>
                     <description>Flash Disable</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Flash is enabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Flash is disabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>FLASHDOZE</name>
                     <description>Flash Doze</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Flash remains enabled during Wait mode</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Flash is disabled for the duration of Wait mode</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PFSIZE</name>
                     <description>Program Flash Size</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>4</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0000</name>
                           <description>8 KB of program flash memory, 0.25 KB protection region</description>
                           <value>0b0000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0001</name>
                           <description>16 KB of program flash memory, 0.5 KB protection region</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0011</name>
                           <description>32 KB of program flash memory, 1 KB protection region</description>
                           <value>0b0011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0101</name>
                           <description>64 KB of program flash memory, 2 KB protection region</description>
                           <value>0b0101</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0111</name>
                           <description>128 KB of program flash memory, 4 KB protection region</description>
                           <value>0b0111</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1001</name>
                           <description>256 KB of program flash memory, 8 KB protection region</description>
                           <value>0b1001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1111</name>
                           <description>128 KB of program flash memory, 4 KB protection region</description>
                           <value>0b1111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>FCFG2</name>
               <description>Flash Configuration Register 2</description>
               <addressOffset>0x1050</addressOffset>
               <access>read-only</access>
               <resetValue>0x10000000</resetValue>
               <fields>
                  <field>
                     <name>MAXADDR</name>
                     <description>Max address block</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>7</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <dim>4</dim>
               <dimIncrement>4</dimIncrement>
               <dimIndex>0,1,2,3</dimIndex>
               <name>UID%s</name>
               <description>Unique Identification Register %s</description>
               <addressOffset>0x1054</addressOffset>
               <access>read-only</access>
               <resetMask>0x0</resetMask>
               <fields>
                  <field>
                     <name>UID</name>
                     <description>Unique Identification</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>MISC_CTL</name>
               <description>Miscellaneous Control Register</description>
               <addressOffset>0x106C</addressOffset>
               <resetValue>0x80000000</resetValue>
               <fields>
                  <field>
                     <name>XBARAFEMODOUTSEL</name>
                     <description>XBAR AFE Modulator Output Select\n
This field selects modulator data output of the respective AFE channel to drive XBAR_IN[3]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Sigma Delta Modulator 0 data output</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Sigma Delta Modulator 1 data output</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Sigma Delta Modulator 2 data output</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Sigma Delta Modulator 3 data output</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>DMADONESEL</name>
                     <description>DMA Done select\n
This field can be used to select the DMA Done flag to drive XBAR_IN[32]</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>DMA0</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>DMA1</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>DMA2</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>DMA3</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>AFECLKSEL</name>
                     <description>AFE Clock Source Select\n
Selects between PLL, FLL and OSC clock as the source for the PLL clock branch for AFE Clock Mux</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>MCG PLL Clock selected</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>MCG FLL Clock selected</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>OSC Clock selected</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Disabled</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>AFECLKPADDIR</name>
                     <description>AFE Clock Pad Direction
Controls the direction of the AFE CLK pin</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>AFE CLK PAD is input</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>AFE CLK PAD is output</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>UARTMODTYPE</name>
                     <description>UART Modulation Type\n
Selects between TypeA and TypeB modulation for IRDA support</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>TypeA (ORed) Modulation selected for IRDA</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>TypeB (ANDed) Modulation selected for IRDA</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>UART0IRSEL</name>
                     <description>UART0 IRDA Select\n
Exclusive selection with other UARTs. Do not select while another UART is selected for the same
functionality</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Pad RX input (PTD[0] or PTF[3], as selected in Pinmux control) selected for RX input of
UART0 and UART0 TX signal is not used for modulation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>UART0 selected for IRDA modulation. UART0 TX modulated by XBAR_OUT[14] and UART0
RX input connected to XBAR_OUT[13]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>UART1IRSEL</name>
                     <description>UART1 IRDA Select\n
Exclusive selection with other UARTs. Do not select while another UART is selected for the same
functionality</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Pad RX input (PTD[2] or PTI[0], as selected in Pinmux control) selected for RX input of UART1
and UART1 TX signal is not used for modulation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>UART1 selected for IRDA modulation. UART1 TX modulated by XBAR_OUT[14] and UART1
RX input connected to XBAR_OUT[13]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>UART2IRSEL</name>
                     <description>UART2 IRDA Select\n
Exclusive selection with other UARTs. Do not select while another UART is selected for the same
functionality</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Pad RX input PTE[6] selected for RX input of UART2 and UART2 TX signal is not used for
modulation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>UART2 selected for IRDA modulation. UART2 TX modulated by XBAR_OUT[14] and UART2
RX input connected to XBAR_OUT[13]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>UART3IRSEL</name>
                     <description>UART3 IRDA Select\n
Exclusive selection with other UARTs. Do not select while another UART is selected for the same
functionality</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Pad RX input (PTC[3] or PTD[7], as selected in Pinmux control) selected for RX input of
UART3 and UART3 TX signal is not used for modulation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>UART3 selected for IRDA modulation. UART3 TX modulated by XBAR_OUT[14] and UART3
RX input connected to XBAR_OUT[13]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>XBARPITOUTSEL</name>
                     <description>XBAR PIT Output select
This field selects PIT timer and timer channel to drive XBAR_IN[16]</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>PIT0[0] (default)</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>PIT0[1]</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>PIT1[0]</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>PIT1[1]</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>EWMINSEL</name>
                     <description>External Watchdog Monitor Input Select\n
This field is used to select input for external watchdog monitor</description>
                     <bitOffset>14</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Input from PAD (PTE[2] or PTE[4] as selected from Pinmux control )</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Peripheral Crossbar (XBAR) Output[32]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TMR0PLLCLKSEL</name>
                     <description>Timer CH0 PLL clock select</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Selects Bus Clock as source for the Timer CH0</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Selects the PLL_AFE clock as the source for Timer CH0. The PLL_AFE clock source is itself
selected using the MISC_CTL[5:4]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TMR0SCSSEL</name>
                     <description>Quadtimer Channel0 Secondary Count Source Select\n
This field is used to select secondary count input source for Quadtimer Channel0. Configure
TMR_0_CTRL_SCS = 00b to route selected secondary source to the timer Channel0</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Pad PTF1 or PTD5, depending upon PCTL configuration</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Peripheral Crossbar (XBAR) Output[5]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TMR1SCSSEL</name>
                     <description>Quadtimer Channel1 Secondary Count Source Select\n
This field is used to select secondary count input source for Quadtimer Channel1. Configure
TMR_1_CTRL_SCS = 01b to route selected secondary source to the timer Channel1</description>
                     <bitOffset>17</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Pad PTG0 or PTC6, depending upon PCTL configuration</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Peripheral Crossbar (XBAR) Output[6]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TMR2SCSSEL</name>
                     <description>Quadtimer Channel2 Secondary Count Source Select\n
This field is used to select secondary count input source for Quadtimer Channel2. Configure
TMR_2_CTRL_SCS = 10b to route selected secondary source to the timer Channel2</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Pad PTF7 or PTF0, depending upon PCTL configuration</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Peripheral Crossbar (XBAR) Output[7]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TMR3SCSSEL</name>
                     <description>Quadtimer Channel3 Secondary Count Source Select\n
This field is used to select secondary count input source for Quadtimer Channel3. Configure
TMR_3_CTRL_SCS = 11b to route selected secondary source to the timer Channel3</description>
                     <bitOffset>19</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Pad PTE5 or PTD1, depending upon PCTL configuration</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Peripheral Crossbar (XBAR) Output[8]</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TMR0PCSSEL</name>
                     <description>Quadtimer Channel0 Primary Count Source Select\n
This is used to select primary count source (clock) for Quadtimer Channel0. Configure
TMR_0_CTRL_PCS = 1xxxb to route selected primary clock source to the timer Channel0</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Bus Clock</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Peripheral Crossbar Output [9]</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Peripheral Crossbar Output [10]</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Disabled</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field derivedFrom="TMR0PCSSEL" > <name>TMR1PCSSEL</name> <description>Quadtimer Channel1 Primary Count Source Select\n
This is used to select primary count source (clock) for Quadtimer Channel1. Configure
TMR_1_CTRL_PCS = 1xxxb to route selected primary clock source to the timer Channel1</description> <bitOffset>22</bitOffset> </field>
                  <field derivedFrom="TMR0PCSSEL" > <name>TMR2PCSSEL</name> <description>Quadtimer Channel2 Primary Count Source Select\n
This is used to select primary count source (clock) for Quadtimer Channel2. Configure
TMR_2_CTRL_PCS = 1xxxb to route selected primary clock source to the timer Channel2</description> <bitOffset>24</bitOffset> </field>
                  <field derivedFrom="TMR0PCSSEL" > <name>TMR3PCSSEL</name> <description>Quadtimer Channel3 Primary Count Source Select\n
This is used to select primary count source (clock) for Quadtimer Channel3. Configure
TMR_3_CTRL_PCS = 1xxxb to route selected primary clock source to the timer Channel3</description> <bitOffset>26</bitOffset> </field>
                  <field>
                     <name>RTCCLKSEL</name>
                     <description>RTC Clock select\n
Selects between 32K IRC and OSC_32K clk for RTC operation</description>
                     <bitOffset>28</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>RTC OSC_32K clock selected</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>32K IRC Clock selected</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>VREFBUFOUTEN</name>
                     <description>VrefBuffer Output Enable\n
Operates switch in VrefBuffer to enable the internal 1.2v reference to be driven to VREF pad</description>
                     <bitOffset>29</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Buffer does not drive PAD</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Buffer drives selected voltage (selected by vref_buffer_sel) on pad</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>VREFBUFINSEL</name>
                     <description>VrefBuffer Input Select\n
Selects Between Internal 1.2v reference and external reference for SAR and DAC</description>
                     <bitOffset>30</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Internal Reference selected as Buffer Input</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>External Reference selected as Buffer Input</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>VREFBUFPD</name>
                     <description>VrefBuffer Power Down\n
Powers down VrefBuffer when set</description>
                     <bitOffset>31</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Buffer Enabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Buffer Powered Down</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
