<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="robots" content="index, archive" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="description" content="Part 19: Multiprocessor Systems - Learn about SMP, NUMA, multiprocessor scheduling, cache coherence, and parallel computing fundamentals." />
    <meta name="keywords" content="multiprocessor systems, SMP, NUMA, cache coherence, multiprocessor scheduling, parallel computing, multi-core, affinity, load balancing" />
    
    <meta property="og:title" content="Part 19: Multiprocessor Systems | Computer Architecture & OS Mastery" />
    <meta property="og:description" content="Master multiprocessor systems: SMP, NUMA, cache coherence, and parallel scheduling." />
    <meta property="og:type" content="article" />
    <meta property="og:url" content="https://wasilzafar.com/pages/series/computer-architecture/comp-arch-multiprocessor.html" />
    <meta property="article:published_time" content="2026-01-31" />
    <meta property="article:author" content="Wasil Zafar" />
    <meta property="article:section" content="Technology" />

    <title>Part 19: Multiprocessor Systems | Computer Architecture & OS Mastery - Wasil Zafar</title>

    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/css/bootstrap.min.css" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" />
    <link rel="preconnect" href="https://fonts.googleapis.com" />
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
    <link href="https://fonts.googleapis.com/css2?family=DM+Sans:wght@400;500;600;700&family=Poppins:wght@300;400;500;600;700&family=Playfair+Display:wght@600;700&display=swap" rel="stylesheet" />
    <link rel="stylesheet" href="../../../css/main.css" type="text/css" />
    <link rel="apple-touch-icon" sizes="180x180" href="../../../images/favicon_io/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="../../../images/favicon_io/favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="../../../images/favicon_io/favicon-16x16.png">
    <link rel="manifest" href="../../../images/favicon_io/site.webmanifest">

    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-tomorrow.min.css" id="prism-theme" />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism.min.css" id="prism-default" disabled />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-dark.min.css" id="prism-dark" disabled />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-twilight.min.css" id="prism-twilight" disabled />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-okaidia.min.css" id="prism-okaidia" disabled />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism-solarizedlight.min.css" id="prism-solarizedlight" disabled />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/toolbar/prism-toolbar.min.css" />

    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('consent', 'default', { 'ad_storage': 'denied', 'ad_user_data': 'denied', 'ad_personalization': 'denied', 'analytics_storage': 'denied', 'region': ['AT','BE','BG','HR','CY','CZ','DK','EE','FI','FR','DE','GR','HU','IE','IT','LV','LT','LU','MT','NL','PL','PT','RO','SK','SI','ES','SE'] });
        gtag('consent', 'default', { 'ad_storage': 'granted', 'ad_user_data': 'granted', 'ad_personalization': 'granted', 'analytics_storage': 'granted' });
        gtag('set', 'url_passthrough', true);
    </script>
    <script>
        (function(w, d, s, l, i) { w[l] = w[l] || []; w[l].push({'gtm.start': new Date().getTime(), event: 'gtm.js'}); var f = d.getElementsByTagName(s)[0], j = d.createElement(s), dl = l != 'dataLayer' ? '&l=' + l : ''; j.async = true; j.src = 'https://www.googletagmanager.com/gtm.js?id=' + i + dl; f.parentNode.insertBefore(j, f); })(window, document, 'script', 'dataLayer', 'GTM-PBS8M2JR');
    </script>
</head>
<body>
    <noscript><iframe src="https://www.googletagmanager.com/ns.html?id=GTM-PBS8M2JR" height="0" width="0" style="display:none;visibility:hidden"></iframe></noscript>

    <nav class="navbar navbar-expand-lg navbar-dark bg-dark shadow-sm">
        <div class="container-fluid">
            <a class="navbar-brand fw-bold" href="/"><span class="gradient-text">Wasil Zafar</span></a>
            <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarNav"><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navbarNav">
                <ul class="navbar-nav ms-auto">
                    <li class="nav-item"><a class="nav-link" href="/">Home</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#about">About</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#skills">Skills</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#certifications">Certifications</a></li>
                    <li class="nav-item"><a class="nav-link" href="/#interests">Interests</a></li>
                </ul>
            </div>
        </div>
    </nav>

    <section class="blog-hero">
        <div class="container py-5">
            <a href="../../categories/technology.html" class="back-link"><i class="fas fa-arrow-left me-2"></i>Back to Technology</a>
            <h1 class="display-4 fw-bold mt-4">Part 19: Multiprocessor Systems</h1>
            <div class="blog-meta">
                <span><i class="fas fa-calendar me-2"></i>January 31, 2026</span>
                <span><i class="fas fa-user me-2"></i>Wasil Zafar</span>
                <span class="reading-time"><i class="fas fa-clock me-1"></i>30 min read</span>
                <button onclick="window.print()" class="print-btn" title="Print this article"><i class="fas fa-print"></i> Print</button>
            </div>
            <p class="lead mt-3">Explore how operating systems manage multiple processors—SMP architectures, NUMA, cache coherence, and parallel scheduling.</p>
        </div>
    </section>

    <button class="toc-toggle-btn" onclick="openNav()" title="Table of Contents" aria-label="Open Table of Contents"><i class="fas fa-list"></i></button>

    <div id="tocSidenav" class="sidenav-toc">
        <div class="toc-header">
            <h3><i class="fas fa-list me-2"></i>Table of Contents</h3>
            <button class="closebtn" onclick="closeNav()" aria-label="Close Table of Contents">&times;</button>
        </div>
        <ol>
            <li><a href="#introduction" onclick="closeNav()">Introduction</a></li>
            <li><a href="#multiprocessor-types" onclick="closeNav()">Types of Multiprocessor Systems</a></li>
            <li><a href="#smp" onclick="closeNav()">Symmetric Multiprocessing</a></li>
            <li><a href="#numa" onclick="closeNav()">NUMA Architecture</a></li>
            <li><a href="#cache-coherence" onclick="closeNav()">Cache Coherence</a></li>
            <li><a href="#mp-scheduling" onclick="closeNav()">Multiprocessor Scheduling</a></li>
            <li><a href="#affinity" onclick="closeNav()">Processor Affinity</a></li>
            <li><a href="#load-balancing" onclick="closeNav()">Load Balancing</a></li>
            <li><a href="#conclusion" onclick="closeNav()">Conclusion & Next Steps</a></li>
        </ol>
    </div>
    <div id="tocOverlay" class="sidenav-overlay" onclick="closeNav()"></div>

    <section class="py-5">
        <div class="container">
            <div class="row">
                <div class="col-lg-8 mx-auto">

                <div id="introduction" class="blog-content">
                    <h2><i class="fas fa-server me-2 text-teal"></i>Introduction</h2>
                    <p>Modern systems feature multiple CPU cores and processors. Operating systems must efficiently schedule work across these resources while maintaining cache coherence and minimizing contention.</p>

                    <div class="highlight-box highlight-crimson">
                        <i class="fas fa-sitemap me-2"></i>
                        <strong>Series Context:</strong> This is <strong>Part 19 of 24</strong> in the Computer Architecture & Operating Systems Mastery series. We explore how operating systems scale to multiple processors.
                    </div>

                    <div class="experiment-card" id="series-nav">
                        <h4><i class="fas fa-map-signs me-2"></i>Complete Series Navigation</h4>
                        <div class="meta mb-2">
                            <span class="badge bg-teal me-2">24-Part Series</span>
                            <span class="badge bg-crimson">Computer Architecture & OS Mastery</span>
                        </div>
                        <div class="content">
                            <ol>
                                <li><a href="comp-arch-foundations.html"><strong>Part 1:</strong> Foundations of Computer Systems</a> — System overview, architectures, OS role</li>
                                <li><a href="comp-arch-digital-logic.html"><strong>Part 2:</strong> Digital Logic & CPU Building Blocks</a> — Gates, registers, datapath, microarchitecture</li>
                                <li><a href="comp-arch-isa.html"><strong>Part 3:</strong> Instruction Set Architecture (ISA)</a> — RISC vs CISC, instruction formats, addressing</li>
                                <li><a href="comp-arch-assembly.html"><strong>Part 4:</strong> Assembly Language & Machine Code</a> — Registers, stack, calling conventions</li>
                                <li><a href="comp-arch-linkers-loaders.html"><strong>Part 5:</strong> Assemblers, Linkers & Loaders</a> — Object files, ELF, dynamic linking</li>
                                <li><a href="comp-arch-compilers.html"><strong>Part 6:</strong> Compilers & Program Translation</a> — Lexing, parsing, code generation</li>
                                <li><a href="comp-arch-cpu-pipelining.html"><strong>Part 7:</strong> CPU Execution & Pipelining</a> — Fetch-decode-execute, hazards, prediction</li>
                                <li><a href="comp-arch-os-kernel.html"><strong>Part 8:</strong> OS Architecture & Kernel Design</a> — Monolithic, microkernel, system calls</li>
                                <li><a href="comp-arch-processes.html"><strong>Part 9:</strong> Processes & Program Execution</a> — Process lifecycle, PCB, fork/exec</li>
                                <li><a href="comp-arch-threads-concurrency.html"><strong>Part 10:</strong> Threads & Concurrency</a> — Threading models, pthreads, race conditions</li>
                                <li><a href="comp-arch-cpu-scheduling.html"><strong>Part 11:</strong> CPU Scheduling Algorithms</a> — FCFS, RR, CFS, real-time scheduling</li>
                                <li><a href="comp-arch-synchronization.html"><strong>Part 12:</strong> Synchronization & Coordination</a> — Locks, semaphores, classic problems</li>
                                <li><a href="comp-arch-deadlocks.html"><strong>Part 13:</strong> Deadlocks & Prevention</a> — Coffman conditions, Banker's algorithm</li>
                                <li><a href="comp-arch-cache-memory-hierarchy.html"><strong>Part 14:</strong> Memory Hierarchy & Cache</a> — L1/L2/L3, cache coherence, NUMA</li>
                                <li><a href="comp-arch-memory-management.html"><strong>Part 15:</strong> Memory Management Fundamentals</a> — Address spaces, fragmentation, allocation</li>
                                <li><a href="comp-arch-virtual-memory.html"><strong>Part 16:</strong> Virtual Memory & Paging</a> — Page tables, TLB, demand paging</li>
                                <li><a href="comp-arch-file-systems.html"><strong>Part 17:</strong> File Systems & Storage</a> — Inodes, journaling, ext4, NTFS</li>
                                <li><a href="comp-arch-io-devices.html"><strong>Part 18:</strong> I/O Systems & Device Drivers</a> — Interrupts, DMA, disk scheduling</li>
                                <li><strong>Part 19: Multiprocessor Systems (This Guide)</strong> — SMP, NUMA, cache coherence</li>
                                <li><a href="comp-arch-security.html"><strong>Part 20:</strong> OS Security & Protection</a> — Privilege levels, ASLR, sandboxing</li>
                                <li><a href="comp-arch-virtualization.html"><strong>Part 21:</strong> Virtualization & Containers</a> — Hypervisors, namespaces, cgroups</li>
                                <li><a href="comp-arch-kernel-internals.html"><strong>Part 22:</strong> Advanced Kernel Internals</a> — Linux subsystems, kernel debugging</li>
                                <li><a href="comp-arch-case-studies.html"><strong>Part 23:</strong> Case Studies</a> — Linux vs Windows vs macOS</li>
                                <li><a href="comp-arch-capstone-projects.html"><strong>Part 24:</strong> Capstone Projects</a> — Shell, thread pool, paging simulator</li>
                            </ol>
                        </div>
                    </div>

                    <div class="highlight-box">
                        <i class="fas fa-question-circle me-2"></i>
                        <strong>The Scaling Challenge:</strong> Clock speeds hit a wall around 2005. The solution? Multiple cores. But how does an OS efficiently use 8, 64, or even 1000 CPUs?
                    </div>
                </div>

                <div id="multiprocessor-types" class="blog-content mt-5">
                    <h2><i class="fas fa-th me-2 text-teal"></i>Types of Multiprocessor Systems</h2>
                    
                    <p>Multiprocessor systems vary dramatically in how CPUs share memory and communicate.</p>

                    <div class="experiment-card">
                        <h4><i class="fas fa-sitemap me-2"></i>Classification</h4>
                        <div class="content">
<pre class="language-text"><code>Flynn's Taxonomy:
══════════════════════════════════════════════════════════════

SISD - Single Instruction, Single Data
• Traditional uniprocessor
• One CPU, one data stream

SIMD - Single Instruction, Multiple Data
• GPUs, vector processors
• Same operation on many data elements
• Great for graphics, ML

MIMD - Multiple Instruction, Multiple Data
• General-purpose multiprocessors
• Each CPU runs independent program
• This is what we focus on!


Memory Architecture:
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

1. SHARED MEMORY (UMA/NUMA)
   • All CPUs access same physical memory
   • Communication via shared variables
   • Examples: Desktop, server CPUs

2. DISTRIBUTED MEMORY
   • Each node has private memory
   • Communication via message passing
   • Examples: Supercomputers, clusters</code></pre>
                        </div>
                    </div>
                </div>

                <div id="smp" class="blog-content mt-5">
                    <h2><i class="fas fa-equals me-2 text-teal"></i>Symmetric Multiprocessing (SMP)</h2>
                    
                    <p><strong>SMP</strong> (also called UMA - Uniform Memory Access) treats all processors equally with uniform memory access times.</p>

<pre class="language-text"><code>SMP Architecture:
══════════════════════════════════════════════════════════════

┌───────┐  ┌───────┐  ┌───────┐  ┌───────┐
│ CPU 0 │  │ CPU 1 │  │ CPU 2 │  │ CPU 3 │
│  L1   │  │  L1   │  │  L1   │  │  L1   │
└───┬───┘  └───┬───┘  └───┬───┘  └───┬───┘
    │          │          │          │
    └──────────┼──────────┼──────────┘
               │
        ┌──────┴──────┐
        │   L3 Cache   │  (shared)
        └──────┬──────┘
               │
        ┌──────┴──────┐
        │  System Bus  │
        └──────┬──────┘
               │
        ┌──────┴──────┐
        │    Memory    │
        └─────────────┘

• All CPUs equal - any can run any process
• Uniform access time to all memory
• Single OS instance manages all CPUs
• Shared bus becomes bottleneck beyond ~8 CPUs</code></pre>

<pre class="language-bash"><code># View CPU topology on Linux
$ lscpu
Architecture:          x86_64
CPU(s):                8
Thread(s) per core:    2
Core(s) per socket:    4
Socket(s):             1
NUMA node(s):          1

# Detailed topology
$ cat /sys/devices/system/cpu/cpu0/topology/core_id
0</code></pre>
                </div>

                <div id="numa" class="blog-content mt-5">
                    <h2><i class="fas fa-project-diagram me-2 text-teal"></i>NUMA Architecture</h2>
                    
                    <p><strong>NUMA</strong> (Non-Uniform Memory Access) scales beyond SMP by giving each CPU group its own local memory.</p>

                    <div class="experiment-card">
                        <h4><i class="fas fa-network-wired me-2"></i>NUMA Topology</h4>
                        <div class="content">
<pre class="language-text"><code>NUMA Architecture (2-node example):
══════════════════════════════════════════════════════════════

        NUMA Node 0                    NUMA Node 1
   ┌────────────────────┐       ┌────────────────────┐
   │ CPU0  CPU1  CPU2 │       │ CPU4  CPU5  CPU6 │
   │       CPU3       │       │       CPU7       │
   └─────────┬──────────┘       └─────────┬──────────┘
              │                         │
   ┌─────────┴──────────┐       ┌─────────┴──────────┐
   │   Local Memory   │       │   Local Memory   │
   │     (64 GB)      │       │     (64 GB)      │
   └─────────┬──────────┘       └─────────┬──────────┘
              │                         │
              └───────────┬───────────┘
                        │
              ┌─────────┴─────────┐
              │   Interconnect   │ (QPI, UPI, etc.)
              └───────────────────┘


Memory Access Latencies:
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
CPU0 accessing Node 0 memory: ~80 ns  (local)
CPU0 accessing Node 1 memory: ~150 ns (remote, 2x!)

NUMA ratio = remote/local latency
Typical: 1.5x to 2x penalty for remote access</code></pre>
                        </div>
                    </div>

<pre class="language-bash"><code># View NUMA topology
$ numactl --hardware
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3
node 0 size: 65536 MB
node 1 cpus: 4 5 6 7
node 1 size: 65536 MB
node distances:
node   0   1
  0:  10  21   # Local=10, remote=21 (2.1x penalty)
  1:  21  10

# Run program on specific node
$ numactl --cpunodebind=0 --membind=0 ./my_program</code></pre>
                </div>

                <div id="cache-coherence" class="blog-content mt-5">
                    <h2><i class="fas fa-sync me-2 text-teal"></i>Cache Coherence</h2>
                    
                    <p>When multiple CPUs cache the same data, we need <strong>cache coherence</strong> to ensure consistency.</p>

<pre class="language-text"><code>The Cache Coherence Problem:
══════════════════════════════════════════════════════════════

1. CPU0 reads X=5 into cache
2. CPU1 reads X=5 into cache
3. CPU0 writes X=10 (updates its cache)
4. CPU1 reads X... sees stale value 5!

   CPU0 Cache       CPU1 Cache
   ┌─────────┐       ┌─────────┐
   │ X = 10  │       │ X = 5   │  ← Incoherent!
   └─────────┘       └─────────┘
        │               │
   ┌────┴───────────────┴────┐
   │      Memory: X = 5         │
   └───────────────────────────┘


MESI Protocol (common solution):
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

Modified:  This cache has only valid copy (dirty)
Exclusive: This cache has only valid copy (clean)
Shared:    Multiple caches have copy (read-only)
Invalid:   Cache line is stale/empty

When CPU0 writes:
1. Invalidate all other caches holding that line
2. Transition to Modified state
3. Other CPUs must fetch from CPU0 or memory</code></pre>

                    <div class="highlight-box highlight-crimson">
                        <i class="fas fa-exclamation-triangle me-2"></i>
                        <strong>False Sharing:</strong> Different variables on the same cache line cause unnecessary coherence traffic. Solution: Pad data structures to cache line boundaries (64 bytes typical).
                    </div>
                </div>

                <div id="mp-scheduling" class="blog-content mt-5">
                    <h2><i class="fas fa-tasks me-2 text-teal"></i>Multiprocessor Scheduling</h2>
                    
                    <p>Scheduling for multiple CPUs introduces new challenges beyond single-CPU scheduling.</p>

<pre class="language-text"><code>Scheduling Approaches:
══════════════════════════════════════════════════════════════

1. GLOBAL QUEUE (Single shared queue)

   ┌───────────────────────────┐
   │ Task Queue: [T1][T2][T3]... │
   └───────┬─────┬──────┬───────┘
           │     │      │
         CPU0  CPU1   CPU2

   ✓ Automatic load balancing
   ✗ Queue lock is bottleneck
   ✗ Poor cache locality


2. PER-CPU QUEUES (Linux approach)

   CPU0 Queue    CPU1 Queue    CPU2 Queue
   [T1][T4]      [T2][T5]      [T3][T6]
       │             │             │
     CPU0          CPU1          CPU2

   ✓ No lock contention
   ✓ Better cache affinity
   ✗ Can become unbalanced
   → Need load balancing between queues</code></pre>
                </div>

                <div id="affinity" class="blog-content mt-5">
                    <h2><i class="fas fa-link me-2 text-teal"></i>Processor Affinity</h2>
                    
                    <p><strong>Processor affinity</strong> keeps threads on the same CPU to maintain cache warmth.</p>

<pre class="language-bash"><code># View process affinity
$ taskset -p $$
pid 1234's current affinity mask: ff   # Can run on CPUs 0-7

# Set affinity - run on CPUs 0 and 1 only
$ taskset -c 0,1 ./my_program

# Change running process
$ taskset -p -c 0-3 1234

# In C code:
#include &lt;sched.h&gt;
cpu_set_t cpuset;
CPU_ZERO(&amp;cpuset);
CPU_SET(0, &amp;cpuset);  // Run on CPU 0
sched_setaffinity(0, sizeof(cpuset), &amp;cpuset);</code></pre>

                    <div class="highlight-box">
                        <i class="fas fa-key me-2"></i>
                        <strong>Soft vs Hard Affinity:</strong> Soft affinity is a preference (scheduler tries to respect). Hard affinity is mandatory (process can ONLY run on specified CPUs). Use hard affinity for latency-critical applications.
                    </div>
                </div>

                <div id="load-balancing" class="blog-content mt-5">
                    <h2><i class="fas fa-balance-scale me-2 text-teal"></i>Load Balancing</h2>
                    
                    <p>Per-CPU queues need <strong>load balancing</strong> to prevent idle CPUs while others are overloaded.</p>

<pre class="language-text"><code>Linux Load Balancing:
══════════════════════════════════════════════════════════════

Scheduling Domains (hierarchical):

                  ┌─────────────┐
                  │  System      │ Balance every 64ms
                  └──────┬──────┘
            ┌───────┴───────┐
      ┌─────┴─────┐  ┌─────┴─────┐
      │  NUMA 0   │  │  NUMA 1   │ Balance every 16ms
      └────┬─────┘  └────┬─────┘
       ┌───┴───┐          ┌───┴───┐
     ┌─┴─┐ ┌─┴─┐      ┌─┴─┐ ┌─┴─┐
     │C0│ │C1│      │C2│ │C3│  Core level
     └──┘ └──┘      └──┘ └──┘  Balance every 4ms

Balancing prefers:
1. Same core (shared L2) - cheapest
2. Same NUMA node - moderate cost
3. Different NUMA node - most expensive


Push vs Pull Migration:
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
Push: Busy CPU pushes tasks to idle CPUs (periodic)
Pull: Idle CPU steals tasks from busy CPUs (immediate)</code></pre>
                </div>

                <div id="conclusion" class="blog-content mt-5">
                    <h2><i class="fas fa-flag-checkered me-2 text-teal"></i>Conclusion & Next Steps</h2>
                    
                    <p>Multiprocessor systems are now the norm. We've covered:</p>
                    
                    <ul>
                        <li><strong>System Types:</strong> UMA vs NUMA, shared vs distributed memory</li>
                        <li><strong>SMP:</strong> Symmetric multiprocessing with uniform access</li>
                        <li><strong>NUMA:</strong> Non-uniform access with local/remote memory</li>
                        <li><strong>Cache Coherence:</strong> MESI protocol and false sharing</li>
                        <li><strong>Scheduling:</strong> Global vs per-CPU queues</li>
                        <li><strong>Affinity:</strong> Keeping threads on same CPU</li>
                        <li><strong>Load Balancing:</strong> Work stealing and push migration</li>
                    </ul>

                    <div class="highlight-box">
                        <i class="fas fa-key me-2"></i>
                        <strong>Key Insight:</strong> Memory locality is everything in multiprocessor systems. Keep data close to the CPU that uses it, and avoid unnecessary data sharing between cores.
                    </div>

                    <div class="series-next">
                        <h4><i class="fas fa-arrow-right me-2"></i>Next in the Series</h4>
                        <p>In <a href="comp-arch-security.html"><strong>Part 20: OS Security & Protection</strong></a>, we'll explore how operating systems protect against security threats—privilege levels, ASLR, and sandboxing.</p>
                    </div>
                </div>

                <div class="related-posts">
                    <h3><i class="fas fa-book me-2"></i>Continue the Computer Architecture & OS Series</h3>
                    <div class="related-post-item">
                        <h5>Part 18: I/O Systems & Device Drivers</h5>
                        <p>Interrupts, DMA, and disk scheduling.</p>
                        <a href="comp-arch-io-devices.html">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                    </div>
                    <div class="related-post-item">
                        <h5>Part 20: OS Security & Protection</h5>
                        <p>Privilege levels, ASLR, and sandboxing.</p>
                        <a href="comp-arch-security.html">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                    </div>
                    <div class="related-post-item">
                        <h5>Part 14: Memory Hierarchy & Cache</h5>
                        <p>L1/L2/L3 caches and coherence protocols.</p>
                        <a href="comp-arch-cache-memory-hierarchy.html">Read Article <i class="fas fa-arrow-right ms-1"></i></a>
                    </div>
                </div>

                </div>
            </div>
        </div>
    </section>

    <footer id="social-media" class="bg-dark text-light py-5">
        <div class="container py-5">
            <div class="row mb-4">
                <div class="col-lg-6 mb-4 mb-lg-0">
                    <h5 class="fw-bold mb-3">Let's Connect</h5>
                    <p class="text-light">I'm always interested in sharing content about my interests on different topics. Read disclaimer and feel free to share further.</p>
                </div>
                <div class="col-lg-6">
                    <h5 class="fw-bold mb-3">Follow Me</h5>
                    <div class="social-links d-flex gap-2 flex-wrap">
                        <a href="https://www.facebook.com/wasil.zafar/" target="_blank" class="social-icon" title="Facebook"><i class="fab fa-facebook-f"></i></a>
                        <a href="https://twitter.com/wasilzafar" target="_blank" class="social-icon" title="Twitter"><i class="fab fa-twitter"></i></a>
                        <a href="https://www.linkedin.com/in/wasilzafar" target="_blank" class="social-icon" title="LinkedIn"><i class="fab fa-linkedin-in"></i></a>
                        <a href="https://www.youtube.com/@wasilzafar" target="_blank" class="social-icon" title="YouTube"><i class="fab fa-youtube"></i></a>
                        <a href="https://www.instagram.com/itswzee/" target="_blank" class="social-icon" title="Instagram"><i class="fab fa-instagram"></i></a>
                        <a href="mailto:wasil.zafar@gmail.com" class="social-icon" title="Email"><i class="fas fa-envelope"></i></a>
                    </div>
                </div>
            </div>
            <hr class="bg-secondary">
            <div class="row mt-4">
                <div class="col-md-6">
                    <p class="small"><i class="fas fa-icons me-2"></i>Icons from <a href="https://fontawesome.com/" target="_blank" class="text-light">Font Awesome</a></p>
                    <p class="small mt-3">
                        <a href="/" class="text-light text-decoration-none">Home</a> | 
                        <a href="/disclaimer.html" class="text-light text-decoration-none">Disclaimer</a> | 
                        <a href="/privacy-policy.html" class="text-light text-decoration-none">Privacy Policy</a>
                    </p>
                </div>
                <div class="col-md-6 text-md-end">
                    <p class="small">Enjoying this content? <a href="https://buymeacoffee.com/itswzee" target="_blank" class="text-light" style="text-decoration: underline;">Keep me caffeinated</a> to keep the pixels flowing!</p>
                </div>
            </div>
        </div>
    </footer>

    <button id="scrollToTop" class="scroll-to-top" title="Back to Top"><i class="fas fa-arrow-up"></i></button>
    <div id="categoryIndicator" class="category-indicator"></div>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/js/bootstrap.bundle.min.js"></script>
    <script src="../../../js/main.js"></script>
    <script src="../../../js/cookie-consent.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-c.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/toolbar/prism-toolbar.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/plugins/copy-to-clipboard/prism-copy-to-clipboard.min.js"></script>
    <script>
        const themes = { 'prism-theme': 'Tomorrow Night', 'prism-default': 'Default', 'prism-dark': 'Dark', 'prism-twilight': 'Twilight', 'prism-okaidia': 'Okaidia', 'prism-solarizedlight': 'Solarized Light' };
        const savedTheme = localStorage.getItem('prism-theme') || 'prism-theme';
        function switchTheme(themeId) { Object.keys(themes).forEach(id => { const link = document.getElementById(id); if (link) link.disabled = true; }); const selectedLink = document.getElementById(themeId); if (selectedLink) { selectedLink.disabled = false; localStorage.setItem('prism-theme', themeId); } document.querySelectorAll('div.code-toolbar select').forEach(dropdown => { dropdown.value = themeId; }); setTimeout(() => Prism.highlightAll(), 10); }
        document.addEventListener('DOMContentLoaded', function() { switchTheme(savedTheme); });
        Prism.plugins.toolbar.registerButton('theme-switcher', function(env) { const select = document.createElement('select'); select.setAttribute('aria-label', 'Select code theme'); Object.keys(themes).forEach(themeId => { const option = document.createElement('option'); option.value = themeId; option.textContent = themes[themeId]; if (themeId === savedTheme) option.selected = true; select.appendChild(option); }); select.addEventListener('change', function(e) { switchTheme(e.target.value); }); return select; });
    </script>
</body>
</html>
