-- VHDL Entity riscvio_lib.if_reg.interface
--
-- Created:
--          by - rbnlux.ckoehler (pc038)
--          at - 17:53:10 06/05/24
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2022.3 Built on 14 Jul 2022 at 13:56:12
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY riscvio_lib;
USE riscvio_lib.isa.all;
LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;

ENTITY if_reg IS
   PORT( 
      clk           : IN     std_logic;
      clr_stall     : IN     boolean;
      dbt_valid     : IN     boolean;
      if_instr_d    : IN     word_T;
      pc_current_pc : IN     pc_T;
      res_n         : IN     std_logic;
      sbt_valid     : IN     boolean;
      if_instr      : OUT    word_T;
      pc_if         : OUT    pc_T
   );

-- Declarations

END if_reg ;

