// Seed: 87173878
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    input tri id_3
    , id_8,
    output tri0 id_4,
    output wand id_5,
    input tri id_6
);
  wire id_9;
  logic [-1 : -1 'h0] id_10;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd73,
    parameter id_6 = 32'd57
) (
    output supply1 id_0,
    output tri1 id_1,
    input wand _id_2#(
        .id_8 (1),
        .id_9 (1),
        .id_10(1'b0),
        .id_11(1'b0),
        .id_12(""),
        .id_13(-1 ? -1 : -1),
        .id_14(-1),
        .id_15(1),
        .id_16(-1)
    ),
    output wand id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wire _id_6
);
  wire [id_2 : id_6] id_17;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_0,
      id_5,
      id_1,
      id_0,
      id_5
  );
  assign id_14 = id_6;
  wire [-1 : -1] id_18;
endmodule
