Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep 22 13:09:45 2020
| Host         : SkyNet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.266     -552.344                    124                 1273        0.047        0.000                      0                 1273        4.020        0.000                       0                   603  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -17.266     -552.344                    124                 1273        0.047        0.000                      0                 1273        4.020        0.000                       0                   603  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          124  Failing Endpoints,  Worst Slack      -17.266ns,  Total Violation     -552.344ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.266ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.358ns  (logic 12.226ns (44.689%)  route 15.132ns (55.311%))
  Logic Levels:           43  (CARRY4=29 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.570     5.091    pad1/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=21, routed)          0.265     5.812    pad1/output_pixel_counter_reg[0]
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.670     6.606    pad1/img_x_index[3]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.186 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.186    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.414    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.528    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  pad1/img_y_index_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.642    pad1/img_y_index_reg[0]_i_169_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.976 r  pad1/img_y_index_reg[0]_i_60/O[1]
                         net (fo=21, routed)          0.603     8.579    pad1/img_x_index6[22]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.303     8.882 r  pad1/img_y_index[0]_i_440/O
                         net (fo=21, routed)          1.469    10.351    pad1/img_y_index[0]_i_440_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  pad1/img_y_index[0]_i_366/O
                         net (fo=1, routed)           0.000    10.475    pad1/img_y_index[0]_i_366_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.025 r  pad1/img_y_index_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.025    pad1/img_y_index_reg[0]_i_246_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.247 r  pad1/img_y_index_reg[0]_i_234/O[0]
                         net (fo=3, routed)           0.881    12.128    pad1_n_56
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.299    12.427 r  img_y_index[0]_i_122/O
                         net (fo=1, routed)           0.528    12.955    pad1/img_y_index[0]_i_49[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.353 r  pad1/img_y_index_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.353    pad1/img_y_index_reg[0]_i_54_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  pad1/img_y_index_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.450    14.136    pad1_n_179
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.303    14.439 r  img_y_index[0]_i_11/O
                         net (fo=1, routed)           0.846    15.285    pad1/img_y_index_reg[0]_0[3]
    SLICE_X2Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.681 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.681    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.996 f  pad1/img_y_index_reg[0]_i_5/O[3]
                         net (fo=14, routed)          0.897    16.894    pad1_n_206
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.307    17.201 r  img_y_index[0]_i_490/O
                         net (fo=1, routed)           0.814    18.015    img_y_index[0]_i_490_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.400 r  img_y_index_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    18.400    img_y_index_reg[0]_i_441_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  img_y_index_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.514    img_y_index_reg[0]_i_387_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.827 r  img_y_index_reg[0]_i_260/O[3]
                         net (fo=3, routed)           0.522    19.349    pad1/img_y_index_reg[0]_i_183_0[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.306    19.655 r  pad1/img_y_index[0]_i_273/O
                         net (fo=1, routed)           0.889    20.544    pad1/img_y_index[0]_i_273_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.070 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.070    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.184    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.298    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.526 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           0.505    22.031    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.313    22.344 r  pad1/img_y_index[0]_i_3/O
                         net (fo=109, routed)         0.283    22.626    pad1/img_y_index[0]_i_3_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124    22.750 r  pad1/img_y_index[9]_i_92/O
                         net (fo=1, routed)           0.663    23.414    pad1/img_y_index[9]_i_92_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.994 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.994    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.216 f  pad1/img_y_index_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.468    24.683    pad1/img_y_index_reg[8]_i_11_n_7
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.299    24.982 f  pad1/img_y_index[6]_i_15/O
                         net (fo=5, routed)           0.342    25.325    pad1/img_y_index[6]_i_15_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    25.449 r  pad1/img_y_index[9]_i_120/O
                         net (fo=1, routed)           0.503    25.952    pad1/img_y_index[9]_i_120_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.350 r  pad1/img_y_index_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.350    pad1/img_y_index_reg[9]_i_74_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.464 r  pad1/img_y_index_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.464    pad1/img_y_index_reg[9]_i_39_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.578 r  pad1/img_y_index_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.578    pad1/img_y_index_reg[9]_i_14_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  pad1/img_y_index_reg[9]_i_3/CO[3]
                         net (fo=29, routed)          0.968    27.660    pad1/img_y_index2
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124    27.784 r  pad1/img_y_index[6]_i_5/O
                         net (fo=12, routed)          0.516    28.300    pad1/img_y_index[6]_i_5_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I4_O)        0.124    28.424 r  pad1/input_img_address_out[7]_i_9/O
                         net (fo=1, routed)           0.492    28.916    pad1/input_img_address_out[7]_i_9_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    29.301 r  pad1/input_img_address_out_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.301    pad1/input_img_address_out_reg[7]_i_4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.523 r  pad1/input_img_address_out_reg[9]_i_9/O[0]
                         net (fo=3, routed)           0.472    29.994    pad1/input_img_address_out_reg[9]_i_9_n_7
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.299    30.293 r  pad1/input_img_address_out[9]_i_4/O
                         net (fo=1, routed)           0.471    30.764    pad1/input_img_address_out[9]_i_4_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    31.301 r  pad1/input_img_address_out_reg[9]_i_3/O[2]
                         net (fo=1, routed)           0.616    31.917    pad1/input_img_address_out_reg[9]_i_3_n_5
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.532    32.449 r  pad1/input_img_address_out_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000    32.449    pad1/input_img_address_out0[9]
    SLICE_X2Y20          FDCE                                         r  pad1/input_img_address_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.508    14.849    pad1/clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  pad1/input_img_address_out_reg[9]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)        0.109    15.183    pad1/input_img_address_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -32.449    
  -------------------------------------------------------------------
                         slack                                -17.266    

Slack (VIOLATED) :        -17.027ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.119ns  (logic 12.680ns (46.757%)  route 14.439ns (53.243%))
  Logic Levels:           44  (CARRY4=30 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.570     5.091    pad1/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=21, routed)          0.265     5.812    pad1/output_pixel_counter_reg[0]
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.670     6.606    pad1/img_x_index[3]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.186 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.186    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.414    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.528    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  pad1/img_y_index_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.642    pad1/img_y_index_reg[0]_i_169_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.976 r  pad1/img_y_index_reg[0]_i_60/O[1]
                         net (fo=21, routed)          0.603     8.579    pad1/img_x_index6[22]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.303     8.882 r  pad1/img_y_index[0]_i_440/O
                         net (fo=21, routed)          1.469    10.351    pad1/img_y_index[0]_i_440_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  pad1/img_y_index[0]_i_366/O
                         net (fo=1, routed)           0.000    10.475    pad1/img_y_index[0]_i_366_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.025 r  pad1/img_y_index_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.025    pad1/img_y_index_reg[0]_i_246_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.247 r  pad1/img_y_index_reg[0]_i_234/O[0]
                         net (fo=3, routed)           0.881    12.128    pad1_n_56
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.299    12.427 r  img_y_index[0]_i_122/O
                         net (fo=1, routed)           0.528    12.955    pad1/img_y_index[0]_i_49[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.353 r  pad1/img_y_index_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.353    pad1/img_y_index_reg[0]_i_54_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  pad1/img_y_index_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.450    14.136    pad1_n_179
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.303    14.439 r  img_y_index[0]_i_11/O
                         net (fo=1, routed)           0.846    15.285    pad1/img_y_index_reg[0]_0[3]
    SLICE_X2Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.681 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.681    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.996 f  pad1/img_y_index_reg[0]_i_5/O[3]
                         net (fo=14, routed)          0.897    16.894    pad1_n_206
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.307    17.201 r  img_y_index[0]_i_490/O
                         net (fo=1, routed)           0.814    18.015    img_y_index[0]_i_490_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.400 r  img_y_index_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    18.400    img_y_index_reg[0]_i_441_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  img_y_index_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.514    img_y_index_reg[0]_i_387_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.827 r  img_y_index_reg[0]_i_260/O[3]
                         net (fo=3, routed)           0.522    19.349    pad1/img_y_index_reg[0]_i_183_0[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.306    19.655 r  pad1/img_y_index[0]_i_273/O
                         net (fo=1, routed)           0.889    20.544    pad1/img_y_index[0]_i_273_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.070 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.070    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.184    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.298    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.526 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           0.505    22.031    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.313    22.344 r  pad1/img_y_index[0]_i_3/O
                         net (fo=109, routed)         0.283    22.626    pad1/img_y_index[0]_i_3_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124    22.750 r  pad1/img_y_index[9]_i_92/O
                         net (fo=1, routed)           0.663    23.414    pad1/img_y_index[9]_i_92_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.994 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.994    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.216 f  pad1/img_y_index_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.468    24.683    pad1/img_y_index_reg[8]_i_11_n_7
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.299    24.982 f  pad1/img_y_index[6]_i_15/O
                         net (fo=5, routed)           0.342    25.325    pad1/img_y_index[6]_i_15_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    25.449 r  pad1/img_y_index[9]_i_120/O
                         net (fo=1, routed)           0.503    25.952    pad1/img_y_index[9]_i_120_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.350 r  pad1/img_y_index_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.350    pad1/img_y_index_reg[9]_i_74_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.464 r  pad1/img_y_index_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.464    pad1/img_y_index_reg[9]_i_39_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.578 r  pad1/img_y_index_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.578    pad1/img_y_index_reg[9]_i_14_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  pad1/img_y_index_reg[9]_i_3/CO[3]
                         net (fo=29, routed)          0.968    27.660    pad1/img_y_index2
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124    27.784 r  pad1/img_y_index[6]_i_5/O
                         net (fo=12, routed)          0.725    28.509    pad1/img_y_index[6]_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I5_O)        0.124    28.633 r  pad1/input_img_address_out[7]_i_13/O
                         net (fo=1, routed)           0.000    28.633    pad1/input_img_address_out[7]_i_13_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.239 r  pad1/input_img_address_out_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.647    29.886    pad1/input_img_address_out_reg[7]_i_4_n_4
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.306    30.192 r  pad1/input_img_address_out[7]_i_5/O
                         net (fo=1, routed)           0.000    30.192    pad1/input_img_address_out[7]_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.593 r  pad1/input_img_address_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.593    pad1/input_img_address_out_reg[7]_i_2_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.815 r  pad1/input_img_address_out_reg[9]_i_3/O[0]
                         net (fo=2, routed)           0.501    31.316    pad1/input_img_address_out_reg[9]_i_3_n_7
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    31.991 r  pad1/input_img_address_out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.991    pad1/input_img_address_out_reg[7]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.210 r  pad1/input_img_address_out_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    32.210    pad1/input_img_address_out0[8]
    SLICE_X2Y20          FDCE                                         r  pad1/input_img_address_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.508    14.849    pad1/clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  pad1/input_img_address_out_reg[8]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)        0.109    15.183    pad1/input_img_address_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -32.210    
  -------------------------------------------------------------------
                         slack                                -17.027    

Slack (VIOLATED) :        -16.699ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.791ns  (logic 12.069ns (45.050%)  route 14.722ns (54.950%))
  Logic Levels:           42  (CARRY4=28 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.570     5.091    pad1/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=21, routed)          0.265     5.812    pad1/output_pixel_counter_reg[0]
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.670     6.606    pad1/img_x_index[3]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.186 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.186    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.414    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.528    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  pad1/img_y_index_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.642    pad1/img_y_index_reg[0]_i_169_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.976 r  pad1/img_y_index_reg[0]_i_60/O[1]
                         net (fo=21, routed)          0.603     8.579    pad1/img_x_index6[22]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.303     8.882 r  pad1/img_y_index[0]_i_440/O
                         net (fo=21, routed)          1.469    10.351    pad1/img_y_index[0]_i_440_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  pad1/img_y_index[0]_i_366/O
                         net (fo=1, routed)           0.000    10.475    pad1/img_y_index[0]_i_366_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.025 r  pad1/img_y_index_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.025    pad1/img_y_index_reg[0]_i_246_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.247 r  pad1/img_y_index_reg[0]_i_234/O[0]
                         net (fo=3, routed)           0.881    12.128    pad1_n_56
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.299    12.427 r  img_y_index[0]_i_122/O
                         net (fo=1, routed)           0.528    12.955    pad1/img_y_index[0]_i_49[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.353 r  pad1/img_y_index_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.353    pad1/img_y_index_reg[0]_i_54_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  pad1/img_y_index_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.450    14.136    pad1_n_179
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.303    14.439 r  img_y_index[0]_i_11/O
                         net (fo=1, routed)           0.846    15.285    pad1/img_y_index_reg[0]_0[3]
    SLICE_X2Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.681 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.681    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.996 f  pad1/img_y_index_reg[0]_i_5/O[3]
                         net (fo=14, routed)          0.897    16.894    pad1_n_206
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.307    17.201 r  img_y_index[0]_i_490/O
                         net (fo=1, routed)           0.814    18.015    img_y_index[0]_i_490_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.400 r  img_y_index_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    18.400    img_y_index_reg[0]_i_441_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  img_y_index_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.514    img_y_index_reg[0]_i_387_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.827 r  img_y_index_reg[0]_i_260/O[3]
                         net (fo=3, routed)           0.522    19.349    pad1/img_y_index_reg[0]_i_183_0[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.306    19.655 r  pad1/img_y_index[0]_i_273/O
                         net (fo=1, routed)           0.889    20.544    pad1/img_y_index[0]_i_273_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.070 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.070    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.184    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.298    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.526 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           0.505    22.031    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.313    22.344 r  pad1/img_y_index[0]_i_3/O
                         net (fo=109, routed)         0.283    22.626    pad1/img_y_index[0]_i_3_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124    22.750 r  pad1/img_y_index[9]_i_92/O
                         net (fo=1, routed)           0.663    23.414    pad1/img_y_index[9]_i_92_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.994 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.994    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.216 f  pad1/img_y_index_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.468    24.683    pad1/img_y_index_reg[8]_i_11_n_7
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.299    24.982 f  pad1/img_y_index[6]_i_15/O
                         net (fo=5, routed)           0.342    25.325    pad1/img_y_index[6]_i_15_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    25.449 r  pad1/img_y_index[9]_i_120/O
                         net (fo=1, routed)           0.503    25.952    pad1/img_y_index[9]_i_120_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.350 r  pad1/img_y_index_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.350    pad1/img_y_index_reg[9]_i_74_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.464 r  pad1/img_y_index_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.464    pad1/img_y_index_reg[9]_i_39_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.578 r  pad1/img_y_index_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.578    pad1/img_y_index_reg[9]_i_14_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  pad1/img_y_index_reg[9]_i_3/CO[3]
                         net (fo=29, routed)          0.968    27.660    pad1/img_y_index2
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124    27.784 r  pad1/img_y_index[6]_i_5/O
                         net (fo=12, routed)          0.725    28.509    pad1/img_y_index[6]_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I5_O)        0.124    28.633 r  pad1/input_img_address_out[7]_i_13/O
                         net (fo=1, routed)           0.000    28.633    pad1/input_img_address_out[7]_i_13_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.239 r  pad1/input_img_address_out_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.647    29.886    pad1/input_img_address_out_reg[7]_i_4_n_4
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.306    30.192 r  pad1/input_img_address_out[7]_i_5/O
                         net (fo=1, routed)           0.000    30.192    pad1/input_img_address_out[7]_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    30.440 r  pad1/input_img_address_out_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.784    31.224    pad1/input_img_address_out_reg[7]_i_2_n_4
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.658    31.882 r  pad1/input_img_address_out_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    31.882    pad1/input_img_address_out0[7]
    SLICE_X2Y19          FDCE                                         r  pad1/input_img_address_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.508    14.849    pad1/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  pad1/input_img_address_out_reg[7]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.109    15.183    pad1/input_img_address_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -31.882    
  -------------------------------------------------------------------
                         slack                                -16.699    

Slack (VIOLATED) :        -16.597ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.689ns  (logic 11.967ns (44.840%)  route 14.722ns (55.160%))
  Logic Levels:           42  (CARRY4=28 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.570     5.091    pad1/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=21, routed)          0.265     5.812    pad1/output_pixel_counter_reg[0]
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.670     6.606    pad1/img_x_index[3]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.186 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.186    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.414    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.528    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  pad1/img_y_index_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.642    pad1/img_y_index_reg[0]_i_169_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.976 r  pad1/img_y_index_reg[0]_i_60/O[1]
                         net (fo=21, routed)          0.603     8.579    pad1/img_x_index6[22]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.303     8.882 r  pad1/img_y_index[0]_i_440/O
                         net (fo=21, routed)          1.469    10.351    pad1/img_y_index[0]_i_440_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  pad1/img_y_index[0]_i_366/O
                         net (fo=1, routed)           0.000    10.475    pad1/img_y_index[0]_i_366_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.025 r  pad1/img_y_index_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.025    pad1/img_y_index_reg[0]_i_246_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.247 r  pad1/img_y_index_reg[0]_i_234/O[0]
                         net (fo=3, routed)           0.881    12.128    pad1_n_56
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.299    12.427 r  img_y_index[0]_i_122/O
                         net (fo=1, routed)           0.528    12.955    pad1/img_y_index[0]_i_49[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.353 r  pad1/img_y_index_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.353    pad1/img_y_index_reg[0]_i_54_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  pad1/img_y_index_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.450    14.136    pad1_n_179
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.303    14.439 r  img_y_index[0]_i_11/O
                         net (fo=1, routed)           0.846    15.285    pad1/img_y_index_reg[0]_0[3]
    SLICE_X2Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.681 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.681    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.996 f  pad1/img_y_index_reg[0]_i_5/O[3]
                         net (fo=14, routed)          0.897    16.894    pad1_n_206
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.307    17.201 r  img_y_index[0]_i_490/O
                         net (fo=1, routed)           0.814    18.015    img_y_index[0]_i_490_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.400 r  img_y_index_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    18.400    img_y_index_reg[0]_i_441_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  img_y_index_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.514    img_y_index_reg[0]_i_387_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.827 r  img_y_index_reg[0]_i_260/O[3]
                         net (fo=3, routed)           0.522    19.349    pad1/img_y_index_reg[0]_i_183_0[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.306    19.655 r  pad1/img_y_index[0]_i_273/O
                         net (fo=1, routed)           0.889    20.544    pad1/img_y_index[0]_i_273_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.070 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.070    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.184    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.298    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.526 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           0.505    22.031    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.313    22.344 r  pad1/img_y_index[0]_i_3/O
                         net (fo=109, routed)         0.283    22.626    pad1/img_y_index[0]_i_3_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124    22.750 r  pad1/img_y_index[9]_i_92/O
                         net (fo=1, routed)           0.663    23.414    pad1/img_y_index[9]_i_92_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.994 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.994    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.216 f  pad1/img_y_index_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.468    24.683    pad1/img_y_index_reg[8]_i_11_n_7
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.299    24.982 f  pad1/img_y_index[6]_i_15/O
                         net (fo=5, routed)           0.342    25.325    pad1/img_y_index[6]_i_15_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    25.449 r  pad1/img_y_index[9]_i_120/O
                         net (fo=1, routed)           0.503    25.952    pad1/img_y_index[9]_i_120_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.350 r  pad1/img_y_index_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.350    pad1/img_y_index_reg[9]_i_74_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.464 r  pad1/img_y_index_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.464    pad1/img_y_index_reg[9]_i_39_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.578 r  pad1/img_y_index_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.578    pad1/img_y_index_reg[9]_i_14_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  pad1/img_y_index_reg[9]_i_3/CO[3]
                         net (fo=29, routed)          0.968    27.660    pad1/img_y_index2
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124    27.784 r  pad1/img_y_index[6]_i_5/O
                         net (fo=12, routed)          0.725    28.509    pad1/img_y_index[6]_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I5_O)        0.124    28.633 r  pad1/input_img_address_out[7]_i_13/O
                         net (fo=1, routed)           0.000    28.633    pad1/input_img_address_out[7]_i_13_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    29.239 r  pad1/input_img_address_out_reg[7]_i_4/O[3]
                         net (fo=3, routed)           0.647    29.886    pad1/input_img_address_out_reg[7]_i_4_n_4
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.306    30.192 r  pad1/input_img_address_out[7]_i_5/O
                         net (fo=1, routed)           0.000    30.192    pad1/input_img_address_out[7]_i_5_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    30.440 r  pad1/input_img_address_out_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.784    31.224    pad1/input_img_address_out_reg[7]_i_2_n_4
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.556    31.780 r  pad1/input_img_address_out_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    31.780    pad1/input_img_address_out0[6]
    SLICE_X2Y19          FDCE                                         r  pad1/input_img_address_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.508    14.849    pad1/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  pad1/input_img_address_out_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.109    15.183    pad1/input_img_address_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -31.780    
  -------------------------------------------------------------------
                         slack                                -16.597    

Slack (VIOLATED) :        -16.110ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.202ns  (logic 12.090ns (46.142%)  route 14.112ns (53.858%))
  Logic Levels:           42  (CARRY4=28 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.570     5.091    pad1/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=21, routed)          0.265     5.812    pad1/output_pixel_counter_reg[0]
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.670     6.606    pad1/img_x_index[3]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.186 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.186    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.414    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.528    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  pad1/img_y_index_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.642    pad1/img_y_index_reg[0]_i_169_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.976 r  pad1/img_y_index_reg[0]_i_60/O[1]
                         net (fo=21, routed)          0.603     8.579    pad1/img_x_index6[22]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.303     8.882 r  pad1/img_y_index[0]_i_440/O
                         net (fo=21, routed)          1.469    10.351    pad1/img_y_index[0]_i_440_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  pad1/img_y_index[0]_i_366/O
                         net (fo=1, routed)           0.000    10.475    pad1/img_y_index[0]_i_366_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.025 r  pad1/img_y_index_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.025    pad1/img_y_index_reg[0]_i_246_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.247 r  pad1/img_y_index_reg[0]_i_234/O[0]
                         net (fo=3, routed)           0.881    12.128    pad1_n_56
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.299    12.427 r  img_y_index[0]_i_122/O
                         net (fo=1, routed)           0.528    12.955    pad1/img_y_index[0]_i_49[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.353 r  pad1/img_y_index_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.353    pad1/img_y_index_reg[0]_i_54_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  pad1/img_y_index_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.450    14.136    pad1_n_179
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.303    14.439 r  img_y_index[0]_i_11/O
                         net (fo=1, routed)           0.846    15.285    pad1/img_y_index_reg[0]_0[3]
    SLICE_X2Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.681 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.681    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.996 f  pad1/img_y_index_reg[0]_i_5/O[3]
                         net (fo=14, routed)          0.897    16.894    pad1_n_206
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.307    17.201 r  img_y_index[0]_i_490/O
                         net (fo=1, routed)           0.814    18.015    img_y_index[0]_i_490_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.400 r  img_y_index_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    18.400    img_y_index_reg[0]_i_441_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  img_y_index_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.514    img_y_index_reg[0]_i_387_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.827 r  img_y_index_reg[0]_i_260/O[3]
                         net (fo=3, routed)           0.522    19.349    pad1/img_y_index_reg[0]_i_183_0[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.306    19.655 r  pad1/img_y_index[0]_i_273/O
                         net (fo=1, routed)           0.889    20.544    pad1/img_y_index[0]_i_273_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.070 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.070    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.184    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.298    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.526 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           0.505    22.031    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.313    22.344 r  pad1/img_y_index[0]_i_3/O
                         net (fo=109, routed)         0.283    22.626    pad1/img_y_index[0]_i_3_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124    22.750 r  pad1/img_y_index[9]_i_92/O
                         net (fo=1, routed)           0.663    23.414    pad1/img_y_index[9]_i_92_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.994 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.994    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.216 f  pad1/img_y_index_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.468    24.683    pad1/img_y_index_reg[8]_i_11_n_7
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.299    24.982 f  pad1/img_y_index[6]_i_15/O
                         net (fo=5, routed)           0.342    25.325    pad1/img_y_index[6]_i_15_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    25.449 r  pad1/img_y_index[9]_i_120/O
                         net (fo=1, routed)           0.503    25.952    pad1/img_y_index[9]_i_120_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.350 r  pad1/img_y_index_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.350    pad1/img_y_index_reg[9]_i_74_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.464 r  pad1/img_y_index_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.464    pad1/img_y_index_reg[9]_i_39_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.578 r  pad1/img_y_index_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.578    pad1/img_y_index_reg[9]_i_14_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  pad1/img_y_index_reg[9]_i_3/CO[3]
                         net (fo=29, routed)          0.968    27.660    pad1/img_y_index2
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124    27.784 r  pad1/img_y_index[6]_i_5/O
                         net (fo=12, routed)          0.725    28.509    pad1/img_y_index[6]_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I5_O)        0.124    28.633 r  pad1/input_img_address_out[7]_i_13/O
                         net (fo=1, routed)           0.000    28.633    pad1/input_img_address_out[7]_i_13_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.057 r  pad1/input_img_address_out_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.309    29.366    pad1/input_img_address_out_reg[7]_i_4_n_6
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.303    29.669 r  pad1/input_img_address_out[7]_i_7/O
                         net (fo=1, routed)           0.000    29.669    pad1/input_img_address_out[7]_i_7_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.249 r  pad1/input_img_address_out_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.512    30.761    pad1/input_img_address_out_reg[7]_i_2_n_5
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.532    31.293 r  pad1/input_img_address_out_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    31.293    pad1/input_img_address_out0[5]
    SLICE_X2Y19          FDCE                                         r  pad1/input_img_address_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.508    14.849    pad1/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  pad1/input_img_address_out_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.109    15.183    pad1/input_img_address_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -31.293    
  -------------------------------------------------------------------
                         slack                                -16.110    

Slack (VIOLATED) :        -15.854ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.946ns  (logic 11.776ns (45.387%)  route 14.170ns (54.613%))
  Logic Levels:           43  (CARRY4=28 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.570     5.091    pad1/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=21, routed)          0.265     5.812    pad1/output_pixel_counter_reg[0]
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.670     6.606    pad1/img_x_index[3]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.186 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.186    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.414    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.528    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  pad1/img_y_index_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.642    pad1/img_y_index_reg[0]_i_169_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.976 r  pad1/img_y_index_reg[0]_i_60/O[1]
                         net (fo=21, routed)          0.603     8.579    pad1/img_x_index6[22]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.303     8.882 r  pad1/img_y_index[0]_i_440/O
                         net (fo=21, routed)          1.469    10.351    pad1/img_y_index[0]_i_440_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  pad1/img_y_index[0]_i_366/O
                         net (fo=1, routed)           0.000    10.475    pad1/img_y_index[0]_i_366_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.025 r  pad1/img_y_index_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.025    pad1/img_y_index_reg[0]_i_246_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.247 r  pad1/img_y_index_reg[0]_i_234/O[0]
                         net (fo=3, routed)           0.881    12.128    pad1_n_56
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.299    12.427 r  img_y_index[0]_i_122/O
                         net (fo=1, routed)           0.528    12.955    pad1/img_y_index[0]_i_49[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.353 r  pad1/img_y_index_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.353    pad1/img_y_index_reg[0]_i_54_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  pad1/img_y_index_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.450    14.136    pad1_n_179
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.303    14.439 r  img_y_index[0]_i_11/O
                         net (fo=1, routed)           0.846    15.285    pad1/img_y_index_reg[0]_0[3]
    SLICE_X2Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.681 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.681    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.996 f  pad1/img_y_index_reg[0]_i_5/O[3]
                         net (fo=14, routed)          0.897    16.894    pad1_n_206
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.307    17.201 r  img_y_index[0]_i_490/O
                         net (fo=1, routed)           0.814    18.015    img_y_index[0]_i_490_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.400 r  img_y_index_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    18.400    img_y_index_reg[0]_i_441_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  img_y_index_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.514    img_y_index_reg[0]_i_387_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.827 r  img_y_index_reg[0]_i_260/O[3]
                         net (fo=3, routed)           0.522    19.349    pad1/img_y_index_reg[0]_i_183_0[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.306    19.655 r  pad1/img_y_index[0]_i_273/O
                         net (fo=1, routed)           0.889    20.544    pad1/img_y_index[0]_i_273_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.070 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.070    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.184    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.298    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.526 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           0.505    22.031    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.313    22.344 r  pad1/img_y_index[0]_i_3/O
                         net (fo=109, routed)         0.283    22.626    pad1/img_y_index[0]_i_3_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124    22.750 r  pad1/img_y_index[9]_i_92/O
                         net (fo=1, routed)           0.663    23.414    pad1/img_y_index[9]_i_92_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.994 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.994    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.216 f  pad1/img_y_index_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.468    24.683    pad1/img_y_index_reg[8]_i_11_n_7
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.299    24.982 f  pad1/img_y_index[6]_i_15/O
                         net (fo=5, routed)           0.342    25.325    pad1/img_y_index[6]_i_15_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    25.449 r  pad1/img_y_index[9]_i_120/O
                         net (fo=1, routed)           0.503    25.952    pad1/img_y_index[9]_i_120_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.350 r  pad1/img_y_index_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.350    pad1/img_y_index_reg[9]_i_74_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.464 r  pad1/img_y_index_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.464    pad1/img_y_index_reg[9]_i_39_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.578 r  pad1/img_y_index_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.578    pad1/img_y_index_reg[9]_i_14_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  pad1/img_y_index_reg[9]_i_3/CO[3]
                         net (fo=29, routed)          0.968    27.660    pad1/img_y_index2
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124    27.784 r  pad1/img_y_index[6]_i_5/O
                         net (fo=12, routed)          0.725    28.509    pad1/img_y_index[6]_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I5_O)        0.124    28.633 r  pad1/input_img_address_out[7]_i_13/O
                         net (fo=1, routed)           0.000    28.633    pad1/input_img_address_out[7]_i_13_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.880 r  pad1/input_img_address_out_reg[7]_i_4/O[0]
                         net (fo=3, routed)           0.505    29.385    pad1/input_img_address_out_reg[7]_i_4_n_7
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.299    29.684 r  pad1/input_img_address_out[7]_i_8__0/O
                         net (fo=1, routed)           0.000    29.684    pad1/input_img_address_out[7]_i_8__0_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    30.108 r  pad1/input_img_address_out_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.374    30.482    pad1/input_img_address_out_reg[7]_i_2_n_6
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.303    30.785 r  pad1/input_img_address_out[7]_i_3/O
                         net (fo=1, routed)           0.000    30.785    pad1/input_img_address_out[7]_i_3_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    31.037 r  pad1/input_img_address_out_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    31.037    pad1/input_img_address_out0[4]
    SLICE_X2Y19          FDCE                                         r  pad1/input_img_address_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.508    14.849    pad1/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  pad1/input_img_address_out_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.109    15.183    pad1/input_img_address_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -31.037    
  -------------------------------------------------------------------
                         slack                                -15.854    

Slack (VIOLATED) :        -14.746ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.838ns  (logic 11.052ns (44.496%)  route 13.786ns (55.504%))
  Logic Levels:           41  (CARRY4=27 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.570     5.091    pad1/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=21, routed)          0.265     5.812    pad1/output_pixel_counter_reg[0]
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.670     6.606    pad1/img_x_index[3]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.186 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.186    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.414    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.528    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  pad1/img_y_index_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.642    pad1/img_y_index_reg[0]_i_169_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.976 r  pad1/img_y_index_reg[0]_i_60/O[1]
                         net (fo=21, routed)          0.603     8.579    pad1/img_x_index6[22]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.303     8.882 r  pad1/img_y_index[0]_i_440/O
                         net (fo=21, routed)          1.469    10.351    pad1/img_y_index[0]_i_440_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  pad1/img_y_index[0]_i_366/O
                         net (fo=1, routed)           0.000    10.475    pad1/img_y_index[0]_i_366_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.025 r  pad1/img_y_index_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.025    pad1/img_y_index_reg[0]_i_246_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.247 r  pad1/img_y_index_reg[0]_i_234/O[0]
                         net (fo=3, routed)           0.881    12.128    pad1_n_56
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.299    12.427 r  img_y_index[0]_i_122/O
                         net (fo=1, routed)           0.528    12.955    pad1/img_y_index[0]_i_49[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.353 r  pad1/img_y_index_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.353    pad1/img_y_index_reg[0]_i_54_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  pad1/img_y_index_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.450    14.136    pad1_n_179
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.303    14.439 r  img_y_index[0]_i_11/O
                         net (fo=1, routed)           0.846    15.285    pad1/img_y_index_reg[0]_0[3]
    SLICE_X2Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.681 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.681    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.996 f  pad1/img_y_index_reg[0]_i_5/O[3]
                         net (fo=14, routed)          0.897    16.894    pad1_n_206
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.307    17.201 r  img_y_index[0]_i_490/O
                         net (fo=1, routed)           0.814    18.015    img_y_index[0]_i_490_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.400 r  img_y_index_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    18.400    img_y_index_reg[0]_i_441_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  img_y_index_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.514    img_y_index_reg[0]_i_387_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.827 r  img_y_index_reg[0]_i_260/O[3]
                         net (fo=3, routed)           0.522    19.349    pad1/img_y_index_reg[0]_i_183_0[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.306    19.655 r  pad1/img_y_index[0]_i_273/O
                         net (fo=1, routed)           0.889    20.544    pad1/img_y_index[0]_i_273_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.070 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.070    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.184    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.298    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.526 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           0.505    22.031    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.313    22.344 r  pad1/img_y_index[0]_i_3/O
                         net (fo=109, routed)         0.283    22.626    pad1/img_y_index[0]_i_3_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124    22.750 r  pad1/img_y_index[9]_i_92/O
                         net (fo=1, routed)           0.663    23.414    pad1/img_y_index[9]_i_92_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.994 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.994    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.216 f  pad1/img_y_index_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.468    24.683    pad1/img_y_index_reg[8]_i_11_n_7
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.299    24.982 f  pad1/img_y_index[6]_i_15/O
                         net (fo=5, routed)           0.342    25.325    pad1/img_y_index[6]_i_15_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    25.449 r  pad1/img_y_index[9]_i_120/O
                         net (fo=1, routed)           0.503    25.952    pad1/img_y_index[9]_i_120_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.350 r  pad1/img_y_index_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.350    pad1/img_y_index_reg[9]_i_74_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.464 r  pad1/img_y_index_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.464    pad1/img_y_index_reg[9]_i_39_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.578 r  pad1/img_y_index_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.578    pad1/img_y_index_reg[9]_i_14_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  pad1/img_y_index_reg[9]_i_3/CO[3]
                         net (fo=29, routed)          0.968    27.660    pad1/img_y_index2
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124    27.784 r  pad1/img_y_index[6]_i_5/O
                         net (fo=12, routed)          0.725    28.509    pad1/img_y_index[6]_i_5_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I5_O)        0.124    28.633 r  pad1/input_img_address_out[7]_i_13/O
                         net (fo=1, routed)           0.000    28.633    pad1/input_img_address_out[7]_i_13_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.880 r  pad1/input_img_address_out_reg[7]_i_4/O[0]
                         net (fo=3, routed)           0.496    29.376    pad1/input_img_address_out_reg[7]_i_4_n_7
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.299    29.675 r  pad1/input_img_address_out[3]_i_3/O
                         net (fo=1, routed)           0.000    29.675    pad1/input_img_address_out[3]_i_3_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    29.930 r  pad1/input_img_address_out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    29.930    pad1/input_img_address_out0[3]
    SLICE_X2Y18          FDCE                                         r  pad1/input_img_address_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.509    14.850    pad1/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  pad1/input_img_address_out_reg[3]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.184    pad1/input_img_address_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -29.930    
  -------------------------------------------------------------------
                         slack                                -14.746    

Slack (VIOLATED) :        -14.618ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.711ns  (logic 10.830ns (43.827%)  route 13.881ns (56.173%))
  Logic Levels:           39  (CARRY4=26 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.570     5.091    pad1/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=21, routed)          0.265     5.812    pad1/output_pixel_counter_reg[0]
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.670     6.606    pad1/img_x_index[3]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.186 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.186    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.414    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.528    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  pad1/img_y_index_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.642    pad1/img_y_index_reg[0]_i_169_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.976 r  pad1/img_y_index_reg[0]_i_60/O[1]
                         net (fo=21, routed)          0.603     8.579    pad1/img_x_index6[22]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.303     8.882 r  pad1/img_y_index[0]_i_440/O
                         net (fo=21, routed)          1.469    10.351    pad1/img_y_index[0]_i_440_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  pad1/img_y_index[0]_i_366/O
                         net (fo=1, routed)           0.000    10.475    pad1/img_y_index[0]_i_366_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.025 r  pad1/img_y_index_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.025    pad1/img_y_index_reg[0]_i_246_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.247 r  pad1/img_y_index_reg[0]_i_234/O[0]
                         net (fo=3, routed)           0.881    12.128    pad1_n_56
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.299    12.427 r  img_y_index[0]_i_122/O
                         net (fo=1, routed)           0.528    12.955    pad1/img_y_index[0]_i_49[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.353 r  pad1/img_y_index_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.353    pad1/img_y_index_reg[0]_i_54_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  pad1/img_y_index_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.450    14.136    pad1_n_179
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.303    14.439 r  img_y_index[0]_i_11/O
                         net (fo=1, routed)           0.846    15.285    pad1/img_y_index_reg[0]_0[3]
    SLICE_X2Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.681 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.681    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.996 f  pad1/img_y_index_reg[0]_i_5/O[3]
                         net (fo=14, routed)          0.897    16.894    pad1_n_206
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.307    17.201 r  img_y_index[0]_i_490/O
                         net (fo=1, routed)           0.814    18.015    img_y_index[0]_i_490_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.400 r  img_y_index_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    18.400    img_y_index_reg[0]_i_441_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  img_y_index_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.514    img_y_index_reg[0]_i_387_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.827 r  img_y_index_reg[0]_i_260/O[3]
                         net (fo=3, routed)           0.522    19.349    pad1/img_y_index_reg[0]_i_183_0[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.306    19.655 r  pad1/img_y_index[0]_i_273/O
                         net (fo=1, routed)           0.889    20.544    pad1/img_y_index[0]_i_273_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.070 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.070    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.184    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.298    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.526 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           0.505    22.031    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.313    22.344 r  pad1/img_y_index[0]_i_3/O
                         net (fo=109, routed)         0.283    22.626    pad1/img_y_index[0]_i_3_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124    22.750 r  pad1/img_y_index[9]_i_92/O
                         net (fo=1, routed)           0.663    23.414    pad1/img_y_index[9]_i_92_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.994 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.994    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.216 f  pad1/img_y_index_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.468    24.683    pad1/img_y_index_reg[8]_i_11_n_7
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.299    24.982 f  pad1/img_y_index[6]_i_15/O
                         net (fo=5, routed)           0.342    25.325    pad1/img_y_index[6]_i_15_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    25.449 r  pad1/img_y_index[9]_i_120/O
                         net (fo=1, routed)           0.503    25.952    pad1/img_y_index[9]_i_120_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.350 r  pad1/img_y_index_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.350    pad1/img_y_index_reg[9]_i_74_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.464 r  pad1/img_y_index_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.464    pad1/img_y_index_reg[9]_i_39_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.578 r  pad1/img_y_index_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.578    pad1/img_y_index_reg[9]_i_14_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  pad1/img_y_index_reg[9]_i_3/CO[3]
                         net (fo=29, routed)          0.968    27.660    pad1/img_y_index2
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124    27.784 r  pad1/img_y_index[6]_i_5/O
                         net (fo=12, routed)          0.837    28.620    pad1/img_y_index[6]_i_5_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124    28.744 r  pad1/img_y_index[0]_i_1/O
                         net (fo=2, routed)           0.479    29.223    pad1/img_y_index[0]
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    29.802 r  pad1/input_img_address_out_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    29.802    pad1/input_img_address_out0[2]
    SLICE_X2Y18          FDCE                                         r  pad1/input_img_address_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.509    14.850    pad1/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  pad1/input_img_address_out_reg[2]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.184    pad1/input_img_address_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -29.802    
  -------------------------------------------------------------------
                         slack                                -14.618    

Slack (VIOLATED) :        -14.461ns  (required time - arrival time)
  Source:                 pad1/output_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad1/input_img_address_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.554ns  (logic 10.673ns (43.468%)  route 13.881ns (56.532%))
  Logic Levels:           39  (CARRY4=26 LUT1=1 LUT2=1 LUT3=5 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.570     5.091    pad1/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  pad1/output_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  pad1/output_pixel_counter_reg[0]/Q
                         net (fo=21, routed)          0.265     5.812    pad1/output_pixel_counter_reg[0]
    SLICE_X10Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.936 r  pad1/img_x_index[3]_i_15/O
                         net (fo=1, routed)           0.670     6.606    pad1/img_x_index[3]_i_15_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.186 r  pad1/img_x_index_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.186    pad1/img_x_index_reg[3]_i_13_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  pad1/img_x_index_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.300    pad1/img_x_index_reg[2]_i_10_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  pad1/img_y_index_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000     7.414    pad1/img_y_index_reg[0]_i_228_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  pad1/img_y_index_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.528    pad1/img_y_index_reg[0]_i_229_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.642 r  pad1/img_y_index_reg[0]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.642    pad1/img_y_index_reg[0]_i_169_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.976 r  pad1/img_y_index_reg[0]_i_60/O[1]
                         net (fo=21, routed)          0.603     8.579    pad1/img_x_index6[22]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.303     8.882 r  pad1/img_y_index[0]_i_440/O
                         net (fo=21, routed)          1.469    10.351    pad1/img_y_index[0]_i_440_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I4_O)        0.124    10.475 r  pad1/img_y_index[0]_i_366/O
                         net (fo=1, routed)           0.000    10.475    pad1/img_y_index[0]_i_366_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.025 r  pad1/img_y_index_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    11.025    pad1/img_y_index_reg[0]_i_246_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.247 r  pad1/img_y_index_reg[0]_i_234/O[0]
                         net (fo=3, routed)           0.881    12.128    pad1_n_56
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.299    12.427 r  img_y_index[0]_i_122/O
                         net (fo=1, routed)           0.528    12.955    pad1/img_y_index[0]_i_49[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.353 r  pad1/img_y_index_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    13.353    pad1/img_y_index_reg[0]_i_54_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  pad1/img_y_index_reg[0]_i_52/O[1]
                         net (fo=3, routed)           0.450    14.136    pad1_n_179
    SLICE_X7Y9           LUT3 (Prop_lut3_I1_O)        0.303    14.439 r  img_y_index[0]_i_11/O
                         net (fo=1, routed)           0.846    15.285    pad1/img_y_index_reg[0]_0[3]
    SLICE_X2Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.681 r  pad1/img_y_index_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.681    pad1/img_y_index_reg[0]_i_4_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.996 f  pad1/img_y_index_reg[0]_i_5/O[3]
                         net (fo=14, routed)          0.897    16.894    pad1_n_206
    SLICE_X7Y12          LUT3 (Prop_lut3_I0_O)        0.307    17.201 r  img_y_index[0]_i_490/O
                         net (fo=1, routed)           0.814    18.015    img_y_index[0]_i_490_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.400 r  img_y_index_reg[0]_i_441/CO[3]
                         net (fo=1, routed)           0.000    18.400    img_y_index_reg[0]_i_441_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.514 r  img_y_index_reg[0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    18.514    img_y_index_reg[0]_i_387_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.827 r  img_y_index_reg[0]_i_260/O[3]
                         net (fo=3, routed)           0.522    19.349    pad1/img_y_index_reg[0]_i_183_0[3]
    SLICE_X1Y18          LUT4 (Prop_lut4_I0_O)        0.306    19.655 r  pad1/img_y_index[0]_i_273/O
                         net (fo=1, routed)           0.889    20.544    pad1/img_y_index[0]_i_273_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.070 r  pad1/img_y_index_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    21.070    pad1/img_y_index_reg[0]_i_183_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  pad1/img_y_index_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.184    pad1/img_y_index_reg[0]_i_74_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  pad1/img_y_index_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.298    pad1/img_y_index_reg[0]_i_35_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.526 r  pad1/img_y_index_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           0.505    22.031    pad1/img_y_index_reg[0]_i_9_n_1
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.313    22.344 r  pad1/img_y_index[0]_i_3/O
                         net (fo=109, routed)         0.283    22.626    pad1/img_y_index[0]_i_3_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124    22.750 r  pad1/img_y_index[9]_i_92/O
                         net (fo=1, routed)           0.663    23.414    pad1/img_y_index[9]_i_92_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.994 r  pad1/img_y_index_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.994    pad1/img_y_index_reg[9]_i_53_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.216 f  pad1/img_y_index_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.468    24.683    pad1/img_y_index_reg[8]_i_11_n_7
    SLICE_X6Y15          LUT5 (Prop_lut5_I4_O)        0.299    24.982 f  pad1/img_y_index[6]_i_15/O
                         net (fo=5, routed)           0.342    25.325    pad1/img_y_index[6]_i_15_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I0_O)        0.124    25.449 r  pad1/img_y_index[9]_i_120/O
                         net (fo=1, routed)           0.503    25.952    pad1/img_y_index[9]_i_120_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.350 r  pad1/img_y_index_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    26.350    pad1/img_y_index_reg[9]_i_74_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.464 r  pad1/img_y_index_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.464    pad1/img_y_index_reg[9]_i_39_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.578 r  pad1/img_y_index_reg[9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.578    pad1/img_y_index_reg[9]_i_14_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.692 r  pad1/img_y_index_reg[9]_i_3/CO[3]
                         net (fo=29, routed)          0.968    27.660    pad1/img_y_index2
    SLICE_X7Y18          LUT2 (Prop_lut2_I0_O)        0.124    27.784 r  pad1/img_y_index[6]_i_5/O
                         net (fo=12, routed)          0.837    28.620    pad1/img_y_index[6]_i_5_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124    28.744 r  pad1/img_y_index[0]_i_1/O
                         net (fo=2, routed)           0.479    29.223    pad1/img_y_index[0]
    SLICE_X2Y18          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    29.645 r  pad1/input_img_address_out_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    29.645    pad1/input_img_address_out0[1]
    SLICE_X2Y18          FDCE                                         r  pad1/input_img_address_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.509    14.850    pad1/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  pad1/input_img_address_out_reg[1]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.184    pad1/input_img_address_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -29.645    
  -------------------------------------------------------------------
                         slack                                -14.461    

Slack (VIOLATED) :        -14.228ns  (required time - arrival time)
  Source:                 conv1/kernel_pixel_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv1/input_img_address_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.232ns  (logic 11.984ns (49.456%)  route 12.248ns (50.544%))
  Logic Levels:           39  (CARRY4=25 LUT1=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.564     5.085    conv1/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  conv1/kernel_pixel_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.456     5.541 f  conv1/kernel_pixel_counter_reg[0]/Q
                         net (fo=67, routed)          0.509     6.050    conv1/kernel_pixel_counter_reg[0]
    SLICE_X35Y9          LUT1 (Prop_lut1_I0_O)        0.124     6.174 r  conv1/input_img_address_out[3]_i_64/O
                         net (fo=1, routed)           0.520     6.695    conv1/kernel_pixel_counter2[0]
    SLICE_X34Y10         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     7.297 r  conv1/input_img_address_out_reg[3]_i_38/O[2]
                         net (fo=25, routed)          0.457     7.753    conv1/input_img_address_out_reg[3]_i_38_n_5
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.301     8.054 r  conv1/input_img_address_out[3]_i_606/O
                         net (fo=12, routed)          1.006     9.060    conv1/input_img_address_out[3]_i_606_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.184 r  conv1/input_img_address_out[3]_i_312/O
                         net (fo=19, routed)          0.887    10.071    conv1/input_img_address_out[3]_i_312_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.195 r  conv1/input_img_address_out[3]_i_1646/O
                         net (fo=1, routed)           0.000    10.195    conv1/input_img_address_out[3]_i_1646_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.596 r  conv1/input_img_address_out_reg[3]_i_1598/CO[3]
                         net (fo=1, routed)           0.000    10.596    conv1/input_img_address_out_reg[3]_i_1598_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  conv1/input_img_address_out_reg[3]_i_1512/CO[3]
                         net (fo=1, routed)           0.000    10.710    conv1/input_img_address_out_reg[3]_i_1512_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  conv1/input_img_address_out_reg[3]_i_1396/CO[3]
                         net (fo=1, routed)           0.000    10.824    conv1/input_img_address_out_reg[3]_i_1396_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.046 r  conv1/input_img_address_out_reg[3]_i_1211/O[0]
                         net (fo=2, routed)           0.924    11.970    conv1_n_170
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.324    12.294 r  input_img_address_out[3]_i_875/O
                         net (fo=2, routed)           0.641    12.935    conv1/input_img_address_out[3]_i_568_0[0]
    SLICE_X40Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    13.669 r  conv1/input_img_address_out_reg[3]_i_570/CO[3]
                         net (fo=1, routed)           0.000    13.669    conv1/input_img_address_out_reg[3]_i_570_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.783 r  conv1/input_img_address_out_reg[3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    13.783    conv1/input_img_address_out_reg[3]_i_295_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.022 r  conv1/input_img_address_out_reg[3]_i_151/O[2]
                         net (fo=2, routed)           0.466    14.488    conv1_n_274
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.302    14.790 r  input_img_address_out[3]_i_139/O
                         net (fo=2, routed)           1.194    15.984    input_img_address_out[3]_i_139_n_0
    SLICE_X43Y14         LUT4 (Prop_lut4_I3_O)        0.124    16.108 r  input_img_address_out[3]_i_143/O
                         net (fo=1, routed)           0.000    16.108    conv1/input_img_address_out_reg[3]_i_41_1[2]
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.509 r  conv1/input_img_address_out_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    16.509    conv1/input_img_address_out_reg[3]_i_77_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.623 r  conv1/input_img_address_out_reg[3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.623    conv1/input_img_address_out_reg[3]_i_41_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.957 r  conv1/input_img_address_out_reg[9]_i_45/O[1]
                         net (fo=6, routed)           0.693    17.650    conv1_n_95
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.303    17.953 r  input_img_address_out[3]_i_1540/O
                         net (fo=1, routed)           0.000    17.953    conv1/input_img_address_out[3]_i_1531_0[1]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.503 r  conv1/input_img_address_out_reg[3]_i_1419/CO[3]
                         net (fo=1, routed)           0.000    18.503    conv1/input_img_address_out_reg[3]_i_1419_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.816 r  conv1/input_img_address_out_reg[3]_i_1236/O[3]
                         net (fo=3, routed)           0.610    19.426    conv1/input_img_address_out_reg[3]_i_1236_n_4
    SLICE_X47Y14         LUT4 (Prop_lut4_I0_O)        0.306    19.732 r  conv1/input_img_address_out[3]_i_1231/O
                         net (fo=1, routed)           0.568    20.300    conv1/input_img_address_out[3]_i_1231_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.850 r  conv1/input_img_address_out_reg[3]_i_937/CO[3]
                         net (fo=1, routed)           0.000    20.850    conv1/input_img_address_out_reg[3]_i_937_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.967 r  conv1/input_img_address_out_reg[3]_i_616/CO[3]
                         net (fo=1, routed)           0.000    20.967    conv1/input_img_address_out_reg[3]_i_616_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.084 r  conv1/input_img_address_out_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.000    21.084    conv1/input_img_address_out_reg[3]_i_340_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.201 r  conv1/input_img_address_out_reg[3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.201    conv1/input_img_address_out_reg[3]_i_153_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.430 r  conv1/input_img_address_out_reg[3]_i_86/CO[2]
                         net (fo=1, routed)           0.421    21.851    conv1/input_img_address_out_reg[3]_i_86_n_1
    SLICE_X46Y19         LUT5 (Prop_lut5_I0_O)        0.310    22.161 r  conv1/input_img_address_out[3]_i_42/O
                         net (fo=19, routed)          1.160    23.321    conv1/input_img_address_out[3]_i_42_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I2_O)        0.124    23.445 r  conv1/input_img_address_out[3]_i_30/O
                         net (fo=2, routed)           0.628    24.073    conv1/input_img_address_out[3]_i_30_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.580 r  conv1/input_img_address_out_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.580    conv1/input_img_address_out_reg[3]_i_13_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.914 r  conv1/input_img_address_out_reg[9]_i_23/O[1]
                         net (fo=5, routed)           0.546    25.460    conv1/A[1]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.303    25.763 r  conv1/input_img_address_out[9]_i_26/O
                         net (fo=1, routed)           0.000    25.763    conv1/input_img_address_out[9]_i_26_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.341 r  conv1/input_img_address_out_reg[9]_i_12/O[2]
                         net (fo=3, routed)           0.425    26.765    conv1/input_img_address_out_reg[9]_i_12_n_5
    SLICE_X29Y5          LUT3 (Prop_lut3_I1_O)        0.301    27.066 r  conv1/input_img_address_out[9]_i_13__0/O
                         net (fo=1, routed)           0.000    27.066    conv1/input_img_address_out[9]_i_13__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.467 r  conv1/input_img_address_out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.467    conv1/input_img_address_out_reg[9]_i_5_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  conv1/input_img_address_out_reg[9]_i_2__0/O[0]
                         net (fo=3, routed)           0.594    28.283    conv1/PCIN[7]
    SLICE_X28Y5          LUT5 (Prop_lut5_I4_O)        0.299    28.582 r  conv1/input_img_address_out[7]_i_6__0/O
                         net (fo=1, routed)           0.000    28.582    conv1/input_img_address_out[7]_i_6__0_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.983 r  conv1/input_img_address_out_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    28.983    conv1/input_img_address_out_reg[7]_i_1__0_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.317 r  conv1/input_img_address_out_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    29.317    conv1/input_img_address_out0[9]
    SLICE_X28Y6          FDCE                                         r  conv1/input_img_address_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         1.447    14.788    conv1/clk_IBUF_BUFG
    SLICE_X28Y6          FDCE                                         r  conv1/input_img_address_out_reg[9]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X28Y6          FDCE (Setup_fdce_C_D)        0.062    15.089    conv1/input_img_address_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -29.317    
  -------------------------------------------------------------------
                         slack                                -14.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 conv1/output_img_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.251%)  route 0.254ns (60.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.561     1.444    conv1/clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  conv1/output_img_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  conv1/output_img_out_reg[5]/Q
                         net (fo=1, routed)           0.254     1.862    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y7          RAMB18E1                                     r  output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.869     1.997    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.815    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uart1/uart_communication_unit_1_comm/output_image_add_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.675%)  route 0.149ns (51.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.561     1.444    uart1/uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  uart1/uart_communication_unit_1_comm/output_image_add_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart1/uart_communication_unit_1_comm/output_image_add_out_reg[6]/Q
                         net (fo=1, routed)           0.149     1.734    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X0Y6          RAMB18E1                                     r  input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.869     1.997    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.682    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 conv1/output_img_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.114%)  route 0.266ns (61.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.561     1.444    conv1/clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  conv1/output_img_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  conv1/output_img_out_reg[4]/Q
                         net (fo=1, routed)           0.266     1.874    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y7          RAMB18E1                                     r  output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.869     1.997    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.815    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.159%)  route 0.124ns (46.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.583     1.466    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y26          FDRE                                         r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.124     1.731    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X2Y25          SRL16E                                       r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.850     1.977    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y25          SRL16E                                       r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.661    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uart1/uart_communication_unit_1_comm/output_img_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.182%)  route 0.302ns (64.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.558     1.441    uart1/uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  uart1/uart_communication_unit_1_comm/output_img_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  uart1/uart_communication_unit_1_comm/output_img_out_reg[2]/Q
                         net (fo=1, routed)           0.302     1.907    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y6          RAMB18E1                                     r  input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.869     1.997    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.795    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart1/uart_communication_unit_1_comm/output_image_add_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.265%)  route 0.237ns (62.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.562     1.445    uart1/uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  uart1/uart_communication_unit_1_comm/output_image_add_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1/uart_communication_unit_1_comm/output_image_add_out_reg[2]/Q
                         net (fo=1, routed)           0.237     1.823    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y6          RAMB18E1                                     r  input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.869     1.997    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.702    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 uart1/uart_communication_unit_1_comm/output_image_add_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.112%)  route 0.239ns (62.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.562     1.445    uart1/uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  uart1/uart_communication_unit_1_comm/output_image_add_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1/uart_communication_unit_1_comm/output_image_add_out_reg[4]/Q
                         net (fo=1, routed)           0.239     1.825    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y6          RAMB18E1                                     r  input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.869     1.997    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.702    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart1/uart_communication_unit_1_comm/input_image_add_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.047%)  route 0.226ns (57.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.561     1.444    uart1/uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  uart1/uart_communication_unit_1_comm/input_image_add_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  uart1/uart_communication_unit_1_comm/input_image_add_out_reg[4]/Q
                         net (fo=1, routed)           0.226     1.834    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y7          RAMB18E1                                     r  output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.871     1.999    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y7          RAMB18E1                                     r  output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.704    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.581     1.464    uart1/uart_communication_unit_1_comm/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uart1/uart_communication_unit_1_comm/uart_s_axi_wdata_out_reg[6]/Q
                         net (fo=1, routed)           0.112     1.717    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X6Y23          SRL16E                                       r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.849     1.976    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y23          SRL16E                                       r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.586    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.587     1.470    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y30          FDRE                                         r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.676    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X0Y30          FDRE                                         r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=602, routed)         0.856     1.983    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y30          FDRE                                         r  uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.075     1.545    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7    output_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    padded_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    input_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y1    pad1/write_delay_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y1    pad1/write_delay_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y1    pad1/write_delay_reg[7]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y28    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y28    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y25    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y23    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y23    uart1/axi_uartlite_module_1_auu/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK



