{
  "module_name": "pfc-r8a77980.c",
  "hash_id": "6eef143a6d802a5982bb7edcf57db8a77976c622251d02fbb858dbc0bfb34e9b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a77980.c",
  "human_readable_source": "\n \n\n#include <linux/errno.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_GP(fn, sfx)\t\\\n\tPORT_GP_CFG_22(0, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPORT_GP_CFG_28(1, fn, sfx, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPORT_GP_CFG_30(2, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPORT_GP_CFG_17(3, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP_DOWN), \\\n\tPORT_GP_CFG_25(4, fn, sfx, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPORT_GP_CFG_15(5, fn, sfx, SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n#define CPU_ALL_NOGP(fn)\t\\\n\tPIN_NOGP_CFG(DCUTCK_LPDCLK, \"DCUTCK_LPDCLK\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(DCUTDI_LPDI, \"DCUTDI_LPDI\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(DCUTMS, \"DCUTMS\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(DCUTRST_N, \"DCUTRST#\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(DU_DOTCLKIN, \"DU_DOTCLKIN\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(EXTALR, \"EXTALR\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(FSCLKST, \"FSCLKST\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(FSCLKST_N, \"FSCLKST#\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(PRESETOUT_N, \"PRESETOUT#\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN), \\\n\tPIN_NOGP_CFG(VDDQ_AVB, \"VDDQ_AVB\", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_25_33), \\\n\tPIN_NOGP_CFG(VDDQ_GE, \"VDDQ_GE\", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_25_33)\n\n \n\n \n#define GPSR0_21\tF_(DU_EXODDF_DU_ODDF_DISP_CDE,\tIP2_23_20)\n#define GPSR0_20\tF_(DU_EXVSYNC_DU_VSYNC,\t\tIP2_19_16)\n#define GPSR0_19\tF_(DU_EXHSYNC_DU_HSYNC,\t\tIP2_15_12)\n#define GPSR0_18\tF_(DU_DOTCLKOUT,\t\tIP2_11_8)\n#define GPSR0_17\tF_(DU_DB7,\t\t\tIP2_7_4)\n#define GPSR0_16\tF_(DU_DB6,\t\t\tIP2_3_0)\n#define GPSR0_15\tF_(DU_DB5,\t\t\tIP1_31_28)\n#define GPSR0_14\tF_(DU_DB4,\t\t\tIP1_27_24)\n#define GPSR0_13\tF_(DU_DB3,\t\t\tIP1_23_20)\n#define GPSR0_12\tF_(DU_DB2,\t\t\tIP1_19_16)\n#define GPSR0_11\tF_(DU_DG7,\t\t\tIP1_15_12)\n#define GPSR0_10\tF_(DU_DG6,\t\t\tIP1_11_8)\n#define GPSR0_9\t\tF_(DU_DG5,\t\t\tIP1_7_4)\n#define GPSR0_8\t\tF_(DU_DG4,\t\t\tIP1_3_0)\n#define GPSR0_7\t\tF_(DU_DG3,\t\t\tIP0_31_28)\n#define GPSR0_6\t\tF_(DU_DG2,\t\t\tIP0_27_24)\n#define GPSR0_5\t\tF_(DU_DR7,\t\t\tIP0_23_20)\n#define GPSR0_4\t\tF_(DU_DR6,\t\t\tIP0_19_16)\n#define GPSR0_3\t\tF_(DU_DR5,\t\t\tIP0_15_12)\n#define GPSR0_2\t\tF_(DU_DR4,\t\t\tIP0_11_8)\n#define GPSR0_1\t\tF_(DU_DR3,\t\t\tIP0_7_4)\n#define GPSR0_0\t\tF_(DU_DR2,\t\t\tIP0_3_0)\n\n \n#define GPSR1_27\tF_(DIGRF_CLKOUT,\tIP8_31_28)\n#define GPSR1_26\tF_(DIGRF_CLKIN,\t\tIP8_27_24)\n#define GPSR1_25\tF_(CANFD_CLK_A,\t\tIP8_23_20)\n#define GPSR1_24\tF_(CANFD1_RX,\t\tIP8_19_16)\n#define GPSR1_23\tF_(CANFD1_TX,\t\tIP8_15_12)\n#define GPSR1_22\tF_(CANFD0_RX_A,\t\tIP8_11_8)\n#define GPSR1_21\tF_(CANFD0_TX_A,\t\tIP8_7_4)\n#define GPSR1_20\tF_(AVB_AVTP_CAPTURE,\tIP8_3_0)\n#define GPSR1_19\tF_(AVB_AVTP_MATCH,\tIP7_31_28)\n#define GPSR1_18\tFM(AVB_LINK)\n#define GPSR1_17\tFM(AVB_PHY_INT)\n#define GPSR1_16\tFM(AVB_MAGIC)\n#define GPSR1_15\tFM(AVB_MDC)\n#define GPSR1_14\tFM(AVB_MDIO)\n#define GPSR1_13\tFM(AVB_TXCREFCLK)\n#define GPSR1_12\tFM(AVB_TD3)\n#define GPSR1_11\tFM(AVB_TD2)\n#define GPSR1_10\tFM(AVB_TD1)\n#define GPSR1_9\t\tFM(AVB_TD0)\n#define GPSR1_8\t\tFM(AVB_TXC)\n#define GPSR1_7\t\tFM(AVB_TX_CTL)\n#define GPSR1_6\t\tFM(AVB_RD3)\n#define GPSR1_5\t\tFM(AVB_RD2)\n#define GPSR1_4\t\tFM(AVB_RD1)\n#define GPSR1_3\t\tFM(AVB_RD0)\n#define GPSR1_2\t\tFM(AVB_RXC)\n#define GPSR1_1\t\tFM(AVB_RX_CTL)\n#define GPSR1_0\t\tF_(IRQ0,\t\tIP2_27_24)\n\n \n#define GPSR2_29\tF_(FSO_TOE_N,\t\tIP10_19_16)\n#define GPSR2_28\tF_(FSO_CFE_1_N,\t\tIP10_15_12)\n#define GPSR2_27\tF_(FSO_CFE_0_N,\t\tIP10_11_8)\n#define GPSR2_26\tF_(SDA3,\t\tIP10_7_4)\n#define GPSR2_25\tF_(SCL3,\t\tIP10_3_0)\n#define GPSR2_24\tF_(MSIOF0_SS2,\t\tIP9_31_28)\n#define GPSR2_23\tF_(MSIOF0_SS1,\t\tIP9_27_24)\n#define GPSR2_22\tF_(MSIOF0_SYNC,\t\tIP9_23_20)\n#define GPSR2_21\tF_(MSIOF0_SCK,\t\tIP9_19_16)\n#define GPSR2_20\tF_(MSIOF0_TXD,\t\tIP9_15_12)\n#define GPSR2_19\tF_(MSIOF0_RXD,\t\tIP9_11_8)\n#define GPSR2_18\tF_(IRQ5,\t\tIP9_7_4)\n#define GPSR2_17\tF_(IRQ4,\t\tIP9_3_0)\n#define GPSR2_16\tF_(VI0_FIELD,\t\tIP4_31_28)\n#define GPSR2_15\tF_(VI0_DATA11,\t\tIP4_27_24)\n#define GPSR2_14\tF_(VI0_DATA10,\t\tIP4_23_20)\n#define GPSR2_13\tF_(VI0_DATA9,\t\tIP4_19_16)\n#define GPSR2_12\tF_(VI0_DATA8,\t\tIP4_15_12)\n#define GPSR2_11\tF_(VI0_DATA7,\t\tIP4_11_8)\n#define GPSR2_10\tF_(VI0_DATA6,\t\tIP4_7_4)\n#define GPSR2_9\t\tF_(VI0_DATA5,\t\tIP4_3_0)\n#define GPSR2_8\t\tF_(VI0_DATA4,\t\tIP3_31_28)\n#define GPSR2_7\t\tF_(VI0_DATA3,\t\tIP3_27_24)\n#define GPSR2_6\t\tF_(VI0_DATA2,\t\tIP3_23_20)\n#define GPSR2_5\t\tF_(VI0_DATA1,\t\tIP3_19_16)\n#define GPSR2_4\t\tF_(VI0_DATA0,\t\tIP3_15_12)\n#define GPSR2_3\t\tF_(VI0_VSYNC_N,\t\tIP3_11_8)\n#define GPSR2_2\t\tF_(VI0_HSYNC_N,\t\tIP3_7_4)\n#define GPSR2_1\t\tF_(VI0_CLKENB,\t\tIP3_3_0)\n#define GPSR2_0\t\tF_(VI0_CLK,\t\tIP2_31_28)\n\n \n#define GPSR3_16\tF_(VI1_FIELD,\t\tIP7_3_0)\n#define GPSR3_15\tF_(VI1_DATA11,\t\tIP6_31_28)\n#define GPSR3_14\tF_(VI1_DATA10,\t\tIP6_27_24)\n#define GPSR3_13\tF_(VI1_DATA9,\t\tIP6_23_20)\n#define GPSR3_12\tF_(VI1_DATA8,\t\tIP6_19_16)\n#define GPSR3_11\tF_(VI1_DATA7,\t\tIP6_15_12)\n#define GPSR3_10\tF_(VI1_DATA6,\t\tIP6_11_8)\n#define GPSR3_9\t\tF_(VI1_DATA5,\t\tIP6_7_4)\n#define GPSR3_8\t\tF_(VI1_DATA4,\t\tIP6_3_0)\n#define GPSR3_7\t\tF_(VI1_DATA3,\t\tIP5_31_28)\n#define GPSR3_6\t\tF_(VI1_DATA2,\t\tIP5_27_24)\n#define GPSR3_5\t\tF_(VI1_DATA1,\t\tIP5_23_20)\n#define GPSR3_4\t\tF_(VI1_DATA0,\t\tIP5_19_16)\n#define GPSR3_3\t\tF_(VI1_VSYNC_N,\t\tIP5_15_12)\n#define GPSR3_2\t\tF_(VI1_HSYNC_N,\t\tIP5_11_8)\n#define GPSR3_1\t\tF_(VI1_CLKENB,\t\tIP5_7_4)\n#define GPSR3_0\t\tF_(VI1_CLK,\t\tIP5_3_0)\n\n \n#define GPSR4_24\tFM(GETHER_LINK_A)\n#define GPSR4_23\tFM(GETHER_PHY_INT_A)\n#define GPSR4_22\tFM(GETHER_MAGIC)\n#define GPSR4_21\tFM(GETHER_MDC_A)\n#define GPSR4_20\tFM(GETHER_MDIO_A)\n#define GPSR4_19\tFM(GETHER_TXCREFCLK_MEGA)\n#define GPSR4_18\tFM(GETHER_TXCREFCLK)\n#define GPSR4_17\tFM(GETHER_TD3)\n#define GPSR4_16\tFM(GETHER_TD2)\n#define GPSR4_15\tFM(GETHER_TD1)\n#define GPSR4_14\tFM(GETHER_TD0)\n#define GPSR4_13\tFM(GETHER_TXC)\n#define GPSR4_12\tFM(GETHER_TX_CTL)\n#define GPSR4_11\tFM(GETHER_RD3)\n#define GPSR4_10\tFM(GETHER_RD2)\n#define GPSR4_9\t\tFM(GETHER_RD1)\n#define GPSR4_8\t\tFM(GETHER_RD0)\n#define GPSR4_7\t\tFM(GETHER_RXC)\n#define GPSR4_6\t\tFM(GETHER_RX_CTL)\n#define GPSR4_5\t\tF_(SDA2,\t\tIP7_27_24)\n#define GPSR4_4\t\tF_(SCL2,\t\tIP7_23_20)\n#define GPSR4_3\t\tF_(SDA1,\t\tIP7_19_16)\n#define GPSR4_2\t\tF_(SCL1,\t\tIP7_15_12)\n#define GPSR4_1\t\tF_(SDA0,\t\tIP7_11_8)\n#define GPSR4_0\t\tF_(SCL0,\t\tIP7_7_4)\n\n \n#define GPSR5_14\tFM(RPC_INT_N)\n#define GPSR5_13\tFM(RPC_WP_N)\n#define GPSR5_12\tFM(RPC_RESET_N)\n#define GPSR5_11\tFM(QSPI1_SSL)\n#define GPSR5_10\tFM(QSPI1_IO3)\n#define GPSR5_9\t\tFM(QSPI1_IO2)\n#define GPSR5_8\t\tFM(QSPI1_MISO_IO1)\n#define GPSR5_7\t\tFM(QSPI1_MOSI_IO0)\n#define GPSR5_6\t\tFM(QSPI1_SPCLK)\n#define GPSR5_5\t\tFM(QSPI0_SSL)\n#define GPSR5_4\t\tFM(QSPI0_IO3)\n#define GPSR5_3\t\tFM(QSPI0_IO2)\n#define GPSR5_2\t\tFM(QSPI0_MISO_IO1)\n#define GPSR5_1\t\tFM(QSPI0_MOSI_IO0)\n#define GPSR5_0\t\tFM(QSPI0_SPCLK)\n\n\n \t\t \t\t\t\t \t\t\t \t\t\t \t\t \t\t \t\t \n#define IP0_3_0\t\tFM(DU_DR2)\t\t\tFM(SCK4)\t\tFM(GETHER_RMII_CRS_DV)\tFM(A0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_7_4\t\tFM(DU_DR3)\t\t\tFM(RX4)\t\t\tFM(GETHER_RMII_RX_ER)\tFM(A1)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_11_8\tFM(DU_DR4)\t\t\tFM(TX4)\t\t\tFM(GETHER_RMII_RXD0)\tFM(A2)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_15_12\tFM(DU_DR5)\t\t\tFM(CTS4_N)\t\tFM(GETHER_RMII_RXD1)\tFM(A3)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_19_16\tFM(DU_DR6)\t\t\tFM(RTS4_N)\t\tFM(GETHER_RMII_TXD_EN)\tFM(A4)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_23_20\tFM(DU_DR7)\t\t\tF_(0, 0)\t\tFM(GETHER_RMII_TXD0)\tFM(A5)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_27_24\tFM(DU_DG2)\t\t\tF_(0, 0)\t\tFM(GETHER_RMII_TXD1)\tFM(A6)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0_31_28\tFM(DU_DG3)\t\t\tFM(CPG_CPCKOUT)\t\tFM(GETHER_RMII_REFCLK)\tFM(A7)\t\tFM(PWMFSW0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_3_0\t\tFM(DU_DG4)\t\t\tFM(SCL5)\t\tF_(0, 0)\t\tFM(A8)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_7_4\t\tFM(DU_DG5)\t\t\tFM(SDA5)\t\tFM(GETHER_MDC_B)\tFM(A9)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_11_8\tFM(DU_DG6)\t\t\tFM(SCIF_CLK_A)\t\tFM(GETHER_MDIO_B)\tFM(A10)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_15_12\tFM(DU_DG7)\t\t\tFM(HRX0_A)\t\tF_(0, 0)\t\tFM(A11)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_19_16\tFM(DU_DB2)\t\t\tFM(HSCK0_A)\t\tF_(0, 0)\t\tFM(A12)\t\tFM(IRQ1)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_23_20\tFM(DU_DB3)\t\t\tFM(HRTS0_N_A)\t\tF_(0, 0)\t\tFM(A13)\t\tFM(IRQ2)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_27_24\tFM(DU_DB4)\t\t\tFM(HCTS0_N_A)\t\tF_(0, 0)\t\tFM(A14)\t\tFM(IRQ3)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1_31_28\tFM(DU_DB5)\t\t\tFM(HTX0_A)\t\tFM(PWM0_A)\t\tFM(A15)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_3_0\t\tFM(DU_DB6)\t\t\tFM(MSIOF3_RXD)\t\tF_(0, 0)\t\tFM(A16)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_7_4\t\tFM(DU_DB7)\t\t\tFM(MSIOF3_TXD)\t\tF_(0, 0)\t\tFM(A17)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_11_8\tFM(DU_DOTCLKOUT)\t\tFM(MSIOF3_SS1)\t\tFM(GETHER_LINK_B)\tFM(A18)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_15_12\tFM(DU_EXHSYNC_DU_HSYNC)\t\tFM(MSIOF3_SS2)\t\tFM(GETHER_PHY_INT_B)\tFM(A19)\t\tFM(FXR_TXENA_N)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_19_16\tFM(DU_EXVSYNC_DU_VSYNC)\t\tFM(MSIOF3_SCK)\t\tF_(0, 0)\t\tF_(0, 0)\tFM(FXR_TXENB_N)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_23_20\tFM(DU_EXODDF_DU_ODDF_DISP_CDE)\tFM(MSIOF3_SYNC)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_27_24\tFM(IRQ0)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2_31_28\tFM(VI0_CLK)\t\t\tFM(MSIOF2_SCK)\t\tFM(SCK3)\t\tF_(0, 0)\tFM(HSCK3)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_3_0\t\tFM(VI0_CLKENB)\t\t\tFM(MSIOF2_RXD)\t\tFM(RX3)\t\t\tFM(RD_WR_N)\tFM(HCTS3_N)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_7_4\t\tFM(VI0_HSYNC_N)\t\t\tFM(MSIOF2_TXD)\t\tFM(TX3)\t\t\tF_(0, 0)\tFM(HRTS3_N)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_11_8\tFM(VI0_VSYNC_N)\t\t\tFM(MSIOF2_SYNC)\t\tFM(CTS3_N)\t\tF_(0, 0)\tFM(HTX3)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_15_12\tFM(VI0_DATA0)\t\t\tFM(MSIOF2_SS1)\t\tFM(RTS3_N)\t\tF_(0, 0)\tFM(HRX3)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_19_16\tFM(VI0_DATA1)\t\t\tFM(MSIOF2_SS2)\t\tFM(SCK1)\t\tF_(0, 0)\tFM(SPEEDIN_A)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_23_20\tFM(VI0_DATA2)\t\t\tFM(AVB_AVTP_PPS)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_27_24\tFM(VI0_DATA3)\t\t\tFM(HSCK1)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3_31_28\tFM(VI0_DATA4)\t\t\tFM(HRTS1_N)\t\tFM(RX1_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_3_0\t\tFM(VI0_DATA5)\t\t\tFM(HCTS1_N)\t\tFM(TX1_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_7_4\t\tFM(VI0_DATA6)\t\t\tFM(HTX1)\t\tFM(CTS1_N)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_11_8\tFM(VI0_DATA7)\t\t\tFM(HRX1)\t\tFM(RTS1_N)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_15_12\tFM(VI0_DATA8)\t\t\tFM(HSCK2)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_19_16\tFM(VI0_DATA9)\t\t\tFM(HCTS2_N)\t\tFM(PWM1_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_23_20\tFM(VI0_DATA10)\t\t\tFM(HRTS2_N)\t\tFM(PWM2_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_27_24\tFM(VI0_DATA11)\t\t\tFM(HTX2)\t\tFM(PWM3_A)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP4_31_28\tFM(VI0_FIELD)\t\t\tFM(HRX2)\t\tFM(PWM4_A)\t\tFM(CS1_N)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_3_0\t\tFM(VI1_CLK)\t\t\tFM(MSIOF1_RXD)\t\tF_(0, 0)\t\tFM(CS0_N)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_7_4\t\tFM(VI1_CLKENB)\t\t\tFM(MSIOF1_TXD)\t\tF_(0, 0)\t\tFM(D0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_11_8\tFM(VI1_HSYNC_N)\t\t\tFM(MSIOF1_SCK)\t\tF_(0, 0)\t\tFM(D1)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_15_12\tFM(VI1_VSYNC_N)\t\t\tFM(MSIOF1_SYNC)\t\tF_(0, 0)\t\tFM(D2)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_19_16\tFM(VI1_DATA0)\t\t\tFM(MSIOF1_SS1)\t\tF_(0, 0)\t\tFM(D3)\t\tFM(MMC_WP)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_23_20\tFM(VI1_DATA1)\t\t\tFM(MSIOF1_SS2)\t\tF_(0, 0)\t\tFM(D4)\t\tFM(MMC_CD)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_27_24\tFM(VI1_DATA2)\t\t\tFM(CANFD0_TX_B)\t\tF_(0, 0)\t\tFM(D5)\t\tFM(MMC_DS)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP5_31_28\tFM(VI1_DATA3)\t\t\tFM(CANFD0_RX_B)\t\tF_(0, 0)\t\tFM(D6)\t\tFM(MMC_CMD)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_3_0\t\tFM(VI1_DATA4)\t\t\tFM(CANFD_CLK_B)\t\tF_(0, 0)\t\tFM(D7)\t\tFM(MMC_D0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_7_4\t\tFM(VI1_DATA5)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(D8)\t\tFM(MMC_D1)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_11_8\tFM(VI1_DATA6)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(D9)\t\tFM(MMC_D2)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_15_12\tFM(VI1_DATA7)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(D10)\t\tFM(MMC_D3)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_19_16\tFM(VI1_DATA8)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(D11)\t\tFM(MMC_CLK)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_23_20\tFM(VI1_DATA9)\t\t\tFM(TCLK1_A)\t\tF_(0, 0)\t\tFM(D12)\t\tFM(MMC_D4)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_27_24\tFM(VI1_DATA10)\t\t\tFM(TCLK2_A)\t\tF_(0, 0)\t\tFM(D13)\t\tFM(MMC_D5)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP6_31_28\tFM(VI1_DATA11)\t\t\tFM(SCL4)\t\tF_(0, 0)\t\tFM(D14)\t\tFM(MMC_D6)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_3_0\t\tFM(VI1_FIELD)\t\t\tFM(SDA4)\t\tF_(0, 0)\t\tFM(D15)\t\tFM(MMC_D7)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_7_4\t\tFM(SCL0)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(CLKOUT)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_11_8\tFM(SDA0)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(BS_N)\tFM(SCK0)\tFM(HSCK0_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_15_12\tFM(SCL1)\t\t\tF_(0, 0)\t\tFM(TPU0TO2)\t\tFM(RD_N)\tFM(CTS0_N)\tFM(HCTS0_N_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_19_16\tFM(SDA1)\t\t\tF_(0, 0)\t\tFM(TPU0TO3)\t\tFM(WE0_N)\tFM(RTS0_N)\tFM(HRTS0_N_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_23_20\tFM(SCL2)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(WE1_N)\tFM(RX0)\t\tFM(HRX0_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_27_24\tFM(SDA2)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(EX_WAIT0)\tFM(TX0)\t\tFM(HTX0_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP7_31_28\tFM(AVB_AVTP_MATCH)\t\tFM(TPU0TO0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_3_0\t\tFM(AVB_AVTP_CAPTURE)\t\tFM(TPU0TO1)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_7_4\t\tFM(CANFD0_TX_A)\t\t\tFM(FXR_TXDA)\t\tFM(PWM0_B)\t\tFM(DU_DISP)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_11_8\tFM(CANFD0_RX_A)\t\t\tFM(RXDA_EXTFXR)\t\tFM(PWM1_B)\t\tFM(DU_CDE)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_15_12\tFM(CANFD1_TX)\t\t\tFM(FXR_TXDB)\t\tFM(PWM2_B)\t\tFM(TCLK1_B)\tFM(TX1_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_19_16\tFM(CANFD1_RX)\t\t\tFM(RXDB_EXTFXR)\t\tFM(PWM3_B)\t\tFM(TCLK2_B)\tFM(RX1_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_23_20\tFM(CANFD_CLK_A)\t\t\tFM(CLK_EXTFXR)\t\tFM(PWM4_B)\t\tFM(SPEEDIN_B)\tFM(SCIF_CLK_B)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_27_24\tFM(DIGRF_CLKIN)\t\t\tFM(DIGRF_CLKEN_IN)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP8_31_28\tFM(DIGRF_CLKOUT)\t\tFM(DIGRF_CLKEN_OUT)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_3_0\t\tFM(IRQ4)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(VI0_DATA12)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_7_4\t\tFM(IRQ5)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(VI0_DATA13)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_11_8\tFM(MSIOF0_RXD)\t\t\tFM(DU_DR0)\t\tF_(0, 0)\t\tFM(VI0_DATA14)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_15_12\tFM(MSIOF0_TXD)\t\t\tFM(DU_DR1)\t\tF_(0, 0)\t\tFM(VI0_DATA15)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_19_16\tFM(MSIOF0_SCK)\t\t\tFM(DU_DG0)\t\tF_(0, 0)\t\tFM(VI0_DATA16)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_23_20\tFM(MSIOF0_SYNC)\t\t\tFM(DU_DG1)\t\tF_(0, 0)\t\tFM(VI0_DATA17)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_27_24\tFM(MSIOF0_SS1)\t\t\tFM(DU_DB0)\t\tFM(TCLK3)\t\tFM(VI0_DATA18)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP9_31_28\tFM(MSIOF0_SS2)\t\t\tFM(DU_DB1)\t\tFM(TCLK4)\t\tFM(VI0_DATA19)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_3_0\tFM(SCL3)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(VI0_DATA20)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_7_4\tFM(SDA3)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(VI0_DATA21)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_11_8\tFM(FSO_CFE_0_N)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(VI0_DATA22)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_15_12\tFM(FSO_CFE_1_N)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tFM(VI0_DATA23)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP10_19_16\tFM(FSO_TOE_N)\t\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n#define PINMUX_GPSR\t\\\n\\\n\t\t\t\tGPSR2_29 \\\n\t\t\t\tGPSR2_28 \\\n\t\tGPSR1_27\tGPSR2_27 \\\n\t\tGPSR1_26\tGPSR2_26 \\\n\t\tGPSR1_25\tGPSR2_25 \\\n\t\tGPSR1_24\tGPSR2_24\t\t\tGPSR4_24 \\\n\t\tGPSR1_23\tGPSR2_23\t\t\tGPSR4_23 \\\n\t\tGPSR1_22\tGPSR2_22\t\t\tGPSR4_22 \\\nGPSR0_21\tGPSR1_21\tGPSR2_21\t\t\tGPSR4_21 \\\nGPSR0_20\tGPSR1_20\tGPSR2_20\t\t\tGPSR4_20 \\\nGPSR0_19\tGPSR1_19\tGPSR2_19\t\t\tGPSR4_19 \\\nGPSR0_18\tGPSR1_18\tGPSR2_18\t\t\tGPSR4_18 \\\nGPSR0_17\tGPSR1_17\tGPSR2_17\t\t\tGPSR4_17 \\\nGPSR0_16\tGPSR1_16\tGPSR2_16\tGPSR3_16\tGPSR4_16 \\\nGPSR0_15\tGPSR1_15\tGPSR2_15\tGPSR3_15\tGPSR4_15 \\\nGPSR0_14\tGPSR1_14\tGPSR2_14\tGPSR3_14\tGPSR4_14\tGPSR5_14 \\\nGPSR0_13\tGPSR1_13\tGPSR2_13\tGPSR3_13\tGPSR4_13\tGPSR5_13 \\\nGPSR0_12\tGPSR1_12\tGPSR2_12\tGPSR3_12\tGPSR4_12\tGPSR5_12 \\\nGPSR0_11\tGPSR1_11\tGPSR2_11\tGPSR3_11\tGPSR4_11\tGPSR5_11 \\\nGPSR0_10\tGPSR1_10\tGPSR2_10\tGPSR3_10\tGPSR4_10\tGPSR5_10 \\\nGPSR0_9\t\tGPSR1_9\t\tGPSR2_9\t\tGPSR3_9\t\tGPSR4_9\t\tGPSR5_9 \\\nGPSR0_8\t\tGPSR1_8\t\tGPSR2_8\t\tGPSR3_8\t\tGPSR4_8\t\tGPSR5_8 \\\nGPSR0_7\t\tGPSR1_7\t\tGPSR2_7\t\tGPSR3_7\t\tGPSR4_7\t\tGPSR5_7 \\\nGPSR0_6\t\tGPSR1_6\t\tGPSR2_6\t\tGPSR3_6\t\tGPSR4_6\t\tGPSR5_6 \\\nGPSR0_5\t\tGPSR1_5\t\tGPSR2_5\t\tGPSR3_5\t\tGPSR4_5\t\tGPSR5_5 \\\nGPSR0_4\t\tGPSR1_4\t\tGPSR2_4\t\tGPSR3_4\t\tGPSR4_4\t\tGPSR5_4 \\\nGPSR0_3\t\tGPSR1_3\t\tGPSR2_3\t\tGPSR3_3\t\tGPSR4_3\t\tGPSR5_3 \\\nGPSR0_2\t\tGPSR1_2\t\tGPSR2_2\t\tGPSR3_2\t\tGPSR4_2\t\tGPSR5_2 \\\nGPSR0_1\t\tGPSR1_1\t\tGPSR2_1\t\tGPSR3_1\t\tGPSR4_1\t\tGPSR5_1 \\\nGPSR0_0\t\tGPSR1_0\t\tGPSR2_0\t\tGPSR3_0\t\tGPSR4_0\t\tGPSR5_0\n\n#define PINMUX_IPSR\t\\\n\\\nFM(IP0_3_0)\tIP0_3_0\t\tFM(IP1_3_0)\tIP1_3_0\t\tFM(IP2_3_0)\tIP2_3_0\t\tFM(IP3_3_0)\tIP3_3_0 \\\nFM(IP0_7_4)\tIP0_7_4\t\tFM(IP1_7_4)\tIP1_7_4\t\tFM(IP2_7_4)\tIP2_7_4\t\tFM(IP3_7_4)\tIP3_7_4 \\\nFM(IP0_11_8)\tIP0_11_8\tFM(IP1_11_8)\tIP1_11_8\tFM(IP2_11_8)\tIP2_11_8\tFM(IP3_11_8)\tIP3_11_8 \\\nFM(IP0_15_12)\tIP0_15_12\tFM(IP1_15_12)\tIP1_15_12\tFM(IP2_15_12)\tIP2_15_12\tFM(IP3_15_12)\tIP3_15_12 \\\nFM(IP0_19_16)\tIP0_19_16\tFM(IP1_19_16)\tIP1_19_16\tFM(IP2_19_16)\tIP2_19_16\tFM(IP3_19_16)\tIP3_19_16 \\\nFM(IP0_23_20)\tIP0_23_20\tFM(IP1_23_20)\tIP1_23_20\tFM(IP2_23_20)\tIP2_23_20\tFM(IP3_23_20)\tIP3_23_20 \\\nFM(IP0_27_24)\tIP0_27_24\tFM(IP1_27_24)\tIP1_27_24\tFM(IP2_27_24)\tIP2_27_24\tFM(IP3_27_24)\tIP3_27_24 \\\nFM(IP0_31_28)\tIP0_31_28\tFM(IP1_31_28)\tIP1_31_28\tFM(IP2_31_28)\tIP2_31_28\tFM(IP3_31_28)\tIP3_31_28 \\\n\\\nFM(IP4_3_0)\tIP4_3_0\t\tFM(IP5_3_0)\tIP5_3_0\t\tFM(IP6_3_0)\tIP6_3_0\t\tFM(IP7_3_0)\tIP7_3_0 \\\nFM(IP4_7_4)\tIP4_7_4\t\tFM(IP5_7_4)\tIP5_7_4\t\tFM(IP6_7_4)\tIP6_7_4\t\tFM(IP7_7_4)\tIP7_7_4 \\\nFM(IP4_11_8)\tIP4_11_8\tFM(IP5_11_8)\tIP5_11_8\tFM(IP6_11_8)\tIP6_11_8\tFM(IP7_11_8)\tIP7_11_8 \\\nFM(IP4_15_12)\tIP4_15_12\tFM(IP5_15_12)\tIP5_15_12\tFM(IP6_15_12)\tIP6_15_12\tFM(IP7_15_12)\tIP7_15_12 \\\nFM(IP4_19_16)\tIP4_19_16\tFM(IP5_19_16)\tIP5_19_16\tFM(IP6_19_16)\tIP6_19_16\tFM(IP7_19_16)\tIP7_19_16 \\\nFM(IP4_23_20)\tIP4_23_20\tFM(IP5_23_20)\tIP5_23_20\tFM(IP6_23_20)\tIP6_23_20\tFM(IP7_23_20)\tIP7_23_20 \\\nFM(IP4_27_24)\tIP4_27_24\tFM(IP5_27_24)\tIP5_27_24\tFM(IP6_27_24)\tIP6_27_24\tFM(IP7_27_24)\tIP7_27_24 \\\nFM(IP4_31_28)\tIP4_31_28\tFM(IP5_31_28)\tIP5_31_28\tFM(IP6_31_28)\tIP6_31_28\tFM(IP7_31_28)\tIP7_31_28 \\\n\\\nFM(IP8_3_0)\tIP8_3_0\t\tFM(IP9_3_0)\tIP9_3_0\t\tFM(IP10_3_0)\tIP10_3_0 \\\nFM(IP8_7_4)\tIP8_7_4\t\tFM(IP9_7_4)\tIP9_7_4\t\tFM(IP10_7_4)\tIP10_7_4 \\\nFM(IP8_11_8)\tIP8_11_8\tFM(IP9_11_8)\tIP9_11_8\tFM(IP10_11_8)\tIP10_11_8 \\\nFM(IP8_15_12)\tIP8_15_12\tFM(IP9_15_12)\tIP9_15_12\tFM(IP10_15_12)\tIP10_15_12 \\\nFM(IP8_19_16)\tIP8_19_16\tFM(IP9_19_16)\tIP9_19_16\tFM(IP10_19_16)\tIP10_19_16 \\\nFM(IP8_23_20)\tIP8_23_20\tFM(IP9_23_20)\tIP9_23_20 \\\nFM(IP8_27_24)\tIP8_27_24\tFM(IP9_27_24)\tIP9_27_24 \\\nFM(IP8_31_28)\tIP8_31_28\tFM(IP9_31_28)\tIP9_31_28\n\n \t\t \t\t\t \n#define MOD_SEL0_11\tFM(SEL_CANFD0_0)\tFM(SEL_CANFD0_1)\n#define MOD_SEL0_10\tFM(SEL_GETHER_0)\tFM(SEL_GETHER_1)\n#define MOD_SEL0_9\tFM(SEL_HSCIF0_0)\tFM(SEL_HSCIF0_1)\n#define MOD_SEL0_8\tFM(SEL_PWM0_0)\t\tFM(SEL_PWM0_1)\n#define MOD_SEL0_7\tFM(SEL_PWM1_0)\t\tFM(SEL_PWM1_1)\n#define MOD_SEL0_6\tFM(SEL_PWM2_0)\t\tFM(SEL_PWM2_1)\n#define MOD_SEL0_5\tFM(SEL_PWM3_0)\t\tFM(SEL_PWM3_1)\n#define MOD_SEL0_4\tFM(SEL_PWM4_0)\t\tFM(SEL_PWM4_1)\n#define MOD_SEL0_2\tFM(SEL_RSP_0)\t\tFM(SEL_RSP_1)\n#define MOD_SEL0_1\tFM(SEL_SCIF1_0)\t\tFM(SEL_SCIF1_1)\n#define MOD_SEL0_0\tFM(SEL_TMU_0)\t\tFM(SEL_TMU_1)\n\n#define PINMUX_MOD_SELS \\\n\\\nMOD_SEL0_11 \\\nMOD_SEL0_10 \\\nMOD_SEL0_9 \\\nMOD_SEL0_8 \\\nMOD_SEL0_7 \\\nMOD_SEL0_6 \\\nMOD_SEL0_5 \\\nMOD_SEL0_4 \\\nMOD_SEL0_2 \\\nMOD_SEL0_1 \\\nMOD_SEL0_0\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n#define F_(x, y)\n#define FM(x)   FN_##x,\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_FUNCTION_END,\n#undef F_\n#undef FM\n\n#define F_(x, y)\n#define FM(x)\tx##_MARK,\n\tPINMUX_MARK_BEGIN,\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_MARK_END,\n#undef F_\n#undef FM\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),\n\n\tPINMUX_SINGLE(AVB_RX_CTL),\n\tPINMUX_SINGLE(AVB_RXC),\n\tPINMUX_SINGLE(AVB_RD0),\n\tPINMUX_SINGLE(AVB_RD1),\n\tPINMUX_SINGLE(AVB_RD2),\n\tPINMUX_SINGLE(AVB_RD3),\n\tPINMUX_SINGLE(AVB_TX_CTL),\n\tPINMUX_SINGLE(AVB_TXC),\n\tPINMUX_SINGLE(AVB_TD0),\n\tPINMUX_SINGLE(AVB_TD1),\n\tPINMUX_SINGLE(AVB_TD2),\n\tPINMUX_SINGLE(AVB_TD3),\n\tPINMUX_SINGLE(AVB_TXCREFCLK),\n\tPINMUX_SINGLE(AVB_MDIO),\n\tPINMUX_SINGLE(AVB_MDC),\n\tPINMUX_SINGLE(AVB_MAGIC),\n\tPINMUX_SINGLE(AVB_PHY_INT),\n\tPINMUX_SINGLE(AVB_LINK),\n\n\tPINMUX_SINGLE(GETHER_RX_CTL),\n\tPINMUX_SINGLE(GETHER_RXC),\n\tPINMUX_SINGLE(GETHER_RD0),\n\tPINMUX_SINGLE(GETHER_RD1),\n\tPINMUX_SINGLE(GETHER_RD2),\n\tPINMUX_SINGLE(GETHER_RD3),\n\tPINMUX_SINGLE(GETHER_TX_CTL),\n\tPINMUX_SINGLE(GETHER_TXC),\n\tPINMUX_SINGLE(GETHER_TD0),\n\tPINMUX_SINGLE(GETHER_TD1),\n\tPINMUX_SINGLE(GETHER_TD2),\n\tPINMUX_SINGLE(GETHER_TD3),\n\tPINMUX_SINGLE(GETHER_TXCREFCLK),\n\tPINMUX_SINGLE(GETHER_TXCREFCLK_MEGA),\n\tPINMUX_SINGLE(GETHER_MDIO_A),\n\tPINMUX_SINGLE(GETHER_MDC_A),\n\tPINMUX_SINGLE(GETHER_MAGIC),\n\tPINMUX_SINGLE(GETHER_PHY_INT_A),\n\tPINMUX_SINGLE(GETHER_LINK_A),\n\n\tPINMUX_SINGLE(QSPI0_SPCLK),\n\tPINMUX_SINGLE(QSPI0_MOSI_IO0),\n\tPINMUX_SINGLE(QSPI0_MISO_IO1),\n\tPINMUX_SINGLE(QSPI0_IO2),\n\tPINMUX_SINGLE(QSPI0_IO3),\n\tPINMUX_SINGLE(QSPI0_SSL),\n\tPINMUX_SINGLE(QSPI1_SPCLK),\n\tPINMUX_SINGLE(QSPI1_MOSI_IO0),\n\tPINMUX_SINGLE(QSPI1_MISO_IO1),\n\tPINMUX_SINGLE(QSPI1_IO2),\n\tPINMUX_SINGLE(QSPI1_IO3),\n\tPINMUX_SINGLE(QSPI1_SSL),\n\tPINMUX_SINGLE(RPC_RESET_N),\n\tPINMUX_SINGLE(RPC_WP_N),\n\tPINMUX_SINGLE(RPC_INT_N),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0_3_0,\tDU_DR2),\n\tPINMUX_IPSR_GPSR(IP0_3_0,\tSCK4),\n\tPINMUX_IPSR_GPSR(IP0_3_0,\tGETHER_RMII_CRS_DV),\n\tPINMUX_IPSR_GPSR(IP0_3_0,\tA0),\n\n\tPINMUX_IPSR_GPSR(IP0_7_4,\tDU_DR3),\n\tPINMUX_IPSR_GPSR(IP0_7_4,\tRX4),\n\tPINMUX_IPSR_GPSR(IP0_7_4,\tGETHER_RMII_RX_ER),\n\tPINMUX_IPSR_GPSR(IP0_7_4,\tA1),\n\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tDU_DR4),\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tTX4),\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tGETHER_RMII_RXD0),\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tA2),\n\n\tPINMUX_IPSR_GPSR(IP0_15_12,\tDU_DR5),\n\tPINMUX_IPSR_GPSR(IP0_15_12,\tCTS4_N),\n\tPINMUX_IPSR_GPSR(IP0_15_12,\tGETHER_RMII_RXD1),\n\tPINMUX_IPSR_GPSR(IP0_15_12,\tA3),\n\n\tPINMUX_IPSR_GPSR(IP0_19_16,\tDU_DR6),\n\tPINMUX_IPSR_GPSR(IP0_19_16,\tRTS4_N),\n\tPINMUX_IPSR_GPSR(IP0_19_16,\tGETHER_RMII_TXD_EN),\n\tPINMUX_IPSR_GPSR(IP0_19_16,\tA4),\n\n\tPINMUX_IPSR_GPSR(IP0_23_20,\tDU_DR7),\n\tPINMUX_IPSR_GPSR(IP0_23_20,\tGETHER_RMII_TXD0),\n\tPINMUX_IPSR_GPSR(IP0_23_20,\tA5),\n\n\tPINMUX_IPSR_GPSR(IP0_27_24,\tDU_DG2),\n\tPINMUX_IPSR_GPSR(IP0_27_24,\tGETHER_RMII_TXD1),\n\tPINMUX_IPSR_GPSR(IP0_27_24,\tA6),\n\n\tPINMUX_IPSR_GPSR(IP0_31_28,\tDU_DG3),\n\tPINMUX_IPSR_GPSR(IP0_31_28,\tCPG_CPCKOUT),\n\tPINMUX_IPSR_GPSR(IP0_31_28,\tGETHER_RMII_REFCLK),\n\tPINMUX_IPSR_GPSR(IP0_31_28,\tA7),\n\tPINMUX_IPSR_GPSR(IP0_31_28,\tPWMFSW0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1_3_0,\tDU_DG4),\n\tPINMUX_IPSR_GPSR(IP1_3_0,\tSCL5),\n\tPINMUX_IPSR_GPSR(IP1_3_0,\tA8),\n\n\tPINMUX_IPSR_GPSR(IP1_7_4,\tDU_DG5),\n\tPINMUX_IPSR_GPSR(IP1_7_4,\tSDA5),\n\tPINMUX_IPSR_MSEL(IP1_7_4,\tGETHER_MDC_B, SEL_GETHER_1),\n\tPINMUX_IPSR_GPSR(IP1_7_4,\tA9),\n\n\tPINMUX_IPSR_GPSR(IP1_11_8,\tDU_DG6),\n\tPINMUX_IPSR_MSEL(IP1_11_8,\tSCIF_CLK_A, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP1_11_8,\tGETHER_MDIO_B, SEL_GETHER_1),\n\tPINMUX_IPSR_GPSR(IP1_11_8,\tA10),\n\n\tPINMUX_IPSR_GPSR(IP1_15_12,\tDU_DG7),\n\tPINMUX_IPSR_MSEL(IP1_15_12,\tHRX0_A, SEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP1_15_12,\tA11),\n\n\tPINMUX_IPSR_GPSR(IP1_19_16,\tDU_DB2),\n\tPINMUX_IPSR_MSEL(IP1_19_16,\tHSCK0_A, SEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP1_19_16,\tA12),\n\tPINMUX_IPSR_GPSR(IP1_19_16,\tIRQ1),\n\n\tPINMUX_IPSR_GPSR(IP1_23_20,\tDU_DB3),\n\tPINMUX_IPSR_MSEL(IP1_23_20,\tHRTS0_N_A, SEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP1_23_20,\tA13),\n\tPINMUX_IPSR_GPSR(IP1_23_20,\tIRQ2),\n\n\tPINMUX_IPSR_GPSR(IP1_27_24,\tDU_DB4),\n\tPINMUX_IPSR_MSEL(IP1_27_24,\tHCTS0_N_A, SEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP1_27_24,\tA14),\n\tPINMUX_IPSR_GPSR(IP1_27_24,\tIRQ3),\n\n\tPINMUX_IPSR_GPSR(IP1_31_28,\tDU_DB5),\n\tPINMUX_IPSR_MSEL(IP1_31_28,\tHTX0_A, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP1_31_28,\tPWM0_A, SEL_PWM0_0),\n\tPINMUX_IPSR_GPSR(IP1_31_28,\tA15),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2_3_0,\tDU_DB6),\n\tPINMUX_IPSR_GPSR(IP2_3_0,\tMSIOF3_RXD),\n\tPINMUX_IPSR_GPSR(IP2_3_0,\tA16),\n\n\tPINMUX_IPSR_GPSR(IP2_7_4,\tDU_DB7),\n\tPINMUX_IPSR_GPSR(IP2_7_4,\tMSIOF3_TXD),\n\tPINMUX_IPSR_GPSR(IP2_7_4,\tA17),\n\n\tPINMUX_IPSR_GPSR(IP2_11_8,\tDU_DOTCLKOUT),\n\tPINMUX_IPSR_GPSR(IP2_11_8,\tMSIOF3_SS1),\n\tPINMUX_IPSR_MSEL(IP2_11_8,\tGETHER_LINK_B, SEL_GETHER_1),\n\tPINMUX_IPSR_GPSR(IP2_11_8,\tA18),\n\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tDU_EXHSYNC_DU_HSYNC),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tMSIOF3_SS2),\n\tPINMUX_IPSR_MSEL(IP2_15_12,\tGETHER_PHY_INT_B, SEL_GETHER_1),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tA19),\n\tPINMUX_IPSR_GPSR(IP2_15_12,\tFXR_TXENA_N),\n\n\tPINMUX_IPSR_GPSR(IP2_19_16,\tDU_EXVSYNC_DU_VSYNC),\n\tPINMUX_IPSR_GPSR(IP2_19_16,\tMSIOF3_SCK),\n\tPINMUX_IPSR_GPSR(IP2_19_16,\tFXR_TXENB_N),\n\n\tPINMUX_IPSR_GPSR(IP2_23_20,\tDU_EXODDF_DU_ODDF_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP2_23_20,\tMSIOF3_SYNC),\n\n\tPINMUX_IPSR_GPSR(IP2_27_24,\tIRQ0),\n\n\tPINMUX_IPSR_GPSR(IP2_31_28,\tVI0_CLK),\n\tPINMUX_IPSR_GPSR(IP2_31_28,\tMSIOF2_SCK),\n\tPINMUX_IPSR_GPSR(IP2_31_28,\tSCK3),\n\tPINMUX_IPSR_GPSR(IP2_31_28,\tHSCK3),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3_3_0,\tVI0_CLKENB),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\tMSIOF2_RXD),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\tRX3),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\tRD_WR_N),\n\tPINMUX_IPSR_GPSR(IP3_3_0,\tHCTS3_N),\n\n\tPINMUX_IPSR_GPSR(IP3_7_4,\tVI0_HSYNC_N),\n\tPINMUX_IPSR_GPSR(IP3_7_4,\tMSIOF2_TXD),\n\tPINMUX_IPSR_GPSR(IP3_7_4,\tTX3),\n\tPINMUX_IPSR_GPSR(IP3_7_4,\tHRTS3_N),\n\n\tPINMUX_IPSR_GPSR(IP3_11_8,\tVI0_VSYNC_N),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\tMSIOF2_SYNC),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\tCTS3_N),\n\tPINMUX_IPSR_GPSR(IP3_11_8,\tHTX3),\n\n\tPINMUX_IPSR_GPSR(IP3_15_12,\tVI0_DATA0),\n\tPINMUX_IPSR_GPSR(IP3_15_12,\tMSIOF2_SS1),\n\tPINMUX_IPSR_GPSR(IP3_15_12,\tRTS3_N),\n\tPINMUX_IPSR_GPSR(IP3_15_12,\tHRX3),\n\n\tPINMUX_IPSR_GPSR(IP3_19_16,\tVI0_DATA1),\n\tPINMUX_IPSR_GPSR(IP3_19_16,\tMSIOF2_SS2),\n\tPINMUX_IPSR_GPSR(IP3_19_16,\tSCK1),\n\tPINMUX_IPSR_MSEL(IP3_19_16,\tSPEEDIN_A, SEL_RSP_0),\n\n\tPINMUX_IPSR_GPSR(IP3_23_20,\tVI0_DATA2),\n\tPINMUX_IPSR_GPSR(IP3_23_20,\tAVB_AVTP_PPS),\n\n\tPINMUX_IPSR_GPSR(IP3_27_24,\tVI0_DATA3),\n\tPINMUX_IPSR_GPSR(IP3_27_24,\tHSCK1),\n\n\tPINMUX_IPSR_GPSR(IP3_31_28,\tVI0_DATA4),\n\tPINMUX_IPSR_GPSR(IP3_31_28,\tHRTS1_N),\n\tPINMUX_IPSR_MSEL(IP3_31_28,\tRX1_A, SEL_SCIF1_0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP4_3_0,\tVI0_DATA5),\n\tPINMUX_IPSR_GPSR(IP4_3_0,\tHCTS1_N),\n\tPINMUX_IPSR_MSEL(IP4_3_0,\tTX1_A, SEL_SCIF1_0),\n\n\tPINMUX_IPSR_GPSR(IP4_7_4,\tVI0_DATA6),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\tHTX1),\n\tPINMUX_IPSR_GPSR(IP4_7_4,\tCTS1_N),\n\n\tPINMUX_IPSR_GPSR(IP4_11_8,\tVI0_DATA7),\n\tPINMUX_IPSR_GPSR(IP4_11_8,\tHRX1),\n\tPINMUX_IPSR_GPSR(IP4_11_8,\tRTS1_N),\n\n\tPINMUX_IPSR_GPSR(IP4_15_12,\tVI0_DATA8),\n\tPINMUX_IPSR_GPSR(IP4_15_12,\tHSCK2),\n\n\tPINMUX_IPSR_GPSR(IP4_19_16,\tVI0_DATA9),\n\tPINMUX_IPSR_GPSR(IP4_19_16,\tHCTS2_N),\n\tPINMUX_IPSR_MSEL(IP4_19_16,\tPWM1_A, SEL_PWM1_0),\n\n\tPINMUX_IPSR_GPSR(IP4_23_20,\tVI0_DATA10),\n\tPINMUX_IPSR_GPSR(IP4_23_20,\tHRTS2_N),\n\tPINMUX_IPSR_MSEL(IP4_23_20,\tPWM2_A, SEL_PWM2_0),\n\n\tPINMUX_IPSR_GPSR(IP4_27_24,\tVI0_DATA11),\n\tPINMUX_IPSR_GPSR(IP4_27_24,\tHTX2),\n\tPINMUX_IPSR_MSEL(IP4_27_24,\tPWM3_A, SEL_PWM3_0),\n\n\tPINMUX_IPSR_GPSR(IP4_31_28,\tVI0_FIELD),\n\tPINMUX_IPSR_GPSR(IP4_31_28,\tHRX2),\n\tPINMUX_IPSR_MSEL(IP4_31_28,\tPWM4_A, SEL_PWM4_0),\n\tPINMUX_IPSR_GPSR(IP4_31_28,\tCS1_N),\n\n\t \n\tPINMUX_IPSR_GPSR(IP5_3_0,\tVI1_CLK),\n\tPINMUX_IPSR_GPSR(IP5_3_0,\tMSIOF1_RXD),\n\tPINMUX_IPSR_GPSR(IP5_3_0,\tCS0_N),\n\n\tPINMUX_IPSR_GPSR(IP5_7_4,\tVI1_CLKENB),\n\tPINMUX_IPSR_GPSR(IP5_7_4,\tMSIOF1_TXD),\n\tPINMUX_IPSR_GPSR(IP5_7_4,\tD0),\n\n\tPINMUX_IPSR_GPSR(IP5_11_8,\tVI1_HSYNC_N),\n\tPINMUX_IPSR_GPSR(IP5_11_8,\tMSIOF1_SCK),\n\tPINMUX_IPSR_GPSR(IP5_11_8,\tD1),\n\n\tPINMUX_IPSR_GPSR(IP5_15_12,\tVI1_VSYNC_N),\n\tPINMUX_IPSR_GPSR(IP5_15_12,\tMSIOF1_SYNC),\n\tPINMUX_IPSR_GPSR(IP5_15_12,\tD2),\n\n\tPINMUX_IPSR_GPSR(IP5_19_16,\tVI1_DATA0),\n\tPINMUX_IPSR_GPSR(IP5_19_16,\tMSIOF1_SS1),\n\tPINMUX_IPSR_GPSR(IP5_19_16,\tD3),\n\tPINMUX_IPSR_GPSR(IP5_19_16,\tMMC_WP),\n\n\tPINMUX_IPSR_GPSR(IP5_23_20,\tVI1_DATA1),\n\tPINMUX_IPSR_GPSR(IP5_23_20,\tMSIOF1_SS2),\n\tPINMUX_IPSR_GPSR(IP5_23_20,\tD4),\n\tPINMUX_IPSR_GPSR(IP5_23_20,\tMMC_CD),\n\n\tPINMUX_IPSR_GPSR(IP5_27_24,\tVI1_DATA2),\n\tPINMUX_IPSR_MSEL(IP5_27_24,\tCANFD0_TX_B, SEL_CANFD0_1),\n\tPINMUX_IPSR_GPSR(IP5_27_24,\tD5),\n\tPINMUX_IPSR_GPSR(IP5_27_24,\tMMC_DS),\n\n\tPINMUX_IPSR_GPSR(IP5_31_28,\tVI1_DATA3),\n\tPINMUX_IPSR_MSEL(IP5_31_28,\tCANFD0_RX_B, SEL_CANFD0_1),\n\tPINMUX_IPSR_GPSR(IP5_31_28,\tD6),\n\tPINMUX_IPSR_GPSR(IP5_31_28,\tMMC_CMD),\n\n\t \n\tPINMUX_IPSR_GPSR(IP6_3_0,\tVI1_DATA4),\n\tPINMUX_IPSR_MSEL(IP6_3_0,\tCANFD_CLK_B, SEL_CANFD0_1),\n\tPINMUX_IPSR_GPSR(IP6_3_0,\tD7),\n\tPINMUX_IPSR_GPSR(IP6_3_0,\tMMC_D0),\n\n\tPINMUX_IPSR_GPSR(IP6_7_4,\tVI1_DATA5),\n\tPINMUX_IPSR_GPSR(IP6_7_4,\tD8),\n\tPINMUX_IPSR_GPSR(IP6_7_4,\tMMC_D1),\n\n\tPINMUX_IPSR_GPSR(IP6_11_8,\tVI1_DATA6),\n\tPINMUX_IPSR_GPSR(IP6_11_8,\tD9),\n\tPINMUX_IPSR_GPSR(IP6_11_8,\tMMC_D2),\n\n\tPINMUX_IPSR_GPSR(IP6_15_12,\tVI1_DATA7),\n\tPINMUX_IPSR_GPSR(IP6_15_12,\tD10),\n\tPINMUX_IPSR_GPSR(IP6_15_12,\tMMC_D3),\n\n\tPINMUX_IPSR_GPSR(IP6_19_16,\tVI1_DATA8),\n\tPINMUX_IPSR_GPSR(IP6_19_16,\tD11),\n\tPINMUX_IPSR_GPSR(IP6_19_16,\tMMC_CLK),\n\n\tPINMUX_IPSR_GPSR(IP6_23_20,\tVI1_DATA9),\n\tPINMUX_IPSR_MSEL(IP6_23_20,\tTCLK1_A, SEL_TMU_0),\n\tPINMUX_IPSR_GPSR(IP6_23_20,\tD12),\n\tPINMUX_IPSR_GPSR(IP6_23_20,\tMMC_D4),\n\n\tPINMUX_IPSR_GPSR(IP6_27_24,\tVI1_DATA10),\n\tPINMUX_IPSR_MSEL(IP6_27_24,\tTCLK2_A, SEL_TMU_0),\n\tPINMUX_IPSR_GPSR(IP6_27_24,\tD13),\n\tPINMUX_IPSR_GPSR(IP6_27_24,\tMMC_D5),\n\n\tPINMUX_IPSR_GPSR(IP6_31_28,\tVI1_DATA11),\n\tPINMUX_IPSR_GPSR(IP6_31_28,\tSCL4),\n\tPINMUX_IPSR_GPSR(IP6_31_28,\tD14),\n\tPINMUX_IPSR_GPSR(IP6_31_28,\tMMC_D6),\n\n\t \n\tPINMUX_IPSR_GPSR(IP7_3_0,\tVI1_FIELD),\n\tPINMUX_IPSR_GPSR(IP7_3_0,\tSDA4),\n\tPINMUX_IPSR_GPSR(IP7_3_0,\tD15),\n\tPINMUX_IPSR_GPSR(IP7_3_0,\tMMC_D7),\n\n\tPINMUX_IPSR_GPSR(IP7_7_4,\tSCL0),\n\tPINMUX_IPSR_GPSR(IP7_7_4,\tCLKOUT),\n\n\tPINMUX_IPSR_GPSR(IP7_11_8,\tSDA0),\n\tPINMUX_IPSR_GPSR(IP7_11_8,\tBS_N),\n\tPINMUX_IPSR_GPSR(IP7_11_8,\tSCK0),\n\tPINMUX_IPSR_MSEL(IP7_11_8,\tHSCK0_B, SEL_HSCIF0_1),\n\n\tPINMUX_IPSR_GPSR(IP7_15_12,\tSCL1),\n\tPINMUX_IPSR_GPSR(IP7_15_12,\tTPU0TO2),\n\tPINMUX_IPSR_GPSR(IP7_15_12,\tRD_N),\n\tPINMUX_IPSR_GPSR(IP7_15_12,\tCTS0_N),\n\tPINMUX_IPSR_GPSR(IP7_15_12,\tHCTS0_N_B),\n\n\tPINMUX_IPSR_GPSR(IP7_19_16,\tSDA1),\n\tPINMUX_IPSR_GPSR(IP7_19_16,\tTPU0TO3),\n\tPINMUX_IPSR_GPSR(IP7_19_16,\tWE0_N),\n\tPINMUX_IPSR_GPSR(IP7_19_16,\tRTS0_N),\n\tPINMUX_IPSR_MSEL(IP1_23_20,\tHRTS0_N_B, SEL_HSCIF0_1),\n\n\tPINMUX_IPSR_GPSR(IP7_23_20,\tSCL2),\n\tPINMUX_IPSR_GPSR(IP7_23_20,\tWE1_N),\n\tPINMUX_IPSR_GPSR(IP7_23_20,\tRX0),\n\tPINMUX_IPSR_MSEL(IP7_23_20,\tHRX0_B, SEL_HSCIF0_1),\n\n\tPINMUX_IPSR_GPSR(IP7_27_24,\tSDA2),\n\tPINMUX_IPSR_GPSR(IP7_27_24,\tEX_WAIT0),\n\tPINMUX_IPSR_GPSR(IP7_27_24,\tTX0),\n\tPINMUX_IPSR_MSEL(IP7_27_24,\tHTX0_B, SEL_HSCIF0_1),\n\n\tPINMUX_IPSR_GPSR(IP7_31_28,\tAVB_AVTP_MATCH),\n\tPINMUX_IPSR_GPSR(IP7_31_28,\tTPU0TO0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP8_3_0,\tAVB_AVTP_CAPTURE),\n\tPINMUX_IPSR_GPSR(IP8_3_0,\tTPU0TO1),\n\n\tPINMUX_IPSR_MSEL(IP8_7_4,\tCANFD0_TX_A, SEL_CANFD0_0),\n\tPINMUX_IPSR_GPSR(IP8_7_4,\tFXR_TXDA),\n\tPINMUX_IPSR_MSEL(IP8_7_4,\tPWM0_B, SEL_PWM0_1),\n\tPINMUX_IPSR_GPSR(IP8_7_4,\tDU_DISP),\n\n\tPINMUX_IPSR_MSEL(IP8_11_8,\tCANFD0_RX_A, SEL_CANFD0_0),\n\tPINMUX_IPSR_GPSR(IP8_11_8,\tRXDA_EXTFXR),\n\tPINMUX_IPSR_MSEL(IP8_11_8,\tPWM1_B, SEL_PWM1_1),\n\tPINMUX_IPSR_GPSR(IP8_11_8,\tDU_CDE),\n\n\tPINMUX_IPSR_GPSR(IP8_15_12,\tCANFD1_TX),\n\tPINMUX_IPSR_GPSR(IP8_15_12,\tFXR_TXDB),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\tPWM2_B, SEL_PWM2_1),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\tTCLK1_B, SEL_TMU_1),\n\tPINMUX_IPSR_MSEL(IP8_15_12,\tTX1_B, SEL_SCIF1_1),\n\n\tPINMUX_IPSR_GPSR(IP8_19_16,\tCANFD1_RX),\n\tPINMUX_IPSR_GPSR(IP8_19_16,\tRXDB_EXTFXR),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\tPWM3_B, SEL_PWM3_1),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\tTCLK2_B, SEL_TMU_1),\n\tPINMUX_IPSR_MSEL(IP8_19_16,\tRX1_B, SEL_SCIF1_1),\n\n\tPINMUX_IPSR_MSEL(IP8_23_20,\tCANFD_CLK_A, SEL_CANFD0_0),\n\tPINMUX_IPSR_GPSR(IP8_23_20,\tCLK_EXTFXR),\n\tPINMUX_IPSR_MSEL(IP8_23_20,\tPWM4_B, SEL_PWM4_1),\n\tPINMUX_IPSR_MSEL(IP8_23_20,\tSPEEDIN_B, SEL_RSP_1),\n\tPINMUX_IPSR_MSEL(IP8_23_20,\tSCIF_CLK_B, SEL_HSCIF0_1),\n\n\tPINMUX_IPSR_GPSR(IP8_27_24,\tDIGRF_CLKIN),\n\tPINMUX_IPSR_GPSR(IP8_27_24,\tDIGRF_CLKEN_IN),\n\n\tPINMUX_IPSR_GPSR(IP8_31_28,\tDIGRF_CLKOUT),\n\tPINMUX_IPSR_GPSR(IP8_31_28,\tDIGRF_CLKEN_OUT),\n\n\t \n\tPINMUX_IPSR_GPSR(IP9_3_0,\tIRQ4),\n\tPINMUX_IPSR_GPSR(IP9_3_0,\tVI0_DATA12),\n\n\tPINMUX_IPSR_GPSR(IP9_7_4,\tIRQ5),\n\tPINMUX_IPSR_GPSR(IP9_7_4,\tVI0_DATA13),\n\n\tPINMUX_IPSR_GPSR(IP9_11_8,\tMSIOF0_RXD),\n\tPINMUX_IPSR_GPSR(IP9_11_8,\tDU_DR0),\n\tPINMUX_IPSR_GPSR(IP9_11_8,\tVI0_DATA14),\n\n\tPINMUX_IPSR_GPSR(IP9_15_12,\tMSIOF0_TXD),\n\tPINMUX_IPSR_GPSR(IP9_15_12,\tDU_DR1),\n\tPINMUX_IPSR_GPSR(IP9_15_12,\tVI0_DATA15),\n\n\tPINMUX_IPSR_GPSR(IP9_19_16,\tMSIOF0_SCK),\n\tPINMUX_IPSR_GPSR(IP9_19_16,\tDU_DG0),\n\tPINMUX_IPSR_GPSR(IP9_19_16,\tVI0_DATA16),\n\n\tPINMUX_IPSR_GPSR(IP9_23_20,\tMSIOF0_SYNC),\n\tPINMUX_IPSR_GPSR(IP9_23_20,\tDU_DG1),\n\tPINMUX_IPSR_GPSR(IP9_23_20,\tVI0_DATA17),\n\n\tPINMUX_IPSR_GPSR(IP9_27_24,\tMSIOF0_SS1),\n\tPINMUX_IPSR_GPSR(IP9_27_24,\tDU_DB0),\n\tPINMUX_IPSR_GPSR(IP9_27_24,\tTCLK3),\n\tPINMUX_IPSR_GPSR(IP9_27_24,\tVI0_DATA18),\n\n\tPINMUX_IPSR_GPSR(IP9_31_28,\tMSIOF0_SS2),\n\tPINMUX_IPSR_GPSR(IP9_31_28,\tDU_DB1),\n\tPINMUX_IPSR_GPSR(IP9_31_28,\tTCLK4),\n\tPINMUX_IPSR_GPSR(IP9_31_28,\tVI0_DATA19),\n\n\t \n\tPINMUX_IPSR_GPSR(IP10_3_0,\tSCL3),\n\tPINMUX_IPSR_GPSR(IP10_3_0,\tVI0_DATA20),\n\n\tPINMUX_IPSR_GPSR(IP10_7_4,\tSDA3),\n\tPINMUX_IPSR_GPSR(IP10_7_4,\tVI0_DATA21),\n\n\tPINMUX_IPSR_GPSR(IP10_11_8,\tFSO_CFE_0_N),\n\tPINMUX_IPSR_GPSR(IP10_11_8,\tVI0_DATA22),\n\n\tPINMUX_IPSR_GPSR(IP10_15_12,\tFSO_CFE_1_N),\n\tPINMUX_IPSR_GPSR(IP10_15_12,\tVI0_DATA23),\n\n\tPINMUX_IPSR_GPSR(IP10_19_16,\tFSO_TOE_N),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \nstatic const unsigned int avb_link_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int avb_link_mux[] = {\n\tAVB_LINK_MARK,\n};\nstatic const unsigned int avb_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16),\n};\nstatic const unsigned int avb_magic_mux[] = {\n\tAVB_MAGIC_MARK,\n};\nstatic const unsigned int avb_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int avb_phy_int_mux[] = {\n\tAVB_PHY_INT_MARK,\n};\nstatic const unsigned int avb_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int avb_mdio_mux[] = {\n\tAVB_MDC_MARK, AVB_MDIO_MARK,\n};\nstatic const unsigned int avb_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7), RCAR_GP_PIN(1, 8),\n\tRCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 12),\n\tRCAR_GP_PIN(1, 1), RCAR_GP_PIN(1, 2),\n\tRCAR_GP_PIN(1, 3), RCAR_GP_PIN(1, 4),\n\tRCAR_GP_PIN(1, 5), RCAR_GP_PIN(1, 6),\n};\nstatic const unsigned int avb_rgmii_mux[] = {\n\tAVB_TX_CTL_MARK, AVB_TXC_MARK,\n\tAVB_TD0_MARK, AVB_TD1_MARK, AVB_TD2_MARK, AVB_TD3_MARK,\n\tAVB_RX_CTL_MARK, AVB_RXC_MARK,\n\tAVB_RD0_MARK, AVB_RD1_MARK, AVB_RD2_MARK, AVB_RD3_MARK,\n};\nstatic const unsigned int avb_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int avb_txcrefclk_mux[] = {\n\tAVB_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6),\n};\nstatic const unsigned int avb_avtp_pps_mux[] = {\n\tAVB_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20),\n};\nstatic const unsigned int avb_avtp_capture_mux[] = {\n\tAVB_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int avb_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 19),\n};\nstatic const unsigned int avb_avtp_match_mux[] = {\n\tAVB_AVTP_MATCH_MARK,\n};\n\n \nstatic const unsigned int canfd0_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 21), RCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int canfd0_data_a_mux[] = {\n\tCANFD0_TX_A_MARK, CANFD0_RX_A_MARK,\n};\nstatic const unsigned int canfd0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int canfd0_data_b_mux[] = {\n\tCANFD0_TX_B_MARK, CANFD0_RX_B_MARK,\n};\n\n \nstatic const unsigned int canfd1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int canfd1_data_mux[] = {\n\tCANFD1_TX_MARK, CANFD1_RX_MARK,\n};\n\n \nstatic const unsigned int canfd_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int canfd_clk_a_mux[] = {\n\tCANFD_CLK_A_MARK,\n};\nstatic const unsigned int canfd_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int canfd_clk_b_mux[] = {\n\tCANFD_CLK_B_MARK,\n};\n\n \nstatic const unsigned int du_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 3),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 1), RCAR_GP_PIN(0, 0),\n\tRCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 9),\n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 7), RCAR_GP_PIN(0, 6),\n\tRCAR_GP_PIN(0, 17), RCAR_GP_PIN(0, 16), RCAR_GP_PIN(0, 15),\n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 13), RCAR_GP_PIN(0, 12),\n};\nstatic const unsigned int du_rgb666_mux[] = {\n\tDU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK,\n\tDU_DR4_MARK, DU_DR3_MARK, DU_DR2_MARK,\n\tDU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK,\n\tDU_DG4_MARK, DU_DG3_MARK, DU_DG2_MARK,\n\tDU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK,\n\tDU_DB4_MARK, DU_DB3_MARK, DU_DB2_MARK,\n};\nstatic const unsigned int du_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 3),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 1), RCAR_GP_PIN(0, 0),\n\tRCAR_GP_PIN(2, 20), RCAR_GP_PIN(2, 19),\n\tRCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 9),\n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 7), RCAR_GP_PIN(0, 6),\n\tRCAR_GP_PIN(2, 22), RCAR_GP_PIN(2, 21),\n\tRCAR_GP_PIN(0, 17), RCAR_GP_PIN(0, 16), RCAR_GP_PIN(0, 15),\n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 13), RCAR_GP_PIN(0, 12),\n\tRCAR_GP_PIN(2, 24), RCAR_GP_PIN(2, 23),\n};\nstatic const unsigned int du_rgb888_mux[] = {\n\tDU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK,\n\tDU_DR4_MARK, DU_DR3_MARK, DU_DR2_MARK,\n\tDU_DR1_MARK, DU_DR0_MARK,\n\tDU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK,\n\tDU_DG4_MARK, DU_DG3_MARK, DU_DG2_MARK,\n\tDU_DG1_MARK, DU_DG0_MARK,\n\tDU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK,\n\tDU_DB4_MARK, DU_DB3_MARK, DU_DB2_MARK,\n\tDU_DB1_MARK, DU_DB0_MARK,\n};\nstatic const unsigned int du_clk_out_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int du_clk_out_mux[] = {\n\tDU_DOTCLKOUT_MARK,\n};\nstatic const unsigned int du_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 20), RCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int du_sync_mux[] = {\n\tDU_EXVSYNC_DU_VSYNC_MARK, DU_EXHSYNC_DU_HSYNC_MARK,\n};\nstatic const unsigned int du_oddf_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 21),\n};\nstatic const unsigned int du_oddf_mux[] = {\n\tDU_EXODDF_DU_ODDF_DISP_CDE_MARK,\n};\nstatic const unsigned int du_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int du_cde_mux[] = {\n\tDU_CDE_MARK,\n};\nstatic const unsigned int du_disp_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int du_disp_mux[] = {\n\tDU_DISP_MARK,\n};\n\n \nstatic const unsigned int gether_link_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 24),\n};\nstatic const unsigned int gether_link_a_mux[] = {\n\tGETHER_LINK_A_MARK,\n};\nstatic const unsigned int gether_phy_int_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 23),\n};\nstatic const unsigned int gether_phy_int_a_mux[] = {\n\tGETHER_PHY_INT_A_MARK,\n};\nstatic const unsigned int gether_mdio_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 21), RCAR_GP_PIN(4, 20),\n};\nstatic const unsigned int gether_mdio_a_mux[] = {\n\tGETHER_MDC_A_MARK, GETHER_MDIO_A_MARK,\n};\nstatic const unsigned int gether_link_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int gether_link_b_mux[] = {\n\tGETHER_LINK_B_MARK,\n};\nstatic const unsigned int gether_phy_int_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int gether_phy_int_b_mux[] = {\n\tGETHER_PHY_INT_B_MARK,\n};\nstatic const unsigned int gether_mdio_b_mux[] = {\n\tGETHER_MDC_B_MARK, GETHER_MDIO_B_MARK,\n};\nstatic const unsigned int gether_mdio_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int gether_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22),\n};\nstatic const unsigned int gether_magic_mux[] = {\n\tGETHER_MAGIC_MARK,\n};\nstatic const unsigned int gether_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 12), RCAR_GP_PIN(4, 13),\n\tRCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 15),\n\tRCAR_GP_PIN(4, 16), RCAR_GP_PIN(4, 17),\n\tRCAR_GP_PIN(4, 6), RCAR_GP_PIN(4, 7),\n\tRCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 9),\n\tRCAR_GP_PIN(4, 10), RCAR_GP_PIN(4, 11),\n};\nstatic const unsigned int gether_rgmii_mux[] = {\n\tGETHER_TX_CTL_MARK, GETHER_TXC_MARK,\n\tGETHER_TD0_MARK, GETHER_TD1_MARK,\n\tGETHER_TD2_MARK, GETHER_TD3_MARK,\n\tGETHER_RX_CTL_MARK, GETHER_RXC_MARK,\n\tGETHER_RD0_MARK, AVB_RD1_MARK,\n\tGETHER_RD2_MARK, AVB_RD3_MARK,\n};\nstatic const unsigned int gether_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int gether_txcrefclk_mux[] = {\n\tGETHER_TXCREFCLK_MARK,\n};\nstatic const unsigned int gether_txcrefclk_mega_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 19),\n};\nstatic const unsigned int gether_txcrefclk_mega_mux[] = {\n\tGETHER_TXCREFCLK_MEGA_MARK,\n};\nstatic const unsigned int gether_rmii_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0), RCAR_GP_PIN(0, 1),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int gether_rmii_mux[] = {\n\tGETHER_RMII_CRS_DV_MARK, GETHER_RMII_RX_ER_MARK,\n\tGETHER_RMII_RXD0_MARK, GETHER_RMII_RXD1_MARK,\n\tGETHER_RMII_TXD_EN_MARK, GETHER_RMII_TXD0_MARK,\n\tGETHER_RMII_TXD1_MARK, GETHER_RMII_REFCLK_MARK,\n};\n\n \nstatic const unsigned int hscif0_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int hscif0_data_a_mux[] = {\n\tHRX0_A_MARK, HTX0_A_MARK,\n};\nstatic const unsigned int hscif0_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12),\n};\nstatic const unsigned int hscif0_clk_a_mux[] = {\n\tHSCK0_A_MARK,\n};\nstatic const unsigned int hscif0_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 13), RCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int hscif0_ctrl_a_mux[] = {\n\tHRTS0_N_A_MARK, HCTS0_N_A_MARK,\n};\nstatic const unsigned int hscif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 4), RCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int hscif0_data_b_mux[] = {\n\tHRX0_B_MARK, HTX0_B_MARK,\n};\nstatic const unsigned int hscif0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int hscif0_clk_b_mux[] = {\n\tHSCK0_B_MARK,\n};\nstatic const unsigned int hscif0_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 3), RCAR_GP_PIN(4, 2),\n};\nstatic const unsigned int hscif0_ctrl_b_mux[] = {\n\tHRTS0_N_B_MARK, HCTS0_N_B_MARK,\n};\n\n \nstatic const unsigned int hscif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 10),\n};\nstatic const unsigned int hscif1_data_mux[] = {\n\tHRX1_MARK, HTX1_MARK,\n};\nstatic const unsigned int hscif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7),\n};\nstatic const unsigned int hscif1_clk_mux[] = {\n\tHSCK1_MARK,\n};\nstatic const unsigned int hscif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),\n};\nstatic const unsigned int hscif1_ctrl_mux[] = {\n\tHRTS1_N_MARK, HCTS1_N_MARK,\n};\n\n \nstatic const unsigned int hscif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16), RCAR_GP_PIN(2, 15),\n};\nstatic const unsigned int hscif2_data_mux[] = {\n\tHRX2_MARK, HTX2_MARK,\n};\nstatic const unsigned int hscif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int hscif2_clk_mux[] = {\n\tHSCK2_MARK,\n};\nstatic const unsigned int hscif2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int hscif2_ctrl_mux[] = {\n\tHRTS2_N_MARK, HCTS2_N_MARK,\n};\n\n \nstatic const unsigned int hscif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int hscif3_data_mux[] = {\n\tHRX3_MARK, HTX3_MARK,\n};\nstatic const unsigned int hscif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int hscif3_clk_mux[] = {\n\tHSCK3_MARK,\n};\nstatic const unsigned int hscif3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2), RCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int hscif3_ctrl_mux[] = {\n\tHRTS3_N_MARK, HCTS3_N_MARK,\n};\n\n \nstatic const unsigned int i2c0_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 1), RCAR_GP_PIN(4, 0),\n};\nstatic const unsigned int i2c0_mux[] = {\n\tSDA0_MARK, SCL0_MARK,\n};\n\n \nstatic const unsigned int i2c1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 3), RCAR_GP_PIN(4, 2),\n};\nstatic const unsigned int i2c1_mux[] = {\n\tSDA1_MARK, SCL1_MARK,\n};\n\n \nstatic const unsigned int i2c2_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 5), RCAR_GP_PIN(4, 4),\n};\nstatic const unsigned int i2c2_mux[] = {\n\tSDA2_MARK, SCL2_MARK,\n};\n\n \nstatic const unsigned int i2c3_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 26), RCAR_GP_PIN(2, 25),\n};\nstatic const unsigned int i2c3_mux[] = {\n\tSDA3_MARK, SCL3_MARK,\n};\n\n \nstatic const unsigned int i2c4_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 16), RCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int i2c4_mux[] = {\n\tSDA4_MARK, SCL4_MARK,\n};\n\n \nstatic const unsigned int i2c5_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 8),\n};\nstatic const unsigned int i2c5_mux[] = {\n\tSDA5_MARK, SCL5_MARK,\n};\n\n \nstatic const unsigned int intc_ex_irq0_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int intc_ex_irq0_mux[] = {\n\tIRQ0_MARK,\n};\nstatic const unsigned int intc_ex_irq1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12),\n};\nstatic const unsigned int intc_ex_irq1_mux[] = {\n\tIRQ1_MARK,\n};\nstatic const unsigned int intc_ex_irq2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 13),\n};\nstatic const unsigned int intc_ex_irq2_mux[] = {\n\tIRQ2_MARK,\n};\nstatic const unsigned int intc_ex_irq3_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int intc_ex_irq3_mux[] = {\n\tIRQ3_MARK,\n};\nstatic const unsigned int intc_ex_irq4_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 17),\n};\nstatic const unsigned int intc_ex_irq4_mux[] = {\n\tIRQ4_MARK,\n};\nstatic const unsigned int intc_ex_irq5_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 18),\n};\nstatic const unsigned int intc_ex_irq5_mux[] = {\n\tIRQ5_MARK,\n};\n\n \nstatic const unsigned int mmc_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8), RCAR_GP_PIN(3, 9),\n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),\n\tRCAR_GP_PIN(3, 13), RCAR_GP_PIN(3, 14),\n\tRCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int mmc_data_mux[] = {\n\tMMC_D0_MARK, MMC_D1_MARK,\n\tMMC_D2_MARK, MMC_D3_MARK,\n\tMMC_D4_MARK, MMC_D5_MARK,\n\tMMC_D6_MARK, MMC_D7_MARK,\n};\nstatic const unsigned int mmc_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int mmc_ctrl_mux[] = {\n\tMMC_CLK_MARK, MMC_CMD_MARK,\n};\nstatic const unsigned int mmc_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5),\n};\nstatic const unsigned int mmc_cd_mux[] = {\n\tMMC_CD_MARK,\n};\nstatic const unsigned int mmc_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 4),\n};\nstatic const unsigned int mmc_wp_mux[] = {\n\tMMC_WP_MARK,\n};\nstatic const unsigned int mmc_ds_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6),\n};\nstatic const unsigned int mmc_ds_mux[] = {\n\tMMC_DS_MARK,\n};\n\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 21),\n};\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 22),\n};\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 23),\n};\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24),\n};\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\nstatic const unsigned int msiof0_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 20),\n};\nstatic const unsigned int msiof0_txd_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\nstatic const unsigned int msiof0_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 19),\n};\nstatic const unsigned int msiof0_rxd_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 2),\n};\nstatic const unsigned int msiof1_clk_mux[] = {\n\tMSIOF1_SCK_MARK,\n};\nstatic const unsigned int msiof1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 3),\n};\nstatic const unsigned int msiof1_sync_mux[] = {\n\tMSIOF1_SYNC_MARK,\n};\nstatic const unsigned int msiof1_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 4),\n};\nstatic const unsigned int msiof1_ss1_mux[] = {\n\tMSIOF1_SS1_MARK,\n};\nstatic const unsigned int msiof1_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5),\n};\nstatic const unsigned int msiof1_ss2_mux[] = {\n\tMSIOF1_SS2_MARK,\n};\nstatic const unsigned int msiof1_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1),\n};\nstatic const unsigned int msiof1_txd_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\nstatic const unsigned int msiof1_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int msiof1_rxd_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int msiof2_clk_mux[] = {\n\tMSIOF2_SCK_MARK,\n};\nstatic const unsigned int msiof2_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int msiof2_sync_mux[] = {\n\tMSIOF2_SYNC_MARK,\n};\nstatic const unsigned int msiof2_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int msiof2_ss1_mux[] = {\n\tMSIOF2_SS1_MARK,\n};\nstatic const unsigned int msiof2_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int msiof2_ss2_mux[] = {\n\tMSIOF2_SS2_MARK,\n};\nstatic const unsigned int msiof2_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2),\n};\nstatic const unsigned int msiof2_txd_mux[] = {\n\tMSIOF2_TXD_MARK,\n};\nstatic const unsigned int msiof2_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int msiof2_rxd_mux[] = {\n\tMSIOF2_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 20),\n};\nstatic const unsigned int msiof3_clk_mux[] = {\n\tMSIOF3_SCK_MARK,\n};\nstatic const unsigned int msiof3_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 21),\n};\nstatic const unsigned int msiof3_sync_mux[] = {\n\tMSIOF3_SYNC_MARK,\n};\nstatic const unsigned int msiof3_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int msiof3_ss1_mux[] = {\n\tMSIOF3_SS1_MARK,\n};\nstatic const unsigned int msiof3_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int msiof3_ss2_mux[] = {\n\tMSIOF3_SS2_MARK,\n};\nstatic const unsigned int msiof3_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int msiof3_txd_mux[] = {\n\tMSIOF3_TXD_MARK,\n};\nstatic const unsigned int msiof3_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int msiof3_rxd_mux[] = {\n\tMSIOF3_RXD_MARK,\n};\n\n \nstatic const unsigned int pwm0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int pwm0_a_mux[] = {\n\tPWM0_A_MARK,\n};\nstatic const unsigned int pwm0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int pwm0_b_mux[] = {\n\tPWM0_B_MARK,\n};\n\n \nstatic const unsigned int pwm1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int pwm1_a_mux[] = {\n\tPWM1_A_MARK,\n};\nstatic const unsigned int pwm1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int pwm1_b_mux[] = {\n\tPWM1_B_MARK,\n};\n\n \nstatic const unsigned int pwm2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int pwm2_a_mux[] = {\n\tPWM2_A_MARK,\n};\nstatic const unsigned int pwm2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int pwm2_b_mux[] = {\n\tPWM2_B_MARK,\n};\n\n \nstatic const unsigned int pwm3_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15),\n};\nstatic const unsigned int pwm3_a_mux[] = {\n\tPWM3_A_MARK,\n};\nstatic const unsigned int pwm3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int pwm3_b_mux[] = {\n\tPWM3_B_MARK,\n};\n\n \nstatic const unsigned int pwm4_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16),\n};\nstatic const unsigned int pwm4_a_mux[] = {\n\tPWM4_A_MARK,\n};\nstatic const unsigned int pwm4_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int pwm4_b_mux[] = {\n\tPWM4_B_MARK,\n};\n\n \nstatic const unsigned int qspi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 5),\n};\nstatic const unsigned int qspi0_ctrl_mux[] = {\n\tQSPI0_SPCLK_MARK, QSPI0_SSL_MARK,\n};\n\n \nstatic const unsigned int qspi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 11),\n};\nstatic const unsigned int qspi1_ctrl_mux[] = {\n\tQSPI1_SPCLK_MARK, QSPI1_SSL_MARK,\n};\n\n \nstatic const unsigned int rpc_clk_pins[] = {\n\t \n\t \n\tRCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 6),\n};\nstatic const unsigned int rpc_clk_mux[] = {\n\tQSPI0_SPCLK_MARK, QSPI1_SPCLK_MARK,\n};\nstatic const unsigned int rpc_ctrl_pins[] = {\n\t \n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 11),\n};\nstatic const unsigned int rpc_ctrl_mux[] = {\n\tQSPI0_SSL_MARK, QSPI1_SSL_MARK,\n};\nstatic const unsigned int rpc_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),\n\tRCAR_GP_PIN(5, 3), RCAR_GP_PIN(5, 4),\n\tRCAR_GP_PIN(5, 7), RCAR_GP_PIN(5, 8),\n\tRCAR_GP_PIN(5, 9), RCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int rpc_data_mux[] = {\n\tQSPI0_MOSI_IO0_MARK, QSPI0_MISO_IO1_MARK,\n\tQSPI0_IO2_MARK, QSPI0_IO3_MARK,\n\tQSPI1_MOSI_IO0_MARK, QSPI1_MISO_IO1_MARK,\n\tQSPI1_IO2_MARK, QSPI1_IO3_MARK,\n};\nstatic const unsigned int rpc_reset_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12),\n};\nstatic const unsigned int rpc_reset_mux[] = {\n\tRPC_RESET_N_MARK,\n};\nstatic const unsigned int rpc_int_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 14),\n};\nstatic const unsigned int rpc_int_mux[] = {\n\tRPC_INT_N_MARK,\n};\nstatic const unsigned int rpc_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13),\n};\nstatic const unsigned int rpc_wp_mux[] = {\n\tRPC_WP_N_MARK,\n};\n\n \nstatic const unsigned int scif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 4), RCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int scif0_data_mux[] = {\n\tRX0_MARK, TX0_MARK,\n};\nstatic const unsigned int scif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int scif0_clk_mux[] = {\n\tSCK0_MARK,\n};\nstatic const unsigned int scif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 3), RCAR_GP_PIN(4, 2),\n};\nstatic const unsigned int scif0_ctrl_mux[] = {\n\tRTS0_N_MARK, CTS0_N_MARK,\n};\n\n \nstatic const unsigned int scif1_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),\n};\nstatic const unsigned int scif1_data_a_mux[] = {\n\tRX1_A_MARK, TX1_A_MARK,\n};\nstatic const unsigned int scif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int scif1_clk_mux[] = {\n\tSCK1_MARK,\n};\nstatic const unsigned int scif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 10),\n};\nstatic const unsigned int scif1_ctrl_mux[] = {\n\tRTS1_N_MARK, CTS1_N_MARK,\n};\nstatic const unsigned int scif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24), RCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int scif1_data_b_mux[] = {\n\tRX1_B_MARK, TX1_B_MARK,\n};\n\n \nstatic const unsigned int scif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1), RCAR_GP_PIN(2, 2),\n};\nstatic const unsigned int scif3_data_mux[] = {\n\tRX3_MARK, TX3_MARK,\n};\nstatic const unsigned int scif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int scif3_clk_mux[] = {\n\tSCK3_MARK,\n};\nstatic const unsigned int scif3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int scif3_ctrl_mux[] = {\n\tRTS3_N_MARK, CTS3_N_MARK,\n};\n\n \nstatic const unsigned int scif4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1), RCAR_GP_PIN(0, 2),\n};\nstatic const unsigned int scif4_data_mux[] = {\n\tRX4_MARK, TX4_MARK,\n};\nstatic const unsigned int scif4_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0),\n};\nstatic const unsigned int scif4_clk_mux[] = {\n\tSCK4_MARK,\n};\nstatic const unsigned int scif4_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 3),\n};\nstatic const unsigned int scif4_ctrl_mux[] = {\n\tRTS4_N_MARK, CTS4_N_MARK,\n};\n\n \nstatic const unsigned int scif_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int scif_clk_a_mux[] = {\n\tSCIF_CLK_A_MARK,\n};\nstatic const unsigned int scif_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int scif_clk_b_mux[] = {\n\tSCIF_CLK_B_MARK,\n};\n\n \nstatic const unsigned int tmu_tclk1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13),\n};\nstatic const unsigned int tmu_tclk1_a_mux[] = {\n\tTCLK1_A_MARK,\n};\nstatic const unsigned int tmu_tclk1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int tmu_tclk1_b_mux[] = {\n\tTCLK1_B_MARK,\n};\nstatic const unsigned int tmu_tclk2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14),\n};\nstatic const unsigned int tmu_tclk2_a_mux[] = {\n\tTCLK2_A_MARK,\n};\nstatic const unsigned int tmu_tclk2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int tmu_tclk2_b_mux[] = {\n\tTCLK2_B_MARK,\n};\n\n \nstatic const unsigned int tpu_to0_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 19),\n};\nstatic const unsigned int tpu_to0_mux[] = {\n\tTPU0TO0_MARK,\n};\nstatic const unsigned int tpu_to1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20),\n};\nstatic const unsigned int tpu_to1_mux[] = {\n\tTPU0TO1_MARK,\n};\nstatic const unsigned int tpu_to2_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 2),\n};\nstatic const unsigned int tpu_to2_mux[] = {\n\tTPU0TO2_MARK,\n};\nstatic const unsigned int tpu_to3_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 3),\n};\nstatic const unsigned int tpu_to3_mux[] = {\n\tTPU0TO3_MARK,\n};\n\n \nstatic const unsigned int vin0_data_pins[] = {\n\tRCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 5),\n\tRCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 7),\n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),\n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),\n\tRCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),\n\tRCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 15),\n\tRCAR_GP_PIN(2, 17), RCAR_GP_PIN(2, 18),\n\tRCAR_GP_PIN(2, 19), RCAR_GP_PIN(2, 20),\n\tRCAR_GP_PIN(2, 21), RCAR_GP_PIN(2, 22),\n\tRCAR_GP_PIN(2, 23), RCAR_GP_PIN(2, 24),\n\tRCAR_GP_PIN(2, 25), RCAR_GP_PIN(2, 26),\n\tRCAR_GP_PIN(2, 27), RCAR_GP_PIN(2, 28),\n};\nstatic const unsigned int vin0_data_mux[] = {\n\tVI0_DATA0_MARK, VI0_DATA1_MARK,\n\tVI0_DATA2_MARK, VI0_DATA3_MARK,\n\tVI0_DATA4_MARK, VI0_DATA5_MARK,\n\tVI0_DATA6_MARK, VI0_DATA7_MARK,\n\tVI0_DATA8_MARK, VI0_DATA9_MARK,\n\tVI0_DATA10_MARK, VI0_DATA11_MARK,\n\tVI0_DATA12_MARK, VI0_DATA13_MARK,\n\tVI0_DATA14_MARK, VI0_DATA15_MARK,\n\tVI0_DATA16_MARK, VI0_DATA17_MARK,\n\tVI0_DATA18_MARK, VI0_DATA19_MARK,\n\tVI0_DATA20_MARK, VI0_DATA21_MARK,\n\tVI0_DATA22_MARK, VI0_DATA23_MARK,\n};\nstatic const unsigned int vin0_data18_pins[] = {\n\tRCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 7),\n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),\n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),\n\tRCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 15),\n\tRCAR_GP_PIN(2, 17), RCAR_GP_PIN(2, 18),\n\tRCAR_GP_PIN(2, 19), RCAR_GP_PIN(2, 20),\n\tRCAR_GP_PIN(2, 23), RCAR_GP_PIN(2, 24),\n\tRCAR_GP_PIN(2, 25), RCAR_GP_PIN(2, 26),\n\tRCAR_GP_PIN(2, 27), RCAR_GP_PIN(2, 28),\n};\nstatic const unsigned int vin0_data18_mux[] = {\n\tVI0_DATA2_MARK, VI0_DATA3_MARK,\n\tVI0_DATA4_MARK, VI0_DATA5_MARK,\n\tVI0_DATA6_MARK, VI0_DATA7_MARK,\n\tVI0_DATA10_MARK, VI0_DATA11_MARK,\n\tVI0_DATA12_MARK, VI0_DATA13_MARK,\n\tVI0_DATA14_MARK, VI0_DATA15_MARK,\n\tVI0_DATA18_MARK, VI0_DATA19_MARK,\n\tVI0_DATA20_MARK, VI0_DATA21_MARK,\n\tVI0_DATA22_MARK, VI0_DATA23_MARK,\n};\nstatic const unsigned int vin0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3), RCAR_GP_PIN(2, 2),\n};\nstatic const unsigned int vin0_sync_mux[] = {\n\tVI0_VSYNC_N_MARK, VI0_HSYNC_N_MARK,\n};\nstatic const unsigned int vin0_field_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16),\n};\nstatic const unsigned int vin0_field_mux[] = {\n\tVI0_FIELD_MARK,\n};\nstatic const unsigned int vin0_clkenb_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int vin0_clkenb_mux[] = {\n\tVI0_CLKENB_MARK,\n};\nstatic const unsigned int vin0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int vin0_clk_mux[] = {\n\tVI0_CLK_MARK,\n};\n\n \nstatic const unsigned int vin1_data_pins[] = {\n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 5),\n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n\tRCAR_GP_PIN(3, 8), RCAR_GP_PIN(3, 9),\n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),\n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13),\n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int vin1_data_mux[] = {\n\tVI1_DATA0_MARK, VI1_DATA1_MARK,\n\tVI1_DATA2_MARK, VI1_DATA3_MARK,\n\tVI1_DATA4_MARK, VI1_DATA5_MARK,\n\tVI1_DATA6_MARK, VI1_DATA7_MARK,\n\tVI1_DATA8_MARK,  VI1_DATA9_MARK,\n\tVI1_DATA10_MARK, VI1_DATA11_MARK,\n};\nstatic const unsigned int vin1_sync_pins[] = {\n\t \n\t RCAR_GP_PIN(3, 3), RCAR_GP_PIN(3, 2),\n};\nstatic const unsigned int vin1_sync_mux[] = {\n\tVI1_VSYNC_N_MARK, VI1_HSYNC_N_MARK,\n};\nstatic const unsigned int vin1_field_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int vin1_field_mux[] = {\n\tVI1_FIELD_MARK,\n};\nstatic const unsigned int vin1_clkenb_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1),\n};\nstatic const unsigned int vin1_clkenb_mux[] = {\n\tVI1_CLKENB_MARK,\n};\nstatic const unsigned int vin1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int vin1_clk_mux[] = {\n\tVI1_CLK_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(avb_link),\n\tSH_PFC_PIN_GROUP(avb_magic),\n\tSH_PFC_PIN_GROUP(avb_phy_int),\n\tSH_PFC_PIN_GROUP(avb_mdio),\n\tSH_PFC_PIN_GROUP(avb_rgmii),\n\tSH_PFC_PIN_GROUP(avb_txcrefclk),\n\tSH_PFC_PIN_GROUP(avb_avtp_pps),\n\tSH_PFC_PIN_GROUP(avb_avtp_capture),\n\tSH_PFC_PIN_GROUP(avb_avtp_match),\n\tSH_PFC_PIN_GROUP(canfd0_data_a),\n\tSH_PFC_PIN_GROUP(canfd0_data_b),\n\tSH_PFC_PIN_GROUP(canfd1_data),\n\tSH_PFC_PIN_GROUP(canfd_clk_a),\n\tSH_PFC_PIN_GROUP(canfd_clk_b),\n\tSH_PFC_PIN_GROUP(du_rgb666),\n\tSH_PFC_PIN_GROUP(du_rgb888),\n\tSH_PFC_PIN_GROUP(du_clk_out),\n\tSH_PFC_PIN_GROUP(du_sync),\n\tSH_PFC_PIN_GROUP(du_oddf),\n\tSH_PFC_PIN_GROUP(du_cde),\n\tSH_PFC_PIN_GROUP(du_disp),\n\tSH_PFC_PIN_GROUP(gether_link_a),\n\tSH_PFC_PIN_GROUP(gether_phy_int_a),\n\tSH_PFC_PIN_GROUP(gether_mdio_a),\n\tSH_PFC_PIN_GROUP(gether_link_b),\n\tSH_PFC_PIN_GROUP(gether_phy_int_b),\n\tSH_PFC_PIN_GROUP(gether_mdio_b),\n\tSH_PFC_PIN_GROUP(gether_magic),\n\tSH_PFC_PIN_GROUP(gether_rgmii),\n\tSH_PFC_PIN_GROUP(gether_txcrefclk),\n\tSH_PFC_PIN_GROUP(gether_txcrefclk_mega),\n\tSH_PFC_PIN_GROUP(gether_rmii),\n\tSH_PFC_PIN_GROUP(hscif0_data_a),\n\tSH_PFC_PIN_GROUP(hscif0_clk_a),\n\tSH_PFC_PIN_GROUP(hscif0_ctrl_a),\n\tSH_PFC_PIN_GROUP(hscif0_data_b),\n\tSH_PFC_PIN_GROUP(hscif0_clk_b),\n\tSH_PFC_PIN_GROUP(hscif0_ctrl_b),\n\tSH_PFC_PIN_GROUP(hscif1_data),\n\tSH_PFC_PIN_GROUP(hscif1_clk),\n\tSH_PFC_PIN_GROUP(hscif1_ctrl),\n\tSH_PFC_PIN_GROUP(hscif2_data),\n\tSH_PFC_PIN_GROUP(hscif2_clk),\n\tSH_PFC_PIN_GROUP(hscif2_ctrl),\n\tSH_PFC_PIN_GROUP(hscif3_data),\n\tSH_PFC_PIN_GROUP(hscif3_clk),\n\tSH_PFC_PIN_GROUP(hscif3_ctrl),\n\tSH_PFC_PIN_GROUP(i2c0),\n\tSH_PFC_PIN_GROUP(i2c1),\n\tSH_PFC_PIN_GROUP(i2c2),\n\tSH_PFC_PIN_GROUP(i2c3),\n\tSH_PFC_PIN_GROUP(i2c4),\n\tSH_PFC_PIN_GROUP(i2c5),\n\tSH_PFC_PIN_GROUP(intc_ex_irq0),\n\tSH_PFC_PIN_GROUP(intc_ex_irq1),\n\tSH_PFC_PIN_GROUP(intc_ex_irq2),\n\tSH_PFC_PIN_GROUP(intc_ex_irq3),\n\tSH_PFC_PIN_GROUP(intc_ex_irq4),\n\tSH_PFC_PIN_GROUP(intc_ex_irq5),\n\tBUS_DATA_PIN_GROUP(mmc_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc_data, 8),\n\tSH_PFC_PIN_GROUP(mmc_ctrl),\n\tSH_PFC_PIN_GROUP(mmc_cd),\n\tSH_PFC_PIN_GROUP(mmc_wp),\n\tSH_PFC_PIN_GROUP(mmc_ds),\n\tSH_PFC_PIN_GROUP(msiof0_clk),\n\tSH_PFC_PIN_GROUP(msiof0_sync),\n\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\tSH_PFC_PIN_GROUP(msiof0_txd),\n\tSH_PFC_PIN_GROUP(msiof0_rxd),\n\tSH_PFC_PIN_GROUP(msiof1_clk),\n\tSH_PFC_PIN_GROUP(msiof1_sync),\n\tSH_PFC_PIN_GROUP(msiof1_ss1),\n\tSH_PFC_PIN_GROUP(msiof1_ss2),\n\tSH_PFC_PIN_GROUP(msiof1_txd),\n\tSH_PFC_PIN_GROUP(msiof1_rxd),\n\tSH_PFC_PIN_GROUP(msiof2_clk),\n\tSH_PFC_PIN_GROUP(msiof2_sync),\n\tSH_PFC_PIN_GROUP(msiof2_ss1),\n\tSH_PFC_PIN_GROUP(msiof2_ss2),\n\tSH_PFC_PIN_GROUP(msiof2_txd),\n\tSH_PFC_PIN_GROUP(msiof2_rxd),\n\tSH_PFC_PIN_GROUP(msiof3_clk),\n\tSH_PFC_PIN_GROUP(msiof3_sync),\n\tSH_PFC_PIN_GROUP(msiof3_ss1),\n\tSH_PFC_PIN_GROUP(msiof3_ss2),\n\tSH_PFC_PIN_GROUP(msiof3_txd),\n\tSH_PFC_PIN_GROUP(msiof3_rxd),\n\tSH_PFC_PIN_GROUP(pwm0_a),\n\tSH_PFC_PIN_GROUP(pwm0_b),\n\tSH_PFC_PIN_GROUP(pwm1_a),\n\tSH_PFC_PIN_GROUP(pwm1_b),\n\tSH_PFC_PIN_GROUP(pwm2_a),\n\tSH_PFC_PIN_GROUP(pwm2_b),\n\tSH_PFC_PIN_GROUP(pwm3_a),\n\tSH_PFC_PIN_GROUP(pwm3_b),\n\tSH_PFC_PIN_GROUP(pwm4_a),\n\tSH_PFC_PIN_GROUP(pwm4_b),\n\tSH_PFC_PIN_GROUP(qspi0_ctrl),\n\tSH_PFC_PIN_GROUP_SUBSET(qspi0_data2, rpc_data, 0, 2),\n\tSH_PFC_PIN_GROUP_SUBSET(qspi0_data4, rpc_data, 0, 4),\n\tSH_PFC_PIN_GROUP(qspi1_ctrl),\n\tSH_PFC_PIN_GROUP_SUBSET(qspi1_data2, rpc_data, 4, 2),\n\tSH_PFC_PIN_GROUP_SUBSET(qspi1_data4, rpc_data, 4, 4),\n\tBUS_DATA_PIN_GROUP(rpc_clk, 1),\n\tBUS_DATA_PIN_GROUP(rpc_clk, 2),\n\tSH_PFC_PIN_GROUP(rpc_ctrl),\n\tSH_PFC_PIN_GROUP(rpc_data),\n\tSH_PFC_PIN_GROUP(rpc_reset),\n\tSH_PFC_PIN_GROUP(rpc_int),\n\tSH_PFC_PIN_GROUP(rpc_wp),\n\tSH_PFC_PIN_GROUP(scif0_data),\n\tSH_PFC_PIN_GROUP(scif0_clk),\n\tSH_PFC_PIN_GROUP(scif0_ctrl),\n\tSH_PFC_PIN_GROUP(scif1_data_a),\n\tSH_PFC_PIN_GROUP(scif1_clk),\n\tSH_PFC_PIN_GROUP(scif1_ctrl),\n\tSH_PFC_PIN_GROUP(scif1_data_b),\n\tSH_PFC_PIN_GROUP(scif3_data),\n\tSH_PFC_PIN_GROUP(scif3_clk),\n\tSH_PFC_PIN_GROUP(scif3_ctrl),\n\tSH_PFC_PIN_GROUP(scif4_data),\n\tSH_PFC_PIN_GROUP(scif4_clk),\n\tSH_PFC_PIN_GROUP(scif4_ctrl),\n\tSH_PFC_PIN_GROUP(scif_clk_a),\n\tSH_PFC_PIN_GROUP(scif_clk_b),\n\tSH_PFC_PIN_GROUP(tmu_tclk1_a),\n\tSH_PFC_PIN_GROUP(tmu_tclk1_b),\n\tSH_PFC_PIN_GROUP(tmu_tclk2_a),\n\tSH_PFC_PIN_GROUP(tmu_tclk2_b),\n\tSH_PFC_PIN_GROUP(tpu_to0),\n\tSH_PFC_PIN_GROUP(tpu_to1),\n\tSH_PFC_PIN_GROUP(tpu_to2),\n\tSH_PFC_PIN_GROUP(tpu_to3),\n\tBUS_DATA_PIN_GROUP(vin0_data, 8),\n\tBUS_DATA_PIN_GROUP(vin0_data, 10),\n\tBUS_DATA_PIN_GROUP(vin0_data, 12),\n\tBUS_DATA_PIN_GROUP(vin0_data, 16),\n\tSH_PFC_PIN_GROUP(vin0_data18),\n\tBUS_DATA_PIN_GROUP(vin0_data, 20),\n\tBUS_DATA_PIN_GROUP(vin0_data, 24),\n\tSH_PFC_PIN_GROUP(vin0_sync),\n\tSH_PFC_PIN_GROUP(vin0_field),\n\tSH_PFC_PIN_GROUP(vin0_clkenb),\n\tSH_PFC_PIN_GROUP(vin0_clk),\n\tBUS_DATA_PIN_GROUP(vin1_data, 8),\n\tBUS_DATA_PIN_GROUP(vin1_data, 10),\n\tBUS_DATA_PIN_GROUP(vin1_data, 12),\n\tSH_PFC_PIN_GROUP(vin1_sync),\n\tSH_PFC_PIN_GROUP(vin1_field),\n\tSH_PFC_PIN_GROUP(vin1_clkenb),\n\tSH_PFC_PIN_GROUP(vin1_clk),\n};\n\nstatic const char * const avb_groups[] = {\n\t\"avb_link\",\n\t\"avb_magic\",\n\t\"avb_phy_int\",\n\t\"avb_mdio\",\n\t\"avb_rgmii\",\n\t\"avb_txcrefclk\",\n\t\"avb_avtp_pps\",\n\t\"avb_avtp_capture\",\n\t\"avb_avtp_match\",\n};\n\nstatic const char * const canfd0_groups[] = {\n\t\"canfd0_data_a\",\n\t\"canfd0_data_b\",\n};\n\nstatic const char * const canfd1_groups[] = {\n\t\"canfd1_data\",\n};\n\nstatic const char * const canfd_clk_groups[] = {\n\t\"canfd_clk_a\",\n\t\"canfd_clk_b\",\n};\n\nstatic const char * const du_groups[] = {\n\t\"du_rgb666\",\n\t\"du_rgb888\",\n\t\"du_clk_out\",\n\t\"du_sync\",\n\t\"du_oddf\",\n\t\"du_cde\",\n\t\"du_disp\",\n};\n\nstatic const char * const gether_groups[] = {\n\t\"gether_link_a\",\n\t\"gether_phy_int_a\",\n\t\"gether_mdio_a\",\n\t\"gether_link_b\",\n\t\"gether_phy_int_b\",\n\t\"gether_mdio_b\",\n\t\"gether_magic\",\n\t\"gether_rgmii\",\n\t\"gether_txcrefclk\",\n\t\"gether_txcrefclk_mega\",\n\t\"gether_rmii\",\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data_a\",\n\t\"hscif0_clk_a\",\n\t\"hscif0_ctrl_a\",\n\t\"hscif0_data_b\",\n\t\"hscif0_clk_b\",\n\t\"hscif0_ctrl_b\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t\"hscif1_data\",\n\t\"hscif1_clk\",\n\t\"hscif1_ctrl\",\n};\n\nstatic const char * const hscif2_groups[] = {\n\t\"hscif2_data\",\n\t\"hscif2_clk\",\n\t\"hscif2_ctrl\",\n};\n\nstatic const char * const hscif3_groups[] = {\n\t\"hscif3_data\",\n\t\"hscif3_clk\",\n\t\"hscif3_ctrl\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3\",\n};\n\nstatic const char * const i2c4_groups[] = {\n\t\"i2c4\",\n};\n\nstatic const char * const i2c5_groups[] = {\n\t\"i2c5\",\n};\n\nstatic const char * const intc_ex_groups[] = {\n\t\"intc_ex_irq0\",\n\t\"intc_ex_irq1\",\n\t\"intc_ex_irq2\",\n\t\"intc_ex_irq3\",\n\t\"intc_ex_irq4\",\n\t\"intc_ex_irq5\",\n};\n\nstatic const char * const mmc_groups[] = {\n\t\"mmc_data1\",\n\t\"mmc_data4\",\n\t\"mmc_data8\",\n\t\"mmc_ctrl\",\n\t\"mmc_cd\",\n\t\"mmc_wp\",\n\t\"mmc_ds\",\n};\n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_txd\",\n\t\"msiof0_rxd\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk\",\n\t\"msiof1_sync\",\n\t\"msiof1_ss1\",\n\t\"msiof1_ss2\",\n\t\"msiof1_txd\",\n\t\"msiof1_rxd\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_clk\",\n\t\"msiof2_sync\",\n\t\"msiof2_ss1\",\n\t\"msiof2_ss2\",\n\t\"msiof2_txd\",\n\t\"msiof2_rxd\",\n};\n\nstatic const char * const msiof3_groups[] = {\n\t\"msiof3_clk\",\n\t\"msiof3_sync\",\n\t\"msiof3_ss1\",\n\t\"msiof3_ss2\",\n\t\"msiof3_txd\",\n\t\"msiof3_rxd\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"pwm0_a\",\n\t\"pwm0_b\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1_a\",\n\t\"pwm1_b\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"pwm2_a\",\n\t\"pwm2_b\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"pwm3_a\",\n\t\"pwm3_b\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"pwm4_a\",\n\t\"pwm4_b\",\n};\n\nstatic const char * const qspi0_groups[] = {\n\t\"qspi0_ctrl\",\n\t\"qspi0_data2\",\n\t\"qspi0_data4\",\n};\n\nstatic const char * const qspi1_groups[] = {\n\t\"qspi1_ctrl\",\n\t\"qspi1_data2\",\n\t\"qspi1_data4\",\n};\n\nstatic const char * const rpc_groups[] = {\n\t\"rpc_clk1\",\n\t\"rpc_clk2\",\n\t\"rpc_ctrl\",\n\t\"rpc_data\",\n\t\"rpc_reset\",\n\t\"rpc_int\",\n\t\"rpc_wp\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data\",\n\t\"scif0_clk\",\n\t\"scif0_ctrl\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data_a\",\n\t\"scif1_clk\",\n\t\"scif1_ctrl\",\n\t\"scif1_data_b\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data\",\n\t\"scif3_clk\",\n\t\"scif3_ctrl\",\n};\n\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data\",\n\t\"scif4_clk\",\n\t\"scif4_ctrl\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk_a\",\n\t\"scif_clk_b\",\n};\n\nstatic const char * const tmu_groups[] = {\n\t\"tmu_tclk1_a\",\n\t\"tmu_tclk1_b\",\n\t\"tmu_tclk2_a\",\n\t\"tmu_tclk2_b\",\n};\n\nstatic const char * const tpu_groups[] = {\n\t\"tpu_to0\",\n\t\"tpu_to1\",\n\t\"tpu_to2\",\n\t\"tpu_to3\",\n};\n\nstatic const char * const vin0_groups[] = {\n\t\"vin0_data8\",\n\t\"vin0_data10\",\n\t\"vin0_data12\",\n\t\"vin0_data16\",\n\t\"vin0_data18\",\n\t\"vin0_data20\",\n\t\"vin0_data24\",\n\t\"vin0_sync\",\n\t\"vin0_field\",\n\t\"vin0_clkenb\",\n\t\"vin0_clk\",\n};\n\nstatic const char * const vin1_groups[] = {\n\t\"vin1_data8\",\n\t\"vin1_data10\",\n\t\"vin1_data12\",\n\t\"vin1_sync\",\n\t\"vin1_field\",\n\t\"vin1_clkenb\",\n\t\"vin1_clk\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(avb),\n\tSH_PFC_FUNCTION(canfd0),\n\tSH_PFC_FUNCTION(canfd1),\n\tSH_PFC_FUNCTION(canfd_clk),\n\tSH_PFC_FUNCTION(du),\n\tSH_PFC_FUNCTION(gether),\n\tSH_PFC_FUNCTION(hscif0),\n\tSH_PFC_FUNCTION(hscif1),\n\tSH_PFC_FUNCTION(hscif2),\n\tSH_PFC_FUNCTION(hscif3),\n\tSH_PFC_FUNCTION(i2c0),\n\tSH_PFC_FUNCTION(i2c1),\n\tSH_PFC_FUNCTION(i2c2),\n\tSH_PFC_FUNCTION(i2c3),\n\tSH_PFC_FUNCTION(i2c4),\n\tSH_PFC_FUNCTION(i2c5),\n\tSH_PFC_FUNCTION(intc_ex),\n\tSH_PFC_FUNCTION(mmc),\n\tSH_PFC_FUNCTION(msiof0),\n\tSH_PFC_FUNCTION(msiof1),\n\tSH_PFC_FUNCTION(msiof2),\n\tSH_PFC_FUNCTION(msiof3),\n\tSH_PFC_FUNCTION(pwm0),\n\tSH_PFC_FUNCTION(pwm1),\n\tSH_PFC_FUNCTION(pwm2),\n\tSH_PFC_FUNCTION(pwm3),\n\tSH_PFC_FUNCTION(pwm4),\n\tSH_PFC_FUNCTION(qspi0),\n\tSH_PFC_FUNCTION(qspi1),\n\tSH_PFC_FUNCTION(rpc),\n\tSH_PFC_FUNCTION(scif0),\n\tSH_PFC_FUNCTION(scif1),\n\tSH_PFC_FUNCTION(scif3),\n\tSH_PFC_FUNCTION(scif4),\n\tSH_PFC_FUNCTION(scif_clk),\n\tSH_PFC_FUNCTION(tmu),\n\tSH_PFC_FUNCTION(tpu),\n\tSH_PFC_FUNCTION(vin0),\n\tSH_PFC_FUNCTION(vin1),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n#define F_(x, y)\tFN_##y\n#define FM(x)\t\tFN_##x\n\t{ PINMUX_CFG_REG_VAR(\"GPSR0\", 0xe6060100, 32,\n\t\t\t     GROUP(-10, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_0_21_FN,\tGPSR0_21,\n\t\tGP_0_20_FN,\tGPSR0_20,\n\t\tGP_0_19_FN,\tGPSR0_19,\n\t\tGP_0_18_FN,\tGPSR0_18,\n\t\tGP_0_17_FN,\tGPSR0_17,\n\t\tGP_0_16_FN,\tGPSR0_16,\n\t\tGP_0_15_FN,\tGPSR0_15,\n\t\tGP_0_14_FN,\tGPSR0_14,\n\t\tGP_0_13_FN,\tGPSR0_13,\n\t\tGP_0_12_FN,\tGPSR0_12,\n\t\tGP_0_11_FN,\tGPSR0_11,\n\t\tGP_0_10_FN,\tGPSR0_10,\n\t\tGP_0_9_FN,\tGPSR0_9,\n\t\tGP_0_8_FN,\tGPSR0_8,\n\t\tGP_0_7_FN,\tGPSR0_7,\n\t\tGP_0_6_FN,\tGPSR0_6,\n\t\tGP_0_5_FN,\tGPSR0_5,\n\t\tGP_0_4_FN,\tGPSR0_4,\n\t\tGP_0_3_FN,\tGPSR0_3,\n\t\tGP_0_2_FN,\tGPSR0_2,\n\t\tGP_0_1_FN,\tGPSR0_1,\n\t\tGP_0_0_FN,\tGPSR0_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xe6060104, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_1_27_FN,\tGPSR1_27,\n\t\tGP_1_26_FN,\tGPSR1_26,\n\t\tGP_1_25_FN,\tGPSR1_25,\n\t\tGP_1_24_FN,\tGPSR1_24,\n\t\tGP_1_23_FN,\tGPSR1_23,\n\t\tGP_1_22_FN,\tGPSR1_22,\n\t\tGP_1_21_FN,\tGPSR1_21,\n\t\tGP_1_20_FN,\tGPSR1_20,\n\t\tGP_1_19_FN,\tGPSR1_19,\n\t\tGP_1_18_FN,\tGPSR1_18,\n\t\tGP_1_17_FN,\tGPSR1_17,\n\t\tGP_1_16_FN,\tGPSR1_16,\n\t\tGP_1_15_FN,\tGPSR1_15,\n\t\tGP_1_14_FN,\tGPSR1_14,\n\t\tGP_1_13_FN,\tGPSR1_13,\n\t\tGP_1_12_FN,\tGPSR1_12,\n\t\tGP_1_11_FN,\tGPSR1_11,\n\t\tGP_1_10_FN,\tGPSR1_10,\n\t\tGP_1_9_FN,\tGPSR1_9,\n\t\tGP_1_8_FN,\tGPSR1_8,\n\t\tGP_1_7_FN,\tGPSR1_7,\n\t\tGP_1_6_FN,\tGPSR1_6,\n\t\tGP_1_5_FN,\tGPSR1_5,\n\t\tGP_1_4_FN,\tGPSR1_4,\n\t\tGP_1_3_FN,\tGPSR1_3,\n\t\tGP_1_2_FN,\tGPSR1_2,\n\t\tGP_1_1_FN,\tGPSR1_1,\n\t\tGP_1_0_FN,\tGPSR1_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xe6060108, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_2_29_FN,\tGPSR2_29,\n\t\tGP_2_28_FN,\tGPSR2_28,\n\t\tGP_2_27_FN,\tGPSR2_27,\n\t\tGP_2_26_FN,\tGPSR2_26,\n\t\tGP_2_25_FN,\tGPSR2_25,\n\t\tGP_2_24_FN,\tGPSR2_24,\n\t\tGP_2_23_FN,\tGPSR2_23,\n\t\tGP_2_22_FN,\tGPSR2_22,\n\t\tGP_2_21_FN,\tGPSR2_21,\n\t\tGP_2_20_FN,\tGPSR2_20,\n\t\tGP_2_19_FN,\tGPSR2_19,\n\t\tGP_2_18_FN,\tGPSR2_18,\n\t\tGP_2_17_FN,\tGPSR2_17,\n\t\tGP_2_16_FN,\tGPSR2_16,\n\t\tGP_2_15_FN,\tGPSR2_15,\n\t\tGP_2_14_FN,\tGPSR2_14,\n\t\tGP_2_13_FN,\tGPSR2_13,\n\t\tGP_2_12_FN,\tGPSR2_12,\n\t\tGP_2_11_FN,\tGPSR2_11,\n\t\tGP_2_10_FN,\tGPSR2_10,\n\t\tGP_2_9_FN,\tGPSR2_9,\n\t\tGP_2_8_FN,\tGPSR2_8,\n\t\tGP_2_7_FN,\tGPSR2_7,\n\t\tGP_2_6_FN,\tGPSR2_6,\n\t\tGP_2_5_FN,\tGPSR2_5,\n\t\tGP_2_4_FN,\tGPSR2_4,\n\t\tGP_2_3_FN,\tGPSR2_3,\n\t\tGP_2_2_FN,\tGPSR2_2,\n\t\tGP_2_1_FN,\tGPSR2_1,\n\t\tGP_2_0_FN,\tGPSR2_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR3\", 0xe606010c, 32,\n\t\t\t     GROUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_3_16_FN,\tGPSR3_16,\n\t\tGP_3_15_FN,\tGPSR3_15,\n\t\tGP_3_14_FN,\tGPSR3_14,\n\t\tGP_3_13_FN,\tGPSR3_13,\n\t\tGP_3_12_FN,\tGPSR3_12,\n\t\tGP_3_11_FN,\tGPSR3_11,\n\t\tGP_3_10_FN,\tGPSR3_10,\n\t\tGP_3_9_FN,\tGPSR3_9,\n\t\tGP_3_8_FN,\tGPSR3_8,\n\t\tGP_3_7_FN,\tGPSR3_7,\n\t\tGP_3_6_FN,\tGPSR3_6,\n\t\tGP_3_5_FN,\tGPSR3_5,\n\t\tGP_3_4_FN,\tGPSR3_4,\n\t\tGP_3_3_FN,\tGPSR3_3,\n\t\tGP_3_2_FN,\tGPSR3_2,\n\t\tGP_3_1_FN,\tGPSR3_1,\n\t\tGP_3_0_FN,\tGPSR3_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR4\", 0xe6060110, 32,\n\t\t\t     GROUP(-7, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_4_24_FN,\tGPSR4_24,\n\t\tGP_4_23_FN,\tGPSR4_23,\n\t\tGP_4_22_FN,\tGPSR4_22,\n\t\tGP_4_21_FN,\tGPSR4_21,\n\t\tGP_4_20_FN,\tGPSR4_20,\n\t\tGP_4_19_FN,\tGPSR4_19,\n\t\tGP_4_18_FN,\tGPSR4_18,\n\t\tGP_4_17_FN,\tGPSR4_17,\n\t\tGP_4_16_FN,\tGPSR4_16,\n\t\tGP_4_15_FN,\tGPSR4_15,\n\t\tGP_4_14_FN,\tGPSR4_14,\n\t\tGP_4_13_FN,\tGPSR4_13,\n\t\tGP_4_12_FN,\tGPSR4_12,\n\t\tGP_4_11_FN,\tGPSR4_11,\n\t\tGP_4_10_FN,\tGPSR4_10,\n\t\tGP_4_9_FN,\tGPSR4_9,\n\t\tGP_4_8_FN,\tGPSR4_8,\n\t\tGP_4_7_FN,\tGPSR4_7,\n\t\tGP_4_6_FN,\tGPSR4_6,\n\t\tGP_4_5_FN,\tGPSR4_5,\n\t\tGP_4_4_FN,\tGPSR4_4,\n\t\tGP_4_3_FN,\tGPSR4_3,\n\t\tGP_4_2_FN,\tGPSR4_2,\n\t\tGP_4_1_FN,\tGPSR4_1,\n\t\tGP_4_0_FN,\tGPSR4_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR5\", 0xe6060114, 32,\n\t\t\t     GROUP(-17, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_5_14_FN,\tGPSR5_14,\n\t\tGP_5_13_FN,\tGPSR5_13,\n\t\tGP_5_12_FN,\tGPSR5_12,\n\t\tGP_5_11_FN,\tGPSR5_11,\n\t\tGP_5_10_FN,\tGPSR5_10,\n\t\tGP_5_9_FN,\tGPSR5_9,\n\t\tGP_5_8_FN,\tGPSR5_8,\n\t\tGP_5_7_FN,\tGPSR5_7,\n\t\tGP_5_6_FN,\tGPSR5_6,\n\t\tGP_5_5_FN,\tGPSR5_5,\n\t\tGP_5_4_FN,\tGPSR5_4,\n\t\tGP_5_3_FN,\tGPSR5_3,\n\t\tGP_5_2_FN,\tGPSR5_2,\n\t\tGP_5_1_FN,\tGPSR5_1,\n\t\tGP_5_0_FN,\tGPSR5_0, ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG(\"IPSR0\", 0xe6060200, 32, 4, GROUP(\n\t\tIP0_31_28\n\t\tIP0_27_24\n\t\tIP0_23_20\n\t\tIP0_19_16\n\t\tIP0_15_12\n\t\tIP0_11_8\n\t\tIP0_7_4\n\t\tIP0_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR1\", 0xe6060204, 32, 4, GROUP(\n\t\tIP1_31_28\n\t\tIP1_27_24\n\t\tIP1_23_20\n\t\tIP1_19_16\n\t\tIP1_15_12\n\t\tIP1_11_8\n\t\tIP1_7_4\n\t\tIP1_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR2\", 0xe6060208, 32, 4, GROUP(\n\t\tIP2_31_28\n\t\tIP2_27_24\n\t\tIP2_23_20\n\t\tIP2_19_16\n\t\tIP2_15_12\n\t\tIP2_11_8\n\t\tIP2_7_4\n\t\tIP2_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR3\", 0xe606020c, 32, 4, GROUP(\n\t\tIP3_31_28\n\t\tIP3_27_24\n\t\tIP3_23_20\n\t\tIP3_19_16\n\t\tIP3_15_12\n\t\tIP3_11_8\n\t\tIP3_7_4\n\t\tIP3_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR4\", 0xe6060210, 32, 4, GROUP(\n\t\tIP4_31_28\n\t\tIP4_27_24\n\t\tIP4_23_20\n\t\tIP4_19_16\n\t\tIP4_15_12\n\t\tIP4_11_8\n\t\tIP4_7_4\n\t\tIP4_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR5\", 0xe6060214, 32, 4, GROUP(\n\t\tIP5_31_28\n\t\tIP5_27_24\n\t\tIP5_23_20\n\t\tIP5_19_16\n\t\tIP5_15_12\n\t\tIP5_11_8\n\t\tIP5_7_4\n\t\tIP5_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR6\", 0xe6060218, 32, 4, GROUP(\n\t\tIP6_31_28\n\t\tIP6_27_24\n\t\tIP6_23_20\n\t\tIP6_19_16\n\t\tIP6_15_12\n\t\tIP6_11_8\n\t\tIP6_7_4\n\t\tIP6_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR7\", 0xe606021c, 32, 4, GROUP(\n\t\tIP7_31_28\n\t\tIP7_27_24\n\t\tIP7_23_20\n\t\tIP7_19_16\n\t\tIP7_15_12\n\t\tIP7_11_8\n\t\tIP7_7_4\n\t\tIP7_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR8\", 0xe6060220, 32, 4, GROUP(\n\t\tIP8_31_28\n\t\tIP8_27_24\n\t\tIP8_23_20\n\t\tIP8_19_16\n\t\tIP8_15_12\n\t\tIP8_11_8\n\t\tIP8_7_4\n\t\tIP8_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"IPSR9\", 0xe6060224, 32, 4, GROUP(\n\t\tIP9_31_28\n\t\tIP9_27_24\n\t\tIP9_23_20\n\t\tIP9_19_16\n\t\tIP9_15_12\n\t\tIP9_11_8\n\t\tIP9_7_4\n\t\tIP9_3_0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR10\", 0xe6060228, 32,\n\t\t\t     GROUP(-12, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP10_19_16\n\t\tIP10_15_12\n\t\tIP10_11_8\n\t\tIP10_7_4\n\t\tIP10_3_0 ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL0\", 0xe6060500, 32,\n\t\t\t     GROUP(-20, 1, 1, 1, 1, 1, 1, 1, 1, -1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tMOD_SEL0_11\n\t\tMOD_SEL0_10\n\t\tMOD_SEL0_9\n\t\tMOD_SEL0_8\n\t\tMOD_SEL0_7\n\t\tMOD_SEL0_6\n\t\tMOD_SEL0_5\n\t\tMOD_SEL0_4\n\t\t \n\t\tMOD_SEL0_2\n\t\tMOD_SEL0_1\n\t\tMOD_SEL0_0 ))\n\t},\n\t{   }\n};\n\nenum ioctrl_regs {\n\tPOCCTRL0,\n\tPOCCTRL1,\n\tPOCCTRL2,\n\tPOCCTRL3,\n\tTDSELCTRL,\n};\n\nstatic const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {\n\t[POCCTRL0] = { 0xe6060380, },\n\t[POCCTRL1] = { 0xe6060384, },\n\t[POCCTRL2] = { 0xe6060388, },\n\t[POCCTRL3] = { 0xe606038c, },\n\t[TDSELCTRL] = { 0xe60603c0, },\n\t{   }\n};\n\nstatic int r8a77980_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)\n{\n\tint bit = pin & 0x1f;\n\n\tswitch (pin) {\n\tcase RCAR_GP_PIN(0, 0) ... RCAR_GP_PIN(0, 21):\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL0].reg;\n\t\treturn bit;\n\n\tcase RCAR_GP_PIN(2, 0) ... RCAR_GP_PIN(2, 9):\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL0].reg;\n\t\treturn bit + 22;\n\n\tcase RCAR_GP_PIN(2, 10) ... RCAR_GP_PIN(2, 16):\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL1].reg;\n\t\treturn bit - 10;\n\n\tcase RCAR_GP_PIN(2, 17) ... RCAR_GP_PIN(2, 24):\n\tcase RCAR_GP_PIN(3,  0) ... RCAR_GP_PIN(3, 16):\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL1].reg;\n\t\treturn bit + 7;\n\n\tcase RCAR_GP_PIN(2, 25) ... RCAR_GP_PIN(2, 29):\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL2].reg;\n\t\treturn pin - 25;\n\n\tcase PIN_VDDQ_AVB:\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL3].reg;\n\t\treturn 0;\n\n\tcase PIN_VDDQ_GE:\n\t\t*pocctrl = pinmux_ioctrl_regs[POCCTRL3].reg;\n\t\treturn 1;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUEN0\", 0xe6060400, \"PUD0\", 0xe6060440) {\n\t\t[ 0] = RCAR_GP_PIN(0, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(0, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(0, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(0, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(0, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(0, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(0, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(0, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(0, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(0, 9),\t \n\t\t[10] = RCAR_GP_PIN(0, 10),\t \n\t\t[11] = RCAR_GP_PIN(0, 11),\t \n\t\t[12] = RCAR_GP_PIN(0, 12),\t \n\t\t[13] = RCAR_GP_PIN(0, 13),\t \n\t\t[14] = RCAR_GP_PIN(0, 14),\t \n\t\t[15] = RCAR_GP_PIN(0, 15),\t \n\t\t[16] = RCAR_GP_PIN(0, 16),\t \n\t\t[17] = RCAR_GP_PIN(0, 17),\t \n\t\t[18] = RCAR_GP_PIN(0, 18),\t \n\t\t[19] = RCAR_GP_PIN(0, 19),\t \n\t\t[20] = RCAR_GP_PIN(0, 20),\t \n\t\t[21] = RCAR_GP_PIN(0, 21),\t \n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = PIN_DU_DOTCLKIN,\t\t \n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = PIN_PRESETOUT_N,\t\t \n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = PIN_EXTALR,\t\t \n\t\t[31] = PIN_FSCLKST_N,\t\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN1\", 0xe6060404, \"PUD1\", 0xe6060444) {\n\t\t[ 0] = PIN_FSCLKST,\t\t \n\t\t[ 1] = SH_PFC_PIN_NONE,\n\t\t[ 2] = RCAR_GP_PIN(1, 0),\t \n\t\t[ 3] = PIN_DCUTRST_N,\t\t \n\t\t[ 4] = PIN_DCUTCK_LPDCLK,\t \n\t\t[ 5] = PIN_DCUTMS,\t\t \n\t\t[ 6] = PIN_DCUTDI_LPDI,\t\t \n\t\t[ 7] = SH_PFC_PIN_NONE,\n\t\t[ 8] = RCAR_GP_PIN(2, 0),\t \n\t\t[ 9] = RCAR_GP_PIN(2, 1),\t \n\t\t[10] = RCAR_GP_PIN(2, 2),\t \n\t\t[11] = RCAR_GP_PIN(2, 3),\t \n\t\t[12] = RCAR_GP_PIN(2, 4),\t \n\t\t[13] = RCAR_GP_PIN(2, 5),\t \n\t\t[14] = RCAR_GP_PIN(2, 6),\t \n\t\t[15] = RCAR_GP_PIN(2, 7),\t \n\t\t[16] = RCAR_GP_PIN(2, 8),\t \n\t\t[17] = RCAR_GP_PIN(2, 9),\t \n\t\t[18] = RCAR_GP_PIN(2, 10),\t \n\t\t[19] = RCAR_GP_PIN(2, 11),\t \n\t\t[20] = RCAR_GP_PIN(2, 12),\t \n\t\t[21] = RCAR_GP_PIN(2, 13),\t \n\t\t[22] = RCAR_GP_PIN(2, 14),\t \n\t\t[23] = RCAR_GP_PIN(2, 15),\t \n\t\t[24] = RCAR_GP_PIN(2, 16),\t \n\t\t[25] = RCAR_GP_PIN(3, 0),\t \n\t\t[26] = RCAR_GP_PIN(3, 1),\t \n\t\t[27] = RCAR_GP_PIN(3, 2),\t \n\t\t[28] = RCAR_GP_PIN(3, 3),\t \n\t\t[29] = RCAR_GP_PIN(3, 4),\t \n\t\t[30] = RCAR_GP_PIN(3, 5),\t \n\t\t[31] = RCAR_GP_PIN(3, 6),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN2\", 0xe6060408, \"PUD2\", 0xe6060448) {\n\t\t[ 0] = RCAR_GP_PIN(3, 7),\t \n\t\t[ 1] = RCAR_GP_PIN(3, 8),\t \n\t\t[ 2] = RCAR_GP_PIN(3, 9),\t \n\t\t[ 3] = RCAR_GP_PIN(3, 10),\t \n\t\t[ 4] = RCAR_GP_PIN(3, 11),\t \n\t\t[ 5] = RCAR_GP_PIN(3, 12),\t \n\t\t[ 6] = RCAR_GP_PIN(3, 13),\t \n\t\t[ 7] = RCAR_GP_PIN(3, 14),\t \n\t\t[ 8] = RCAR_GP_PIN(3, 15),\t \n\t\t[ 9] = RCAR_GP_PIN(3, 16),\t \n\t\t[10] = RCAR_GP_PIN(4, 0),\t \n\t\t[11] = RCAR_GP_PIN(4, 1),\t \n\t\t[12] = RCAR_GP_PIN(4, 2),\t \n\t\t[13] = RCAR_GP_PIN(4, 3),\t \n\t\t[14] = RCAR_GP_PIN(4, 4),\t \n\t\t[15] = RCAR_GP_PIN(4, 5),\t \n\t\t[16] = RCAR_GP_PIN(1, 1),\t \n\t\t[17] = RCAR_GP_PIN(1, 2),\t \n\t\t[18] = RCAR_GP_PIN(1, 3),\t \n\t\t[19] = RCAR_GP_PIN(1, 4),\t \n\t\t[20] = RCAR_GP_PIN(1, 5),\t \n\t\t[21] = RCAR_GP_PIN(1, 6),\t \n\t\t[22] = RCAR_GP_PIN(1, 7),\t \n\t\t[23] = RCAR_GP_PIN(1, 8),\t \n\t\t[24] = RCAR_GP_PIN(1, 9),\t \n\t\t[25] = RCAR_GP_PIN(1, 10),\t \n\t\t[26] = RCAR_GP_PIN(1, 11),\t \n\t\t[27] = RCAR_GP_PIN(1, 12),\t \n\t\t[28] = RCAR_GP_PIN(1, 13),\t \n\t\t[29] = RCAR_GP_PIN(1, 14),\t \n\t\t[30] = RCAR_GP_PIN(1, 15),\t \n\t\t[31] = RCAR_GP_PIN(1, 16),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN3\", 0xe606040c, \"PUD3\", 0xe606044c) {\n\t\t[ 0] = RCAR_GP_PIN(1, 17),\t \n\t\t[ 1] = RCAR_GP_PIN(1, 18),\t \n\t\t[ 2] = RCAR_GP_PIN(1, 19),\t \n\t\t[ 3] = RCAR_GP_PIN(1, 20),\t \n\t\t[ 4] = RCAR_GP_PIN(4, 6),\t \n\t\t[ 5] = RCAR_GP_PIN(4, 7),\t \n\t\t[ 6] = RCAR_GP_PIN(4, 8),\t \n\t\t[ 7] = RCAR_GP_PIN(4, 9),\t \n\t\t[ 8] = RCAR_GP_PIN(4, 10),\t \n\t\t[ 9] = RCAR_GP_PIN(4, 11),\t \n\t\t[10] = RCAR_GP_PIN(4, 12),\t \n\t\t[11] = RCAR_GP_PIN(4, 13),\t \n\t\t[12] = RCAR_GP_PIN(4, 14),\t \n\t\t[13] = RCAR_GP_PIN(4, 15),\t \n\t\t[14] = RCAR_GP_PIN(4, 16),\t \n\t\t[15] = RCAR_GP_PIN(4, 17),\t \n\t\t[16] = RCAR_GP_PIN(4, 18),\t \n\t\t[17] = RCAR_GP_PIN(4, 19),\t \n\t\t[18] = RCAR_GP_PIN(4, 20),\t \n\t\t[19] = RCAR_GP_PIN(4, 21),\t \n\t\t[20] = RCAR_GP_PIN(4, 22),\t \n\t\t[21] = RCAR_GP_PIN(4, 23),\t \n\t\t[22] = RCAR_GP_PIN(4, 24),\t \n\t\t[23] = RCAR_GP_PIN(1, 21),\t \n\t\t[24] = RCAR_GP_PIN(1, 22),\t \n\t\t[25] = RCAR_GP_PIN(1, 23),\t \n\t\t[26] = RCAR_GP_PIN(1, 24),\t \n\t\t[27] = RCAR_GP_PIN(1, 25),\t \n\t\t[28] = RCAR_GP_PIN(5, 0),\t \n\t\t[29] = RCAR_GP_PIN(5, 1),\t \n\t\t[30] = RCAR_GP_PIN(5, 2),\t \n\t\t[31] = RCAR_GP_PIN(5, 3),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN4\", 0xe6060410, \"PUD4\", 0xe6060450) {\n\t\t[ 0] = RCAR_GP_PIN(5, 4),\t \n\t\t[ 1] = RCAR_GP_PIN(5, 5),\t \n\t\t[ 2] = RCAR_GP_PIN(5, 6),\t \n\t\t[ 3] = RCAR_GP_PIN(5, 7),\t \n\t\t[ 4] = RCAR_GP_PIN(5, 8),\t \n\t\t[ 5] = RCAR_GP_PIN(5, 9),\t \n\t\t[ 6] = RCAR_GP_PIN(5, 10),\t \n\t\t[ 7] = RCAR_GP_PIN(5, 11),\t \n\t\t[ 8] = RCAR_GP_PIN(5, 12),\t \n\t\t[ 9] = RCAR_GP_PIN(5, 13),\t \n\t\t[10] = RCAR_GP_PIN(5, 14),\t \n\t\t[11] = RCAR_GP_PIN(1, 26),\t \n\t\t[12] = RCAR_GP_PIN(1, 27),\t \n\t\t[13] = RCAR_GP_PIN(2, 17),\t \n\t\t[14] = RCAR_GP_PIN(2, 18),\t \n\t\t[15] = RCAR_GP_PIN(2, 25),\t \n\t\t[16] = RCAR_GP_PIN(2, 26),\t \n\t\t[17] = RCAR_GP_PIN(2, 19),\t \n\t\t[18] = RCAR_GP_PIN(2, 20),\t \n\t\t[19] = RCAR_GP_PIN(2, 21),\t \n\t\t[20] = RCAR_GP_PIN(2, 22),\t \n\t\t[21] = RCAR_GP_PIN(2, 23),\t \n\t\t[22] = RCAR_GP_PIN(2, 24),\t \n\t\t[23] = RCAR_GP_PIN(2, 27),\t \n\t\t[24] = RCAR_GP_PIN(2, 28),\t \n\t\t[25] = RCAR_GP_PIN(2, 29),\t \n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct sh_pfc_soc_operations r8a77980_pfc_ops = {\n\t.pin_to_pocctrl = r8a77980_pin_to_pocctrl,\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\nconst struct sh_pfc_soc_info r8a77980_pinmux_info = {\n\t.name = \"r8a77980_pfc\",\n\t.ops = &r8a77980_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\t.ioctrl_regs = pinmux_ioctrl_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}