
*** Running vivado
    with args -log riscV_processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscV_processor.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source riscV_processor.tcl -notrace
Command: synth_design -top riscV_processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4364
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscV_processor' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/riscV_processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (1#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/instruction_memory.v:23]
WARNING: [Synth 8-567] referenced signal 'inst_mem' should be on the sensitivity list [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/instruction_memory.v:47]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (2#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'parser' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/parser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'parser' (3#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/parser.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (4#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (5#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/imm_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (6#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/imm_gen.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'imm_data' does not match port width (64) of module 'imm_gen' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/riscV_processor.v:65]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (8#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_control.v:41]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (9#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_64bit' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_64bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_8bit' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_8bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_1bit' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_1bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_1bit' (10#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_1bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_8bit' (11#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_8bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_64bit' (12#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_64bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/data_memory.v:23]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "inst_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (13#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'riscV_processor' (14#1) [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/riscV_processor.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/control_unit.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/control_unit.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/control_unit.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/control_unit.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/control_unit.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/control_unit.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/control_unit.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'Operation_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_control.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'o_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_1bit.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'cout_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/alu_1bit.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'Read_Data_reg' [C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.srcs/sources_1/new/data_memory.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 64    
	   4 Input    1 Bit       Adders := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 64    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 6     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 52    
	   8 Input    8 Bit        Muxes := 48    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 48    
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 442   
	   3 Input    1 Bit        Muxes := 65    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 128   
	   9 Input    1 Bit        Muxes := 56    
	   8 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.012 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.012 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1025.012 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1025.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ikhla/Desktop/semester 4/CA/project/lab11/lab11.runs/synth_1/riscV_processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscV_processor_utilization_synth.rpt -pb riscV_processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 16:07:30 2024...
