0.7
2020.2
Nov 18 2020
09:47:47
D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.v,1733657171,verilog,,D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sim_1/new/Image_Processor_tb.v,,Imageprocessor;Rgb_to_ycrcb;VIP_Matrix_Generate_3x3_8Bit;c_shift_ram_0;c_shift_ram_0_HD2;c_shift_ram_0_c_shift_ram_v12_0_14;c_shift_ram_0_c_shift_ram_v12_0_14_HD3;c_shift_ram_0_c_shift_ram_v12_0_14_legacy;c_shift_ram_0_c_shift_ram_v12_0_14_legacy_HD5;c_shift_ram_0_c_shift_ram_v12_0_14_viv;c_shift_ram_0_c_shift_ram_v12_0_14_viv_HD4;glbl,,,,,,,,
D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sim_1/new/Image_Processor_tb.v,1733567626,verilog,,,,Image_Processor_tb,,,,,,,,
