Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 27 22:17:19 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopFile_control_sets_placed.rpt
| Design       : TopFile
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           17 |
| Yes          | No                    | No                     |              67 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | instTx/FIFO_SYNC_MACRO_inst/RsTx |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | instDa2/dinb                     |                               |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                                  | instDa2/clear                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | instDa2/E[0]                     |                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | instTx/FIFO_SYNC_MACRO_inst/E[0] |                               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | instDa2/state[5]_i_1_n_0         |                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | instTx/sel                       |                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | dataIn[6]_i_1_n_0                |                               |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG |                                  |                               |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG |                                  | instTx/counter[0]_i_1_n_0     |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | doOutLatch                       |                               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                  | instHex/counter[0]_i_1__2_n_0 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | instDa2/dataA                    |                               |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG |                                  | counter[0]_i_1__1_n_0         |                7 |             27 |         3.86 |
+----------------+----------------------------------+-------------------------------+------------------+----------------+--------------+


