{"vcs1":{"timestamp_begin":1730983628.272085603, "rt":2.77, "ut":1.23, "st":0.29}}
{"vcselab":{"timestamp_begin":1730983631.117835701, "rt":1.03, "ut":0.27, "st":0.22}}
{"link":{"timestamp_begin":1730983632.220154470, "rt":0.36, "ut":0.13, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730983627.644398215}
{"VCS_COMP_START_TIME": 1730983627.644398215}
{"VCS_COMP_END_TIME": 1730983634.070126383}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 335712}}
{"stitch_vcselab": {"peak_mem": 231600}}
