TRIPLE=lm32-elf
CPU=lm32
CPUFLAGS=-mbarrel-shift-enabled -mmultiply-enabled -mdivide-enabled -msign-extend-enabled -D__lm32__ 
CPUENDIANNESS=big
CLANG=0
LITEX=1
COPY_TO_MAIN_RAM=1
EXECUTE_IN_PLACE=0
SOC_DIRECTORY=/opt/liteX/litex/litex/soc
export BUILDINC_DIRECTORY
BUILDINC_DIRECTORY=/home/ferney/FERNEY/NACHO/Digital2/GITHUB/lm32_SoC/SoC_litex/ejercicios/ejm07-i2c-verilog/build/software/include
LIBCOMPILER_RT_DIRECTORY=/opt/liteX/litex/litex/soc/software/libcompiler_rt
LIBBASE_DIRECTORY=/opt/liteX/litex/litex/soc/software/libbase
LIBNET_DIRECTORY=/opt/liteX/litex/litex/soc/software/libnet
BIOS_DIRECTORY=/opt/liteX/litex/litex/soc/software/bios
