{
	"configurations" : 
	[
		{
			"directories" : 
			[
				{
					"build" : ".",
					"childIndexes" : 
					[
						1,
						2,
						3
					],
					"jsonFile" : "directory-.-Debug-f5ebdc15457944623624.json",
					"minimumCMakeVersion" : 
					{
						"string" : "3.29"
					},
					"projectIndex" : 0,
					"source" : "."
				},
				{
					"build" : "vcpu32",
					"jsonFile" : "directory-vcpu32-Debug-4fb53ec1097a6073f80c.json",
					"minimumCMakeVersion" : 
					{
						"string" : "3.29"
					},
					"parentIndex" : 0,
					"projectIndex" : 1,
					"source" : "vcpu32"
				},
				{
					"build" : "test-benches/Module1_TB",
					"jsonFile" : "directory-test-benches.Module1_TB-Debug-cc4f9f084b60b901634c.json",
					"minimumCMakeVersion" : 
					{
						"string" : "3.29"
					},
					"parentIndex" : 0,
					"projectIndex" : 2,
					"source" : "test-benches/Module1_TB",
					"targetIndexes" : 
					[
						0,
						1,
						2
					]
				},
				{
					"build" : "test-benches/Module2_TB",
					"jsonFile" : "directory-test-benches.Module2_TB-Debug-80851f5ea70b252ed967.json",
					"minimumCMakeVersion" : 
					{
						"string" : "3.29"
					},
					"parentIndex" : 0,
					"projectIndex" : 3,
					"source" : "test-benches/Module2_TB"
				}
			],
			"name" : "Debug",
			"projects" : 
			[
				{
					"childIndexes" : 
					[
						1,
						2,
						3
					],
					"directoryIndexes" : 
					[
						0
					],
					"name" : "VCPU32-FPGA"
				},
				{
					"directoryIndexes" : 
					[
						1
					],
					"name" : "vcpu32",
					"parentIndex" : 0
				},
				{
					"directoryIndexes" : 
					[
						2
					],
					"name" : "Module1_TB",
					"parentIndex" : 0,
					"targetIndexes" : 
					[
						0,
						1,
						2
					]
				},
				{
					"directoryIndexes" : 
					[
						3
					],
					"name" : "Module2_TB",
					"parentIndex" : 0
				}
			],
			"targets" : 
			[
				{
					"directoryIndex" : 2,
					"id" : "compile_verilog::@7af68e9b0b059dc455e2",
					"jsonFile" : "target-compile_verilog-Debug-cb3b7b821d5737f53f76.json",
					"name" : "compile_verilog",
					"projectIndex" : 2
				},
				{
					"directoryIndex" : 2,
					"id" : "run_simulation::@7af68e9b0b059dc455e2",
					"jsonFile" : "target-run_simulation-Debug-7f51ca75e249a712fb03.json",
					"name" : "run_simulation",
					"projectIndex" : 2
				},
				{
					"directoryIndex" : 2,
					"id" : "view_waveform::@7af68e9b0b059dc455e2",
					"jsonFile" : "target-view_waveform-Debug-d919f8a32dea9a2b9501.json",
					"name" : "view_waveform",
					"projectIndex" : 2
				}
			]
		}
	],
	"kind" : "codemodel",
	"paths" : 
	{
		"build" : "/Users/helmutfieres/GitHub/VCPU32-FPGA/build",
		"source" : "/Users/helmutfieres/GitHub/VCPU32-FPGA"
	},
	"version" : 
	{
		"major" : 2,
		"minor" : 7
	}
}
