{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698356714558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698356714558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 15:45:14 2023 " "Processing started: Thu Oct 26 15:45:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698356714558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356714558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356714558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698356714839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698356714839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf_tb " "Found entity 1: alu_rf_tb" {  } { { "alu_rf_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fucker.v 1 1 " "Found 1 design units, including 1 entities, in source file fucker.v" { { "Info" "ISGN_ENTITY_NAME" "1 FUCKER " "Found entity 1: FUCKER" {  } { { "FUCKER.v" "" { Text "C:/Data/GIT/Bananachine/ALU/FUCKER.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Data/GIT/Bananachine/ALU/CPU.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 4 4 " "Found 4 design units, including 4 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698356721389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698356721404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr flopenr:pc_flopenr " "Elaborating entity \"flopenr\" for hierarchy \"flopenr:pc_flopenr\"" {  } { { "datapath.v" "pc_flopenr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reg_file " "Elaborating entity \"regfile\" for hierarchy \"regfile:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file regfile.v(12) " "Verilog HDL Display System Task info at regfile.v(12): Loading register file" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 12 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|regfile:reg_file"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "17 0 31 regfile.v(13) " "Verilog HDL warning at regfile.v(13): number of words (17) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|regfile:reg_file"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load regfile.v(14) " "Verilog HDL Display System Task info at regfile.v(14): done with RF load" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 14 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|regfile:reg_file"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(24) " "Verilog HDL assignment warning at regfile.v(24): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|regfile:reg_file"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(25) " "Verilog HDL assignment warning at regfile.v(25): truncated value with size 32 to match size of target (16)" {  } { { "regfile.v" "" { Text "C:/Data/GIT/Bananachine/ALU/regfile.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|regfile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:immediate_flopr " "Elaborating entity \"flopr\" for hierarchy \"flopr:immediate_flopr\"" {  } { { "datapath.v" "immediate_flopr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:address_mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:address_mux\"" {  } { { "datapath.v" "address_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:alu_B_mux " "Elaborating entity \"mux4\" for hierarchy \"mux4:alu_B_mux\"" {  } { { "datapath.v" "alu_B_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rf alu_rf:alu_unit " "Elaborating entity \"alu_rf\" for hierarchy \"alu_rf:alu_unit\"" {  } { { "datapath.v" "alu_unit" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_rf.v(18) " "Verilog HDL assignment warning at alu_rf.v(18): truncated value with size 32 to match size of target (16)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_rf.v(65) " "Verilog HDL assignment warning at alu_rf.v(65): truncated value with size 32 to match size of target (1)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_rf.v(87) " "Verilog HDL assignment warning at alu_rf.v(87): truncated value with size 32 to match size of target (16)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_rf.v(22) " "Verilog HDL Case Statement warning at alu_rf.v(22): incomplete case statement has no default case item" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_flag alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"c_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_flag alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"f_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_flag alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"n_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l_flag alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"l_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_flag alu_rf.v(22) " "Verilog HDL Always Construct warning at alu_rf.v(22): inferring latch(es) for variable \"z_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_flag alu_rf.v(22) " "Inferred latch for \"z_flag\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_flag alu_rf.v(22) " "Inferred latch for \"l_flag\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_flag alu_rf.v(22) " "Inferred latch for \"n_flag\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_flag alu_rf.v(22) " "Inferred latch for \"f_flag\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_flag alu_rf.v(22) " "Inferred latch for \"c_flag\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu_rf.v(22) " "Inferred latch for \"alu_out\[0\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu_rf.v(22) " "Inferred latch for \"alu_out\[1\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu_rf.v(22) " "Inferred latch for \"alu_out\[2\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu_rf.v(22) " "Inferred latch for \"alu_out\[3\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu_rf.v(22) " "Inferred latch for \"alu_out\[4\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu_rf.v(22) " "Inferred latch for \"alu_out\[5\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu_rf.v(22) " "Inferred latch for \"alu_out\[6\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu_rf.v(22) " "Inferred latch for \"alu_out\[7\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu_rf.v(22) " "Inferred latch for \"alu_out\[8\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu_rf.v(22) " "Inferred latch for \"alu_out\[9\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu_rf.v(22) " "Inferred latch for \"alu_out\[10\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu_rf.v(22) " "Inferred latch for \"alu_out\[11\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu_rf.v(22) " "Inferred latch for \"alu_out\[12\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu_rf.v(22) " "Inferred latch for \"alu_out\[13\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu_rf.v(22) " "Inferred latch for \"alu_out\[14\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu_rf.v(22) " "Inferred latch for \"alu_out\[15\]\" at alu_rf.v(22)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 "|datapath|alu_rf:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:ins_reg " "Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:ins_reg\"" {  } { { "datapath.v" "ins_reg" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698356721436 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "op_code instruction_reg.v(3) " "Output port \"op_code\" at instruction_reg.v(3) has no driver" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698356721452 "|datapath|instruction_reg:ins_reg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ext_op_code instruction_reg.v(4) " "Output port \"ext_op_code\" at instruction_reg.v(4) has no driver" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698356721452 "|datapath|instruction_reg:ins_reg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "immediate_value instruction_reg.v(5) " "Output port \"immediate_value\" at instruction_reg.v(5) has no driver" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698356721452 "|datapath|instruction_reg:ins_reg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "A_index_out instruction_reg.v(6) " "Output port \"A_index_out\" at instruction_reg.v(6) has no driver" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698356721452 "|datapath|instruction_reg:ins_reg"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "B_index_out instruction_reg.v(7) " "Output port \"B_index_out\" at instruction_reg.v(7) has no driver" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698356721452 "|datapath|instruction_reg:ins_reg"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "mux2_out address_mux " "Port \"mux2_out\" does not exist in macrofunction \"address_mux\"" {  } { { "datapath.v" "address_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 134 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698356721468 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698356721468 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698356721515 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 26 15:45:21 2023 " "Processing ended: Thu Oct 26 15:45:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698356721515 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698356721515 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698356721515 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356721515 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698356722093 ""}
