# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HW3-1.srcs/sources_1/new/adder_subtractor_4bits.v" \
"../../../../HW3-1.srcs/sources_1/new/four_bit_adder.v" \
"../../../../HW3-1.srcs/sources_1/new/full_adder.v" \
"../../../../HW3-1.srcs/sources_1/new/half_adder.v" \

verilog work  \
"../../../../HW3-1.srcs/sim_1/new/tb_adder_subtractor_4bits.v" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
