
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1530.727 ; gain = 0.023 ; free physical = 2820 ; free virtual = 47688
Command: read_checkpoint -auto_incremental -incremental /home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/utils_1/imports/synth_1/compare_2bit.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/utils_1/imports/synth_1/compare_2bit.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1005318
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2215.574 ; gain = 404.715 ; free physical = 1769 ; free virtual = 46704
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:49]
INFO: [Synth 8-3491] module 'bin2seg' declared at '/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/7seg-decoder.vhd:14' bound to instance 'display' of component 'bin2seg' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:111]
INFO: [Synth 8-638] synthesizing module 'bin2seg' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/7seg-decoder.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bin2seg' (0#1) [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/7seg-decoder.vhd:20]
	Parameter PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at '/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/clock.vhd:6' bound to instance 'mid_clock' of component 'clock_enable' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:118]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/clock.vhd:16]
	Parameter PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (0#1) [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/clock.vhd:16]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd:35' bound to instance 'counter_selectseg' of component 'counter' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:128]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd:46]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd:46]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd:35' bound to instance 'counter_blink' of component 'counter' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:138]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd:46]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (0#1) [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd:46]
INFO: [Synth 8-3491] module 'stepper' declared at '/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:37' bound to instance 'stepper1' of component 'stepper' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:149]
INFO: [Synth 8-638] synthesizing module 'stepper' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:51]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd:35' bound to instance 'countdown' of component 'counter' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:68]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized3' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd:46]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized3' (0#1) [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd:46]
WARNING: [Synth 8-614] signal 'amount' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:78]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:78]
WARNING: [Synth 8-614] signal 'direction' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:78]
WARNING: [Synth 8-614] signal 'clock' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'stepper' (0#1) [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:51]
INFO: [Synth 8-3491] module 'stepper' declared at '/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:37' bound to instance 'stepper2' of component 'stepper' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:162]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:176]
WARNING: [Synth 8-614] signal 'register2' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:176]
WARNING: [Synth 8-614] signal 'reg2_motor2' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:176]
WARNING: [Synth 8-614] signal 'reg1_motor2' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:176]
WARNING: [Synth 8-614] signal 'register3' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:176]
WARNING: [Synth 8-614] signal 'switchnum' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:208]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:208]
WARNING: [Synth 8-614] signal 'register2' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:208]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 4 wide [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:277]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 4 wide [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:292]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 4 wide [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:306]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 4 wide [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:321]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 4 wide [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:338]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 4 wide [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:352]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 4 wide [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:367]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 3 wide and choice expression is 4 wide [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:382]
INFO: [Synth 8-226] default block is never used [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:276]
WARNING: [Synth 8-614] signal 'register_enumirate' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:272]
WARNING: [Synth 8-614] signal 'switchnum' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:272]
WARNING: [Synth 8-614] signal 'register2' is read in the process but is not in the sensitivity list [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:49]
WARNING: [Synth 8-7129] Port left in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port right in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2291.543 ; gain = 480.684 ; free physical = 1649 ; free virtual = 46557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2309.355 ; gain = 498.496 ; free physical = 1645 ; free virtual = 46553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2309.355 ; gain = 498.496 ; free physical = 1645 ; free virtual = 46553
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2309.355 ; gain = 0.000 ; free physical = 1641 ; free virtual = 46549
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/constrs_1/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/constrs_1/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.105 ; gain = 0.000 ; free physical = 1618 ; free virtual = 46535
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2446.141 ; gain = 0.000 ; free physical = 1618 ; free virtual = 46535
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1594 ; free virtual = 46542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1594 ; free virtual = 46542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1594 ; free virtual = 46542
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'dir_reg' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'internal_clear_reg' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/stepper.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_motor1_reg' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:151]
WARNING: [Synth 8-327] inferring latch for variable 'register2_reg' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_motor2_reg' [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/main.vhd:164]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1584 ; free virtual = 46535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 8     
	  17 Input    7 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'counter_blink/count_reg' and it is trimmed from '16' to '9' bits. [/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.srcs/sources_1/new/counter.vhd:58]
WARNING: [Synth 8-7129] Port left in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port right in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1597 ; free virtual = 46544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1569 ; free virtual = 46522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1601 ; free virtual = 46555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1601 ; free virtual = 46555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1576 ; free virtual = 46530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1576 ; free virtual = 46530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1576 ; free virtual = 46530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1576 ; free virtual = 46530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1576 ; free virtual = 46530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1576 ; free virtual = 46529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    18|
|3     |LUT1   |     5|
|4     |LUT2   |    25|
|5     |LUT3   |    15|
|6     |LUT4   |     8|
|7     |LUT5   |    35|
|8     |LUT6   |    29|
|9     |MUXF7  |     4|
|10    |FDRE   |    68|
|11    |LD     |    24|
|12    |LDC    |    32|
|13    |IBUF   |    12|
|14    |OBUF   |    36|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1576 ; free virtual = 46529
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 2446.141 ; gain = 498.496 ; free physical = 1576 ; free virtual = 46529
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2446.141 ; gain = 635.281 ; free physical = 1576 ; free virtual = 46529
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2446.141 ; gain = 0.000 ; free physical = 1842 ; free virtual = 46796
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 12 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.141 ; gain = 0.000 ; free physical = 1853 ; free virtual = 46806
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LD => LDCE: 24 instances
  LDC => LDCE: 32 instances

Synth Design complete | Checksum: c4f89d65
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:46 . Memory (MB): peak = 2446.141 ; gain = 915.414 ; free physical = 1851 ; free virtual = 46805
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1800.806; main = 1471.058; forked = 378.718
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4029.410; main = 2446.109; forked = 1615.316
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.117 ; gain = 0.000 ; free physical = 1851 ; free virtual = 46805
INFO: [Common 17-1381] The checkpoint '/home/vega/projects/vutbr/VHDL_project/VHDL_project/VHDL_project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 11:45:05 2024...
