
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem lor_band_right1_thm.extracted_1._1 : ∀ (x : BitVec 1), x = 1#1 → x &&& 1#1 = x :=
sorry