\hypertarget{stm32f4xx__dma_8c}{\section{E\-:/\-Workspaces/\-Google\-\_\-\-Drive/\-Google Drive/\-Workshop/arm/stsw-\/stm32068/\-S\-T\-M32\-F4-\/\-Discovery\-\_\-\-F\-W\-\_\-\-V1.1.0/\-Libraries/\-S\-T\-M32\-F4xx\-\_\-\-Std\-Periph\-\_\-\-Driver/src/stm32f4xx\-\_\-dma.c File Reference}
\label{stm32f4xx__dma_8c}\index{E\-:/\-Workspaces/\-Google\-\_\-\-Drive/\-Google Drive/\-Workshop/arm/stsw-\/stm32068/\-S\-T\-M32\-F4-\/\-Discovery\-\_\-\-F\-W\-\_\-\-V1.\-1.\-0/\-Libraries/\-S\-T\-M32\-F4xx\-\_\-\-Std\-Periph\-\_\-\-Driver/src/stm32f4xx\-\_\-dma.\-c@{E\-:/\-Workspaces/\-Google\-\_\-\-Drive/\-Google Drive/\-Workshop/arm/stsw-\/stm32068/\-S\-T\-M32\-F4-\/\-Discovery\-\_\-\-F\-W\-\_\-\-V1.\-1.\-0/\-Libraries/\-S\-T\-M32\-F4xx\-\_\-\-Std\-Periph\-\_\-\-Driver/src/stm32f4xx\-\_\-dma.\-c}}
}


This file provides firmware functions to manage the following functionalities of the Direct Memory Access controller (D\-M\-A)\-:  


{\ttfamily \#include \char`\"{}stm32f4xx\-\_\-dma.\-h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}stm32f4xx\-\_\-rcc.\-h\char`\"{}}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries T\-R\-A\-N\-S\-F\-E\-R\-\_\-\-I\-T\-\_\-\-E\-N\-A\-B\-L\-E\-\_\-\-M\-A\-S\-K}
\item 
\#define {\bfseries D\-M\-A\-\_\-\-Stream0\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K}
\item 
\hypertarget{group___d_m_a_ga145798f7c0cffc0effe3b6588f7a5812}{\#define {\bfseries D\-M\-A\-\_\-\-Stream1\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K}~(uint32\-\_\-t)(D\-M\-A\-\_\-\-Stream0\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K $<$$<$ 6)}\label{group___d_m_a_ga145798f7c0cffc0effe3b6588f7a5812}

\item 
\hypertarget{group___d_m_a_gab7e71eaed70613ad592acfb37eb37777}{\#define {\bfseries D\-M\-A\-\_\-\-Stream2\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K}~(uint32\-\_\-t)(D\-M\-A\-\_\-\-Stream0\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K $<$$<$ 16)}\label{group___d_m_a_gab7e71eaed70613ad592acfb37eb37777}

\item 
\hypertarget{group___d_m_a_ga83a5c838038ce61242f8beaf8d9fff43}{\#define {\bfseries D\-M\-A\-\_\-\-Stream3\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K}~(uint32\-\_\-t)(D\-M\-A\-\_\-\-Stream0\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K $<$$<$ 22)}\label{group___d_m_a_ga83a5c838038ce61242f8beaf8d9fff43}

\item 
\hypertarget{group___d_m_a_ga55d28ead27e0af7d17db2b749695abe2}{\#define {\bfseries D\-M\-A\-\_\-\-Stream4\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K}~(uint32\-\_\-t)(D\-M\-A\-\_\-\-Stream0\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K $|$ (uint32\-\_\-t)0x20000000)}\label{group___d_m_a_ga55d28ead27e0af7d17db2b749695abe2}

\item 
\hypertarget{group___d_m_a_gaceb30b7dcde1275d843ea932a00f44d7}{\#define {\bfseries D\-M\-A\-\_\-\-Stream5\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K}~(uint32\-\_\-t)(D\-M\-A\-\_\-\-Stream1\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K $|$ (uint32\-\_\-t)0x20000000)}\label{group___d_m_a_gaceb30b7dcde1275d843ea932a00f44d7}

\item 
\hypertarget{group___d_m_a_ga085aa754247e62f4b95111ea4ebf4f6f}{\#define {\bfseries D\-M\-A\-\_\-\-Stream6\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K}~(uint32\-\_\-t)(D\-M\-A\-\_\-\-Stream2\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K $|$ (uint32\-\_\-t)0x20000000)}\label{group___d_m_a_ga085aa754247e62f4b95111ea4ebf4f6f}

\item 
\hypertarget{group___d_m_a_ga1fe8cb133c442e62bd082adee93a890e}{\#define {\bfseries D\-M\-A\-\_\-\-Stream7\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K}~(uint32\-\_\-t)(D\-M\-A\-\_\-\-Stream3\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K $|$ (uint32\-\_\-t)0x20000000)}\label{group___d_m_a_ga1fe8cb133c442e62bd082adee93a890e}

\item 
\hypertarget{group___d_m_a_ga802b72c1de784e703af80a6910592a5e}{\#define {\bfseries T\-R\-A\-N\-S\-F\-E\-R\-\_\-\-I\-T\-\_\-\-M\-A\-S\-K}~(uint32\-\_\-t)0x0\-F3\-C0\-F3\-C}\label{group___d_m_a_ga802b72c1de784e703af80a6910592a5e}

\item 
\hypertarget{group___d_m_a_ga375c64407de662589e2b12ac4e5e0489}{\#define {\bfseries H\-I\-G\-H\-\_\-\-I\-S\-R\-\_\-\-M\-A\-S\-K}~(uint32\-\_\-t)0x20000000}\label{group___d_m_a_ga375c64407de662589e2b12ac4e5e0489}

\item 
\hypertarget{group___d_m_a_ga1092a089e682f72660b95df5ee92a167}{\#define {\bfseries R\-E\-S\-E\-R\-V\-E\-D\-\_\-\-M\-A\-S\-K}~(uint32\-\_\-t)0x0\-F7\-D0\-F7\-D}\label{group___d_m_a_ga1092a089e682f72660b95df5ee92a167}

\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___d_m_a___group1_ga38d4a4ab8990299f8a6cf064e1e811d0}{D\-M\-A\-\_\-\-De\-Init} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx)
\begin{DoxyCompactList}\small\item\em Deinitialize the D\-M\-Ay Streamx registers to their default reset values. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group1_gaced8a4149acfb0a50b50e63273a87148}{D\-M\-A\-\_\-\-Init} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, \hyperlink{struct_d_m_a___init_type_def}{D\-M\-A\-\_\-\-Init\-Type\-Def} $\ast$D\-M\-A\-\_\-\-Init\-Struct)
\begin{DoxyCompactList}\small\item\em Initializes the D\-M\-Ay Streamx according to the specified parameters in the D\-M\-A\-\_\-\-Init\-Struct structure. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group1_ga0f7f95f750a90a6824f4e9b6f58adc7e}{D\-M\-A\-\_\-\-Struct\-Init} (\hyperlink{struct_d_m_a___init_type_def}{D\-M\-A\-\_\-\-Init\-Type\-Def} $\ast$D\-M\-A\-\_\-\-Init\-Struct)
\begin{DoxyCompactList}\small\item\em Fills each D\-M\-A\-\_\-\-Init\-Struct member with its default value. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group1_gab2bea22f9f6dc62fdd7afb385a0c1f73}{D\-M\-A\-\_\-\-Cmd} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, Functional\-State New\-State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified D\-M\-Ay Streamx. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group1_ga210a9861460b3c9b3fa14fdc1a949744}{D\-M\-A\-\_\-\-Periph\-Inc\-Offset\-Size\-Config} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, uint32\-\_\-t D\-M\-A\-\_\-\-Pincos)
\begin{DoxyCompactList}\small\item\em Configures, when the P\-I\-N\-C (Peripheral Increment address mode) bit is set, if the peripheral address should be incremented with the data size (configured with P\-S\-I\-Z\-E bits) or by a fixed offset equal to 4 (32-\/bit aligned addresses). \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group1_ga77f7628f6be9d6d088127eceb090b8b2}{D\-M\-A\-\_\-\-Flow\-Controller\-Config} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, uint32\-\_\-t D\-M\-A\-\_\-\-Flow\-Ctrl)
\begin{DoxyCompactList}\small\item\em Configures, when the D\-M\-Ay Streamx is disabled, the flow controller for the next transactions (Peripheral or Memory). \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group2_ga6a11a2c951cff59b125ba8857d44e3f3}{D\-M\-A\-\_\-\-Set\-Curr\-Data\-Counter} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, uint16\-\_\-t Counter)
\begin{DoxyCompactList}\small\item\em Writes the number of data units to be transferred on the D\-M\-Ay Streamx. \end{DoxyCompactList}\item 
uint16\-\_\-t \hyperlink{group___d_m_a___group2_ga4a76444a92423f5f15a4328738d6dc46}{D\-M\-A\-\_\-\-Get\-Curr\-Data\-Counter} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx)
\begin{DoxyCompactList}\small\item\em Returns the number of remaining data units in the current D\-M\-Ay Streamx transfer. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group3_ga8d0957e50302efaf48a16c62d14c9ca8}{D\-M\-A\-\_\-\-Double\-Buffer\-Mode\-Config} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, uint32\-\_\-t Memory1\-Base\-Addr, uint32\-\_\-t D\-M\-A\-\_\-\-Current\-Memory)
\begin{DoxyCompactList}\small\item\em Configures, when the D\-M\-Ay Streamx is disabled, the double buffer mode and the current memory target. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group3_ga7fe09e62ea3125db384829dab59ebe3e}{D\-M\-A\-\_\-\-Double\-Buffer\-Mode\-Cmd} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, Functional\-State New\-State)
\begin{DoxyCompactList}\small\item\em Enables or disables the double buffer mode for the selected D\-M\-A stream. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group3_ga4ebcffd32eb6968ac61cfb64a6bae258}{D\-M\-A\-\_\-\-Memory\-Target\-Config} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, uint32\-\_\-t Memory\-Base\-Addr, uint32\-\_\-t D\-M\-A\-\_\-\-Memory\-Target)
\begin{DoxyCompactList}\small\item\em Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use). This function can be called when the D\-M\-A Stream is enabled and when the transfer is ongoing. \end{DoxyCompactList}\item 
uint32\-\_\-t \hyperlink{group___d_m_a___group3_ga74b6624f9faa2f43c9369ddbdeab241c}{D\-M\-A\-\_\-\-Get\-Current\-Memory\-Target} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx)
\begin{DoxyCompactList}\small\item\em Returns the current memory target used by double buffer transfer. \end{DoxyCompactList}\item 
Functional\-State \hyperlink{group___d_m_a___group4_gaa4d631cdd6cd020106435f30c0c6fb15}{D\-M\-A\-\_\-\-Get\-Cmd\-Status} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx)
\begin{DoxyCompactList}\small\item\em Returns the status of E\-N bit for the specified D\-M\-Ay Streamx. \end{DoxyCompactList}\item 
uint32\-\_\-t \hyperlink{group___d_m_a___group4_ga9893809a7067861ec111f7d712ebf28d}{D\-M\-A\-\_\-\-Get\-F\-I\-F\-O\-Status} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx)
\begin{DoxyCompactList}\small\item\em Returns the current D\-M\-Ay Streamx F\-I\-F\-O filled level. \end{DoxyCompactList}\item 
Flag\-Status \hyperlink{group___d_m_a___group4_ga10cfc0fe31d64a1fd8fb3efb4ae2a411}{D\-M\-A\-\_\-\-Get\-Flag\-Status} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, uint32\-\_\-t D\-M\-A\-\_\-\-F\-L\-A\-G)
\begin{DoxyCompactList}\small\item\em Checks whether the specified D\-M\-Ay Streamx flag is set or not. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group4_ga510d62b4051f5a5de164e84b266b851d}{D\-M\-A\-\_\-\-Clear\-Flag} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, uint32\-\_\-t D\-M\-A\-\_\-\-F\-L\-A\-G)
\begin{DoxyCompactList}\small\item\em Clears the D\-M\-Ay Streamx's pending flags. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group4_gab9c469a3f5d4aca5c97dee798ffc2f05}{D\-M\-A\-\_\-\-I\-T\-Config} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, uint32\-\_\-t D\-M\-A\-\_\-\-I\-T, Functional\-State New\-State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified D\-M\-Ay Streamx interrupts. \end{DoxyCompactList}\item 
I\-T\-Status \hyperlink{group___d_m_a___group4_gad0ccf5f6548bd7cf8f2cae30393bb716}{D\-M\-A\-\_\-\-Get\-I\-T\-Status} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, uint32\-\_\-t D\-M\-A\-\_\-\-I\-T)
\begin{DoxyCompactList}\small\item\em Checks whether the specified D\-M\-Ay Streamx interrupt has occurred or not. \end{DoxyCompactList}\item 
void \hyperlink{group___d_m_a___group4_gad5433018889cd36140d98bb380c4e76e}{D\-M\-A\-\_\-\-Clear\-I\-T\-Pending\-Bit} (D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def $\ast$D\-M\-Ay\-\_\-\-Streamx, uint32\-\_\-t D\-M\-A\-\_\-\-I\-T)
\begin{DoxyCompactList}\small\item\em Clears the D\-M\-Ay Streamx's interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file provides firmware functions to manage the following functionalities of the Direct Memory Access controller (D\-M\-A)\-: \begin{DoxyAuthor}{Author}
M\-C\-D Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\-0.\-0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\-September-\/2011
\begin{DoxyItemize}
\item Initialization and Configuration
\item Data Counter
\item Double Buffer mode configuration and command
\item Interrupts and flags management
\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyVerb}*      
*          ===================================================================      
*                                 How to use this driver
*          =================================================================== 
*          1. Enable The DMA controller clock using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA1, ENABLE)
*             function for DMA1 or using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2, ENABLE)
*             function for DMA2.
*
*          2. Enable and configure the peripheral to be connected to the DMA Stream
*             (except for internal SRAM / FLASH memories: no initialization is 
*             necessary). 
*        
*          3. For a given Stream, program the required configuration through following parameters:   
*             Source and Destination addresses, Transfer Direction, Transfer size, Source and Destination 
*             data formats, Circular or Normal mode, Stream Priority level, Source and Destination 
*             Incrementation mode, FIFO mode and its Threshold (if needed), Burst mode for Source and/or 
*             Destination (if needed) using the DMA_Init() function.
*             To avoid filling un-nesecessary fields, you can call DMA_StructInit() function
*             to initialize a given structure with default values (reset values), the modify
*             only necessary fields (ie. Source and Destination addresses, Transfer size and Data Formats).
*
*          4. Enable the NVIC and the corresponding interrupt(s) using the function 
*             DMA_ITConfig() if you need to use DMA interrupts. 
*
*          5. Optionally, if the Circular mode is enabled, you can use the Double buffer mode by configuring 
*             the second Memory address and the first Memory to be used through the function 
*             DMA_DoubleBufferModeConfig(). Then enable the Double buffer mode through the function
*             DMA_DoubleBufferModeCmd(). These operations must be done before step 6.
*    
*          6. Enable the DMA stream using the DMA_Cmd() function. 
*                
*          7. Activate the needed Stream Request using PPP_DMACmd() function for
*             any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...)
*             The function allowing this operation is provided in each PPP peripheral
*             driver (ie. SPI_DMACmd for SPI peripheral).
*             Once the Stream is enabled, it is not possible to modify its configuration
*             unless the stream is stopped and disabled.
*             After enabling the Stream, it is advised to monitor the EN bit status using
*             the function DMA_GetCmdStatus(). In case of configuration errors or bus errors
*             this bit will remain reset and all transfers on this Stream will remain on hold.      
*
*          8. Optionally, you can configure the number of data to be transferred
*             when the Stream is disabled (ie. after each Transfer Complete event
*             or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().
*             And you can get the number of remaining data to be transferred using 
*             the function DMA_GetCurrDataCounter() at run time (when the DMA Stream is
*             enabled and running).  
*                   
*          9. To control DMA events you can use one of the following 
*              two methods:
*               a- Check on DMA Stream flags using the function DMA_GetFlagStatus().  
*               b- Use DMA interrupts through the function DMA_ITConfig() at initialization
*                  phase and DMA_GetITStatus() function into interrupt routines in
*                  communication phase.  
*              After checking on a flag you should clear it using DMA_ClearFlag()
*              function. And after checking on an interrupt event you should 
*              clear it using DMA_ClearITPendingBit() function.    
*              
*          10. Optionally, if Circular mode and Double Buffer mode are enabled, you can modify
*              the Memory Addresses using the function DMA_MemoryTargetConfig(). Make sure that
*              the Memory Address to be modified is not the one currently in use by DMA Stream.
*              This condition can be monitored using the function DMA_GetCurrentMemoryTarget().
*              
*          11. Optionally, Pause-Resume operations may be performed:
*              The DMA_Cmd() function may be used to perform Pause-Resume operation. When a 
*              transfer is ongoing, calling this function to disable the Stream will cause the 
*              transfer to be paused. All configuration registers and the number of remaining 
*              data will be preserved. When calling again this function to re-enable the Stream, 
*              the transfer will be resumed from the point where it was paused.          
*                 
* @note   Memory-to-Memory transfer is possible by setting the address of the memory into
*         the Peripheral registers. In this mode, Circular mode and Double Buffer mode
*         are not allowed.
*  
* @note   The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is
*         possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set
*         Half-Word data size for the peripheral to access its data register and set Word data size
*         for the Memory to gain in access time. Each two Half-words will be packed and written in
*         a single access to a Word in the Memory).
*    
* @note  When FIFO is disabled, it is not allowed to configure different Data Sizes for Source
*        and Destination. In this case the Peripheral Data Size will be applied to both Source
*        and Destination.               
*
*  \end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\-H\-E P\-R\-E\-S\-E\-N\-T F\-I\-R\-M\-W\-A\-R\-E W\-H\-I\-C\-H I\-S F\-O\-R G\-U\-I\-D\-A\-N\-C\-E O\-N\-L\-Y A\-I\-M\-S A\-T P\-R\-O\-V\-I\-D\-I\-N\-G C\-U\-S\-T\-O\-M\-E\-R\-S W\-I\-T\-H C\-O\-D\-I\-N\-G I\-N\-F\-O\-R\-M\-A\-T\-I\-O\-N R\-E\-G\-A\-R\-D\-I\-N\-G T\-H\-E\-I\-R P\-R\-O\-D\-U\-C\-T\-S I\-N O\-R\-D\-E\-R F\-O\-R T\-H\-E\-M T\-O S\-A\-V\-E T\-I\-M\-E. A\-S A R\-E\-S\-U\-L\-T, S\-T\-M\-I\-C\-R\-O\-E\-L\-E\-C\-T\-R\-O\-N\-I\-C\-S S\-H\-A\-L\-L N\-O\-T B\-E H\-E\-L\-D L\-I\-A\-B\-L\-E F\-O\-R A\-N\-Y D\-I\-R\-E\-C\-T, I\-N\-D\-I\-R\-E\-C\-T O\-R C\-O\-N\-S\-E\-Q\-U\-E\-N\-T\-I\-A\-L D\-A\-M\-A\-G\-E\-S W\-I\-T\-H R\-E\-S\-P\-E\-C\-T T\-O A\-N\-Y C\-L\-A\-I\-M\-S A\-R\-I\-S\-I\-N\-G F\-R\-O\-M T\-H\-E C\-O\-N\-T\-E\-N\-T O\-F S\-U\-C\-H F\-I\-R\-M\-W\-A\-R\-E A\-N\-D/\-O\-R T\-H\-E U\-S\-E M\-A\-D\-E B\-Y C\-U\-S\-T\-O\-M\-E\-R\-S O\-F T\-H\-E C\-O\-D\-I\-N\-G I\-N\-F\-O\-R\-M\-A\-T\-I\-O\-N C\-O\-N\-T\-A\-I\-N\-E\-D H\-E\-R\-E\-I\-N I\-N C\-O\-N\-N\-E\-C\-T\-I\-O\-N W\-I\-T\-H T\-H\-E\-I\-R P\-R\-O\-D\-U\-C\-T\-S.

\subsubsection*{\begin{center}\copyright C\-O\-P\-Y\-R\-I\-G\-H\-T 2011 S\-T\-Microelectronics\end{center} }

Definition in file \hyperlink{stm32f4xx__dma_8c_source}{stm32f4xx\-\_\-dma.\-c}.

