

================================================================
== Vivado HLS Report for 'lenetSynthMatlab'
================================================================
* Date:           Wed Dec 12 12:37:00 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       Lenet5_50MHz
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.232|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4644468|  4644468|  4644468|  4644468|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  1571490|  1571490|    261915|          -|          -|     6|    no    |
        | + Loop 1.1                  |   261912|   261912|      9354|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1              |     9352|     9352|       334|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1          |      185|      185|        37|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1      |       35|       35|         7|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.2          |       20|       20|         5|          -|          -|     4|    no    |
        |- Loop 2                     |    11032|    11032|       394|          -|          -|    28|    no    |
        | + Loop 2.1                  |      392|      392|        14|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1              |       12|       12|         2|          -|          -|     6|    no    |
        |- memset_pool1ActivationMap  |     1175|     1175|         1|          -|          -|  1176|    no    |
        |- Loop 4                     |    11016|    11016|      1836|          -|          -|     6|    no    |
        | + Loop 4.1                  |     1834|     1834|       131|          -|          -|    14|    no    |
        |  ++ Loop 4.1.1              |      126|      126|         9|          -|          -|    14|    no    |
        |   +++ Loop 4.1.1.1          |        6|        6|         3|          -|          -|     2|    no    |
        |- Loop 5                     |  2493168|  2493168|    155823|          -|          -|    16|    no    |
        | + Loop 5.1                  |   155820|   155820|     15582|          -|          -|    10|    no    |
        |  ++ Loop 5.1.1              |    15580|    15580|      1558|          -|          -|    10|    no    |
        |   +++ Loop 5.1.1.1          |      660|      660|       132|          -|          -|     5|    no    |
        |    ++++ Loop 5.1.1.1.1      |      130|      130|        26|          -|          -|     5|    no    |
        |     +++++ Loop 5.1.1.1.1.1  |       24|       24|         4|          -|          -|     6|    no    |
        |   +++ Loop 5.1.1.2          |       25|       25|         5|          -|          -|     5|    no    |
        |- Loop 6                     |     3420|     3420|       342|          -|          -|    10|    no    |
        | + Loop 6.1                  |      340|      340|        34|          -|          -|    10|    no    |
        |  ++ Loop 6.1.1              |       32|       32|         2|          -|          -|    16|    no    |
        |- memset_pool2ActivationMap  |      399|      399|         1|          -|          -|   400|    no    |
        |- Loop 8                     |     4032|     4032|       252|          -|          -|    16|    no    |
        | + Loop 8.1                  |      250|      250|        50|          -|          -|     5|    no    |
        |  ++ Loop 8.1.1              |       45|       45|         9|          -|          -|     5|    no    |
        |   +++ Loop 8.1.1.1          |        6|        6|         3|          -|          -|     2|    no    |
        |- Loop 9                     |   471480|   471480|      3929|          -|          -|   120|    no    |
        | + Loop 9.1                  |     1660|     1660|       332|          -|          -|     5|    no    |
        |  ++ Loop 9.1.1              |      330|      330|        66|          -|          -|     5|    no    |
        |   +++ Loop 9.1.1.1          |       64|       64|         4|          -|          -|    16|    no    |
        | + Loop 9.2                  |       75|       75|         5|          -|          -|    15|    no    |
        |- Loop 10                    |      240|      240|         2|          -|          -|   120|    no    |
        |- Loop 11                    |    71064|    71064|       846|          -|          -|    84|    no    |
        | + Loop 11.1                 |      840|      840|         7|          -|          -|   120|    no    |
        |- Loop 12                    |     5940|     5940|       594|          -|          -|    10|    no    |
        | + Loop 12.1                 |      588|      588|         7|          -|          -|    84|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 124
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond33)
	25  / (exitcond33)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond32)
	2  / (exitcond32)
5 --> 
	6  / (!exitcond31)
	4  / (exitcond31)
6 --> 
	14  / (exitcond30)
	7  / (!exitcond30)
7 --> 
	8  / (!exitcond29)
	6  / (exitcond29)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (!exitcond_i)
	22  / (exitcond_i)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	17  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	5  / true
25 --> 
	26  / (!exitcond28)
	29  / (exitcond28)
26 --> 
	27  / (!exitcond27)
	25  / (exitcond27)
27 --> 
	28  / (!exitcond26)
	26  / (exitcond26)
28 --> 
	27  / true
29 --> 
	29  / (!tmp_3)
	30  / (tmp_3)
30 --> 
	31  / (!exitcond25)
	40  / (exitcond25)
31 --> 
	32  / (!exitcond24)
	30  / (exitcond24)
32 --> 
	37  / (exitcond23)
	33  / (!exitcond23)
33 --> 
	34  / (!exitcond22)
	36  / (exitcond22)
34 --> 
	35  / true
35 --> 
	33  / true
36 --> 
	32  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	31  / true
40 --> 
	41  / (!exitcond21)
	63  / (exitcond21)
41 --> 
	42  / true
42 --> 
	43  / (!exitcond20)
	40  / (exitcond20)
43 --> 
	44  / (!exitcond19)
	42  / (exitcond19)
44 --> 
	50  / (exitcond18)
	45  / (!exitcond18)
45 --> 
	46  / (!exitcond17)
	44  / (exitcond17)
46 --> 
	47  / (!exitcond16)
	45  / (exitcond16)
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	46  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / (!exitcond_i1)
	60  / (exitcond_i1)
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	55  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	43  / true
63 --> 
	64  / (!exitcond15)
	67  / (exitcond15)
64 --> 
	65  / (!exitcond14)
	63  / (exitcond14)
65 --> 
	66  / (!exitcond13)
	64  / (exitcond13)
66 --> 
	65  / true
67 --> 
	67  / (!tmp_20)
	68  / (tmp_20)
68 --> 
	69  / (!exitcond12)
	78  / (exitcond12)
69 --> 
	70  / (!exitcond11)
	68  / (exitcond11)
70 --> 
	75  / (exitcond10)
	71  / (!exitcond10)
71 --> 
	72  / (!exitcond9)
	74  / (exitcond9)
72 --> 
	73  / true
73 --> 
	71  / true
74 --> 
	70  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	69  / true
78 --> 
	79  / (!exitcond8)
	99  / (exitcond8)
79 --> 
	85  / (exitcond7)
	80  / (!exitcond7)
80 --> 
	81  / (!exitcond6)
	79  / (exitcond6)
81 --> 
	82  / (!exitcond5)
	80  / (exitcond5)
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	81  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / (!exitcond_i2)
	95  / (exitcond_i2)
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	90  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	78  / true
99 --> 
	100  / (!exitcond4)
	101  / (exitcond4)
100 --> 
	99  / true
101 --> 
	102  / (!exitcond3)
	113  / (exitcond3)
102 --> 
	103  / (!exitcond2)
	109  / (exitcond2)
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	102  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	101  / true
113 --> 
	114  / (!exitcond1)
114 --> 
	115  / (!exitcond)
	121  / (exitcond)
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	114  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	113  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %inputImg) nounwind, !map !23"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %netScores) nounwind, !map !29"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @lenetSynthMatlab_str) nounwind"   --->   Operation 127 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%pool1ActivationMap = alloca [1176 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:32]   --->   Operation 128 'alloca' 'pool1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv1ActivationMap = alloca [4704 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:36]   --->   Operation 129 'alloca' 'conv1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%relu1ActivationMap = alloca [4704 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:37]   --->   Operation 130 'alloca' 'relu1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%fv10 = alloca [25 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:38]   --->   Operation 131 'alloca' 'fv10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%fv11 = alloca [5 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:39]   --->   Operation 132 'alloca' 'fv11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%pool2ActivationMap = alloca [400 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:41]   --->   Operation 133 'alloca' 'pool2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv2ActivationMap = alloca [1600 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:42]   --->   Operation 134 'alloca' 'conv2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%relu2ActivationMap = alloca [1600 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:46]   --->   Operation 135 'alloca' 'relu2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%fv12 = alloca [150 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:47]   --->   Operation 136 'alloca' 'fv12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%fv13 = alloca [30 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:48]   --->   Operation 137 'alloca' 'fv13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%fv14 = alloca [6 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:49]   --->   Operation 138 'alloca' 'fv14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%b_pool2ActivationMap = alloca [400 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:51]   --->   Operation 139 'alloca' 'b_pool2ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%fv15 = alloca [80 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:52]   --->   Operation 140 'alloca' 'fv15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%fc1ActivationMap = alloca [120 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:53]   --->   Operation 141 'alloca' 'fc1ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%fv16 = alloca [16 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:54]   --->   Operation 142 'alloca' 'fv16' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%relu3ActivationMap = alloca [120 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:55]   --->   Operation 143 'alloca' 'relu3ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%d_relu3ActivationMap = alloca [84 x float], align 16" [../Desktop/buildTest/lenetSynthMatlab.c:58]   --->   Operation 144 'alloca' 'd_relu3ActivationMap' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%fv11_addr = getelementptr [5 x float]* %fv11, i64 0, i64 0"   --->   Operation 145 'getelementptr' 'fv11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.66ns)   --->   "br label %.loopexit" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 146 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%f = phi i3 [ 0, %0 ], [ %f_5, %.loopexit.loopexit ]"   --->   Operation 147 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%f_cast = zext i3 %f to i14" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 148 'zext' 'f_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%f_cast1 = zext i3 %f to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 149 'zext' 'f_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.18ns)   --->   "%exitcond33 = icmp eq i3 %f, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 150 'icmp' 'exitcond33' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 151 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.68ns)   --->   "%f_5 = add i3 %f, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 152 'add' 'f_5' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %exitcond33, label %.preheader53.preheader, label %.preheader57.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14596]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp = zext i3 %f to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 154 'zext' 'tmp' <Predicate = (!exitcond33)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%biasConv1_addr = getelementptr inbounds [6 x float]* @biasConv1, i64 0, i64 %tmp" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 155 'getelementptr' 'biasConv1_addr' <Predicate = (!exitcond33)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (3.25ns)   --->   "%biasConv1_load = load float* %biasConv1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 156 'load' 'biasConv1_load' <Predicate = (!exitcond33)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 157 [1/1] (1.66ns)   --->   "br label %.preheader53"   --->   Operation 157 'br' <Predicate = (exitcond33)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 158 [1/2] (3.25ns)   --->   "%biasConv1_load = load float* %biasConv1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 158 'load' 'biasConv1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 159 [1/1] (1.66ns)   --->   "br label %.preheader57" [../Desktop/buildTest/lenetSynthMatlab.c:14600]   --->   Operation 159 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%r = phi i5 [ 0, %.preheader57.preheader ], [ %r_4, %.preheader57.loopexit ]"   --->   Operation 160 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %.preheader57.preheader ], [ %next_mul, %.preheader57.loopexit ]"   --->   Operation 161 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i13 %phi_mul to i14"   --->   Operation 162 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (2.13ns)   --->   "%next_mul = add i13 %phi_mul, 168"   --->   Operation 163 'add' 'next_mul' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (1.44ns)   --->   "%exitcond32 = icmp eq i5 %r, -4" [../Desktop/buildTest/lenetSynthMatlab.c:14600]   --->   Operation 164 'icmp' 'exitcond32' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 165 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (1.86ns)   --->   "%r_4 = add i5 %r, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14600]   --->   Operation 166 'add' 'r_4' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %exitcond32, label %.loopexit.loopexit, label %.preheader56.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14600]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (1.66ns)   --->   "br label %.preheader56" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 168 'br' <Predicate = (!exitcond32)> <Delay = 1.66>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 169 'br' <Predicate = (exitcond32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.86>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%c = phi i5 [ %c_4, %b_sum.exit ], [ 0, %.preheader56.preheader ]"   --->   Operation 170 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%c_cast1 = zext i5 %c to i10" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 171 'zext' 'c_cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (1.44ns)   --->   "%exitcond31 = icmp eq i5 %c, -4" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 172 'icmp' 'exitcond31' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 173 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (1.86ns)   --->   "%c_4 = add i5 %c, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 174 'add' 'c_4' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %exitcond31, label %.preheader57.loopexit, label %.preheader55.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (1.66ns)   --->   "br label %.preheader55" [../Desktop/buildTest/lenetSynthMatlab.c:14605]   --->   Operation 176 'br' <Predicate = (!exitcond31)> <Delay = 1.66>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader57"   --->   Operation 177 'br' <Predicate = (exitcond31)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.11>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%k4 = phi i3 [ %k_9, %.preheader55.loopexit ], [ 0, %.preheader55.preheader ]"   --->   Operation 178 'phi' 'k4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%k4_cast2 = zext i3 %k4 to i5" [../Desktop/buildTest/lenetSynthMatlab.c:14605]   --->   Operation 179 'zext' 'k4_cast2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (1.18ns)   --->   "%exitcond30 = icmp eq i3 %k4, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14605]   --->   Operation 180 'icmp' 'exitcond30' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 181 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (1.68ns)   --->   "%k_9 = add i3 %k4, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14605]   --->   Operation 182 'add' 'k_9' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %exitcond30, label %2, label %.preheader54.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14605]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (1.86ns)   --->   "%tmp_17 = add i5 %k4_cast2, %r" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 184 'add' 'tmp_17' <Predicate = (!exitcond30)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%p_shl6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k4, i2 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 185 'bitconcatenate' 'p_shl6' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %k4, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 186 'bitconcatenate' 'p_shl' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 187 'zext' 'p_shl_cast' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k4, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 188 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 189 'zext' 'p_shl5_cast' <Predicate = (!exitcond30)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (2.11ns)   --->   "%tmp_18 = sub i9 %p_shl_cast, %p_shl5_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 190 'sub' 'tmp_18' <Predicate = (!exitcond30)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (1.66ns)   --->   "br label %.preheader54" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 191 'br' <Predicate = (!exitcond30)> <Delay = 1.66>
ST_6 : Operation 192 [2/2] (0.00ns)   --->   "call fastcc void @sum([25 x float]* %fv10, [5 x float]* %fv11) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14614]   --->   Operation 192 'call' <Predicate = (exitcond30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%colOutIdx1 = phi i3 [ %colOutIdx_2, %1 ], [ 0, %.preheader54.preheader ]"   --->   Operation 193 'phi' 'colOutIdx1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%colOutIdx1_cast1 = zext i3 %colOutIdx1 to i5" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 194 'zext' 'colOutIdx1_cast1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (1.18ns)   --->   "%exitcond29 = icmp eq i3 %colOutIdx1, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 195 'icmp' 'exitcond29' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 196 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (1.68ns)   --->   "%colOutIdx_2 = add i3 %colOutIdx1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 197 'add' 'colOutIdx_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %exitcond29, label %.preheader55.loopexit, label %1" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%tmp2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i3(i5 %tmp_17, i2 0, i3 %colOutIdx1)" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 199 'bitconcatenate' 'tmp2' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (2.12ns)   --->   "%tmp_22 = add i10 %c_cast1, %tmp2" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 200 'add' 'tmp_22' <Predicate = (!exitcond29)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_23 = zext i10 %tmp_22 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 201 'zext' 'tmp_23' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%inputImg_addr = getelementptr [1024 x i8]* %inputImg, i64 0, i64 %tmp_23" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 202 'getelementptr' 'inputImg_addr' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 203 [2/2] (3.25ns)   --->   "%inputImg_load = load i8* %inputImg_addr, align 1" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 203 'load' 'inputImg_load' <Predicate = (!exitcond29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i5 %colOutIdx1_cast1, %p_shl6" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 204 'add' 'tmp3' <Predicate = (!exitcond29)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 205 [1/1] (3.27ns) (root node of TernaryAdder)   --->   "%tmp_24 = add i5 %k4_cast2, %tmp3" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 205 'add' 'tmp_24' <Predicate = (!exitcond29)> <Delay = 3.27> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl11 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %colOutIdx1, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 206 'bitconcatenate' 'p_shl11' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i6 %p_shl11 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 207 'zext' 'p_shl11_cast' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%p_shl12 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %colOutIdx1, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 208 'bitconcatenate' 'p_shl12' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i4 %p_shl12 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 209 'zext' 'p_shl12_cast' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (1.94ns)   --->   "%tmp_26 = sub i7 %p_shl11_cast, %p_shl12_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 210 'sub' 'tmp_26' <Predicate = (!exitcond29)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i7 %tmp_26 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 211 'sext' 'tmp_26_cast' <Predicate = (!exitcond29)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i9 %tmp_26_cast, %tmp_18" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 212 'add' 'tmp4' <Predicate = (!exitcond29)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 213 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_27 = add i9 %f_cast1, %tmp4" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 213 'add' 'tmp_27' <Predicate = (!exitcond29)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader55"   --->   Operation 214 'br' <Predicate = (exitcond29)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 215 [1/2] (3.25ns)   --->   "%inputImg_load = load i8* %inputImg_addr, align 1" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 215 'load' 'inputImg_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 15.3>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_29 = zext i8 %inputImg_load to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 216 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [3/3] (15.3ns)   --->   "%tmp_30 = uitofp i32 %tmp_29 to float" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 217 'uitofp' 'tmp_30' <Predicate = true> <Delay = 15.3> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 2> <II = 1> <Delay = 15.3> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 15.3>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i9 %tmp_27 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 218 'sext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_28 = zext i32 %tmp_28_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 219 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%weightsConv1_addr = getelementptr inbounds [150 x float]* @weightsConv1, i64 0, i64 %tmp_28" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 220 'getelementptr' 'weightsConv1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [2/2] (3.25ns)   --->   "%weightsConv1_load = load float* %weightsConv1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 221 'load' 'weightsConv1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_10 : Operation 222 [2/3] (15.3ns)   --->   "%tmp_30 = uitofp i32 %tmp_29 to float" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 222 'uitofp' 'tmp_30' <Predicate = true> <Delay = 15.3> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 2> <II = 1> <Delay = 15.3> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 15.3>
ST_11 : Operation 223 [1/2] (3.25ns)   --->   "%weightsConv1_load = load float* %weightsConv1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 223 'load' 'weightsConv1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_11 : Operation 224 [1/3] (15.3ns)   --->   "%tmp_30 = uitofp i32 %tmp_29 to float" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 224 'uitofp' 'tmp_30' <Predicate = true> <Delay = 15.3> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 2> <II = 1> <Delay = 15.3> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 15.7>
ST_12 : Operation 225 [1/1] (15.7ns)   --->   "%tmp_31 = fmul float %weightsConv1_load, %tmp_30" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 225 'fmul' 'tmp_31' <Predicate = true> <Delay = 15.7> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_25 = zext i5 %tmp_24 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14607]   --->   Operation 226 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%fv10_addr = getelementptr inbounds [25 x float]* %fv10, i64 0, i64 %tmp_25" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 227 'getelementptr' 'fv10_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (2.15ns)   --->   "store float %tmp_31, float* %fv10_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14609]   --->   Operation 228 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "br label %.preheader54" [../Desktop/buildTest/lenetSynthMatlab.c:14606]   --->   Operation 229 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 6> <Delay = 0.00>
ST_14 : Operation 230 [1/2] (0.00ns)   --->   "call fastcc void @sum([25 x float]* %fv10, [5 x float]* %fv11) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14614]   --->   Operation 230 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 7> <Delay = 2.15>
ST_15 : Operation 231 [2/2] (2.15ns)   --->   "%y = load float* %fv11_addr, align 16" [../Desktop/buildTest/sum.c:25->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 231 'load' 'y' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 16 <SV = 8> <Delay = 2.15>
ST_16 : Operation 232 [1/2] (2.15ns)   --->   "%y = load float* %fv11_addr, align 16" [../Desktop/buildTest/sum.c:25->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 232 'load' 'y' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 233 [1/1] (1.66ns)   --->   "br label %3" [../Desktop/buildTest/sum.c:26->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 233 'br' <Predicate = true> <Delay = 1.66>

State 17 <SV = 9> <Delay = 10.3>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%y5_i = phi float [ %y, %2 ], [ %y_1, %4 ]"   --->   Operation 234 'phi' 'y5_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%k_i = phi i3 [ 0, %2 ], [ %k_10, %4 ]"   --->   Operation 235 'phi' 'k_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (1.18ns)   --->   "%exitcond_i = icmp eq i3 %k_i, -4" [../Desktop/buildTest/sum.c:26->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 236 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 237 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (1.68ns)   --->   "%k_10 = add i3 %k_i, 1" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 238 'add' 'k_10' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %b_sum.exit, label %4" [../Desktop/buildTest/sum.c:26->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_i = zext i3 %k_10 to i64" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 240 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%fv11_addr_1 = getelementptr [5 x float]* %fv11, i64 0, i64 %tmp_i" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 241 'getelementptr' 'fv11_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 242 [2/2] (2.15ns)   --->   "%fv11_load = load float* %fv11_addr_1, align 4" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 242 'load' 'fv11_load' <Predicate = (!exitcond_i)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 243 [4/4] (10.3ns)   --->   "%tmp_11 = fadd float %y5_i, %biasConv1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 243 'fadd' 'tmp_11' <Predicate = (exitcond_i)> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%p_shl7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %c, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 244 'bitconcatenate' 'p_shl7' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i8 %p_shl7 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 245 'zext' 'p_shl7_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl8 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %c, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 246 'bitconcatenate' 'p_shl8' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i6 %p_shl8 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 247 'zext' 'p_shl8_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (2.11ns)   --->   "%tmp_12 = sub i9 %p_shl7_cast, %p_shl8_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 248 'sub' 'tmp_12' <Predicate = (exitcond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i9 %tmp_12 to i14" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 249 'sext' 'tmp_12_cast' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i14 %tmp_12_cast, %phi_mul_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 250 'add' 'tmp5' <Predicate = (exitcond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 251 [1/1] (3.94ns) (root node of TernaryAdder)   --->   "%tmp_14 = add i14 %f_cast, %tmp5" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 251 'add' 'tmp_14' <Predicate = (exitcond_i)> <Delay = 3.94> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 10> <Delay = 12.5>
ST_18 : Operation 252 [1/2] (2.15ns)   --->   "%fv11_load = load float* %fv11_addr_1, align 4" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 252 'load' 'fv11_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 253 [4/4] (10.3ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 253 'fadd' 'y_1' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 10.3>
ST_19 : Operation 254 [3/4] (10.3ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 254 'fadd' 'y_1' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 10.3>
ST_20 : Operation 255 [2/4] (10.3ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 255 'fadd' 'y_1' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 13> <Delay = 10.3>
ST_21 : Operation 256 [1/4] (10.3ns)   --->   "%y_1 = fadd float %y5_i, %fv11_load" [../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 256 'fadd' 'y_1' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "br label %3" [../Desktop/buildTest/sum.c:26->../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 10> <Delay = 10.3>
ST_22 : Operation 258 [3/4] (10.3ns)   --->   "%tmp_11 = fadd float %y5_i, %biasConv1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 258 'fadd' 'tmp_11' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 10.3>
ST_23 : Operation 259 [2/4] (10.3ns)   --->   "%tmp_11 = fadd float %y5_i, %biasConv1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 259 'fadd' 'tmp_11' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 13.6>
ST_24 : Operation 260 [1/4] (10.3ns)   --->   "%tmp_11 = fadd float %y5_i, %biasConv1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 260 'fadd' 'tmp_11' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i14 %tmp_14 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 261 'sext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_15 = zext i32 %tmp_14_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 262 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%conv1ActivationMap_a = getelementptr inbounds [4704 x float]* %conv1ActivationMap, i64 0, i64 %tmp_15" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 263 'getelementptr' 'conv1ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (3.25ns)   --->   "store float %tmp_11, float* %conv1ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14615]   --->   Operation 264 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader56" [../Desktop/buildTest/lenetSynthMatlab.c:14602]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 2> <Delay = 2.13>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "%k_1 = phi i5 [ %k, %.preheader53.loopexit ], [ 0, %.preheader53.preheader ]"   --->   Operation 266 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i13 [ %next_mul3, %.preheader53.loopexit ], [ 0, %.preheader53.preheader ]"   --->   Operation 267 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%phi_mul2_cast = zext i13 %phi_mul2 to i14"   --->   Operation 268 'zext' 'phi_mul2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (2.13ns)   --->   "%next_mul3 = add i13 %phi_mul2, 168"   --->   Operation 269 'add' 'next_mul3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 270 [1/1] (1.44ns)   --->   "%exitcond28 = icmp eq i5 %k_1, -4" [../Desktop/buildTest/lenetSynthMatlab.c:14622]   --->   Operation 270 'icmp' 'exitcond28' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 271 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (1.86ns)   --->   "%k = add i5 %k_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14622]   --->   Operation 272 'add' 'k' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "br i1 %exitcond28, label %meminst.preheader, label %.preheader52.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14622]   --->   Operation 273 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (1.66ns)   --->   "br label %.preheader52" [../Desktop/buildTest/lenetSynthMatlab.c:14623]   --->   Operation 274 'br' <Predicate = (!exitcond28)> <Delay = 1.66>
ST_25 : Operation 275 [1/1] (1.66ns)   --->   "br label %meminst" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 275 'br' <Predicate = (exitcond28)> <Delay = 1.66>

State 26 <SV = 3> <Delay = 2.11>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%colOutIdx_1 = phi i5 [ %colOutIdx, %.preheader52.loopexit ], [ 0, %.preheader52.preheader ]"   --->   Operation 276 'phi' 'colOutIdx_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (1.44ns)   --->   "%exitcond27 = icmp eq i5 %colOutIdx_1, -4" [../Desktop/buildTest/lenetSynthMatlab.c:14623]   --->   Operation 277 'icmp' 'exitcond27' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 278 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (1.86ns)   --->   "%colOutIdx = add i5 %colOutIdx_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14623]   --->   Operation 279 'add' 'colOutIdx' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %exitcond27, label %.preheader53.loopexit, label %.preheader51.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14623]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %colOutIdx_1, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 281 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %p_shl1 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 282 'zext' 'p_shl1_cast' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%p_shl2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %colOutIdx_1, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 283 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %p_shl2 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 284 'zext' 'p_shl2_cast' <Predicate = (!exitcond27)> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (2.11ns)   --->   "%tmp_4 = sub i9 %p_shl1_cast, %p_shl2_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 285 'sub' 'tmp_4' <Predicate = (!exitcond27)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 286 [1/1] (1.66ns)   --->   "br label %.preheader51" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 286 'br' <Predicate = (!exitcond27)> <Delay = 1.66>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "br label %.preheader53"   --->   Operation 287 'br' <Predicate = (exitcond27)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 7.51>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%b_k = phi i3 [ %b_k_4, %5 ], [ 0, %.preheader51.preheader ]"   --->   Operation 288 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%b_k_cast = zext i3 %b_k to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 289 'zext' 'b_k_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (1.18ns)   --->   "%exitcond26 = icmp eq i3 %b_k, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 290 'icmp' 'exitcond26' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 291 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (1.68ns)   --->   "%b_k_4 = add i3 %b_k, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 292 'add' 'b_k_4' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %exitcond26, label %.preheader52.loopexit, label %5" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (2.11ns)   --->   "%tmp6 = add i9 %tmp_4, %b_k_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 294 'add' 'tmp6' <Predicate = (!exitcond26)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i9 %tmp6 to i14" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 295 'sext' 'tmp6_cast' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (2.13ns)   --->   "%tmp_7 = add i14 %tmp6_cast, %phi_mul2_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 296 'add' 'tmp_7' <Predicate = (!exitcond26)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i14 %tmp_7 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 297 'sext' 'tmp_7_cast' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %tmp_7_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 298 'zext' 'tmp_8' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%conv1ActivationMap_a_1 = getelementptr inbounds [4704 x float]* %conv1ActivationMap, i64 0, i64 %tmp_8" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 299 'getelementptr' 'conv1ActivationMap_a_1' <Predicate = (!exitcond26)> <Delay = 0.00>
ST_27 : Operation 300 [2/2] (3.25ns)   --->   "%rowOutIdx = load float* %conv1ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 300 'load' 'rowOutIdx' <Predicate = (!exitcond26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "br label %.preheader52"   --->   Operation 301 'br' <Predicate = (exitcond26)> <Delay = 0.00>

State 28 <SV = 5> <Delay = 13.8>
ST_28 : Operation 302 [1/2] (3.25ns)   --->   "%rowOutIdx = load float* %conv1ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 302 'load' 'rowOutIdx' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%rowOutIdx_to_int = bitcast float %rowOutIdx to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 303 'bitcast' 'rowOutIdx_to_int' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %rowOutIdx_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 304 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %rowOutIdx_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 305 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 306 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_6, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 306 'icmp' 'notlhs' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 307 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_9, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 307 'icmp' 'notrhs' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_1)   --->   "%tmp_s = or i1 %notrhs, %notlhs" [../Desktop/buildTest/lenetSynthMatlab.c:14625]   --->   Operation 308 'or' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 309 [1/1] (6.36ns)   --->   "%tmp_1 = fcmp olt float %rowOutIdx, 0.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14626]   --->   Operation 309 'fcmp' 'tmp_1' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_1)   --->   "%tmp_13 = and i1 %tmp_s, %tmp_1" [../Desktop/buildTest/lenetSynthMatlab.c:14626]   --->   Operation 310 'and' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%rowOutIdx_1 = select i1 %tmp_13, float 0.000000e+00, float %rowOutIdx" [../Desktop/buildTest/lenetSynthMatlab.c:14626]   --->   Operation 311 'select' 'rowOutIdx_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a = getelementptr inbounds [4704 x float]* %relu1ActivationMap, i64 0, i64 %tmp_8" [../Desktop/buildTest/lenetSynthMatlab.c:14630]   --->   Operation 312 'getelementptr' 'relu1ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 313 [1/1] (3.25ns)   --->   "store float %rowOutIdx_1, float* %relu1ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14630]   --->   Operation 313 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "br label %.preheader51" [../Desktop/buildTest/lenetSynthMatlab.c:14624]   --->   Operation 314 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 3> <Delay = 3.25>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%invdar = phi i11 [ %indvarinc, %meminst ], [ 0, %meminst.preheader ]" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 315 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (2.12ns)   --->   "%indvarinc = add i11 %invdar, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 316 'add' 'indvarinc' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_2 = zext i11 %invdar to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 317 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%pool1ActivationMap_a = getelementptr [1176 x float]* %pool1ActivationMap, i64 0, i64 %tmp_2" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 318 'getelementptr' 'pool1ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %pool1ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 319 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 320 [1/1] (1.81ns)   --->   "%tmp_3 = icmp eq i11 %invdar, -873" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 320 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 321 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memset_pool1Activati) nounwind"   --->   Operation 321 'specloopname' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind"   --->   Operation 322 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 323 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader152.preheader, label %meminst" [../Desktop/buildTest/lenetSynthMatlab.c:14637]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 324 [1/1] (0.00ns)   --->   "%maxval_1 = alloca float"   --->   Operation 324 'alloca' 'maxval_1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_29 : Operation 325 [1/1] (0.00ns)   --->   "%maxval_1_3 = alloca float"   --->   Operation 325 'alloca' 'maxval_1_3' <Predicate = (tmp_3)> <Delay = 0.00>
ST_29 : Operation 326 [1/1] (1.66ns)   --->   "br label %.preheader152" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 326 'br' <Predicate = (tmp_3)> <Delay = 1.66>

State 30 <SV = 4> <Delay = 2.11>
ST_30 : Operation 327 [1/1] (0.00ns)   --->   "%f_1 = phi i3 [ 0, %.preheader152.preheader ], [ %f_6, %.preheader152.loopexit ]"   --->   Operation 327 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 328 [1/1] (0.00ns)   --->   "%maxval_1_load = load float* %maxval_1"   --->   Operation 328 'load' 'maxval_1_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 329 [1/1] (0.00ns)   --->   "%maxval_1_3_load = load float* %maxval_1_3"   --->   Operation 329 'load' 'maxval_1_3_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 330 [1/1] (0.00ns)   --->   "%f_1_cast = zext i3 %f_1 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 330 'zext' 'f_1_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 331 [1/1] (0.00ns)   --->   "%f_1_cast1 = zext i3 %f_1 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 331 'zext' 'f_1_cast1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 332 [1/1] (1.18ns)   --->   "%exitcond25 = icmp eq i3 %f_1, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 332 'icmp' 'exitcond25' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 333 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 333 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 334 [1/1] (1.68ns)   --->   "%f_6 = add i3 %f_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 334 'add' 'f_6' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 335 [1/1] (0.00ns)   --->   "br i1 %exitcond25, label %.preheader49.preheader, label %.preheader50.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14640]   --->   Operation 335 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 336 [1/1] (2.11ns)   --->   "%tmp_5 = add i8 %f_1_cast1, -84" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 336 'add' 'tmp_5' <Predicate = (!exitcond25)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_5_cast = sext i8 %tmp_5 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 337 'sext' 'tmp_5_cast' <Predicate = (!exitcond25)> <Delay = 0.00>
ST_30 : Operation 338 [1/1] (1.66ns)   --->   "br label %.preheader50" [../Desktop/buildTest/lenetSynthMatlab.c:14645]   --->   Operation 338 'br' <Predicate = (!exitcond25)> <Delay = 1.66>
ST_30 : Operation 339 [1/1] (0.00ns)   --->   "%fv14_addr = getelementptr [6 x float]* %fv14, i64 0, i64 0"   --->   Operation 339 'getelementptr' 'fv14_addr' <Predicate = (exitcond25)> <Delay = 0.00>
ST_30 : Operation 340 [1/1] (1.66ns)   --->   "br label %.preheader49" [../Desktop/buildTest/lenetSynthMatlab.c:14689]   --->   Operation 340 'br' <Predicate = (exitcond25)> <Delay = 1.66>

State 31 <SV = 5> <Delay = 4.46>
ST_31 : Operation 341 [1/1] (0.00ns)   --->   "%x_assign = phi float [ 1.000000e+00, %.preheader50.preheader ], [ %rowOutIdx_3, %11 ]"   --->   Operation 341 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 342 [1/1] (0.00ns)   --->   "%r_1 = phi i4 [ 0, %.preheader50.preheader ], [ %r_5, %11 ]"   --->   Operation 342 'phi' 'r_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 343 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i13 [ 0, %.preheader50.preheader ], [ %next_mul5, %11 ]"   --->   Operation 343 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 344 [1/1] (0.00ns)   --->   "%phi_mul4_cast = zext i13 %phi_mul4 to i14"   --->   Operation 344 'zext' 'phi_mul4_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 345 [1/1] (2.13ns)   --->   "%next_mul5 = add i13 %phi_mul4, 336"   --->   Operation 345 'add' 'next_mul5' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 346 [1/1] (1.44ns)   --->   "%exitcond24 = icmp eq i4 %r_1, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14645]   --->   Operation 346 'icmp' 'exitcond24' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 347 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 347 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 348 [1/1] (1.77ns)   --->   "%r_5 = add i4 %r_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14645]   --->   Operation 348 'add' 'r_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 349 [1/1] (0.00ns)   --->   "br i1 %exitcond24, label %.preheader152.loopexit, label %6" [../Desktop/buildTest/lenetSynthMatlab.c:14645]   --->   Operation 349 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 350 [1/1] (0.00ns)   --->   "%k_8 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_1, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14646]   --->   Operation 350 'bitconcatenate' 'k_8' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_31 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_19 = or i5 %k_8, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 351 'or' 'tmp_19' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_31 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i5 %tmp_19 to i14" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 352 'zext' 'tmp_47_cast' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_31 : Operation 353 [1/1] (4.46ns)   --->   "%tmp_21 = mul i14 %tmp_47_cast, 168" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 353 'mul' 'tmp_21' <Predicate = (!exitcond24)> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 354 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 354 'bitcast' 'p_Val2_s' <Predicate = (!exitcond24)> <Delay = 0.00>
ST_31 : Operation 355 [1/1] (1.66ns)   --->   "br label %7" [../Desktop/buildTest/lenetSynthMatlab.c:14652]   --->   Operation 355 'br' <Predicate = (!exitcond24)> <Delay = 1.66>
ST_31 : Operation 356 [1/1] (0.00ns)   --->   "br label %.preheader152"   --->   Operation 356 'br' <Predicate = (exitcond24)> <Delay = 0.00>

State 32 <SV = 6> <Delay = 10.3>
ST_32 : Operation 357 [1/1] (0.00ns)   --->   "%c_1 = phi i4 [ 0, %6 ], [ %colOutIdx_15, %10 ]"   --->   Operation 357 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 358 [1/1] (1.44ns)   --->   "%exitcond23 = icmp eq i4 %c_1, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14652]   --->   Operation 358 'icmp' 'exitcond23' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 359 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"   --->   Operation 359 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 360 [1/1] (1.77ns)   --->   "%colOutIdx_15 = add i4 %c_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14652]   --->   Operation 360 'add' 'colOutIdx_15' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 361 [1/1] (0.00ns)   --->   "br i1 %exitcond23, label %11, label %8" [../Desktop/buildTest/lenetSynthMatlab.c:14652]   --->   Operation 361 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 362 [1/1] (0.00ns)   --->   "%b_k_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_1, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14653]   --->   Operation 362 'bitconcatenate' 'b_k_5' <Predicate = (!exitcond23)> <Delay = 0.00>
ST_32 : Operation 363 [1/1] (0.00ns)   --->   "%b_k_5_cast = zext i5 %b_k_5 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14653]   --->   Operation 363 'zext' 'b_k_5_cast' <Predicate = (!exitcond23)> <Delay = 0.00>
ST_32 : Operation 364 [1/1] (1.66ns)   --->   "br label %9" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 364 'br' <Predicate = (!exitcond23)> <Delay = 1.66>
ST_32 : Operation 365 [4/4] (10.3ns)   --->   "%rowOutIdx_3 = fadd float %x_assign, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14682]   --->   Operation 365 'fadd' 'rowOutIdx_3' <Predicate = (exitcond23)> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 7> <Delay = 10.7>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %8 ], [ %j_2, %._crit_edge ]"   --->   Operation 366 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i2 %j to i1" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 367 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 368 [1/1] (0.93ns)   --->   "%exitcond22 = icmp eq i2 %j, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 368 'icmp' 'exitcond22' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 369 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (1.58ns)   --->   "%j_2 = add i2 1, %j" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 370 'add' 'j_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %exitcond22, label %10, label %._crit_edge" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 371 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 372 [1/1] (0.00ns)   --->   "%p_shl18 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3(i4 %c_1, i1 %tmp_32, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 372 'bitconcatenate' 'p_shl18' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 373 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i8 %p_shl18 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 373 'zext' 'p_shl18_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 374 [1/1] (0.00ns)   --->   "%p_shl19 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1(i4 %c_1, i1 %tmp_32, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 374 'bitconcatenate' 'p_shl19' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 375 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i6 %p_shl19 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 375 'zext' 'p_shl19_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_40 = sub i9 %p_shl18_cast, %p_shl19_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 376 'sub' 'tmp_40' <Predicate = (!exitcond22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 377 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_44 = add i9 %tmp_40, %f_1_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 377 'add' 'tmp_44' <Predicate = (!exitcond22)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i9 %tmp_44 to i14" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 378 'sext' 'tmp_44_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 379 [1/1] (2.13ns)   --->   "%tmp_45 = add i14 %tmp_44_cast, %phi_mul4_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 379 'add' 'tmp_45' <Predicate = (!exitcond22)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_45_cast = sext i14 %tmp_45 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 380 'sext' 'tmp_45_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_46 = zext i32 %tmp_45_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 381 'zext' 'tmp_46' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 382 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a_1 = getelementptr inbounds [4704 x float]* %relu1ActivationMap, i64 0, i64 %tmp_46" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 382 'getelementptr' 'relu1ActivationMap_a_1' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 383 [2/2] (3.25ns)   --->   "%b_maxval = load float* %relu1ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 383 'load' 'b_maxval' <Predicate = (!exitcond22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 384 [1/1] (2.13ns)   --->   "%tmp_51 = add i14 %tmp_44_cast, %tmp_21" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 384 'add' 'tmp_51' <Predicate = (!exitcond22)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_55_cast = sext i14 %tmp_51 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 385 'sext' 'tmp_55_cast' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_53 = zext i32 %tmp_55_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 386 'zext' 'tmp_53' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 387 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a_2 = getelementptr inbounds [4704 x float]* %relu1ActivationMap, i64 0, i64 %tmp_53" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 387 'getelementptr' 'relu1ActivationMap_a_2' <Predicate = (!exitcond22)> <Delay = 0.00>
ST_33 : Operation 388 [2/2] (3.25ns)   --->   "%b_maxval_1 = load float* %relu1ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 388 'load' 'b_maxval_1' <Predicate = (!exitcond22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 389 [1/1] (0.00ns)   --->   "%p_shl22 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %c_1, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 389 'bitconcatenate' 'p_shl22' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 390 [1/1] (0.00ns)   --->   "%p_shl22_cast = zext i7 %p_shl22 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 390 'zext' 'p_shl22_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 391 [1/1] (2.03ns)   --->   "%tmp_47 = sub i8 %p_shl22_cast, %b_k_5_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 391 'sub' 'tmp_47' <Predicate = (exitcond22)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:279->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 392 'bitselect' 'tmp_50' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 393 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 393 'partselect' 'loc_V' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i32 %p_Val2_s to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:281->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 394 'trunc' 'tmp_56' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_161_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_56, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 395 'bitconcatenate' 'tmp_161_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_161_i_i_i_cast1 = zext i25 %tmp_161_i_i_i to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 396 'zext' 'tmp_161_i_i_i_cast1' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %loc_V to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 397 'zext' 'tmp_i_i_i_i_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 398 [1/1] (2.11ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 398 'add' 'sh_assign' <Predicate = (exitcond22)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 399 'bitselect' 'tmp_58' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 400 [1/1] (2.11ns)   --->   "%tmp_162_i_i_i = sub i8 127, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 400 'sub' 'tmp_162_i_i_i' <Predicate = (exitcond22)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_162_i_i_i_cast = sext i8 %tmp_162_i_i_i to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 401 'sext' 'tmp_162_i_i_i_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 402 [1/1] (1.08ns)   --->   "%sh_assign_1 = select i1 %tmp_58, i9 %tmp_162_i_i_i_cast, i9 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 402 'select' 'sh_assign_1' <Predicate = (exitcond22)> <Delay = 1.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%sh_assign_1_cast = sext i9 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 403 'sext' 'sh_assign_1_cast' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 404 'sext' 'sh_assign_1_cast_cas' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_163_i_i_i = zext i32 %sh_assign_1_cast to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 405 'zext' 'tmp_163_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_164_i_i_i = lshr i25 %tmp_161_i_i_i, %sh_assign_1_cast_cas" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 406 'lshr' 'tmp_164_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_165_i_i_i = shl i79 %tmp_161_i_i_i_cast1, %tmp_163_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 407 'shl' 'tmp_165_i_i_i' <Predicate = (exitcond22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_164_i_i_i, i32 24)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 408 'bitselect' 'tmp_59' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_64 = zext i1 %tmp_59 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 409 'zext' 'tmp_64' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_65 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_165_i_i_i, i32 24, i32 55)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 410 'partselect' 'tmp_65' <Predicate = (exitcond22)> <Delay = 0.00>
ST_33 : Operation 411 [1/1] (4.08ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %tmp_58, i32 %tmp_64, i32 %tmp_65" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 411 'select' 'p_Val2_2' <Predicate = (exitcond22)> <Delay = 4.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 412 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i = sub i32 0, %p_Val2_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 412 'sub' 'p_Val2_6_i_i_i' <Predicate = (exitcond22)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 413 [1/1] (0.79ns)   --->   "%p_Val2_6 = select i1 %tmp_50, i32 %p_Val2_6_i_i_i, i32 %p_Val2_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 413 'select' 'p_Val2_6' <Predicate = (exitcond22)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 8> <Delay = 14.5>
ST_34 : Operation 414 [1/2] (3.25ns)   --->   "%b_maxval = load float* %relu1ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 414 'load' 'b_maxval' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 415 [1/2] (3.25ns)   --->   "%b_maxval_1 = load float* %relu1ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 415 'load' 'b_maxval_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_34 : Operation 416 [1/1] (0.00ns)   --->   "%b_maxval_to_int = bitcast float %b_maxval to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 416 'bitcast' 'b_maxval_to_int' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 417 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %b_maxval_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 418 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 419 [1/1] (0.00ns)   --->   "%b_maxval_1_to_int = bitcast float %b_maxval_1 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 419 'bitcast' 'b_maxval_1_to_int' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_1_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 420 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i32 %b_maxval_1_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 421 'trunc' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 422 [1/1] (1.47ns)   --->   "%notlhs3 = icmp ne i8 %tmp_55, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 422 'icmp' 'notlhs3' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 423 [1/1] (2.40ns)   --->   "%notrhs3 = icmp eq i23 %tmp_67, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 423 'icmp' 'notrhs3' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_61 = or i1 %notrhs3, %notlhs3" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 424 'or' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 425 [1/1] (1.47ns)   --->   "%notlhs4 = icmp ne i8 %tmp_57, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 425 'icmp' 'notlhs4' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 426 [1/1] (2.40ns)   --->   "%notrhs4 = icmp eq i23 %tmp_71, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 426 'icmp' 'notrhs4' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_66 = or i1 %notrhs4, %notlhs4" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 427 'or' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_68 = and i1 %tmp_61, %tmp_66" [../Desktop/buildTest/lenetSynthMatlab.c:14657]   --->   Operation 428 'and' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 429 [1/1] (6.36ns)   --->   "%tmp_70 = fcmp olt float %b_maxval, %b_maxval_1" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 429 'fcmp' 'tmp_70' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 430 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_73 = and i1 %tmp_68, %tmp_70" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 430 'and' 'tmp_73' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 431 [1/1] (0.69ns) (out node of the LUT)   --->   "%b_maxval_6 = select i1 %tmp_73, i14 %tmp_51, i14 %tmp_45" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 431 'select' 'b_maxval_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%b_maxval_6_cast1 = sext i14 %b_maxval_6 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 432 'sext' 'b_maxval_6_cast1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 433 [1/1] (0.00ns)   --->   "%b_maxval_6_cast = zext i32 %b_maxval_6_cast1 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 433 'zext' 'b_maxval_6_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 434 [1/1] (0.00ns)   --->   "%relu1ActivationMap_a_3 = getelementptr [4704 x float]* %relu1ActivationMap, i64 0, i64 %b_maxval_6_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 434 'getelementptr' 'relu1ActivationMap_a_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 435 [2/2] (3.25ns)   --->   "%b_maxval_8 = load float* %relu1ActivationMap_a_3, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 435 'load' 'b_maxval_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 35 <SV = 9> <Delay = 4.05>
ST_35 : Operation 436 [1/1] (0.00ns)   --->   "%maxval_1_load_2 = load float* %maxval_1" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 436 'load' 'maxval_1_load_2' <Predicate = (tmp_32)> <Delay = 0.00>
ST_35 : Operation 437 [1/1] (0.00ns)   --->   "%maxval_1_3_load_2 = load float* %maxval_1_3" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 437 'load' 'maxval_1_3_load_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_35 : Operation 438 [1/2] (3.25ns)   --->   "%b_maxval_8 = load float* %relu1ActivationMap_a_3, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14659]   --->   Operation 438 'load' 'b_maxval_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_35 : Operation 439 [1/1] (0.79ns)   --->   "%maxval_1_1 = select i1 %tmp_32, float %b_maxval_8, float %maxval_1_3_load_2" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 439 'select' 'maxval_1_1' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 440 [1/1] (0.79ns)   --->   "%maxval_1_2 = select i1 %tmp_32, float %maxval_1_load_2, float %b_maxval_8" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 440 'select' 'maxval_1_2' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 441 [1/1] (0.00ns)   --->   "store float %maxval_1_1, float* %maxval_1_3" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 441 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 442 [1/1] (0.00ns)   --->   "store float %maxval_1_2, float* %maxval_1" [../Desktop/buildTest/lenetSynthMatlab.c:14666]   --->   Operation 442 'store' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 443 [1/1] (0.00ns)   --->   "br label %9" [../Desktop/buildTest/lenetSynthMatlab.c:14656]   --->   Operation 443 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 8> <Delay = 16.2>
ST_36 : Operation 444 [1/1] (0.00ns)   --->   "%maxval_1_load_1 = load float* %maxval_1"   --->   Operation 444 'load' 'maxval_1_load_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 445 [1/1] (0.00ns)   --->   "%maxval_1_3_load_1 = load float* %maxval_1_3"   --->   Operation 445 'load' 'maxval_1_3_load_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 446 [1/1] (0.00ns)   --->   "%maxval_0_3_to_int = bitcast float %maxval_1_load_1 to i32"   --->   Operation 446 'bitcast' 'maxval_0_3_to_int' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_0_3_to_int, i32 23, i32 30)"   --->   Operation 447 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i32 %maxval_0_3_to_int to i23"   --->   Operation 448 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 449 [1/1] (0.00ns)   --->   "%maxval_1_3_to_int = bitcast float %maxval_1_3_load_1 to i32"   --->   Operation 449 'bitcast' 'maxval_1_3_to_int' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_1_3_to_int, i32 23, i32 30)"   --->   Operation 450 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i32 %maxval_1_3_to_int to i23"   --->   Operation 451 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 452 [1/1] (1.47ns)   --->   "%notlhs1 = icmp ne i8 %tmp_34, -1"   --->   Operation 452 'icmp' 'notlhs1' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 453 [1/1] (2.40ns)   --->   "%notrhs1 = icmp eq i23 %tmp_35, 0"   --->   Operation 453 'icmp' 'notrhs1' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_38 = or i1 %notrhs1, %notlhs1"   --->   Operation 454 'or' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 455 [1/1] (1.47ns)   --->   "%notlhs2 = icmp ne i8 %tmp_36, -1"   --->   Operation 455 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 456 [1/1] (2.40ns)   --->   "%notrhs2 = icmp eq i23 %tmp_37, 0"   --->   Operation 456 'icmp' 'notrhs2' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_39 = or i1 %notrhs2, %notlhs2"   --->   Operation 457 'or' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_41 = and i1 %tmp_38, %tmp_39"   --->   Operation 458 'and' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 459 [1/1] (6.36ns)   --->   "%tmp_42 = fcmp olt float %maxval_1_load_1, %maxval_1_3_load_1" [../Desktop/buildTest/lenetSynthMatlab.c:14669]   --->   Operation 459 'fcmp' 'tmp_42' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 460 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_43 = and i1 %tmp_41, %tmp_42" [../Desktop/buildTest/lenetSynthMatlab.c:14669]   --->   Operation 460 'and' 'tmp_43' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i8 %tmp_47 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 461 'sext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 462 [1/1] (8.47ns)   --->   "%tmp_60 = mul i32 84, %p_Val2_6" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 462 'mul' 'tmp_60' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_60, %tmp_58_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 463 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 464 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_62 = add i32 %tmp_5_cast, %tmp7" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 464 'add' 'tmp_62' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_63 = sext i32 %tmp_62 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 465 'sext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 466 [1/1] (0.00ns)   --->   "%pool1ActivationMap_a_1 = getelementptr inbounds [1176 x float]* %pool1ActivationMap, i64 0, i64 %tmp_63" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 466 'getelementptr' 'pool1ActivationMap_a_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 467 [1/1] (0.79ns) (out node of the LUT)   --->   "%maxval_1_3_maxval_0_3 = select i1 %tmp_43, float %maxval_1_3_load_1, float %maxval_1_load_1" [../Desktop/buildTest/lenetSynthMatlab.c:14669]   --->   Operation 467 'select' 'maxval_1_3_maxval_0_3' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 468 [1/1] (3.25ns)   --->   "store float %maxval_1_3_maxval_0_3, float* %pool1ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14670]   --->   Operation 468 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 469 [1/1] (0.00ns)   --->   "br label %7" [../Desktop/buildTest/lenetSynthMatlab.c:14652]   --->   Operation 469 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 7> <Delay = 10.3>
ST_37 : Operation 470 [3/4] (10.3ns)   --->   "%rowOutIdx_3 = fadd float %x_assign, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14682]   --->   Operation 470 'fadd' 'rowOutIdx_3' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 8> <Delay = 10.3>
ST_38 : Operation 471 [2/4] (10.3ns)   --->   "%rowOutIdx_3 = fadd float %x_assign, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14682]   --->   Operation 471 'fadd' 'rowOutIdx_3' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 9> <Delay = 10.3>
ST_39 : Operation 472 [1/4] (10.3ns)   --->   "%rowOutIdx_3 = fadd float %x_assign, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14682]   --->   Operation 472 'fadd' 'rowOutIdx_3' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 473 [1/1] (0.00ns)   --->   "br label %.preheader50" [../Desktop/buildTest/lenetSynthMatlab.c:14645]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 5> <Delay = 3.25>
ST_40 : Operation 474 [1/1] (0.00ns)   --->   "%f_2 = phi i5 [ 0, %.preheader49.preheader ], [ %f_7, %.preheader49.loopexit ]"   --->   Operation 474 'phi' 'f_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 475 [1/1] (0.00ns)   --->   "%f_2_cast = zext i5 %f_2 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14689]   --->   Operation 475 'zext' 'f_2_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 476 [1/1] (1.44ns)   --->   "%exitcond21 = icmp eq i5 %f_2, -16" [../Desktop/buildTest/lenetSynthMatlab.c:14689]   --->   Operation 476 'icmp' 'exitcond21' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 477 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 477 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 478 [1/1] (1.86ns)   --->   "%f_7 = add i5 %f_2, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14689]   --->   Operation 478 'add' 'f_7' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 479 [1/1] (0.00ns)   --->   "br i1 %exitcond21, label %.preheader43.preheader, label %.preheader48.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14689]   --->   Operation 479 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_10 = zext i5 %f_2 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 480 'zext' 'tmp_10' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_40 : Operation 481 [1/1] (0.00ns)   --->   "%biasConv2_addr = getelementptr inbounds [16 x float]* @biasConv2, i64 0, i64 %tmp_10" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 481 'getelementptr' 'biasConv2_addr' <Predicate = (!exitcond21)> <Delay = 0.00>
ST_40 : Operation 482 [2/2] (3.25ns)   --->   "%biasConv2_load = load float* %biasConv2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 482 'load' 'biasConv2_load' <Predicate = (!exitcond21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_40 : Operation 483 [1/1] (1.66ns)   --->   "br label %.preheader43" [../Desktop/buildTest/lenetSynthMatlab.c:14719]   --->   Operation 483 'br' <Predicate = (exitcond21)> <Delay = 1.66>

State 41 <SV = 6> <Delay = 3.25>
ST_41 : Operation 484 [1/2] (3.25ns)   --->   "%biasConv2_load = load float* %biasConv2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 484 'load' 'biasConv2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_41 : Operation 485 [1/1] (1.66ns)   --->   "br label %.preheader48" [../Desktop/buildTest/lenetSynthMatlab.c:14693]   --->   Operation 485 'br' <Predicate = true> <Delay = 1.66>

State 42 <SV = 7> <Delay = 2.12>
ST_42 : Operation 486 [1/1] (0.00ns)   --->   "%r_2 = phi i4 [ 0, %.preheader48.preheader ], [ %r_6, %.preheader48.loopexit ]"   --->   Operation 486 'phi' 'r_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 487 [1/1] (1.44ns)   --->   "%exitcond20 = icmp eq i4 %r_2, -6" [../Desktop/buildTest/lenetSynthMatlab.c:14693]   --->   Operation 487 'icmp' 'exitcond20' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 488 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 488 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 489 [1/1] (1.77ns)   --->   "%r_6 = add i4 %r_2, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14693]   --->   Operation 489 'add' 'r_6' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 490 [1/1] (0.00ns)   --->   "br i1 %exitcond20, label %.preheader49.loopexit, label %.preheader47.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14693]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 491 [1/1] (0.00ns)   --->   "%p_shl9 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %r_2, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 491 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_42 : Operation 492 [1/1] (0.00ns)   --->   "%p_shl10 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %r_2, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 492 'bitconcatenate' 'p_shl10' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_42 : Operation 493 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i9 %p_shl10 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 493 'zext' 'p_shl10_cast' <Predicate = (!exitcond20)> <Delay = 0.00>
ST_42 : Operation 494 [1/1] (2.12ns)   --->   "%tmp13 = add i11 %p_shl10_cast, %p_shl9" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 494 'add' 'tmp13' <Predicate = (!exitcond20)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 495 [1/1] (1.66ns)   --->   "br label %.preheader47" [../Desktop/buildTest/lenetSynthMatlab.c:14695]   --->   Operation 495 'br' <Predicate = (!exitcond20)> <Delay = 1.66>
ST_42 : Operation 496 [1/1] (0.00ns)   --->   "br label %.preheader49"   --->   Operation 496 'br' <Predicate = (exitcond20)> <Delay = 0.00>

State 43 <SV = 8> <Delay = 1.77>
ST_43 : Operation 497 [1/1] (0.00ns)   --->   "%c_2 = phi i4 [ %c_5, %e_sum.exit ], [ 0, %.preheader47.preheader ]"   --->   Operation 497 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 498 [1/1] (1.44ns)   --->   "%exitcond19 = icmp eq i4 %c_2, -6" [../Desktop/buildTest/lenetSynthMatlab.c:14695]   --->   Operation 498 'icmp' 'exitcond19' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 499 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 499 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 500 [1/1] (1.77ns)   --->   "%c_5 = add i4 %c_2, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14695]   --->   Operation 500 'add' 'c_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 501 [1/1] (0.00ns)   --->   "br i1 %exitcond19, label %.preheader48.loopexit, label %.preheader46.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14695]   --->   Operation 501 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 502 [1/1] (1.66ns)   --->   "br label %.preheader46" [../Desktop/buildTest/lenetSynthMatlab.c:14698]   --->   Operation 502 'br' <Predicate = (!exitcond19)> <Delay = 1.66>
ST_43 : Operation 503 [1/1] (0.00ns)   --->   "br label %.preheader48"   --->   Operation 503 'br' <Predicate = (exitcond19)> <Delay = 0.00>

State 44 <SV = 9> <Delay = 6.14>
ST_44 : Operation 504 [1/1] (0.00ns)   --->   "%k_2 = phi i3 [ %k_14, %.preheader46.loopexit ], [ 0, %.preheader46.preheader ]"   --->   Operation 504 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 505 [1/1] (0.00ns)   --->   "%k_2_cast = zext i3 %k_2 to i4" [../Desktop/buildTest/lenetSynthMatlab.c:14698]   --->   Operation 505 'zext' 'k_2_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 506 [1/1] (1.18ns)   --->   "%exitcond18 = icmp eq i3 %k_2, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14698]   --->   Operation 506 'icmp' 'exitcond18' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 507 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 507 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 508 [1/1] (1.68ns)   --->   "%k_14 = add i3 %k_2, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14698]   --->   Operation 508 'add' 'k_14' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 509 [1/1] (0.00ns)   --->   "br i1 %exitcond18, label %13, label %.preheader45.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14698]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 510 [1/1] (1.77ns)   --->   "%tmp_74 = add i4 %k_2_cast, %r_2" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 510 'add' 'tmp_74' <Predicate = (!exitcond18)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_74_cast_cast = zext i4 %tmp_74 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 511 'zext' 'tmp_74_cast_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_44 : Operation 512 [1/1] (4.37ns)   --->   "%tmp_75 = mul i12 %tmp_74_cast_cast, 84" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 512 'mul' 'tmp_75' <Predicate = (!exitcond18)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 513 [1/1] (0.00ns)   --->   "%p_shl15 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %k_2, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 513 'bitconcatenate' 'p_shl15' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_44 : Operation 514 [1/1] (0.00ns)   --->   "%p_shl15_cast1 = zext i8 %p_shl15 to i13" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 514 'zext' 'p_shl15_cast1' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_44 : Operation 515 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i8 %p_shl15 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 515 'zext' 'p_shl15_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_44 : Operation 516 [1/1] (0.00ns)   --->   "%p_shl16 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k_2, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 516 'bitconcatenate' 'p_shl16' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_44 : Operation 517 [1/1] (0.00ns)   --->   "%p_shl16_cast = zext i4 %p_shl16 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 517 'zext' 'p_shl16_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_44 : Operation 518 [1/1] (2.11ns)   --->   "%tmp_76 = sub i9 %p_shl15_cast, %p_shl16_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 518 'sub' 'tmp_76' <Predicate = (!exitcond18)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 519 [1/1] (0.00ns)   --->   "%p_shl17 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %k_2, i9 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 519 'bitconcatenate' 'p_shl17' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_44 : Operation 520 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i12 %p_shl17 to i13" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 520 'zext' 'p_shl17_cast' <Predicate = (!exitcond18)> <Delay = 0.00>
ST_44 : Operation 521 [1/1] (2.13ns)   --->   "%tmp_79 = sub i13 %p_shl17_cast, %p_shl15_cast1" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 521 'sub' 'tmp_79' <Predicate = (!exitcond18)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 522 [1/1] (1.66ns)   --->   "br label %.preheader45" [../Desktop/buildTest/lenetSynthMatlab.c:14699]   --->   Operation 522 'br' <Predicate = (!exitcond18)> <Delay = 1.66>
ST_44 : Operation 523 [2/2] (0.00ns)   --->   "call fastcc void @c_sum([150 x float]* %fv12, [30 x float]* %fv13) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14710]   --->   Operation 523 'call' <Predicate = (exitcond18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 10> <Delay = 3.80>
ST_45 : Operation 524 [1/1] (0.00ns)   --->   "%colOutIdx_3 = phi i3 [ 0, %.preheader45.preheader ], [ %colOutIdx_10, %.preheader45.loopexit ]"   --->   Operation 524 'phi' 'colOutIdx_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 525 [1/1] (0.00ns)   --->   "%colOutIdx_3_cast = zext i3 %colOutIdx_3 to i4" [../Desktop/buildTest/lenetSynthMatlab.c:14699]   --->   Operation 525 'zext' 'colOutIdx_3_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 526 [1/1] (1.18ns)   --->   "%exitcond17 = icmp eq i3 %colOutIdx_3, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14699]   --->   Operation 526 'icmp' 'exitcond17' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 527 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 527 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 528 [1/1] (1.68ns)   --->   "%colOutIdx_10 = add i3 %colOutIdx_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14699]   --->   Operation 528 'add' 'colOutIdx_10' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 529 [1/1] (0.00ns)   --->   "br i1 %exitcond17, label %.preheader46.loopexit, label %.preheader44.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14699]   --->   Operation 529 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 530 [1/1] (1.77ns)   --->   "%tmp_86 = add i4 %colOutIdx_3_cast, %c_2" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 530 'add' 'tmp_86' <Predicate = (!exitcond17)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 531 [1/1] (0.00ns)   --->   "%p_shl26 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_86, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 531 'bitconcatenate' 'p_shl26' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 532 [1/1] (0.00ns)   --->   "%p_shl26_cast = zext i7 %p_shl26 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 532 'zext' 'p_shl26_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 533 [1/1] (0.00ns)   --->   "%p_shl27 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_86, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 533 'bitconcatenate' 'p_shl27' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 534 [1/1] (0.00ns)   --->   "%p_shl27_cast = zext i5 %p_shl27 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 534 'zext' 'p_shl27_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 535 [1/1] (2.03ns)   --->   "%tmp_87 = sub i8 %p_shl26_cast, %p_shl27_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 535 'sub' 'tmp_87' <Predicate = (!exitcond17)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 536 [1/1] (0.00ns)   --->   "%p_shl28 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %colOutIdx_3, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 536 'bitconcatenate' 'p_shl28' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 537 [1/1] (0.00ns)   --->   "%p_shl28_cast = zext i6 %p_shl28 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 537 'zext' 'p_shl28_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 538 [1/1] (0.00ns)   --->   "%p_shl29 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %colOutIdx_3, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 538 'bitconcatenate' 'p_shl29' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 539 [1/1] (0.00ns)   --->   "%p_shl29_cast = zext i4 %p_shl29 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 539 'zext' 'p_shl29_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 540 [1/1] (1.94ns)   --->   "%tmp_88 = sub i7 %p_shl28_cast, %p_shl29_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 540 'sub' 'tmp_88' <Predicate = (!exitcond17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 541 [1/1] (0.00ns)   --->   "%p_shl30 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %colOutIdx_3, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 541 'bitconcatenate' 'p_shl30' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 542 [1/1] (0.00ns)   --->   "%p_shl30_cast = zext i10 %p_shl30 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 542 'zext' 'p_shl30_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 543 [1/1] (0.00ns)   --->   "%p_shl31 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %colOutIdx_3, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 543 'bitconcatenate' 'p_shl31' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 544 [1/1] (0.00ns)   --->   "%p_shl31_cast = zext i8 %p_shl31 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 544 'zext' 'p_shl31_cast' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_45 : Operation 545 [1/1] (2.12ns)   --->   "%tmp_89 = sub i11 %p_shl30_cast, %p_shl31_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 545 'sub' 'tmp_89' <Predicate = (!exitcond17)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 546 [1/1] (1.66ns)   --->   "br label %.preheader44" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 546 'br' <Predicate = (!exitcond17)> <Delay = 1.66>
ST_45 : Operation 547 [1/1] (0.00ns)   --->   "br label %.preheader46"   --->   Operation 547 'br' <Predicate = (exitcond17)> <Delay = 0.00>

State 46 <SV = 11> <Delay = 7.51>
ST_46 : Operation 548 [1/1] (0.00ns)   --->   "%b_k_1 = phi i3 [ %b_k_8, %12 ], [ 0, %.preheader44.preheader ]"   --->   Operation 548 'phi' 'b_k_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 549 [1/1] (0.00ns)   --->   "%b_k_1_cast = zext i3 %b_k_1 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 549 'zext' 'b_k_1_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 550 [1/1] (0.00ns)   --->   "%b_k_1_cast1 = zext i3 %b_k_1 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 550 'zext' 'b_k_1_cast1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 551 [1/1] (1.18ns)   --->   "%exitcond16 = icmp eq i3 %b_k_1, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 551 'icmp' 'exitcond16' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 552 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 552 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 553 [1/1] (1.68ns)   --->   "%b_k_8 = add i3 %b_k_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 553 'add' 'b_k_8' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 554 [1/1] (0.00ns)   --->   "br i1 %exitcond16, label %.preheader45.loopexit, label %12" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 554 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 555 [1/1] (2.11ns)   --->   "%tmp9 = add i8 %tmp_87, %b_k_1_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 555 'add' 'tmp9' <Predicate = (!exitcond16)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 556 [1/1] (0.00ns)   --->   "%tmp9_cast = sext i8 %tmp9 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 556 'sext' 'tmp9_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 557 [1/1] (2.13ns)   --->   "%tmp_98 = add i12 %tmp9_cast, %tmp_75" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 557 'add' 'tmp_98' <Predicate = (!exitcond16)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_98_cast = sext i12 %tmp_98 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 558 'sext' 'tmp_98_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_99 = zext i32 %tmp_98_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 559 'zext' 'tmp_99' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 560 [1/1] (0.00ns)   --->   "%pool1ActivationMap_a_2 = getelementptr inbounds [1176 x float]* %pool1ActivationMap, i64 0, i64 %tmp_99" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 560 'getelementptr' 'pool1ActivationMap_a_2' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 561 [2/2] (3.25ns)   --->   "%pool1ActivationMap_l = load float* %pool1ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 561 'load' 'pool1ActivationMap_l' <Predicate = (!exitcond16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_46 : Operation 562 [1/1] (2.03ns)   --->   "%tmp10 = add i7 %tmp_88, %b_k_1_cast1" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 562 'add' 'tmp10' <Predicate = (!exitcond16)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 563 [1/1] (0.00ns)   --->   "%tmp10_cast = sext i7 %tmp10 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 563 'sext' 'tmp10_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 564 [1/1] (2.11ns)   --->   "%tmp_101 = add i9 %tmp10_cast, %tmp_76" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 564 'add' 'tmp_101' <Predicate = (!exitcond16)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_103 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %b_k_1, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 565 'bitconcatenate' 'tmp_103' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i7 %tmp_103 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 566 'zext' 'tmp_103_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i13.i32.i32(i13 %tmp_79, i32 5, i32 12)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 567 'partselect' 'tmp_113' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 568 [1/1] (0.00ns)   --->   "%tmp11 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_113, i5 %f_2)" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 568 'bitconcatenate' 'tmp11' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 569 [1/1] (2.12ns)   --->   "%tmp12 = add i11 %tmp_89, %tmp_103_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 569 'add' 'tmp12' <Predicate = (!exitcond16)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 570 [1/1] (0.00ns)   --->   "%tmp12_cast = sext i11 %tmp12 to i13" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 570 'sext' 'tmp12_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 571 [1/1] (2.13ns)   --->   "%tmp_106 = add i13 %tmp12_cast, %tmp11" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 571 'add' 'tmp_106' <Predicate = (!exitcond16)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_106_cast = sext i13 %tmp_106 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 572 'sext' 'tmp_106_cast' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_107 = zext i32 %tmp_106_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 573 'zext' 'tmp_107' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 574 [1/1] (0.00ns)   --->   "%weightsConv2_addr = getelementptr inbounds [2400 x float]* @weightsConv2, i64 0, i64 %tmp_107" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 574 'getelementptr' 'weightsConv2_addr' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_46 : Operation 575 [2/2] (3.25ns)   --->   "%weightsConv2_load = load float* %weightsConv2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 575 'load' 'weightsConv2_load' <Predicate = (!exitcond16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_46 : Operation 576 [1/1] (0.00ns)   --->   "br label %.preheader45"   --->   Operation 576 'br' <Predicate = (exitcond16)> <Delay = 0.00>

State 47 <SV = 12> <Delay = 3.25>
ST_47 : Operation 577 [1/2] (3.25ns)   --->   "%pool1ActivationMap_l = load float* %pool1ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 577 'load' 'pool1ActivationMap_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_47 : Operation 578 [1/2] (3.25ns)   --->   "%weightsConv2_load = load float* %weightsConv2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 578 'load' 'weightsConv2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 48 <SV = 13> <Delay = 15.7>
ST_48 : Operation 579 [1/1] (15.7ns)   --->   "%tmp_108 = fmul float %weightsConv2_load, %pool1ActivationMap_l" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 579 'fmul' 'tmp_108' <Predicate = true> <Delay = 15.7> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 14> <Delay = 3.25>
ST_49 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_101_cast = sext i9 %tmp_101 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 580 'sext' 'tmp_101_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_102 = zext i32 %tmp_101_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14701]   --->   Operation 581 'zext' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 582 [1/1] (0.00ns)   --->   "%fv12_addr = getelementptr inbounds [150 x float]* %fv12, i64 0, i64 %tmp_102" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 582 'getelementptr' 'fv12_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 583 [1/1] (3.25ns)   --->   "store float %tmp_108, float* %fv12_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14703]   --->   Operation 583 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_49 : Operation 584 [1/1] (0.00ns)   --->   "br label %.preheader44" [../Desktop/buildTest/lenetSynthMatlab.c:14700]   --->   Operation 584 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 10> <Delay = 0.00>
ST_50 : Operation 585 [1/2] (0.00ns)   --->   "call fastcc void @c_sum([150 x float]* %fv12, [30 x float]* %fv13) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14710]   --->   Operation 585 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 11> <Delay = 0.00>
ST_51 : Operation 586 [2/2] (0.00ns)   --->   "call fastcc void @d_sum([30 x float]* %fv13, [6 x float]* %fv14) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14711]   --->   Operation 586 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 12> <Delay = 0.00>
ST_52 : Operation 587 [1/2] (0.00ns)   --->   "call fastcc void @d_sum([30 x float]* %fv13, [6 x float]* %fv14) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14711]   --->   Operation 587 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 13> <Delay = 2.15>
ST_53 : Operation 588 [2/2] (2.15ns)   --->   "%y_2 = load float* %fv14_addr, align 16" [../Desktop/buildTest/sum.c:86->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 588 'load' 'y_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 54 <SV = 14> <Delay = 2.15>
ST_54 : Operation 589 [1/2] (2.15ns)   --->   "%y_2 = load float* %fv14_addr, align 16" [../Desktop/buildTest/sum.c:86->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 589 'load' 'y_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_54 : Operation 590 [1/1] (1.66ns)   --->   "br label %14" [../Desktop/buildTest/sum.c:87->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 590 'br' <Predicate = true> <Delay = 1.66>

State 55 <SV = 15> <Delay = 10.3>
ST_55 : Operation 591 [1/1] (0.00ns)   --->   "%y3_i = phi float [ %y_2, %13 ], [ %y_3, %15 ]"   --->   Operation 591 'phi' 'y3_i' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 592 [1/1] (0.00ns)   --->   "%k_i1 = phi i3 [ 0, %13 ], [ %k_20, %15 ]"   --->   Operation 592 'phi' 'k_i1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 593 [1/1] (1.18ns)   --->   "%exitcond_i1 = icmp eq i3 %k_i1, -3" [../Desktop/buildTest/sum.c:87->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 593 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 594 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 594 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 595 [1/1] (1.68ns)   --->   "%k_20 = add i3 %k_i1, 1" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 595 'add' 'k_20' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 596 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %e_sum.exit, label %15" [../Desktop/buildTest/sum.c:87->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 596 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i3 %k_20 to i64" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 597 'zext' 'tmp_i1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 598 [1/1] (0.00ns)   --->   "%fv14_addr_1 = getelementptr [6 x float]* %fv14, i64 0, i64 %tmp_i1" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 598 'getelementptr' 'fv14_addr_1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 599 [2/2] (2.15ns)   --->   "%fv14_load = load float* %fv14_addr_1, align 4" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 599 'load' 'fv14_load' <Predicate = (!exitcond_i1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_55 : Operation 600 [4/4] (10.3ns)   --->   "%tmp_77 = fadd float %y3_i, %biasConv2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 600 'fadd' 'tmp_77' <Predicate = (exitcond_i1)> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %c_2, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 601 'bitconcatenate' 'tmp_78' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 602 [1/1] (2.11ns)   --->   "%tmp14 = add i8 %tmp_78, %f_2_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 602 'add' 'tmp14' <Predicate = (exitcond_i1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 603 [1/1] (0.00ns)   --->   "%tmp14_cast = zext i8 %tmp14 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 603 'zext' 'tmp14_cast' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 604 [1/1] (2.12ns)   --->   "%tmp_80 = add i11 %tmp13, %tmp14_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 604 'add' 'tmp_80' <Predicate = (exitcond_i1)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 16> <Delay = 12.5>
ST_56 : Operation 605 [1/2] (2.15ns)   --->   "%fv14_load = load float* %fv14_addr_1, align 4" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 605 'load' 'fv14_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_56 : Operation 606 [4/4] (10.3ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 606 'fadd' 'y_3' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 17> <Delay = 10.3>
ST_57 : Operation 607 [3/4] (10.3ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 607 'fadd' 'y_3' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 18> <Delay = 10.3>
ST_58 : Operation 608 [2/4] (10.3ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 608 'fadd' 'y_3' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 19> <Delay = 10.3>
ST_59 : Operation 609 [1/4] (10.3ns)   --->   "%y_3 = fadd float %y3_i, %fv14_load" [../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 609 'fadd' 'y_3' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 610 [1/1] (0.00ns)   --->   "br label %14" [../Desktop/buildTest/sum.c:87->../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 610 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 16> <Delay = 10.3>
ST_60 : Operation 611 [3/4] (10.3ns)   --->   "%tmp_77 = fadd float %y3_i, %biasConv2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 611 'fadd' 'tmp_77' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 17> <Delay = 10.3>
ST_61 : Operation 612 [2/4] (10.3ns)   --->   "%tmp_77 = fadd float %y3_i, %biasConv2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 612 'fadd' 'tmp_77' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 18> <Delay = 13.6>
ST_62 : Operation 613 [1/4] (10.3ns)   --->   "%tmp_77 = fadd float %y3_i, %biasConv2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 613 'fadd' 'tmp_77' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_81 = zext i11 %tmp_80 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 614 'zext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 615 [1/1] (0.00ns)   --->   "%conv2ActivationMap_a = getelementptr inbounds [1600 x float]* %conv2ActivationMap, i64 0, i64 %tmp_81" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 615 'getelementptr' 'conv2ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 616 [1/1] (3.25ns)   --->   "store float %tmp_77, float* %conv2ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14712]   --->   Operation 616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_62 : Operation 617 [1/1] (0.00ns)   --->   "br label %.preheader47" [../Desktop/buildTest/lenetSynthMatlab.c:14695]   --->   Operation 617 'br' <Predicate = true> <Delay = 0.00>

State 63 <SV = 6> <Delay = 2.12>
ST_63 : Operation 618 [1/1] (0.00ns)   --->   "%k_3 = phi i4 [ %k_11, %.preheader43.loopexit ], [ 0, %.preheader43.preheader ]"   --->   Operation 618 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 619 [1/1] (1.44ns)   --->   "%exitcond15 = icmp eq i4 %k_3, -6" [../Desktop/buildTest/lenetSynthMatlab.c:14719]   --->   Operation 619 'icmp' 'exitcond15' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 620 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 620 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 621 [1/1] (1.77ns)   --->   "%k_11 = add i4 %k_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14719]   --->   Operation 621 'add' 'k_11' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 622 [1/1] (0.00ns)   --->   "br i1 %exitcond15, label %meminst60.preheader, label %.preheader42.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14719]   --->   Operation 622 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 623 [1/1] (0.00ns)   --->   "%p_shl3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %k_3, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 623 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_63 : Operation 624 [1/1] (0.00ns)   --->   "%p_shl4 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %k_3, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 624 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_63 : Operation 625 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i9 %p_shl4 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 625 'zext' 'p_shl4_cast' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_63 : Operation 626 [1/1] (2.12ns)   --->   "%tmp8 = add i11 %p_shl4_cast, %p_shl3" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 626 'add' 'tmp8' <Predicate = (!exitcond15)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 627 [1/1] (1.66ns)   --->   "br label %.preheader42" [../Desktop/buildTest/lenetSynthMatlab.c:14720]   --->   Operation 627 'br' <Predicate = (!exitcond15)> <Delay = 1.66>
ST_63 : Operation 628 [1/1] (1.66ns)   --->   "br label %meminst60" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 628 'br' <Predicate = (exitcond15)> <Delay = 1.66>

State 64 <SV = 7> <Delay = 1.77>
ST_64 : Operation 629 [1/1] (0.00ns)   --->   "%colOutIdx_4 = phi i4 [ 0, %.preheader42.preheader ], [ %colOutIdx_5, %.preheader42.loopexit ]"   --->   Operation 629 'phi' 'colOutIdx_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 630 [1/1] (1.44ns)   --->   "%exitcond14 = icmp eq i4 %colOutIdx_4, -6" [../Desktop/buildTest/lenetSynthMatlab.c:14720]   --->   Operation 630 'icmp' 'exitcond14' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 631 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 631 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 632 [1/1] (1.77ns)   --->   "%colOutIdx_5 = add i4 %colOutIdx_4, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14720]   --->   Operation 632 'add' 'colOutIdx_5' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 633 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %.preheader43.loopexit, label %.preheader41.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14720]   --->   Operation 633 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %colOutIdx_4, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 634 'bitconcatenate' 'tmp_33' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_64 : Operation 635 [1/1] (1.66ns)   --->   "br label %.preheader41" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 635 'br' <Predicate = (!exitcond14)> <Delay = 1.66>
ST_64 : Operation 636 [1/1] (0.00ns)   --->   "br label %.preheader43"   --->   Operation 636 'br' <Predicate = (exitcond14)> <Delay = 0.00>

State 65 <SV = 8> <Delay = 7.49>
ST_65 : Operation 637 [1/1] (0.00ns)   --->   "%b_k_2 = phi i5 [ %b_k_6, %16 ], [ 0, %.preheader41.preheader ]"   --->   Operation 637 'phi' 'b_k_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 638 [1/1] (0.00ns)   --->   "%b_k_2_cast = zext i5 %b_k_2 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 638 'zext' 'b_k_2_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 639 [1/1] (1.44ns)   --->   "%exitcond13 = icmp eq i5 %b_k_2, -16" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 639 'icmp' 'exitcond13' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 640 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 640 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 641 [1/1] (1.86ns)   --->   "%b_k_6 = add i5 %b_k_2, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 641 'add' 'b_k_6' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 642 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %.preheader42.loopexit, label %16" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 642 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 643 [1/1] (2.11ns)   --->   "%tmp16 = add i8 %tmp_33, %b_k_2_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 643 'add' 'tmp16' <Predicate = (!exitcond13)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 644 [1/1] (0.00ns)   --->   "%tmp16_cast = zext i8 %tmp16 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 644 'zext' 'tmp16_cast' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_65 : Operation 645 [1/1] (2.12ns)   --->   "%tmp_69 = add i11 %tmp16_cast, %tmp8" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 645 'add' 'tmp_69' <Predicate = (!exitcond13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_72 = zext i11 %tmp_69 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 646 'zext' 'tmp_72' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_65 : Operation 647 [1/1] (0.00ns)   --->   "%conv2ActivationMap_a_1 = getelementptr inbounds [1600 x float]* %conv2ActivationMap, i64 0, i64 %tmp_72" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 647 'getelementptr' 'conv2ActivationMap_a_1' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_65 : Operation 648 [2/2] (3.25ns)   --->   "%rowOutIdx_5 = load float* %conv2ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 648 'load' 'rowOutIdx_5' <Predicate = (!exitcond13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_65 : Operation 649 [1/1] (0.00ns)   --->   "br label %.preheader42"   --->   Operation 649 'br' <Predicate = (exitcond13)> <Delay = 0.00>

State 66 <SV = 9> <Delay = 13.8>
ST_66 : Operation 650 [1/2] (3.25ns)   --->   "%rowOutIdx_5 = load float* %conv2ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 650 'load' 'rowOutIdx_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_66 : Operation 651 [1/1] (0.00ns)   --->   "%rowOutIdx_7_to_int = bitcast float %rowOutIdx_5 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 651 'bitcast' 'rowOutIdx_7_to_int' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %rowOutIdx_7_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 652 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i32 %rowOutIdx_7_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 653 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 654 [1/1] (1.47ns)   --->   "%notlhs5 = icmp ne i8 %tmp_82, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 654 'icmp' 'notlhs5' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 655 [1/1] (2.40ns)   --->   "%notrhs5 = icmp eq i23 %tmp_83, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 655 'icmp' 'notrhs5' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_2)   --->   "%tmp_85 = or i1 %notrhs5, %notlhs5" [../Desktop/buildTest/lenetSynthMatlab.c:14722]   --->   Operation 656 'or' 'tmp_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 657 [1/1] (6.36ns)   --->   "%tmp_90 = fcmp olt float %rowOutIdx_5, 0.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14723]   --->   Operation 657 'fcmp' 'tmp_90' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_2)   --->   "%tmp_94 = and i1 %tmp_85, %tmp_90" [../Desktop/buildTest/lenetSynthMatlab.c:14723]   --->   Operation 658 'and' 'tmp_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 659 [1/1] (0.97ns) (out node of the LUT)   --->   "%rowOutIdx_2 = select i1 %tmp_94, float 0.000000e+00, float %rowOutIdx_5" [../Desktop/buildTest/lenetSynthMatlab.c:14723]   --->   Operation 659 'select' 'rowOutIdx_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 660 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a = getelementptr inbounds [1600 x float]* %relu2ActivationMap, i64 0, i64 %tmp_72" [../Desktop/buildTest/lenetSynthMatlab.c:14727]   --->   Operation 660 'getelementptr' 'relu2ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 661 [1/1] (3.25ns)   --->   "store float %rowOutIdx_2, float* %relu2ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14727]   --->   Operation 661 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_66 : Operation 662 [1/1] (0.00ns)   --->   "br label %.preheader41" [../Desktop/buildTest/lenetSynthMatlab.c:14721]   --->   Operation 662 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 7> <Delay = 3.25>
ST_67 : Operation 663 [1/1] (0.00ns)   --->   "%invdar1 = phi i9 [ %indvarinc1, %meminst60 ], [ 0, %meminst60.preheader ]" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 663 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 664 [1/1] (2.11ns)   --->   "%indvarinc1 = add i9 %invdar1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 664 'add' 'indvarinc1' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_16 = zext i9 %invdar1 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 665 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 666 [1/1] (0.00ns)   --->   "%pool2ActivationMap_a = getelementptr [400 x float]* %pool2ActivationMap, i64 0, i64 %tmp_16" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 666 'getelementptr' 'pool2ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 667 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %pool2ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 667 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_67 : Operation 668 [1/1] (1.58ns)   --->   "%tmp_20 = icmp eq i9 %invdar1, -113" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 668 'icmp' 'tmp_20' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 669 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memset_pool2Activati) nounwind"   --->   Operation 669 'specloopname' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 670 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"   --->   Operation 670 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 671 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %.preheader64.preheader, label %meminst60" [../Desktop/buildTest/lenetSynthMatlab.c:14734]   --->   Operation 671 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 672 [1/1] (0.00ns)   --->   "%maxval_1_6 = alloca float"   --->   Operation 672 'alloca' 'maxval_1_6' <Predicate = (tmp_20)> <Delay = 0.00>
ST_67 : Operation 673 [1/1] (0.00ns)   --->   "%maxval_1_7 = alloca float"   --->   Operation 673 'alloca' 'maxval_1_7' <Predicate = (tmp_20)> <Delay = 0.00>
ST_67 : Operation 674 [1/1] (1.66ns)   --->   "store float %maxval_1_3_load, float* %maxval_1_7"   --->   Operation 674 'store' <Predicate = (tmp_20)> <Delay = 1.66>
ST_67 : Operation 675 [1/1] (1.66ns)   --->   "store float %maxval_1_load, float* %maxval_1_6"   --->   Operation 675 'store' <Predicate = (tmp_20)> <Delay = 1.66>
ST_67 : Operation 676 [1/1] (1.66ns)   --->   "br label %.preheader64" [../Desktop/buildTest/lenetSynthMatlab.c:14737]   --->   Operation 676 'br' <Predicate = (tmp_20)> <Delay = 1.66>

State 68 <SV = 8> <Delay = 2.11>
ST_68 : Operation 677 [1/1] (0.00ns)   --->   "%f_3 = phi i5 [ 0, %.preheader64.preheader ], [ %f_8, %.preheader64.loopexit ]"   --->   Operation 677 'phi' 'f_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 678 [1/1] (0.00ns)   --->   "%f_3_cast = zext i5 %f_3 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14737]   --->   Operation 678 'zext' 'f_3_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 679 [1/1] (1.44ns)   --->   "%exitcond12 = icmp eq i5 %f_3, -16" [../Desktop/buildTest/lenetSynthMatlab.c:14737]   --->   Operation 679 'icmp' 'exitcond12' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 680 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 680 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 681 [1/1] (1.86ns)   --->   "%f_8 = add i5 %f_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14737]   --->   Operation 681 'add' 'f_8' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 682 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %.preheader39.preheader, label %.preheader40.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14737]   --->   Operation 682 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 683 [1/1] (2.11ns)   --->   "%tmp_48 = add i8 %f_3_cast, -80" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 683 'add' 'tmp_48' <Predicate = (!exitcond12)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 684 [1/1] (1.66ns)   --->   "br label %.preheader40" [../Desktop/buildTest/lenetSynthMatlab.c:14742]   --->   Operation 684 'br' <Predicate = (!exitcond12)> <Delay = 1.66>
ST_68 : Operation 685 [1/1] (0.00ns)   --->   "%fv16_addr = getelementptr [16 x float]* %fv16, i64 0, i64 0"   --->   Operation 685 'getelementptr' 'fv16_addr' <Predicate = (exitcond12)> <Delay = 0.00>
ST_68 : Operation 686 [1/1] (1.66ns)   --->   "br label %.preheader39" [../Desktop/buildTest/lenetSynthMatlab.c:14786]   --->   Operation 686 'br' <Predicate = (exitcond12)> <Delay = 1.66>

State 69 <SV = 9> <Delay = 1.68>
ST_69 : Operation 687 [1/1] (0.00ns)   --->   "%x_assign_5 = phi float [ 1.000000e+00, %.preheader40.preheader ], [ %rowOutIdx_7, %20 ]"   --->   Operation 687 'phi' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 688 [1/1] (0.00ns)   --->   "%r_3 = phi i3 [ 0, %.preheader40.preheader ], [ %r_7, %20 ]"   --->   Operation 688 'phi' 'r_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 689 [1/1] (1.18ns)   --->   "%exitcond11 = icmp eq i3 %r_3, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14742]   --->   Operation 689 'icmp' 'exitcond11' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 690 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 690 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 691 [1/1] (1.68ns)   --->   "%r_7 = add i3 %r_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14742]   --->   Operation 691 'add' 'r_7' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 692 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %.preheader64.loopexit, label %17" [../Desktop/buildTest/lenetSynthMatlab.c:14742]   --->   Operation 692 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 693 [1/1] (0.00ns)   --->   "%k_12 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_3, i1 false)" [../Desktop/buildTest/lenetSynthMatlab.c:14743]   --->   Operation 693 'bitconcatenate' 'k_12' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_69 : Operation 694 [1/1] (0.00ns)   --->   "%p_shl23 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %r_3, i6 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 694 'bitconcatenate' 'p_shl23' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_69 : Operation 695 [1/1] (0.00ns)   --->   "%p_shl35_cast = zext i9 %p_shl23 to i11" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 695 'zext' 'p_shl35_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_69 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_84 = or i4 %k_12, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 696 'or' 'tmp_84' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_69 : Operation 697 [1/1] (0.00ns)   --->   "%p_shl34 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_84, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 697 'bitconcatenate' 'p_shl34' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_69 : Operation 698 [1/1] (0.00ns)   --->   "%p_shl36_cast = zext i11 %p_shl34 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 698 'zext' 'p_shl36_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_69 : Operation 699 [1/1] (0.00ns)   --->   "%p_shl35 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_84, i5 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 699 'bitconcatenate' 'p_shl35' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_69 : Operation 700 [1/1] (0.00ns)   --->   "%p_shl37_cast = zext i9 %p_shl35 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 700 'zext' 'p_shl37_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_69 : Operation 701 [1/1] (0.00ns)   --->   "%p_Val2_s_41 = bitcast float %x_assign_5 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 701 'bitcast' 'p_Val2_s_41' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_69 : Operation 702 [1/1] (1.66ns)   --->   "br label %18" [../Desktop/buildTest/lenetSynthMatlab.c:14749]   --->   Operation 702 'br' <Predicate = (!exitcond11)> <Delay = 1.66>
ST_69 : Operation 703 [1/1] (0.00ns)   --->   "br label %.preheader64"   --->   Operation 703 'br' <Predicate = (exitcond11)> <Delay = 0.00>

State 70 <SV = 10> <Delay = 10.3>
ST_70 : Operation 704 [1/1] (0.00ns)   --->   "%c_3 = phi i3 [ 0, %17 ], [ %colOutIdx_16, %19 ]"   --->   Operation 704 'phi' 'c_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 705 [1/1] (1.18ns)   --->   "%exitcond10 = icmp eq i3 %c_3, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14749]   --->   Operation 705 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 706 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 706 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 707 [1/1] (1.68ns)   --->   "%colOutIdx_16 = add i3 %c_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14749]   --->   Operation 707 'add' 'colOutIdx_16' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 708 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %20, label %.preheader132.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14749]   --->   Operation 708 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 709 [1/1] (1.66ns)   --->   "br label %.preheader132" [../Desktop/buildTest/lenetSynthMatlab.c:14753]   --->   Operation 709 'br' <Predicate = (!exitcond10)> <Delay = 1.66>
ST_70 : Operation 710 [4/4] (10.3ns)   --->   "%rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14779]   --->   Operation 710 'fadd' 'rowOutIdx_7' <Predicate = (exitcond10)> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 11> <Delay = 15.2>
ST_71 : Operation 711 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ %j_3, %._crit_edge58 ], [ 0, %.preheader132.preheader ]"   --->   Operation 711 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 712 [1/1] (0.93ns)   --->   "%exitcond9 = icmp eq i2 %j_1, -2" [../Desktop/buildTest/lenetSynthMatlab.c:14753]   --->   Operation 712 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 713 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 713 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 714 [1/1] (1.58ns)   --->   "%j_3 = add i2 %j_1, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14753]   --->   Operation 714 'add' 'j_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 715 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %19, label %._crit_edge58" [../Desktop/buildTest/lenetSynthMatlab.c:14753]   --->   Operation 715 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_165 = trunc i2 %j_1 to i1" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 716 'trunc' 'tmp_165' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_71 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4(i3 %c_3, i1 %tmp_165, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 717 'bitconcatenate' 'tmp_116' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_71 : Operation 718 [1/1] (2.11ns)   --->   "%tmp_120 = add i8 %tmp_116, %f_3_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 718 'add' 'tmp_120' <Predicate = (!exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_120_cast = zext i8 %tmp_120 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 719 'zext' 'tmp_120_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_71 : Operation 720 [1/1] (0.00ns)   --->   "%tmp17 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_3, i8 %tmp_120)" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 720 'bitconcatenate' 'tmp17' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_71 : Operation 721 [1/1] (2.12ns)   --->   "%tmp_121 = add i11 %p_shl35_cast, %tmp17" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 721 'add' 'tmp_121' <Predicate = (!exitcond9)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_122 = zext i11 %tmp_121 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 722 'zext' 'tmp_122' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_71 : Operation 723 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a_1 = getelementptr inbounds [1600 x float]* %relu2ActivationMap, i64 0, i64 %tmp_122" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 723 'getelementptr' 'relu2ActivationMap_a_1' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_71 : Operation 724 [2/2] (3.25ns)   --->   "%b_maxval_3 = load float* %relu2ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 724 'load' 'b_maxval_3' <Predicate = (!exitcond9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_71 : Operation 725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i12 %tmp_120_cast, %p_shl36_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 725 'add' 'tmp18' <Predicate = (!exitcond9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 726 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%tmp_131 = add i12 %p_shl37_cast, %tmp18" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 726 'add' 'tmp_131' <Predicate = (!exitcond9)> <Delay = 3.85> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_132 = zext i12 %tmp_131 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 727 'zext' 'tmp_132' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_71 : Operation 728 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a_2 = getelementptr inbounds [1600 x float]* %relu2ActivationMap, i64 0, i64 %tmp_132" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 728 'getelementptr' 'relu2ActivationMap_a_2' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_71 : Operation 729 [2/2] (3.25ns)   --->   "%b_maxval_4 = load float* %relu2ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 729 'load' 'b_maxval_4' <Predicate = (!exitcond9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_71 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_135 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %c_3, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 730 'bitconcatenate' 'tmp_135' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_135_cast = zext i7 %tmp_135 to i8" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 731 'zext' 'tmp_135_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s_41, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:279->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 732 'bitselect' 'tmp_143' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 733 [1/1] (0.00ns)   --->   "%loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s_41, i32 23, i32 30) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 733 'partselect' 'loc_V_2' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_144 = trunc i32 %p_Val2_s_41 to i23" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:281->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 734 'trunc' 'tmp_144' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_161_i_i_i2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_144, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 735 'bitconcatenate' 'tmp_161_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_161_i_i_i2_cast1 = zext i25 %tmp_161_i_i_i2 to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 736 'zext' 'tmp_161_i_i_i2_cast1' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i2_cast = zext i8 %loc_V_2 to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 737 'zext' 'tmp_i_i_i_i2_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 738 [1/1] (2.11ns)   --->   "%sh_assign_4 = add i9 -127, %tmp_i_i_i_i2_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 738 'add' 'sh_assign_4' <Predicate = (exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 739 'bitselect' 'tmp_150' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 740 [1/1] (2.11ns)   --->   "%tmp_162_i_i_i2 = sub i8 127, %loc_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 740 'sub' 'tmp_162_i_i_i2' <Predicate = (exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_162_i_i_i2_cast = sext i8 %tmp_162_i_i_i2 to i9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 741 'sext' 'tmp_162_i_i_i2_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 742 [1/1] (1.08ns)   --->   "%sh_assign_5 = select i1 %tmp_150, i9 %tmp_162_i_i_i2_cast, i9 %sh_assign_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 742 'select' 'sh_assign_5' <Predicate = (exitcond9)> <Delay = 1.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%sh_assign_5_cast = sext i9 %sh_assign_5 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 743 'sext' 'sh_assign_5_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%sh_assign_5_cast_cas = sext i9 %sh_assign_5 to i25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 744 'sext' 'sh_assign_5_cast_cas' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_163_i_i_i2 = zext i32 %sh_assign_5_cast to i79" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 745 'zext' 'tmp_163_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_164_i_i_i2 = lshr i25 %tmp_161_i_i_i2, %sh_assign_5_cast_cas" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 746 'lshr' 'tmp_164_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_165_i_i_i2 = shl i79 %tmp_161_i_i_i2_cast1, %tmp_163_i_i_i2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 747 'shl' 'tmp_165_i_i_i2' <Predicate = (exitcond9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_164_i_i_i2, i32 24)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 748 'bitselect' 'tmp_154' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_145 = zext i1 %tmp_154 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 749 'zext' 'tmp_145' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_146 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_165_i_i_i2, i32 24, i32 55)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 750 'partselect' 'tmp_146' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 751 [1/1] (4.08ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %tmp_150, i32 %tmp_145, i32 %tmp_146" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 751 'select' 'p_Val2_9' <Predicate = (exitcond9)> <Delay = 4.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 752 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i2 = sub i32 0, %p_Val2_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 752 'sub' 'p_Val2_6_i_i_i2' <Predicate = (exitcond9)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 753 [1/1] (0.79ns)   --->   "%p_Val2_1 = select i1 %tmp_143, i32 %p_Val2_6_i_i_i2, i32 %p_Val2_9" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 753 'select' 'p_Val2_1' <Predicate = (exitcond9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_156 = shl i32 %p_Val2_1, 6" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 754 'shl' 'tmp_156' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_158 = shl i32 %p_Val2_1, 4" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 755 'shl' 'tmp_158' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %tmp_158, %tmp_156" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 756 'add' 'tmp19' <Predicate = (exitcond9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 757 [1/1] (2.11ns)   --->   "%tmp20 = add i8 %tmp_48, %tmp_135_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 757 'add' 'tmp20' <Predicate = (exitcond9)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 758 [1/1] (0.00ns)   --->   "%tmp20_cast = sext i8 %tmp20 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 758 'sext' 'tmp20_cast' <Predicate = (exitcond9)> <Delay = 0.00>
ST_71 : Operation 759 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp_139 = add i32 %tmp19, %tmp20_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 759 'add' 'tmp_139' <Predicate = (exitcond9)> <Delay = 4.50> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 12> <Delay = 14.5>
ST_72 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node b_maxval_7)   --->   "%tmp_122_cast_cast = zext i11 %tmp_121 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 760 'zext' 'tmp_122_cast_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 761 [1/2] (3.25ns)   --->   "%b_maxval_3 = load float* %relu2ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 761 'load' 'b_maxval_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 762 [1/2] (3.25ns)   --->   "%b_maxval_4 = load float* %relu2ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 762 'load' 'b_maxval_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 763 [1/1] (0.00ns)   --->   "%b_maxval_3_to_int = bitcast float %b_maxval_3 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 763 'bitcast' 'b_maxval_3_to_int' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_155 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_3_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 764 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_166 = trunc i32 %b_maxval_3_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 765 'trunc' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 766 [1/1] (0.00ns)   --->   "%b_maxval_4_to_int = bitcast float %b_maxval_4 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 766 'bitcast' 'b_maxval_4_to_int' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_157 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %b_maxval_4_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 767 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_167 = trunc i32 %b_maxval_4_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 768 'trunc' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 769 [1/1] (1.47ns)   --->   "%notlhs9 = icmp ne i8 %tmp_155, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 769 'icmp' 'notlhs9' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 770 [1/1] (2.40ns)   --->   "%notrhs9 = icmp eq i23 %tmp_166, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 770 'icmp' 'notrhs9' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_159 = or i1 %notrhs9, %notlhs9" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 771 'or' 'tmp_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 772 [1/1] (1.47ns)   --->   "%notlhs10 = icmp ne i8 %tmp_157, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 772 'icmp' 'notlhs10' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 773 [1/1] (2.40ns)   --->   "%notrhs10 = icmp eq i23 %tmp_167, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 773 'icmp' 'notrhs10' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_160 = or i1 %notrhs10, %notlhs10" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 774 'or' 'tmp_160' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node tmp_163)   --->   "%tmp_161 = and i1 %tmp_159, %tmp_160" [../Desktop/buildTest/lenetSynthMatlab.c:14754]   --->   Operation 775 'and' 'tmp_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 776 [1/1] (6.36ns)   --->   "%tmp_162 = fcmp olt float %b_maxval_3, %b_maxval_4" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 776 'fcmp' 'tmp_162' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 777 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_163 = and i1 %tmp_161, %tmp_162" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 777 'and' 'tmp_163' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 778 [1/1] (0.68ns) (out node of the LUT)   --->   "%b_maxval_7 = select i1 %tmp_163, i12 %tmp_131, i12 %tmp_122_cast_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 778 'select' 'b_maxval_7' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 779 [1/1] (0.00ns)   --->   "%b_maxval_7_cast = zext i12 %b_maxval_7 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 779 'zext' 'b_maxval_7_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 780 [1/1] (0.00ns)   --->   "%relu2ActivationMap_a_3 = getelementptr [1600 x float]* %relu2ActivationMap, i64 0, i64 %b_maxval_7_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 780 'getelementptr' 'relu2ActivationMap_a_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 781 [2/2] (3.25ns)   --->   "%b_maxval_9 = load float* %relu2ActivationMap_a_3, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 781 'load' 'b_maxval_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 73 <SV = 13> <Delay = 5.71>
ST_73 : Operation 782 [1/1] (0.00ns)   --->   "%maxval_1_6_load_1 = load float* %maxval_1_6" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 782 'load' 'maxval_1_6_load_1' <Predicate = (tmp_165)> <Delay = 0.00>
ST_73 : Operation 783 [1/1] (0.00ns)   --->   "%maxval_1_7_load_1 = load float* %maxval_1_7" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 783 'load' 'maxval_1_7_load_1' <Predicate = (!tmp_165)> <Delay = 0.00>
ST_73 : Operation 784 [1/2] (3.25ns)   --->   "%b_maxval_9 = load float* %relu2ActivationMap_a_3, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14756]   --->   Operation 784 'load' 'b_maxval_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_73 : Operation 785 [1/1] (0.79ns)   --->   "%maxval_1_4 = select i1 %tmp_165, float %b_maxval_9, float %maxval_1_7_load_1" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 785 'select' 'maxval_1_4' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 786 [1/1] (0.79ns)   --->   "%maxval_1_5 = select i1 %tmp_165, float %maxval_1_6_load_1, float %b_maxval_9" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 786 'select' 'maxval_1_5' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 787 [1/1] (1.66ns)   --->   "store float %maxval_1_4, float* %maxval_1_7" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 787 'store' <Predicate = true> <Delay = 1.66>
ST_73 : Operation 788 [1/1] (1.66ns)   --->   "store float %maxval_1_5, float* %maxval_1_6" [../Desktop/buildTest/lenetSynthMatlab.c:14763]   --->   Operation 788 'store' <Predicate = true> <Delay = 1.66>
ST_73 : Operation 789 [1/1] (0.00ns)   --->   "br label %.preheader132" [../Desktop/buildTest/lenetSynthMatlab.c:14753]   --->   Operation 789 'br' <Predicate = true> <Delay = 0.00>

State 74 <SV = 12> <Delay = 11.4>
ST_74 : Operation 790 [1/1] (0.00ns)   --->   "%maxval_1_6_load = load float* %maxval_1_6"   --->   Operation 790 'load' 'maxval_1_6_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 791 [1/1] (0.00ns)   --->   "%maxval_1_7_load = load float* %maxval_1_7"   --->   Operation 791 'load' 'maxval_1_7_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 792 [1/1] (0.00ns)   --->   "%maxval_0_8_to_int = bitcast float %maxval_1_6_load to i32"   --->   Operation 792 'bitcast' 'maxval_0_8_to_int' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_0_8_to_int, i32 23, i32 30)"   --->   Operation 793 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i32 %maxval_0_8_to_int to i23"   --->   Operation 794 'trunc' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 795 [1/1] (0.00ns)   --->   "%maxval_1_8_to_int = bitcast float %maxval_1_7_load to i32"   --->   Operation 795 'bitcast' 'maxval_1_8_to_int' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %maxval_1_8_to_int, i32 23, i32 30)"   --->   Operation 796 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i32 %maxval_1_8_to_int to i23"   --->   Operation 797 'trunc' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 798 [1/1] (1.47ns)   --->   "%notlhs7 = icmp ne i8 %tmp_119, -1"   --->   Operation 798 'icmp' 'notlhs7' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 799 [1/1] (2.40ns)   --->   "%notrhs7 = icmp eq i23 %tmp_129, 0"   --->   Operation 799 'icmp' 'notrhs7' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_136 = or i1 %notrhs7, %notlhs7"   --->   Operation 800 'or' 'tmp_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 801 [1/1] (1.47ns)   --->   "%notlhs8 = icmp ne i8 %tmp_133, -1"   --->   Operation 801 'icmp' 'notlhs8' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 802 [1/1] (2.40ns)   --->   "%notrhs8 = icmp eq i23 %tmp_134, 0"   --->   Operation 802 'icmp' 'notrhs8' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_137 = or i1 %notrhs8, %notlhs8"   --->   Operation 803 'or' 'tmp_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node tmp_142)   --->   "%tmp_138 = and i1 %tmp_136, %tmp_137"   --->   Operation 804 'and' 'tmp_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 805 [1/1] (6.36ns)   --->   "%tmp_141 = fcmp olt float %maxval_1_6_load, %maxval_1_7_load" [../Desktop/buildTest/lenetSynthMatlab.c:14766]   --->   Operation 805 'fcmp' 'tmp_141' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 806 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_142 = and i1 %tmp_138, %tmp_141" [../Desktop/buildTest/lenetSynthMatlab.c:14766]   --->   Operation 806 'and' 'tmp_142' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_140 = sext i32 %tmp_139 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 807 'sext' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 808 [1/1] (0.00ns)   --->   "%pool2ActivationMap_a_1 = getelementptr inbounds [400 x float]* %pool2ActivationMap, i64 0, i64 %tmp_140" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 808 'getelementptr' 'pool2ActivationMap_a_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 809 [1/1] (0.79ns) (out node of the LUT)   --->   "%maxval_1_8_maxval_0_8 = select i1 %tmp_142, float %maxval_1_7_load, float %maxval_1_6_load" [../Desktop/buildTest/lenetSynthMatlab.c:14766]   --->   Operation 809 'select' 'maxval_1_8_maxval_0_8' <Predicate = true> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 810 [1/1] (3.25ns)   --->   "store float %maxval_1_8_maxval_0_8, float* %pool2ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14767]   --->   Operation 810 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_74 : Operation 811 [1/1] (0.00ns)   --->   "br label %18" [../Desktop/buildTest/lenetSynthMatlab.c:14749]   --->   Operation 811 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 11> <Delay = 10.3>
ST_75 : Operation 812 [3/4] (10.3ns)   --->   "%rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14779]   --->   Operation 812 'fadd' 'rowOutIdx_7' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 12> <Delay = 10.3>
ST_76 : Operation 813 [2/4] (10.3ns)   --->   "%rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14779]   --->   Operation 813 'fadd' 'rowOutIdx_7' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 13> <Delay = 10.3>
ST_77 : Operation 814 [1/4] (10.3ns)   --->   "%rowOutIdx_7 = fadd float %x_assign_5, 1.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14779]   --->   Operation 814 'fadd' 'rowOutIdx_7' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 815 [1/1] (0.00ns)   --->   "br label %.preheader40" [../Desktop/buildTest/lenetSynthMatlab.c:14742]   --->   Operation 815 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 9> <Delay = 2.03>
ST_78 : Operation 816 [1/1] (0.00ns)   --->   "%f_4 = phi i7 [ %f_9, %h_sum.exit ], [ 0, %.preheader39.preheader ]"   --->   Operation 816 'phi' 'f_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 817 [1/1] (1.46ns)   --->   "%exitcond8 = icmp eq i7 %f_4, -8" [../Desktop/buildTest/lenetSynthMatlab.c:14786]   --->   Operation 817 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 818 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 818 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 819 [1/1] (2.03ns)   --->   "%f_9 = add i7 %f_4, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14786]   --->   Operation 819 'add' 'f_9' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 820 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader35.preheader, label %.preheader38.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14786]   --->   Operation 820 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 821 [1/1] (1.66ns)   --->   "br label %.preheader38"   --->   Operation 821 'br' <Predicate = (!exitcond8)> <Delay = 1.66>
ST_78 : Operation 822 [1/1] (1.66ns)   --->   "br label %.preheader35" [../Desktop/buildTest/lenetSynthMatlab.c:14805]   --->   Operation 822 'br' <Predicate = (exitcond8)> <Delay = 1.66>

State 79 <SV = 10> <Delay = 2.14>
ST_79 : Operation 823 [1/1] (0.00ns)   --->   "%k_4 = phi i3 [ %k_13, %.preheader38.loopexit ], [ 0, %.preheader38.preheader ]"   --->   Operation 823 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 824 [1/1] (0.00ns)   --->   "%phi_mul6 = phi i16 [ %next_mul7, %.preheader38.loopexit ], [ 0, %.preheader38.preheader ]"   --->   Operation 824 'phi' 'phi_mul6' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 825 [1/1] (2.14ns)   --->   "%next_mul7 = add i16 %phi_mul6, 9600"   --->   Operation 825 'add' 'next_mul7' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 826 [1/1] (1.18ns)   --->   "%exitcond7 = icmp eq i3 %k_4, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14788]   --->   Operation 826 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 827 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 827 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 828 [1/1] (1.68ns)   --->   "%k_13 = add i3 %k_4, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14788]   --->   Operation 828 'add' 'k_13' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 829 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %22, label %.preheader37.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14788]   --->   Operation 829 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 830 [1/1] (0.00ns)   --->   "%p_shl13 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %k_4, i6 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 830 'bitconcatenate' 'p_shl13' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_79 : Operation 831 [1/1] (0.00ns)   --->   "%p_shl14 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %k_4, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 831 'bitconcatenate' 'p_shl14' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_79 : Operation 832 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i7 %p_shl14 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 832 'zext' 'p_shl14_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_79 : Operation 833 [1/1] (2.11ns)   --->   "%tmp23 = add i9 %p_shl13, %p_shl14_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 833 'add' 'tmp23' <Predicate = (!exitcond7)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 834 [1/1] (1.66ns)   --->   "br label %.preheader37" [../Desktop/buildTest/lenetSynthMatlab.c:14789]   --->   Operation 834 'br' <Predicate = (!exitcond7)> <Delay = 1.66>
ST_79 : Operation 835 [2/2] (0.00ns)   --->   "call fastcc void @f_sum([400 x float]* %b_pool2ActivationMap, [80 x float]* %fv15) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14798]   --->   Operation 835 'call' <Predicate = (exitcond7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 11> <Delay = 2.13>
ST_80 : Operation 836 [1/1] (0.00ns)   --->   "%colOutIdx_6 = phi i3 [ 0, %.preheader37.preheader ], [ %colOutIdx_9, %.preheader37.loopexit ]"   --->   Operation 836 'phi' 'colOutIdx_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 837 [1/1] (1.18ns)   --->   "%exitcond6 = icmp eq i3 %colOutIdx_6, -3" [../Desktop/buildTest/lenetSynthMatlab.c:14789]   --->   Operation 837 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 838 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 838 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 839 [1/1] (1.68ns)   --->   "%colOutIdx_9 = add i3 %colOutIdx_6, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14789]   --->   Operation 839 'add' 'colOutIdx_9' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 840 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader38.loopexit, label %.preheader36.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14789]   --->   Operation 840 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_96 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %colOutIdx_6, i4 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 841 'bitconcatenate' 'tmp_96' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_80 : Operation 842 [1/1] (0.00ns)   --->   "%p_shl24 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %colOutIdx_6, i11 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 842 'bitconcatenate' 'p_shl24' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_80 : Operation 843 [1/1] (0.00ns)   --->   "%p_shl24_cast = zext i14 %p_shl24 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 843 'zext' 'p_shl24_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_80 : Operation 844 [1/1] (0.00ns)   --->   "%p_shl25 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %colOutIdx_6, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 844 'bitconcatenate' 'p_shl25' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_80 : Operation 845 [1/1] (0.00ns)   --->   "%p_shl25_cast = zext i10 %p_shl25 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 845 'zext' 'p_shl25_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_80 : Operation 846 [1/1] (2.13ns)   --->   "%tmp_109 = sub i15 %p_shl24_cast, %p_shl25_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 846 'sub' 'tmp_109' <Predicate = (!exitcond6)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 847 [1/1] (1.66ns)   --->   "br label %.preheader36" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 847 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_80 : Operation 848 [1/1] (0.00ns)   --->   "br label %.preheader38"   --->   Operation 848 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 81 <SV = 12> <Delay = 9.67>
ST_81 : Operation 849 [1/1] (0.00ns)   --->   "%b_k_3 = phi i5 [ %b_k_7, %21 ], [ 0, %.preheader36.preheader ]"   --->   Operation 849 'phi' 'b_k_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 850 [1/1] (0.00ns)   --->   "%b_k_3_cast = zext i5 %b_k_3 to i7" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 850 'zext' 'b_k_3_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 851 [1/1] (1.44ns)   --->   "%exitcond5 = icmp eq i5 %b_k_3, -16" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 851 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 852 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 852 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 853 [1/1] (1.86ns)   --->   "%b_k_7 = add i5 %b_k_3, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 853 'add' 'b_k_7' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 854 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader37.loopexit, label %21" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 854 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 855 [1/1] (2.03ns)   --->   "%tmp24 = add i7 %tmp_96, %b_k_3_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 855 'add' 'tmp24' <Predicate = (!exitcond5)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 856 [1/1] (0.00ns)   --->   "%tmp24_cast = zext i7 %tmp24 to i9" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 856 'zext' 'tmp24_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 857 [1/1] (2.11ns)   --->   "%tmp_147 = add i9 %tmp24_cast, %tmp23" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 857 'add' 'tmp_147' <Predicate = (!exitcond5)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_148 = zext i9 %tmp_147 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 858 'zext' 'tmp_148' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 859 [1/1] (0.00ns)   --->   "%pool2ActivationMap_a_2 = getelementptr inbounds [400 x float]* %pool2ActivationMap, i64 0, i64 %tmp_148" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 859 'getelementptr' 'pool2ActivationMap_a_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 860 [2/2] (3.25ns)   --->   "%pool2ActivationMap_l = load float* %pool2ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 860 'load' 'pool2ActivationMap_l' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_81 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_168 = trunc i5 %b_k_3 to i4" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 861 'trunc' 'tmp_168' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 862 [1/1] (0.00ns)   --->   "%p_shl32 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_168, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 862 'bitconcatenate' 'p_shl32' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 863 [1/1] (0.00ns)   --->   "%p_shl32_cast = zext i11 %p_shl32 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 863 'zext' 'p_shl32_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 864 [1/1] (0.00ns)   --->   "%p_shl33 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_168, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 864 'bitconcatenate' 'p_shl33' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 865 [1/1] (0.00ns)   --->   "%p_shl33_cast = zext i7 %p_shl33 to i12" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 865 'zext' 'p_shl33_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 866 [1/1] (2.12ns)   --->   "%tmp_149 = sub i12 %p_shl32_cast, %p_shl33_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 866 'sub' 'tmp_149' <Predicate = (!exitcond5)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_149_cast = sext i12 %tmp_149 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 867 'sext' 'tmp_149_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_164 = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %phi_mul6, i32 7, i32 15)"   --->   Operation 868 'partselect' 'tmp_164' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 869 [1/1] (0.00ns)   --->   "%tmp25 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_164, i7 %f_4)" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 869 'bitconcatenate' 'tmp25' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 870 [1/1] (0.00ns)   --->   "%tmp25_cast = zext i16 %tmp25 to i17" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 870 'zext' 'tmp25_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 871 [1/1] (2.14ns)   --->   "%tmp26 = add i15 %tmp_109, %tmp_149_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 871 'add' 'tmp26' <Predicate = (!exitcond5)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 872 [1/1] (0.00ns)   --->   "%tmp26_cast = sext i15 %tmp26 to i17" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 872 'sext' 'tmp26_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 873 [1/1] (2.14ns)   --->   "%tmp_151 = add i17 %tmp26_cast, %tmp25_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 873 'add' 'tmp_151' <Predicate = (!exitcond5)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_151_cast = sext i17 %tmp_151 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 874 'sext' 'tmp_151_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_152 = zext i32 %tmp_151_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 875 'zext' 'tmp_152' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 876 [1/1] (0.00ns)   --->   "%weightsFC1_addr = getelementptr inbounds [48000 x float]* @weightsFC1, i64 0, i64 %tmp_152" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 876 'getelementptr' 'weightsFC1_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_81 : Operation 877 [2/2] (3.25ns)   --->   "%weightsFC1_load = load float* %weightsFC1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 877 'load' 'weightsFC1_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_81 : Operation 878 [1/1] (0.00ns)   --->   "br label %.preheader37"   --->   Operation 878 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 82 <SV = 13> <Delay = 3.25>
ST_82 : Operation 879 [1/2] (3.25ns)   --->   "%pool2ActivationMap_l = load float* %pool2ActivationMap_a_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 879 'load' 'pool2ActivationMap_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_82 : Operation 880 [1/2] (3.25ns)   --->   "%weightsFC1_load = load float* %weightsFC1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 880 'load' 'weightsFC1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 83 <SV = 14> <Delay = 15.7>
ST_83 : Operation 881 [1/1] (15.7ns)   --->   "%tmp_153 = fmul float %pool2ActivationMap_l, %weightsFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 881 'fmul' 'tmp_153' <Predicate = true> <Delay = 15.7> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 15> <Delay = 3.25>
ST_84 : Operation 882 [1/1] (0.00ns)   --->   "%b_pool2ActivationMap_1 = getelementptr inbounds [400 x float]* %b_pool2ActivationMap, i64 0, i64 %tmp_148" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 882 'getelementptr' 'b_pool2ActivationMap_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 883 [1/1] (3.25ns)   --->   "store float %tmp_153, float* %b_pool2ActivationMap_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14791]   --->   Operation 883 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_84 : Operation 884 [1/1] (0.00ns)   --->   "br label %.preheader36" [../Desktop/buildTest/lenetSynthMatlab.c:14790]   --->   Operation 884 'br' <Predicate = true> <Delay = 0.00>

State 85 <SV = 11> <Delay = 0.00>
ST_85 : Operation 885 [1/2] (0.00ns)   --->   "call fastcc void @f_sum([400 x float]* %b_pool2ActivationMap, [80 x float]* %fv15) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14798]   --->   Operation 885 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 12> <Delay = 0.00>
ST_86 : Operation 886 [2/2] (0.00ns)   --->   "call fastcc void @g_sum([80 x float]* %fv15, [16 x float]* %fv16) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14799]   --->   Operation 886 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 13> <Delay = 0.00>
ST_87 : Operation 887 [1/2] (0.00ns)   --->   "call fastcc void @g_sum([80 x float]* %fv15, [16 x float]* %fv16) nounwind" [../Desktop/buildTest/lenetSynthMatlab.c:14799]   --->   Operation 887 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 14> <Delay = 2.15>
ST_88 : Operation 888 [2/2] (2.15ns)   --->   "%y_4 = load float* %fv16_addr, align 16" [../Desktop/buildTest/sum.c:147->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 888 'load' 'y_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 89 <SV = 15> <Delay = 2.15>
ST_89 : Operation 889 [1/2] (2.15ns)   --->   "%y_4 = load float* %fv16_addr, align 16" [../Desktop/buildTest/sum.c:147->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 889 'load' 'y_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_89 : Operation 890 [1/1] (1.66ns)   --->   "br label %23" [../Desktop/buildTest/sum.c:148->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 890 'br' <Predicate = true> <Delay = 1.66>

State 90 <SV = 16> <Delay = 3.92>
ST_90 : Operation 891 [1/1] (0.00ns)   --->   "%y1_i = phi float [ %y_4, %22 ], [ %y_5, %24 ]"   --->   Operation 891 'phi' 'y1_i' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 892 [1/1] (0.00ns)   --->   "%k_i2 = phi i4 [ 0, %22 ], [ %k_15, %24 ]"   --->   Operation 892 'phi' 'k_i2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 893 [1/1] (1.44ns)   --->   "%exitcond_i2 = icmp eq i4 %k_i2, -1" [../Desktop/buildTest/sum.c:148->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 893 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 894 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15) nounwind"   --->   Operation 894 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 895 [1/1] (1.77ns)   --->   "%k_15 = add i4 %k_i2, 1" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 895 'add' 'k_15' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 896 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %h_sum.exit, label %24" [../Desktop/buildTest/sum.c:148->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 896 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i4 %k_15 to i64" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 897 'zext' 'tmp_i2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_90 : Operation 898 [1/1] (0.00ns)   --->   "%fv16_addr_1 = getelementptr [16 x float]* %fv16, i64 0, i64 %tmp_i2" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 898 'getelementptr' 'fv16_addr_1' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_90 : Operation 899 [2/2] (2.15ns)   --->   "%fv16_load = load float* %fv16_addr_1, align 4" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 899 'load' 'fv16_load' <Predicate = (!exitcond_i2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_90 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_52 = zext i7 %f_4 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 900 'zext' 'tmp_52' <Predicate = (exitcond_i2)> <Delay = 0.00>
ST_90 : Operation 901 [1/1] (0.00ns)   --->   "%biasFC1_addr = getelementptr inbounds [120 x float]* @biasFC1, i64 0, i64 %tmp_52" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 901 'getelementptr' 'biasFC1_addr' <Predicate = (exitcond_i2)> <Delay = 0.00>
ST_90 : Operation 902 [2/2] (3.25ns)   --->   "%biasFC1_load = load float* %biasFC1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 902 'load' 'biasFC1_load' <Predicate = (exitcond_i2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 91 <SV = 17> <Delay = 12.5>
ST_91 : Operation 903 [1/2] (2.15ns)   --->   "%fv16_load = load float* %fv16_addr_1, align 4" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 903 'load' 'fv16_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_91 : Operation 904 [4/4] (10.3ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 904 'fadd' 'y_5' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 18> <Delay = 10.3>
ST_92 : Operation 905 [3/4] (10.3ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 905 'fadd' 'y_5' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 19> <Delay = 10.3>
ST_93 : Operation 906 [2/4] (10.3ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 906 'fadd' 'y_5' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 20> <Delay = 10.3>
ST_94 : Operation 907 [1/4] (10.3ns)   --->   "%y_5 = fadd float %y1_i, %fv16_load" [../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 907 'fadd' 'y_5' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 908 [1/1] (0.00ns)   --->   "br label %23" [../Desktop/buildTest/sum.c:148->../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 908 'br' <Predicate = true> <Delay = 0.00>

State 95 <SV = 17> <Delay = 13.6>
ST_95 : Operation 909 [1/2] (3.25ns)   --->   "%biasFC1_load = load float* %biasFC1_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 909 'load' 'biasFC1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_95 : Operation 910 [4/4] (10.3ns)   --->   "%tmp_54 = fadd float %y1_i, %biasFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 910 'fadd' 'tmp_54' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 18> <Delay = 10.3>
ST_96 : Operation 911 [3/4] (10.3ns)   --->   "%tmp_54 = fadd float %y1_i, %biasFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 911 'fadd' 'tmp_54' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 19> <Delay = 10.3>
ST_97 : Operation 912 [2/4] (10.3ns)   --->   "%tmp_54 = fadd float %y1_i, %biasFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 912 'fadd' 'tmp_54' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 20> <Delay = 13.6>
ST_98 : Operation 913 [1/4] (10.3ns)   --->   "%tmp_54 = fadd float %y1_i, %biasFC1_load" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 913 'fadd' 'tmp_54' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 914 [1/1] (0.00ns)   --->   "%fc1ActivationMap_add = getelementptr inbounds [120 x float]* %fc1ActivationMap, i64 0, i64 %tmp_52" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 914 'getelementptr' 'fc1ActivationMap_add' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 915 [1/1] (3.25ns)   --->   "store float %tmp_54, float* %fc1ActivationMap_add, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14800]   --->   Operation 915 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_98 : Operation 916 [1/1] (0.00ns)   --->   "br label %.preheader39" [../Desktop/buildTest/lenetSynthMatlab.c:14786]   --->   Operation 916 'br' <Predicate = true> <Delay = 0.00>

State 99 <SV = 10> <Delay = 3.25>
ST_99 : Operation 917 [1/1] (0.00ns)   --->   "%k_5 = phi i7 [ %k_21, %25 ], [ 0, %.preheader35.preheader ]"   --->   Operation 917 'phi' 'k_5' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 918 [1/1] (1.46ns)   --->   "%exitcond4 = icmp eq i7 %k_5, -8" [../Desktop/buildTest/lenetSynthMatlab.c:14805]   --->   Operation 918 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 919 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 919 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 920 [1/1] (2.03ns)   --->   "%k_21 = add i7 %k_5, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14805]   --->   Operation 920 'add' 'k_21' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 921 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader34.preheader, label %25" [../Desktop/buildTest/lenetSynthMatlab.c:14805]   --->   Operation 921 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_49 = zext i7 %k_5 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 922 'zext' 'tmp_49' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_99 : Operation 923 [1/1] (0.00ns)   --->   "%fc1ActivationMap_add_1 = getelementptr inbounds [120 x float]* %fc1ActivationMap, i64 0, i64 %tmp_49" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 923 'getelementptr' 'fc1ActivationMap_add_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_99 : Operation 924 [2/2] (3.25ns)   --->   "%rowOutIdx_6 = load float* %fc1ActivationMap_add_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 924 'load' 'rowOutIdx_6' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_99 : Operation 925 [1/1] (1.66ns)   --->   "br label %.preheader34" [../Desktop/buildTest/lenetSynthMatlab.c:14818]   --->   Operation 925 'br' <Predicate = (exitcond4)> <Delay = 1.66>

State 100 <SV = 11> <Delay = 13.8>
ST_100 : Operation 926 [1/2] (3.25ns)   --->   "%rowOutIdx_6 = load float* %fc1ActivationMap_add_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 926 'load' 'rowOutIdx_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_100 : Operation 927 [1/1] (0.00ns)   --->   "%rowOutIdx_8_to_int = bitcast float %rowOutIdx_6 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 927 'bitcast' 'rowOutIdx_8_to_int' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %rowOutIdx_8_to_int, i32 23, i32 30)" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 928 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i32 %rowOutIdx_8_to_int to i23" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 929 'trunc' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 930 [1/1] (1.47ns)   --->   "%notlhs6 = icmp ne i8 %tmp_97, -1" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 930 'icmp' 'notlhs6' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 931 [1/1] (2.40ns)   --->   "%notrhs6 = icmp eq i23 %tmp_100, 0" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 931 'icmp' 'notrhs6' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_4)   --->   "%tmp_104 = or i1 %notrhs6, %notlhs6" [../Desktop/buildTest/lenetSynthMatlab.c:14806]   --->   Operation 932 'or' 'tmp_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 933 [1/1] (6.36ns)   --->   "%tmp_105 = fcmp olt float %rowOutIdx_6, 0.000000e+00" [../Desktop/buildTest/lenetSynthMatlab.c:14807]   --->   Operation 933 'fcmp' 'tmp_105' <Predicate = true> <Delay = 6.36> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node rowOutIdx_4)   --->   "%tmp_110 = and i1 %tmp_104, %tmp_105" [../Desktop/buildTest/lenetSynthMatlab.c:14807]   --->   Operation 934 'and' 'tmp_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 935 [1/1] (0.97ns) (out node of the LUT)   --->   "%rowOutIdx_4 = select i1 %tmp_110, float 0.000000e+00, float %rowOutIdx_6" [../Desktop/buildTest/lenetSynthMatlab.c:14807]   --->   Operation 935 'select' 'rowOutIdx_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 936 [1/1] (0.00ns)   --->   "%relu3ActivationMap_a = getelementptr inbounds [120 x float]* %relu3ActivationMap, i64 0, i64 %tmp_49" [../Desktop/buildTest/lenetSynthMatlab.c:14811]   --->   Operation 936 'getelementptr' 'relu3ActivationMap_a' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 937 [1/1] (3.25ns)   --->   "store float %rowOutIdx_4, float* %relu3ActivationMap_a, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14811]   --->   Operation 937 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_100 : Operation 938 [1/1] (0.00ns)   --->   "br label %.preheader35" [../Desktop/buildTest/lenetSynthMatlab.c:14805]   --->   Operation 938 'br' <Predicate = true> <Delay = 0.00>

State 101 <SV = 11> <Delay = 2.13>
ST_101 : Operation 939 [1/1] (0.00ns)   --->   "%k_6 = phi i7 [ %k_22, %29 ], [ 0, %.preheader34.preheader ]"   --->   Operation 939 'phi' 'k_6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 940 [1/1] (1.46ns)   --->   "%exitcond3 = icmp eq i7 %k_6, -44" [../Desktop/buildTest/lenetSynthMatlab.c:14818]   --->   Operation 940 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 941 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 941 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 942 [1/1] (2.03ns)   --->   "%k_22 = add i7 %k_6, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14818]   --->   Operation 942 'add' 'k_22' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 943 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %26" [../Desktop/buildTest/lenetSynthMatlab.c:14818]   --->   Operation 943 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_91 = zext i7 %k_6 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14819]   --->   Operation 944 'zext' 'tmp_91' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_101 : Operation 945 [1/1] (0.00ns)   --->   "%p_shl20 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %k_6, i7 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 945 'bitconcatenate' 'p_shl20' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_101 : Operation 946 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i14 %p_shl20 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 946 'zext' 'p_shl20_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_101 : Operation 947 [1/1] (0.00ns)   --->   "%p_shl21 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %k_6, i3 0)" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 947 'bitconcatenate' 'p_shl21' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_101 : Operation 948 [1/1] (0.00ns)   --->   "%p_shl21_cast = zext i10 %p_shl21 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 948 'zext' 'p_shl21_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_101 : Operation 949 [1/1] (2.13ns)   --->   "%tmp_92 = sub i15 %p_shl20_cast, %p_shl21_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 949 'sub' 'tmp_92' <Predicate = (!exitcond3)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 950 [1/1] (1.66ns)   --->   "br label %27" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 950 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_101 : Operation 951 [1/1] (1.66ns)   --->   "br label %.preheader"   --->   Operation 951 'br' <Predicate = (exitcond3)> <Delay = 1.66>

State 102 <SV = 12> <Delay = 5.39>
ST_102 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_95 = phi float [ 0.000000e+00, %26 ], [ %tmp_123, %28 ]" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 952 'phi' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 953 [1/1] (0.00ns)   --->   "%colOutIdx_7 = phi i7 [ 0, %26 ], [ %colOutIdx_13, %28 ]"   --->   Operation 953 'phi' 'colOutIdx_7' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 954 [1/1] (0.00ns)   --->   "%colOutIdx_7_cast = zext i7 %colOutIdx_7 to i15" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 954 'zext' 'colOutIdx_7_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 955 [1/1] (1.46ns)   --->   "%exitcond2 = icmp eq i7 %colOutIdx_7, -8" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 955 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 956 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"   --->   Operation 956 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 957 [1/1] (2.03ns)   --->   "%colOutIdx_13 = add i7 %colOutIdx_7, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 957 'add' 'colOutIdx_13' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 958 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %29, label %28" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 958 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_114 = zext i7 %colOutIdx_7 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 959 'zext' 'tmp_114' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_102 : Operation 960 [1/1] (0.00ns)   --->   "%relu3ActivationMap_a_1 = getelementptr inbounds [120 x float]* %relu3ActivationMap, i64 0, i64 %tmp_114" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 960 'getelementptr' 'relu3ActivationMap_a_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_102 : Operation 961 [2/2] (3.25ns)   --->   "%relu3ActivationMap_l = load float* %relu3ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 961 'load' 'relu3ActivationMap_l' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_102 : Operation 962 [1/1] (2.14ns)   --->   "%tmp_115 = add i15 %tmp_92, %colOutIdx_7_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 962 'add' 'tmp_115' <Predicate = (!exitcond2)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_115_cast = sext i15 %tmp_115 to i32" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 963 'sext' 'tmp_115_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_102 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_117 = zext i32 %tmp_115_cast to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 964 'zext' 'tmp_117' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_102 : Operation 965 [1/1] (0.00ns)   --->   "%weightsFC2_addr = getelementptr inbounds [10080 x float]* @weightsFC2, i64 0, i64 %tmp_117" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 965 'getelementptr' 'weightsFC2_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_102 : Operation 966 [2/2] (3.25ns)   --->   "%weightsFC2_load = load float* %weightsFC2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 966 'load' 'weightsFC2_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_102 : Operation 967 [1/1] (0.00ns)   --->   "%biasFC2_addr = getelementptr inbounds [84 x float]* @biasFC2, i64 0, i64 %tmp_91" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 967 'getelementptr' 'biasFC2_addr' <Predicate = (exitcond2)> <Delay = 0.00>
ST_102 : Operation 968 [2/2] (3.25ns)   --->   "%biasFC2_load = load float* %biasFC2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 968 'load' 'biasFC2_load' <Predicate = (exitcond2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 103 <SV = 13> <Delay = 3.25>
ST_103 : Operation 969 [1/2] (3.25ns)   --->   "%relu3ActivationMap_l = load float* %relu3ActivationMap_a_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 969 'load' 'relu3ActivationMap_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_103 : Operation 970 [1/2] (3.25ns)   --->   "%weightsFC2_load = load float* %weightsFC2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 970 'load' 'weightsFC2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 104 <SV = 14> <Delay = 15.7>
ST_104 : Operation 971 [1/1] (15.7ns)   --->   "%tmp_118 = fmul float %relu3ActivationMap_l, %weightsFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 971 'fmul' 'tmp_118' <Predicate = true> <Delay = 15.7> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 15> <Delay = 10.3>
ST_105 : Operation 972 [4/4] (10.3ns)   --->   "%tmp_123 = fadd float %tmp_95, %tmp_118" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 972 'fadd' 'tmp_123' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 16> <Delay = 10.3>
ST_106 : Operation 973 [3/4] (10.3ns)   --->   "%tmp_123 = fadd float %tmp_95, %tmp_118" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 973 'fadd' 'tmp_123' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 17> <Delay = 10.3>
ST_107 : Operation 974 [2/4] (10.3ns)   --->   "%tmp_123 = fadd float %tmp_95, %tmp_118" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 974 'fadd' 'tmp_123' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 18> <Delay = 10.3>
ST_108 : Operation 975 [1/4] (10.3ns)   --->   "%tmp_123 = fadd float %tmp_95, %tmp_118" [../Desktop/buildTest/lenetSynthMatlab.c:14821]   --->   Operation 975 'fadd' 'tmp_123' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 976 [1/1] (0.00ns)   --->   "br label %27" [../Desktop/buildTest/lenetSynthMatlab.c:14820]   --->   Operation 976 'br' <Predicate = true> <Delay = 0.00>

State 109 <SV = 13> <Delay = 13.6>
ST_109 : Operation 977 [1/2] (3.25ns)   --->   "%biasFC2_load = load float* %biasFC2_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 977 'load' 'biasFC2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_109 : Operation 978 [4/4] (10.3ns)   --->   "%tmp_112 = fadd float %tmp_95, %biasFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 978 'fadd' 'tmp_112' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 14> <Delay = 10.3>
ST_110 : Operation 979 [3/4] (10.3ns)   --->   "%tmp_112 = fadd float %tmp_95, %biasFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 979 'fadd' 'tmp_112' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 15> <Delay = 10.3>
ST_111 : Operation 980 [2/4] (10.3ns)   --->   "%tmp_112 = fadd float %tmp_95, %biasFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 980 'fadd' 'tmp_112' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 16> <Delay = 13.6>
ST_112 : Operation 981 [1/4] (10.3ns)   --->   "%tmp_112 = fadd float %tmp_95, %biasFC2_load" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 981 'fadd' 'tmp_112' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 982 [1/1] (0.00ns)   --->   "%d_relu3ActivationMap_1 = getelementptr inbounds [84 x float]* %d_relu3ActivationMap, i64 0, i64 %tmp_91" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 982 'getelementptr' 'd_relu3ActivationMap_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 983 [1/1] (3.25ns)   --->   "store float %tmp_112, float* %d_relu3ActivationMap_1, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14825]   --->   Operation 983 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_112 : Operation 984 [1/1] (0.00ns)   --->   "br label %.preheader34" [../Desktop/buildTest/lenetSynthMatlab.c:14818]   --->   Operation 984 'br' <Predicate = true> <Delay = 0.00>

State 113 <SV = 12> <Delay = 2.12>
ST_113 : Operation 985 [1/1] (0.00ns)   --->   "%k_7 = phi i4 [ %k_16, %33 ], [ 0, %.preheader.preheader ]"   --->   Operation 985 'phi' 'k_7' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 986 [1/1] (0.00ns)   --->   "%phi_mul8 = phi i10 [ %next_mul9, %33 ], [ 0, %.preheader.preheader ]"   --->   Operation 986 'phi' 'phi_mul8' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 987 [1/1] (2.12ns)   --->   "%next_mul9 = add i10 %phi_mul8, 84"   --->   Operation 987 'add' 'next_mul9' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 988 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i4 %k_7, -6" [../Desktop/buildTest/lenetSynthMatlab.c:14828]   --->   Operation 988 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 989 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 989 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 990 [1/1] (1.77ns)   --->   "%k_16 = add i4 %k_7, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14828]   --->   Operation 990 'add' 'k_16' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 991 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %34, label %30" [../Desktop/buildTest/lenetSynthMatlab.c:14828]   --->   Operation 991 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_93 = zext i4 %k_7 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14829]   --->   Operation 992 'zext' 'tmp_93' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_113 : Operation 993 [1/1] (1.66ns)   --->   "br label %31" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 993 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_113 : Operation 994 [1/1] (0.00ns)   --->   "ret void" [../Desktop/buildTest/lenetSynthMatlab.c:14837]   --->   Operation 994 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 114 <SV = 13> <Delay = 5.37>
ST_114 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_111 = phi float [ 0.000000e+00, %30 ], [ %tmp_130, %32 ]" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 995 'phi' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 996 [1/1] (0.00ns)   --->   "%colOutIdx_8 = phi i7 [ 0, %30 ], [ %colOutIdx_14, %32 ]"   --->   Operation 996 'phi' 'colOutIdx_8' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 997 [1/1] (0.00ns)   --->   "%colOutIdx_8_cast = zext i7 %colOutIdx_8 to i10" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 997 'zext' 'colOutIdx_8_cast' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 998 [1/1] (1.46ns)   --->   "%exitcond = icmp eq i7 %colOutIdx_8, -44" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 998 'icmp' 'exitcond' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 999 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84) nounwind"   --->   Operation 999 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1000 [1/1] (2.03ns)   --->   "%colOutIdx_14 = add i7 %colOutIdx_8, 1" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 1000 'add' 'colOutIdx_14' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1001 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %33, label %32" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 1001 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_125 = zext i7 %colOutIdx_8 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1002 'zext' 'tmp_125' <Predicate = (!exitcond)> <Delay = 0.00>
ST_114 : Operation 1003 [1/1] (0.00ns)   --->   "%d_relu3ActivationMap_2 = getelementptr inbounds [84 x float]* %d_relu3ActivationMap, i64 0, i64 %tmp_125" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1003 'getelementptr' 'd_relu3ActivationMap_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_114 : Operation 1004 [2/2] (3.25ns)   --->   "%d_relu3ActivationMap_3 = load float* %d_relu3ActivationMap_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1004 'load' 'd_relu3ActivationMap_3' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_114 : Operation 1005 [1/1] (2.12ns)   --->   "%tmp_126 = add i10 %phi_mul8, %colOutIdx_8_cast" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1005 'add' 'tmp_126' <Predicate = (!exitcond)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_127 = zext i10 %tmp_126 to i64" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1006 'zext' 'tmp_127' <Predicate = (!exitcond)> <Delay = 0.00>
ST_114 : Operation 1007 [1/1] (0.00ns)   --->   "%weightsFC3_addr = getelementptr inbounds [840 x float]* @weightsFC3, i64 0, i64 %tmp_127" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1007 'getelementptr' 'weightsFC3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_114 : Operation 1008 [2/2] (3.25ns)   --->   "%weightsFC3_load = load float* %weightsFC3_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1008 'load' 'weightsFC3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_114 : Operation 1009 [1/1] (0.00ns)   --->   "%biasFC3_addr = getelementptr inbounds [10 x float]* @biasFC3, i64 0, i64 %tmp_93" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1009 'getelementptr' 'biasFC3_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_114 : Operation 1010 [2/2] (3.25ns)   --->   "%biasFC3_load = load float* %biasFC3_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1010 'load' 'biasFC3_load' <Predicate = (exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 115 <SV = 14> <Delay = 3.25>
ST_115 : Operation 1011 [1/2] (3.25ns)   --->   "%d_relu3ActivationMap_3 = load float* %d_relu3ActivationMap_2, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1011 'load' 'd_relu3ActivationMap_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_115 : Operation 1012 [1/2] (3.25ns)   --->   "%weightsFC3_load = load float* %weightsFC3_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1012 'load' 'weightsFC3_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 116 <SV = 15> <Delay = 15.7>
ST_116 : Operation 1013 [1/1] (15.7ns)   --->   "%tmp_128 = fmul float %d_relu3ActivationMap_3, %weightsFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1013 'fmul' 'tmp_128' <Predicate = true> <Delay = 15.7> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 16> <Delay = 10.3>
ST_117 : Operation 1014 [4/4] (10.3ns)   --->   "%tmp_130 = fadd float %tmp_111, %tmp_128" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1014 'fadd' 'tmp_130' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 17> <Delay = 10.3>
ST_118 : Operation 1015 [3/4] (10.3ns)   --->   "%tmp_130 = fadd float %tmp_111, %tmp_128" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1015 'fadd' 'tmp_130' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 18> <Delay = 10.3>
ST_119 : Operation 1016 [2/4] (10.3ns)   --->   "%tmp_130 = fadd float %tmp_111, %tmp_128" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1016 'fadd' 'tmp_130' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 19> <Delay = 10.3>
ST_120 : Operation 1017 [1/4] (10.3ns)   --->   "%tmp_130 = fadd float %tmp_111, %tmp_128" [../Desktop/buildTest/lenetSynthMatlab.c:14831]   --->   Operation 1017 'fadd' 'tmp_130' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1018 [1/1] (0.00ns)   --->   "br label %31" [../Desktop/buildTest/lenetSynthMatlab.c:14830]   --->   Operation 1018 'br' <Predicate = true> <Delay = 0.00>

State 121 <SV = 14> <Delay = 13.6>
ST_121 : Operation 1019 [1/2] (3.25ns)   --->   "%biasFC3_load = load float* %biasFC3_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1019 'load' 'biasFC3_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_121 : Operation 1020 [4/4] (10.3ns)   --->   "%tmp_124 = fadd float %tmp_111, %biasFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1020 'fadd' 'tmp_124' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 15> <Delay = 10.3>
ST_122 : Operation 1021 [3/4] (10.3ns)   --->   "%tmp_124 = fadd float %tmp_111, %biasFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1021 'fadd' 'tmp_124' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 16> <Delay = 10.3>
ST_123 : Operation 1022 [2/4] (10.3ns)   --->   "%tmp_124 = fadd float %tmp_111, %biasFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1022 'fadd' 'tmp_124' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 17> <Delay = 12.5>
ST_124 : Operation 1023 [1/4] (10.3ns)   --->   "%tmp_124 = fadd float %tmp_111, %biasFC3_load" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1023 'fadd' 'tmp_124' <Predicate = true> <Delay = 10.3> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.3> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1024 [1/1] (0.00ns)   --->   "%netScores_addr = getelementptr [10 x float]* %netScores, i64 0, i64 %tmp_93" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1024 'getelementptr' 'netScores_addr' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1025 [1/1] (2.15ns)   --->   "store float %tmp_124, float* %netScores_addr, align 4" [../Desktop/buildTest/lenetSynthMatlab.c:14835]   --->   Operation 1025 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_124 : Operation 1026 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/buildTest/lenetSynthMatlab.c:14828]   --->   Operation 1026 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14596) [36]  (1.66 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14596) [36]  (0 ns)
	'getelementptr' operation ('biasConv1_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [45]  (0 ns)
	'load' operation ('biasConv1_load', ../Desktop/buildTest/lenetSynthMatlab.c:14615) on array 'biasConv1' [46]  (3.26 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'load' operation ('biasConv1_load', ../Desktop/buildTest/lenetSynthMatlab.c:14615) on array 'biasConv1' [46]  (3.26 ns)

 <State 4>: 2.13ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [50]  (0 ns)
	'add' operation ('next_mul') [52]  (2.13 ns)

 <State 5>: 1.86ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ../Desktop/buildTest/lenetSynthMatlab.c:14602) [60]  (0 ns)
	'add' operation ('c', ../Desktop/buildTest/lenetSynthMatlab.c:14602) [64]  (1.86 ns)

 <State 6>: 2.12ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/lenetSynthMatlab.c:14605) [69]  (0 ns)
	'sub' operation ('tmp_18', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [82]  (2.12 ns)

 <State 7>: 5.67ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14606) [85]  (0 ns)
	'sub' operation ('tmp_26', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [104]  (1.95 ns)
	'add' operation ('tmp4', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [106]  (0 ns)
	'add' operation ('tmp_27', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [107]  (3.72 ns)

 <State 8>: 3.26ns
The critical path consists of the following:
	'load' operation ('inputImg_load', ../Desktop/buildTest/lenetSynthMatlab.c:14607) on array 'inputImg' [96]  (3.26 ns)

 <State 9>: 15.3ns
The critical path consists of the following:
	'uitofp' operation ('tmp_30', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [113]  (15.3 ns)

 <State 10>: 15.3ns
The critical path consists of the following:
	'uitofp' operation ('tmp_30', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [113]  (15.3 ns)

 <State 11>: 15.3ns
The critical path consists of the following:
	'uitofp' operation ('tmp_30', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [113]  (15.3 ns)

 <State 12>: 15.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_31', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [114]  (15.7 ns)

 <State 13>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('fv10_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14609) [115]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14609) of variable 'tmp_31', ../Desktop/buildTest/lenetSynthMatlab.c:14609 on array 'fv10', ../Desktop/buildTest/lenetSynthMatlab.c:38 [116]  (2.15 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:25->../Desktop/buildTest/lenetSynthMatlab.c:14615) on array 'fv11', ../Desktop/buildTest/lenetSynthMatlab.c:39 [122]  (2.15 ns)

 <State 16>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:25->../Desktop/buildTest/lenetSynthMatlab.c:14615) on array 'fv11', ../Desktop/buildTest/lenetSynthMatlab.c:39 [122]  (2.15 ns)

 <State 17>: 10.4ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../Desktop/buildTest/sum.c:25->../Desktop/buildTest/lenetSynthMatlab.c:14615) ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [125]  (0 ns)
	'fadd' operation ('tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [138]  (10.4 ns)

 <State 18>: 12.5ns
The critical path consists of the following:
	'load' operation ('fv11_load', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) on array 'fv11', ../Desktop/buildTest/lenetSynthMatlab.c:39 [134]  (2.15 ns)
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [135]  (10.4 ns)

 <State 19>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [135]  (10.4 ns)

 <State 20>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [135]  (10.4 ns)

 <State 21>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:27->../Desktop/buildTest/lenetSynthMatlab.c:14615) [135]  (10.4 ns)

 <State 22>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [138]  (10.4 ns)

 <State 23>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [138]  (10.4 ns)

 <State 24>: 13.6ns
The critical path consists of the following:
	'fadd' operation ('tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615) [138]  (10.4 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14615) of variable 'tmp_11', ../Desktop/buildTest/lenetSynthMatlab.c:14615 on array 'conv1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:36 [150]  (3.26 ns)

 <State 25>: 2.13ns
The critical path consists of the following:
	'phi' operation ('phi_mul2') with incoming values : ('next_mul3') [160]  (0 ns)
	'add' operation ('next_mul3') [162]  (2.13 ns)

 <State 26>: 2.12ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14623) [170]  (0 ns)
	'sub' operation ('tmp_4', ../Desktop/buildTest/lenetSynthMatlab.c:14625) [180]  (2.12 ns)

 <State 27>: 7.51ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../Desktop/buildTest/lenetSynthMatlab.c:14624) [183]  (0 ns)
	'add' operation ('tmp6', ../Desktop/buildTest/lenetSynthMatlab.c:14625) [190]  (2.12 ns)
	'add' operation ('tmp_7', ../Desktop/buildTest/lenetSynthMatlab.c:14625) [192]  (2.13 ns)
	'getelementptr' operation ('conv1ActivationMap_a_1', ../Desktop/buildTest/lenetSynthMatlab.c:14625) [195]  (0 ns)
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14625) on array 'conv1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:36 [196]  (3.26 ns)

 <State 28>: 13.9ns
The critical path consists of the following:
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14625) on array 'conv1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:36 [196]  (3.26 ns)
	'fcmp' operation ('tmp_1', ../Desktop/buildTest/lenetSynthMatlab.c:14626) [203]  (6.37 ns)
	'and' operation ('tmp_13', ../Desktop/buildTest/lenetSynthMatlab.c:14626) [204]  (0 ns)
	'select' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14626) [205]  (0.978 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14630) of variable 'rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14626 on array 'relu1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:37 [207]  (3.26 ns)

 <State 29>: 3.26ns
The critical path consists of the following:
	'phi' operation ('invdar', ../Desktop/buildTest/lenetSynthMatlab.c:14637) with incoming values : ('indvarinc', ../Desktop/buildTest/lenetSynthMatlab.c:14637) [216]  (0 ns)
	'getelementptr' operation ('pool1ActivationMap_a', ../Desktop/buildTest/lenetSynthMatlab.c:14637) [219]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14637) of constant 0 on array 'pool1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:32 [220]  (3.26 ns)

 <State 30>: 2.12ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14640) [230]  (0 ns)
	'add' operation ('tmp_5', ../Desktop/buildTest/lenetSynthMatlab.c:14670) [240]  (2.12 ns)

 <State 31>: 4.46ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ../Desktop/buildTest/lenetSynthMatlab.c:14645) [245]  (0 ns)
	'or' operation ('tmp_19', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [255]  (0 ns)
	'mul' operation ('tmp_21', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [257]  (4.46 ns)

 <State 32>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14682) [375]  (10.4 ns)

 <State 33>: 10.8ns
The critical path consists of the following:
	'add' operation ('sh_assign', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [350]  (2.12 ns)
	'select' operation ('sh_assign_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [354]  (1.08 ns)
	'lshr' operation ('tmp_164_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [358]  (0 ns)
	'select' operation ('p_Val2_2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [363]  (4.09 ns)
	'sub' operation ('p_Val2_6_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [364]  (2.7 ns)
	'select' operation ('p_Val2_6', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14670) [365]  (0.796 ns)

 <State 34>: 14.6ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14657) on array 'relu1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:37 [291]  (3.26 ns)
	'fcmp' operation ('tmp_70', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [310]  (6.37 ns)
	'and' operation ('tmp_73', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [311]  (0.978 ns)
	'select' operation ('b_maxval_6', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [312]  (0.698 ns)
	'getelementptr' operation ('relu1ActivationMap_a_3', ../Desktop/buildTest/lenetSynthMatlab.c:14659) [315]  (0 ns)
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14659) on array 'relu1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:37 [316]  (3.26 ns)

 <State 35>: 4.05ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14659) on array 'relu1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:37 [316]  (3.26 ns)
	'select' operation ('maxval[1]', ../Desktop/buildTest/lenetSynthMatlab.c:14666) [317]  (0.796 ns)

 <State 36>: 16.2ns
The critical path consists of the following:
	'mul' operation ('tmp_60', ../Desktop/buildTest/lenetSynthMatlab.c:14670) [366]  (8.47 ns)
	'add' operation ('tmp7', ../Desktop/buildTest/lenetSynthMatlab.c:14670) [367]  (0 ns)
	'add' operation ('tmp_62', ../Desktop/buildTest/lenetSynthMatlab.c:14670) [368]  (4.5 ns)
	'getelementptr' operation ('pool1ActivationMap_a_1', ../Desktop/buildTest/lenetSynthMatlab.c:14670) [370]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14670) of variable 'maxval_1_3_maxval_0_3', ../Desktop/buildTest/lenetSynthMatlab.c:14669 on array 'pool1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:32 [372]  (3.26 ns)

 <State 37>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14682) [375]  (10.4 ns)

 <State 38>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14682) [375]  (10.4 ns)

 <State 39>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14682) [375]  (10.4 ns)

 <State 40>: 3.26ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14689) [383]  (0 ns)
	'getelementptr' operation ('biasConv2_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [391]  (0 ns)
	'load' operation ('biasConv2_load', ../Desktop/buildTest/lenetSynthMatlab.c:14712) on array 'biasConv2' [392]  (3.26 ns)

 <State 41>: 3.26ns
The critical path consists of the following:
	'load' operation ('biasConv2_load', ../Desktop/buildTest/lenetSynthMatlab.c:14712) on array 'biasConv2' [392]  (3.26 ns)

 <State 42>: 2.13ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ../Desktop/buildTest/lenetSynthMatlab.c:14693) [395]  (0 ns)
	'add' operation ('tmp13', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [404]  (2.13 ns)

 <State 43>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', ../Desktop/buildTest/lenetSynthMatlab.c:14695) [407]  (0 ns)
	'add' operation ('c', ../Desktop/buildTest/lenetSynthMatlab.c:14695) [410]  (1.78 ns)

 <State 44>: 6.15ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/lenetSynthMatlab.c:14698) [415]  (0 ns)
	'add' operation ('tmp_74', ../Desktop/buildTest/lenetSynthMatlab.c:14701) [422]  (1.78 ns)
	'mul' operation ('tmp_75', ../Desktop/buildTest/lenetSynthMatlab.c:14701) [424]  (4.37 ns)

 <State 45>: 3.81ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14699) [436]  (0 ns)
	'add' operation ('tmp_86', ../Desktop/buildTest/lenetSynthMatlab.c:14701) [443]  (1.78 ns)
	'sub' operation ('tmp_87', ../Desktop/buildTest/lenetSynthMatlab.c:14701) [448]  (2.03 ns)

 <State 46>: 7.52ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../Desktop/buildTest/lenetSynthMatlab.c:14700) [461]  (0 ns)
	'add' operation ('tmp12', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [485]  (2.13 ns)
	'add' operation ('tmp_106', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [487]  (2.13 ns)
	'getelementptr' operation ('weightsConv2_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [490]  (0 ns)
	'load' operation ('weightsConv2_load', ../Desktop/buildTest/lenetSynthMatlab.c:14703) on array 'weightsConv2' [491]  (3.26 ns)

 <State 47>: 3.26ns
The critical path consists of the following:
	'load' operation ('pool1ActivationMap_l', ../Desktop/buildTest/lenetSynthMatlab.c:14701) on array 'pool1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:32 [475]  (3.26 ns)

 <State 48>: 15.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_108', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [492]  (15.7 ns)

 <State 49>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('fv12_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14703) [493]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14703) of variable 'tmp_108', ../Desktop/buildTest/lenetSynthMatlab.c:14703 on array 'fv12', ../Desktop/buildTest/lenetSynthMatlab.c:47 [494]  (3.26 ns)

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:86->../Desktop/buildTest/lenetSynthMatlab.c:14712) on array 'fv14', ../Desktop/buildTest/lenetSynthMatlab.c:49 [503]  (2.15 ns)

 <State 54>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:86->../Desktop/buildTest/lenetSynthMatlab.c:14712) on array 'fv14', ../Desktop/buildTest/lenetSynthMatlab.c:49 [503]  (2.15 ns)

 <State 55>: 10.4ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ../Desktop/buildTest/sum.c:86->../Desktop/buildTest/lenetSynthMatlab.c:14712) ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [506]  (0 ns)
	'fadd' operation ('tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [519]  (10.4 ns)

 <State 56>: 12.5ns
The critical path consists of the following:
	'load' operation ('fv14_load', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) on array 'fv14', ../Desktop/buildTest/lenetSynthMatlab.c:49 [515]  (2.15 ns)
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [516]  (10.4 ns)

 <State 57>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [516]  (10.4 ns)

 <State 58>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [516]  (10.4 ns)

 <State 59>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:88->../Desktop/buildTest/lenetSynthMatlab.c:14712) [516]  (10.4 ns)

 <State 60>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [519]  (10.4 ns)

 <State 61>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [519]  (10.4 ns)

 <State 62>: 13.6ns
The critical path consists of the following:
	'fadd' operation ('tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712) [519]  (10.4 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14712) of variable 'tmp_77', ../Desktop/buildTest/lenetSynthMatlab.c:14712 on array 'conv2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:42 [526]  (3.26 ns)

 <State 63>: 2.13ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/lenetSynthMatlab.c:14719) [535]  (0 ns)
	'add' operation ('tmp8', ../Desktop/buildTest/lenetSynthMatlab.c:14722) [544]  (2.13 ns)

 <State 64>: 1.78ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14720) [547]  (0 ns)
	'add' operation ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14720) [550]  (1.78 ns)

 <State 65>: 7.5ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../Desktop/buildTest/lenetSynthMatlab.c:14721) [556]  (0 ns)
	'add' operation ('tmp16', ../Desktop/buildTest/lenetSynthMatlab.c:14722) [563]  (2.12 ns)
	'add' operation ('tmp_69', ../Desktop/buildTest/lenetSynthMatlab.c:14722) [565]  (2.13 ns)
	'getelementptr' operation ('conv2ActivationMap_a_1', ../Desktop/buildTest/lenetSynthMatlab.c:14722) [567]  (0 ns)
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14722) on array 'conv2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:42 [568]  (3.26 ns)

 <State 66>: 13.9ns
The critical path consists of the following:
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14722) on array 'conv2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:42 [568]  (3.26 ns)
	'fcmp' operation ('tmp_90', ../Desktop/buildTest/lenetSynthMatlab.c:14723) [575]  (6.37 ns)
	'and' operation ('tmp_94', ../Desktop/buildTest/lenetSynthMatlab.c:14723) [576]  (0 ns)
	'select' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14723) [577]  (0.978 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14727) of variable 'rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14723 on array 'relu2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:46 [579]  (3.26 ns)

 <State 67>: 3.26ns
The critical path consists of the following:
	'phi' operation ('invdar1', ../Desktop/buildTest/lenetSynthMatlab.c:14734) with incoming values : ('indvarinc1', ../Desktop/buildTest/lenetSynthMatlab.c:14734) [588]  (0 ns)
	'getelementptr' operation ('pool2ActivationMap_a', ../Desktop/buildTest/lenetSynthMatlab.c:14734) [591]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14734) of constant 0 on array 'pool2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:41 [592]  (3.26 ns)

 <State 68>: 2.12ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14737) [604]  (0 ns)
	'add' operation ('tmp_48', ../Desktop/buildTest/lenetSynthMatlab.c:14767) [611]  (2.12 ns)

 <State 69>: 1.68ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ../Desktop/buildTest/lenetSynthMatlab.c:14742) [615]  (0 ns)
	'add' operation ('r', ../Desktop/buildTest/lenetSynthMatlab.c:14742) [618]  (1.68 ns)

 <State 70>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14779) [741]  (10.4 ns)

 <State 71>: 15.3ns
The critical path consists of the following:
	'add' operation ('sh_assign_4', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:302->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767) [713]  (2.12 ns)
	'select' operation ('sh_assign_5', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767) [717]  (1.08 ns)
	'lshr' operation ('tmp_164_i_i_i2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767) [721]  (0 ns)
	'select' operation ('p_Val2_9', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767) [726]  (4.09 ns)
	'sub' operation ('p_Val2_6_i_i_i2', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767) [727]  (2.7 ns)
	'select' operation ('p_Val2_1', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->../Desktop/buildTest/lenetSynthMatlab.c:14767) [728]  (0.796 ns)
	'shl' operation ('tmp_156', ../Desktop/buildTest/lenetSynthMatlab.c:14767) [729]  (0 ns)
	'add' operation ('tmp19', ../Desktop/buildTest/lenetSynthMatlab.c:14767) [731]  (0 ns)
	'add' operation ('tmp_139', ../Desktop/buildTest/lenetSynthMatlab.c:14767) [734]  (4.5 ns)

 <State 72>: 14.5ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14754) on array 'relu2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:46 [657]  (3.26 ns)
	'fcmp' operation ('tmp_162', ../Desktop/buildTest/lenetSynthMatlab.c:14756) [676]  (6.37 ns)
	'and' operation ('tmp_163', ../Desktop/buildTest/lenetSynthMatlab.c:14756) [677]  (0.978 ns)
	'select' operation ('b_maxval_7', ../Desktop/buildTest/lenetSynthMatlab.c:14756) [678]  (0.682 ns)
	'getelementptr' operation ('relu2ActivationMap_a_3', ../Desktop/buildTest/lenetSynthMatlab.c:14756) [680]  (0 ns)
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14756) on array 'relu2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:46 [681]  (3.26 ns)

 <State 73>: 5.72ns
The critical path consists of the following:
	'load' operation ('b_maxval', ../Desktop/buildTest/lenetSynthMatlab.c:14756) on array 'relu2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:46 [681]  (3.26 ns)
	'select' operation ('maxval[1]', ../Desktop/buildTest/lenetSynthMatlab.c:14763) [682]  (0.796 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14763) of variable 'maxval[1]', ../Desktop/buildTest/lenetSynthMatlab.c:14763 on local variable 'maxval[1]' [684]  (1.66 ns)

 <State 74>: 11.4ns
The critical path consists of the following:
	'load' operation ('maxval_1_6_load') on local variable 'maxval[1]' [688]  (0 ns)
	'fcmp' operation ('tmp_141', ../Desktop/buildTest/lenetSynthMatlab.c:14766) [703]  (6.37 ns)
	'and' operation ('tmp_142', ../Desktop/buildTest/lenetSynthMatlab.c:14766) [704]  (0.978 ns)
	'select' operation ('maxval_1_8_maxval_0_8', ../Desktop/buildTest/lenetSynthMatlab.c:14766) [737]  (0.796 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14767) of variable 'maxval_1_8_maxval_0_8', ../Desktop/buildTest/lenetSynthMatlab.c:14766 on array 'pool2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:41 [738]  (3.26 ns)

 <State 75>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14779) [741]  (10.4 ns)

 <State 76>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14779) [741]  (10.4 ns)

 <State 77>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14779) [741]  (10.4 ns)

 <State 78>: 2.03ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14786) [749]  (0 ns)
	'add' operation ('f', ../Desktop/buildTest/lenetSynthMatlab.c:14786) [752]  (2.03 ns)

 <State 79>: 2.15ns
The critical path consists of the following:
	'phi' operation ('phi_mul6') with incoming values : ('next_mul7') [758]  (0 ns)
	'add' operation ('next_mul7') [759]  (2.15 ns)

 <State 80>: 2.14ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14789) [771]  (0 ns)
	'sub' operation ('tmp_109', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [782]  (2.14 ns)

 <State 81>: 9.67ns
The critical path consists of the following:
	'phi' operation ('b_k') with incoming values : ('b_k', ../Desktop/buildTest/lenetSynthMatlab.c:14790) [785]  (0 ns)
	'sub' operation ('tmp_149', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [803]  (2.13 ns)
	'add' operation ('tmp26', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [808]  (2.14 ns)
	'add' operation ('tmp_151', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [810]  (2.15 ns)
	'getelementptr' operation ('weightsFC1_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [813]  (0 ns)
	'load' operation ('weightsFC1_load', ../Desktop/buildTest/lenetSynthMatlab.c:14791) on array 'weightsFC1' [814]  (3.26 ns)

 <State 82>: 3.26ns
The critical path consists of the following:
	'load' operation ('pool2ActivationMap_l', ../Desktop/buildTest/lenetSynthMatlab.c:14791) on array 'pool2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:41 [797]  (3.26 ns)

 <State 83>: 15.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_153', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [815]  (15.7 ns)

 <State 84>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('b_pool2ActivationMap_1', ../Desktop/buildTest/lenetSynthMatlab.c:14791) [816]  (0 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14791) of variable 'tmp_153', ../Desktop/buildTest/lenetSynthMatlab.c:14791 on array 'b_pool2ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:51 [817]  (3.26 ns)

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 0ns
The critical path consists of the following:

 <State 87>: 0ns
The critical path consists of the following:

 <State 88>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:147->../Desktop/buildTest/lenetSynthMatlab.c:14800) on array 'fv16', ../Desktop/buildTest/lenetSynthMatlab.c:54 [826]  (2.15 ns)

 <State 89>: 2.15ns
The critical path consists of the following:
	'load' operation ('y', ../Desktop/buildTest/sum.c:147->../Desktop/buildTest/lenetSynthMatlab.c:14800) on array 'fv16', ../Desktop/buildTest/lenetSynthMatlab.c:54 [826]  (2.15 ns)

 <State 90>: 3.93ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [830]  (0 ns)
	'add' operation ('k', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [833]  (1.78 ns)
	'getelementptr' operation ('fv16_addr_1', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [837]  (0 ns)
	'load' operation ('fv16_load', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) on array 'fv16', ../Desktop/buildTest/lenetSynthMatlab.c:54 [838]  (2.15 ns)

 <State 91>: 12.5ns
The critical path consists of the following:
	'load' operation ('fv16_load', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) on array 'fv16', ../Desktop/buildTest/lenetSynthMatlab.c:54 [838]  (2.15 ns)
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [839]  (10.4 ns)

 <State 92>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [839]  (10.4 ns)

 <State 93>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [839]  (10.4 ns)

 <State 94>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('y', ../Desktop/buildTest/sum.c:149->../Desktop/buildTest/lenetSynthMatlab.c:14800) [839]  (10.4 ns)

 <State 95>: 13.6ns
The critical path consists of the following:
	'load' operation ('biasFC1_load', ../Desktop/buildTest/lenetSynthMatlab.c:14800) on array 'biasFC1' [844]  (3.26 ns)
	'fadd' operation ('tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800) [845]  (10.4 ns)

 <State 96>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800) [845]  (10.4 ns)

 <State 97>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800) [845]  (10.4 ns)

 <State 98>: 13.6ns
The critical path consists of the following:
	'fadd' operation ('tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800) [845]  (10.4 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14800) of variable 'tmp_54', ../Desktop/buildTest/lenetSynthMatlab.c:14800 on array 'fc1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:53 [847]  (3.26 ns)

 <State 99>: 3.26ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/lenetSynthMatlab.c:14805) [852]  (0 ns)
	'getelementptr' operation ('fc1ActivationMap_add_1', ../Desktop/buildTest/lenetSynthMatlab.c:14806) [859]  (0 ns)
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14806) on array 'fc1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:53 [860]  (3.26 ns)

 <State 100>: 13.9ns
The critical path consists of the following:
	'load' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14806) on array 'fc1ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:53 [860]  (3.26 ns)
	'fcmp' operation ('tmp_105', ../Desktop/buildTest/lenetSynthMatlab.c:14807) [867]  (6.37 ns)
	'and' operation ('tmp_110', ../Desktop/buildTest/lenetSynthMatlab.c:14807) [868]  (0 ns)
	'select' operation ('rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14807) [869]  (0.978 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14811) of variable 'rowOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14807 on array 'relu3ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:55 [871]  (3.26 ns)

 <State 101>: 2.14ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../Desktop/buildTest/lenetSynthMatlab.c:14818) [876]  (0 ns)
	'sub' operation ('tmp_92', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [887]  (2.14 ns)

 <State 102>: 5.4ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14820) [891]  (0 ns)
	'add' operation ('tmp_115', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [901]  (2.14 ns)
	'getelementptr' operation ('weightsFC2_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [904]  (0 ns)
	'load' operation ('weightsFC2_load', ../Desktop/buildTest/lenetSynthMatlab.c:14821) on array 'weightsFC2' [905]  (3.26 ns)

 <State 103>: 3.26ns
The critical path consists of the following:
	'load' operation ('relu3ActivationMap_l', ../Desktop/buildTest/lenetSynthMatlab.c:14821) on array 'relu3ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:55 [900]  (3.26 ns)

 <State 104>: 15.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_118', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [906]  (15.7 ns)

 <State 105>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [907]  (10.4 ns)

 <State 106>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [907]  (10.4 ns)

 <State 107>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [907]  (10.4 ns)

 <State 108>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_123', ../Desktop/buildTest/lenetSynthMatlab.c:14821) [907]  (10.4 ns)

 <State 109>: 13.6ns
The critical path consists of the following:
	'load' operation ('biasFC2_load', ../Desktop/buildTest/lenetSynthMatlab.c:14825) on array 'biasFC2' [911]  (3.26 ns)
	'fadd' operation ('tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825) [912]  (10.4 ns)

 <State 110>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825) [912]  (10.4 ns)

 <State 111>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825) [912]  (10.4 ns)

 <State 112>: 13.6ns
The critical path consists of the following:
	'fadd' operation ('tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825) [912]  (10.4 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14825) of variable 'tmp_112', ../Desktop/buildTest/lenetSynthMatlab.c:14825 on array 'd_relu3ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:58 [914]  (3.26 ns)

 <State 113>: 2.12ns
The critical path consists of the following:
	'phi' operation ('phi_mul8') with incoming values : ('next_mul9') [920]  (0 ns)
	'add' operation ('next_mul9') [921]  (2.12 ns)

 <State 114>: 5.38ns
The critical path consists of the following:
	'phi' operation ('colOutIdx') with incoming values : ('colOutIdx', ../Desktop/buildTest/lenetSynthMatlab.c:14830) [931]  (0 ns)
	'add' operation ('tmp_126', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [941]  (2.12 ns)
	'getelementptr' operation ('weightsFC3_addr', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [943]  (0 ns)
	'load' operation ('weightsFC3_load', ../Desktop/buildTest/lenetSynthMatlab.c:14831) on array 'weightsFC3' [944]  (3.26 ns)

 <State 115>: 3.26ns
The critical path consists of the following:
	'load' operation ('d_relu3ActivationMap_3', ../Desktop/buildTest/lenetSynthMatlab.c:14831) on array 'd_relu3ActivationMap', ../Desktop/buildTest/lenetSynthMatlab.c:58 [940]  (3.26 ns)

 <State 116>: 15.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_128', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [945]  (15.7 ns)

 <State 117>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_130', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [946]  (10.4 ns)

 <State 118>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_130', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [946]  (10.4 ns)

 <State 119>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_130', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [946]  (10.4 ns)

 <State 120>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_130', ../Desktop/buildTest/lenetSynthMatlab.c:14831) [946]  (10.4 ns)

 <State 121>: 13.6ns
The critical path consists of the following:
	'load' operation ('biasFC3_load', ../Desktop/buildTest/lenetSynthMatlab.c:14835) on array 'biasFC3' [950]  (3.26 ns)
	'fadd' operation ('tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835) [951]  (10.4 ns)

 <State 122>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835) [951]  (10.4 ns)

 <State 123>: 10.4ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835) [951]  (10.4 ns)

 <State 124>: 12.5ns
The critical path consists of the following:
	'fadd' operation ('tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835) [951]  (10.4 ns)
	'store' operation (../Desktop/buildTest/lenetSynthMatlab.c:14835) of variable 'tmp_124', ../Desktop/buildTest/lenetSynthMatlab.c:14835 on array 'netScores' [953]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
