{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686169471675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686169471675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  7 17:24:31 2023 " "Processing started: Wed Jun  7 17:24:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686169471675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169471675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169471675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686169471786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686169471786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a MainCoffeeMachine.v(5) " "Verilog HDL Declaration information at MainCoffeeMachine.v(5): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "MainCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MainCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686169476735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainCoffeeMachine.v 1 1 " "Found 1 design units, including 1 entities, in source file MainCoffeeMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainCoffeeMachine " "Found entity 1: MainCoffeeMachine" {  } { { "MainCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MainCoffeeMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 MefCoffeeMachine.v(5) " "Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686169476737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 MefCoffeeMachine.v(5) " "Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686169476737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S3 s3 MefCoffeeMachine.v(5) " "Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S3\" differs only in case from object \"s3\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686169476737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MefCoffeeMachine.v 1 1 " "Found 1 design units, including 1 entities, in source file MefCoffeeMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 MefCoffeeMachine " "Found entity 1: MefCoffeeMachine" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.v 1 1 " "Found 1 design units, including 1 entities, in source file FFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoders.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoders.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoders " "Found entity 1: Decoders" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS0.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceS0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS0 " "Found entity 1: InterfaceS0" {  } { { "InterfaceS0.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS1.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceS1.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS1 " "Found entity 1: InterfaceS1" {  } { { "InterfaceS1.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS2.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceS2.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS2 " "Found entity 1: InterfaceS2" {  } { { "InterfaceS2.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS3.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceS3.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS3 " "Found entity 1: InterfaceS3" {  } { { "InterfaceS3.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceS3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceERDI.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceERDI.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceERDI " "Found entity 1: InterfaceERDI" {  } { { "InterfaceERDI.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceERDI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESN.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceESN.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESN " "Found entity 1: InterfaceESN" {  } { { "InterfaceESN.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESP.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceESP.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESP " "Found entity 1: InterfaceESP" {  } { { "InterfaceESP.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESR.v 1 1 " "Found 1 design units, including 1 entities, in source file InterfaceESR.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESR " "Found entity 1: InterfaceESR" {  } { { "InterfaceESR.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/InterfaceESR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476741 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1686169476742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux.v 1 1 " "Found 1 design units, including 1 entities, in source file Demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux " "Found entity 1: Demux" {  } { { "Demux.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file FlipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopT " "Found entity 1: FlipflopT" {  } { { "FlipflopT.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/FlipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686169476742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s27 MefCoffeeMachine.v(111) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(111): created implicit net for \"s27\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s28 MefCoffeeMachine.v(112) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(112): created implicit net for \"s28\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s29 MefCoffeeMachine.v(113) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(113): created implicit net for \"s29\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s30 MefCoffeeMachine.v(114) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(114): created implicit net for \"s30\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s31 MefCoffeeMachine.v(115) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(115): created implicit net for \"s31\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s32 MefCoffeeMachine.v(116) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(116): created implicit net for \"s32\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s33 MefCoffeeMachine.v(117) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(117): created implicit net for \"s33\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s34 MefCoffeeMachine.v(118) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(118): created implicit net for \"s34\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s36 MefCoffeeMachine.v(120) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(120): created implicit net for \"s36\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s37 MefCoffeeMachine.v(121) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(121): created implicit net for \"s37\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s39 MefCoffeeMachine.v(123) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(123): created implicit net for \"s39\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s40 MefCoffeeMachine.v(124) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(124): created implicit net for \"s40\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s42 MefCoffeeMachine.v(126) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(126): created implicit net for \"s42\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s43 MefCoffeeMachine.v(127) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(127): created implicit net for \"s43\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s44 MefCoffeeMachine.v(128) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(128): created implicit net for \"s44\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s45 MefCoffeeMachine.v(129) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(129): created implicit net for \"s45\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s46 MefCoffeeMachine.v(130) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(130): created implicit net for \"s46\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s47 MefCoffeeMachine.v(131) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(131): created implicit net for \"s47\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s48 MefCoffeeMachine.v(132) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(132): created implicit net for \"s48\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s49 MefCoffeeMachine.v(133) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(133): created implicit net for \"s49\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s50 MefCoffeeMachine.v(134) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(134): created implicit net for \"s50\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s51 MefCoffeeMachine.v(135) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(135): created implicit net for \"s51\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s52 MefCoffeeMachine.v(136) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(136): created implicit net for \"s52\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s53 MefCoffeeMachine.v(137) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(137): created implicit net for \"s53\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s54 MefCoffeeMachine.v(138) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(138): created implicit net for \"s54\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s55 MefCoffeeMachine.v(139) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(139): created implicit net for \"s55\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s56 MefCoffeeMachine.v(140) " "Verilog HDL Implicit Net warning at MefCoffeeMachine.v(140): created implicit net for \"s56\"" {  } { { "MefCoffeeMachine.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/MefCoffeeMachine.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a Decoders.v(19) " "Verilog HDL Implicit Net warning at Decoders.v(19): created implicit net for \"a\"" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b Decoders.v(19) " "Verilog HDL Implicit Net warning at Decoders.v(19): created implicit net for \"b\"" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c Decoders.v(19) " "Verilog HDL Implicit Net warning at Decoders.v(19): created implicit net for \"c\"" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d Decoders.v(19) " "Verilog HDL Implicit Net warning at Decoders.v(19): created implicit net for \"d\"" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e Decoders.v(19) " "Verilog HDL Implicit Net warning at Decoders.v(19): created implicit net for \"e\"" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f Decoders.v(19) " "Verilog HDL Implicit Net warning at Decoders.v(19): created implicit net for \"f\"" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g Decoders.v(19) " "Verilog HDL Implicit Net warning at Decoders.v(19): created implicit net for \"g\"" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 Contador.v(7) " "Verilog HDL Implicit Net warning at Contador.v(7): created implicit net for \"Q3\"" {  } { { "Contador.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Contador.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686169476743 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "a Decoders.v(1) " "Verilog HDL Module Declaration error at Decoders.v(1): port \"a\" is not declared as port" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "b Decoders.v(1) " "Verilog HDL Module Declaration error at Decoders.v(1): port \"b\" is not declared as port" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "c Decoders.v(1) " "Verilog HDL Module Declaration error at Decoders.v(1): port \"c\" is not declared as port" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "d Decoders.v(1) " "Verilog HDL Module Declaration error at Decoders.v(1): port \"d\" is not declared as port" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "e Decoders.v(1) " "Verilog HDL Module Declaration error at Decoders.v(1): port \"e\" is not declared as port" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "f Decoders.v(1) " "Verilog HDL Module Declaration error at Decoders.v(1): port \"f\" is not declared as port" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "g Decoders.v(1) " "Verilog HDL Module Declaration error at Decoders.v(1): port \"g\" is not declared as port" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "h Decoders.v(1) " "Verilog HDL error at Decoders.v(1): object \"h\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(17) " "Verilog HDL Instantiation warning at Decoders.v(17): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(19) " "Verilog HDL Instantiation warning at Decoders.v(19): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(20) " "Verilog HDL Instantiation warning at Decoders.v(20): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(21) " "Verilog HDL Instantiation warning at Decoders.v(21): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(22) " "Verilog HDL Instantiation warning at Decoders.v(22): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(23) " "Verilog HDL Instantiation warning at Decoders.v(23): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(24) " "Verilog HDL Instantiation warning at Decoders.v(24): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169476744 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(25) " "Verilog HDL Instantiation warning at Decoders.v(25): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169476745 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(26) " "Verilog HDL Instantiation warning at Decoders.v(26): instance has no name" {  } { { "Decoders.v" "" { Text "/home/aluno/Documentos/MainCoffeeMachine/Decoders.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686169476745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/MainCoffeeMachine/output_files/MainCoffeeMachine.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/MainCoffeeMachine/output_files/MainCoffeeMachine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476753 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 46 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686169476756 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun  7 17:24:36 2023 " "Processing ended: Wed Jun  7 17:24:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686169476756 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686169476756 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686169476756 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476756 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 46 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 46 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686169476832 ""}
