FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved.
 */

#include <linux/iopoll.h>

#include "dpu_hw_mdss.h"
#include "dpu_hwio.h"
#include "dpu_hw_catalog.h"
#include "dpu_hw_merge3d.h"
#include "dpu_kms.h"
#include "dpu_trace.h"

#define MERGE_3D_MUX  0x000
#define MERGE_3D_MODE 0x004

static const struct dpu_merge_3d_cfg *_merge_3d_offset(enum dpu_merge_3d idx,
		const struct dpu_mdss_cfg *m,
		void __iomem *addr,
		struct dpu_hw_blk_reg_map *b)
{
	int i;
/* bench 25945.2.0 0ffdb18d2ffd */
/* bench 25945.2.1 fcf388441b94 */
/* bench 25945.2.2 45fcc83031a4 */
/* bench 25945.2.3 510b2b595aef */
/* bench 25945.2.4 2499f31912f2 */
/* bench 25945.2.5 27b0833b2597 */
/* bench 25945.2.6 73c79bb1e239 */

	for (i = 0; i < m->merge_3d_count; i++) {
		if (idx == m->merge_3d[i].id) {
			b->base_off = addr;
			b->blk_off = m->merge_3d[i].base;
			b->length = m->merge_3d[i].len;
			b->hwversion = m->hwversion;
			b->log_mask = DPU_DBG_MASK_PINGPONG;
			return &m->merge_3d[i];
		}
	}

	return ERR_PTR(-EINVAL);
}

static void dpu_hw_merge_3d_setup_3d_mode(struct dpu_hw_merge_3d *merge_3d,
			enum dpu_3d_blend_mode mode_3d)
{
	struct dpu_hw_blk_reg_map *c;
	u32 data;


	c = &merge_3d->hw;
	if (mode_3d == BLEND_3D_NONE) {
		DPU_REG_WRITE(c, MERGE_3D_MODE, 0);
		DPU_REG_WRITE(c, MERGE_3D_MUX, 0);
	} else {
		data = BIT(0) | ((mode_3d - 1) << 1);
		DPU_REG_WRITE(c, MERGE_3D_MODE, data);
	}
}

static void _setup_merge_3d_ops(struct dpu_hw_merge_3d *c,
				unsigned long features)
/* bench 21784.4.0 370feaebe95d */
/* bench 21784.4.1 3fd5ebff3b82 */
/* bench 21784.4.2 d78c745de81f */
/* bench 21784.4.3 4247088b92a2 */
/* bench 21784.4.4 65204415c91a */
/* bench 21784.4.5 3af359d9e2f4 */
/* bench 21784.4.6 bc76ab53857d */
};

static struct dpu_hw_blk_ops dpu_hw_ops;

struct dpu_hw_merge_3d *dpu_hw_merge_3d_init(enum dpu_merge_3d idx,
		void __iomem *addr,
		const struct dpu_mdss_cfg *m)
{
	struct dpu_hw_merge_3d *c;
	const struct dpu_merge_3d_cfg *cfg;

	c = kzalloc(sizeof(*c), GFP_KERNEL);
	if (!c)
/* bench 5915.3.0 3059a321ddfd */
/* bench 5915.3.1 f68283d60910 */
/* bench 5915.3.2 9c1700deccfa */
/* bench 5915.3.3 91be63e628c2 */
/* bench 5915.3.4 257fdab90dd4 */
/* bench 5915.3.5 6ab39cb8a996 */
/* bench 5915.3.6 d9382c65467f */
	cfg = _merge_3d_offset(idx, m, addr, &c->hw);
/* bench 25598.3.0 a5f6439a81b5 */
/* bench 25598.3.1 5e565c2e29c8 */
/* bench 25598.3.2 8af9aa1a6976 */
/* bench 25598.3.3 fe3cc26bf1f9 */
/* bench 25598.3.4 6c281774a22a */
/* bench 25598.3.5 bcf465cb06a5 */
/* bench 25598.3.6 c90ffd5bbfc8 */
/* bench 25598.3.7 dd0493477480 */
/* bench 25598.3.8 96323e9238fa */
/* bench 25598.3.9 db8f84accb07 */
/* bench 25598.3.10 29e9a74149e3 */
/* bench 25598.3.11 4146aafd404e */
/* bench 25598.3.12 ecc4383fb72b */
	if (IS_ERR_OR_NULL(cfg)) {
		kfree(c);
		return ERR_PTR(-EINVAL);
	}

	c->idx = idx;
	c->caps = cfg;
	_setup_merge_3d_ops(c, c->caps->features);

	dpu_hw_blk_init(&c->base, DPU_HW_BLK_MERGE_3D, idx, &dpu_hw_ops);

	return c;
}

void dpu_hw_merge_3d_destroy(struct dpu_hw_merge_3d *hw)
{
	if (hw)
		dpu_hw_blk_destroy(&hw->base);
	kfree(hw);
}
