Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 28 17:24:33 2022
| Host         : DESKTOP-CBEJ2VF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Tx_timing_summary_routed.rpt -pb top_Tx_timing_summary_routed.pb -rpx top_Tx_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Tx
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.734        0.000                      0                   84        0.246        0.000                      0                   84        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.734        0.000                      0                   84        0.246        0.000                      0                   84        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.828ns (21.897%)  route 2.953ns (78.103%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.184    UART_Tx/clk_en/CLK
    SLICE_X0Y33          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UART_Tx/clk_en/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.867     6.507    UART_Tx/clk_en/s_cnt_local_reg[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  UART_Tx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.034    UART_Tx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.158 f  UART_Tx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=1, routed)           0.634     7.792    UART_Tx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     7.916 r  UART_Tx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=32, routed)          1.049     8.965    UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.519    14.891    UART_Tx/clk_en/CLK
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[24]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    UART_Tx/clk_en/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.828ns (21.897%)  route 2.953ns (78.103%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.184    UART_Tx/clk_en/CLK
    SLICE_X0Y33          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UART_Tx/clk_en/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.867     6.507    UART_Tx/clk_en/s_cnt_local_reg[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  UART_Tx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.034    UART_Tx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.158 f  UART_Tx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=1, routed)           0.634     7.792    UART_Tx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     7.916 r  UART_Tx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=32, routed)          1.049     8.965    UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.519    14.891    UART_Tx/clk_en/CLK
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[25]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    UART_Tx/clk_en/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.828ns (21.897%)  route 2.953ns (78.103%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.184    UART_Tx/clk_en/CLK
    SLICE_X0Y33          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UART_Tx/clk_en/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.867     6.507    UART_Tx/clk_en/s_cnt_local_reg[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  UART_Tx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.034    UART_Tx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.158 f  UART_Tx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=1, routed)           0.634     7.792    UART_Tx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     7.916 r  UART_Tx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=32, routed)          1.049     8.965    UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.519    14.891    UART_Tx/clk_en/CLK
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[26]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    UART_Tx/clk_en/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.828ns (21.897%)  route 2.953ns (78.103%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.184    UART_Tx/clk_en/CLK
    SLICE_X0Y33          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UART_Tx/clk_en/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.867     6.507    UART_Tx/clk_en/s_cnt_local_reg[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  UART_Tx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.034    UART_Tx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.158 f  UART_Tx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=1, routed)           0.634     7.792    UART_Tx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     7.916 r  UART_Tx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=32, routed)          1.049     8.965    UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.519    14.891    UART_Tx/clk_en/CLK
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[27]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDRE (Setup_fdre_C_R)       -0.429    14.699    UART_Tx/clk_en/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.828ns (22.848%)  route 2.796ns (77.152%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.184    UART_Tx/clk_en/CLK
    SLICE_X0Y33          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UART_Tx/clk_en/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.867     6.507    UART_Tx/clk_en/s_cnt_local_reg[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  UART_Tx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.034    UART_Tx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.158 f  UART_Tx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=1, routed)           0.634     7.792    UART_Tx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     7.916 r  UART_Tx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=32, routed)          0.892     8.808    UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.520    14.892    UART_Tx/clk_en/CLK
    SLICE_X0Y39          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[28]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    UART_Tx/clk_en/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.828ns (22.848%)  route 2.796ns (77.152%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.184    UART_Tx/clk_en/CLK
    SLICE_X0Y33          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UART_Tx/clk_en/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.867     6.507    UART_Tx/clk_en/s_cnt_local_reg[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  UART_Tx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.034    UART_Tx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.158 f  UART_Tx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=1, routed)           0.634     7.792    UART_Tx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     7.916 r  UART_Tx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=32, routed)          0.892     8.808    UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.520    14.892    UART_Tx/clk_en/CLK
    SLICE_X0Y39          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[29]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    UART_Tx/clk_en/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.828ns (22.848%)  route 2.796ns (77.152%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.184    UART_Tx/clk_en/CLK
    SLICE_X0Y33          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UART_Tx/clk_en/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.867     6.507    UART_Tx/clk_en/s_cnt_local_reg[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  UART_Tx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.034    UART_Tx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.158 f  UART_Tx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=1, routed)           0.634     7.792    UART_Tx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     7.916 r  UART_Tx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=32, routed)          0.892     8.808    UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.520    14.892    UART_Tx/clk_en/CLK
    SLICE_X0Y39          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[30]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X0Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    UART_Tx/clk_en/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.828ns (23.387%)  route 2.712ns (76.613%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.184    UART_Tx/clk_en/CLK
    SLICE_X0Y33          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UART_Tx/clk_en/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.867     6.507    UART_Tx/clk_en/s_cnt_local_reg[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  UART_Tx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.034    UART_Tx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.158 f  UART_Tx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=1, routed)           0.634     7.792    UART_Tx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     7.916 r  UART_Tx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=32, routed)          0.808     8.724    UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516    14.888    UART_Tx/clk_en/CLK
    SLICE_X0Y34          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[10]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    UART_Tx/clk_en/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.828ns (23.387%)  route 2.712ns (76.613%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.184    UART_Tx/clk_en/CLK
    SLICE_X0Y33          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UART_Tx/clk_en/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.867     6.507    UART_Tx/clk_en/s_cnt_local_reg[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  UART_Tx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.034    UART_Tx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.158 f  UART_Tx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=1, routed)           0.634     7.792    UART_Tx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     7.916 r  UART_Tx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=32, routed)          0.808     8.724    UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516    14.888    UART_Tx/clk_en/CLK
    SLICE_X0Y34          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[11]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    UART_Tx/clk_en/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.828ns (23.387%)  route 2.712ns (76.613%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.632     5.184    UART_Tx/clk_en/CLK
    SLICE_X0Y33          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  UART_Tx/clk_en/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.867     6.507    UART_Tx/clk_en/s_cnt_local_reg[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.631 r  UART_Tx/clk_en/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.034    UART_Tx/clk_en/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.158 f  UART_Tx/clk_en/s_cnt_local[0]_i_3/O
                         net (fo=1, routed)           0.634     7.792    UART_Tx/clk_en/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.124     7.916 r  UART_Tx/clk_en/s_cnt_local[0]_i_1/O
                         net (fo=32, routed)          0.808     8.724    UART_Tx/clk_en/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516    14.888    UART_Tx/clk_en/CLK
    SLICE_X0Y34          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[8]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    UART_Tx/clk_en/s_cnt_local_reg[8]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  5.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 UART_Tx/FSM_sequential_s_Tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/Tx_serial_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.506    UART_Tx/CLK
    SLICE_X2Y36          FDRE                                         r  UART_Tx/FSM_sequential_s_Tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  UART_Tx/FSM_sequential_s_Tx_reg[1]/Q
                         net (fo=12, routed)          0.141     1.811    UART_Tx/s_Tx[1]
    SLICE_X3Y36          LUT5 (Prop_lut5_I1_O)        0.045     1.856 r  UART_Tx/Tx_serial_o_i_2/O
                         net (fo=1, routed)           0.000     1.856    UART_Tx/Tx_serial_o_i_2_n_0
    SLICE_X3Y36          FDRE                                         r  UART_Tx/Tx_serial_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.021    UART_Tx/CLK
    SLICE_X3Y36          FDRE                                         r  UART_Tx/Tx_serial_o_reg/C
                         clock pessimism             -0.502     1.519    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.091     1.610    UART_Tx/Tx_serial_o_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 UART_Tx/FSM_sequential_s_Tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/s_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.249ns (64.717%)  route 0.136ns (35.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.506    UART_Tx/CLK
    SLICE_X2Y36          FDRE                                         r  UART_Tx/FSM_sequential_s_Tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.148     1.654 r  UART_Tx/FSM_sequential_s_Tx_reg[0]/Q
                         net (fo=11, routed)          0.136     1.790    UART_Tx/clk_en/s_Tx[0]
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.101     1.891 r  UART_Tx/clk_en/s_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    UART_Tx/clk_en_n_8
    SLICE_X2Y36          FDRE                                         r  UART_Tx/s_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.021    UART_Tx/CLK
    SLICE_X2Y36          FDRE                                         r  UART_Tx/s_cnt_reg[0]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.131     1.637    UART_Tx/s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 UART_Tx/FSM_sequential_s_Tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/FSM_sequential_s_Tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.439%)  route 0.136ns (35.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.506    UART_Tx/CLK
    SLICE_X2Y36          FDRE                                         r  UART_Tx/FSM_sequential_s_Tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.148     1.654 r  UART_Tx/FSM_sequential_s_Tx_reg[0]/Q
                         net (fo=11, routed)          0.136     1.790    UART_Tx/clk_en/s_Tx[0]
    SLICE_X2Y36          LUT5 (Prop_lut5_I0_O)        0.098     1.888 r  UART_Tx/clk_en/FSM_sequential_s_Tx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    UART_Tx/clk_en_n_2
    SLICE_X2Y36          FDRE                                         r  UART_Tx/FSM_sequential_s_Tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.021    UART_Tx/CLK
    SLICE_X2Y36          FDRE                                         r  UART_Tx/FSM_sequential_s_Tx_reg[1]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.120     1.626    UART_Tx/FSM_sequential_s_Tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 UART_Tx/s_bit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/s_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.247ns (61.719%)  route 0.153ns (38.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.506    UART_Tx/CLK
    SLICE_X2Y36          FDRE                                         r  UART_Tx/s_bit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.148     1.654 r  UART_Tx/s_bit_reg[1]/Q
                         net (fo=5, routed)           0.153     1.808    UART_Tx/s_bit_reg_n_0_[1]
    SLICE_X2Y36          LUT6 (Prop_lut6_I2_O)        0.099     1.907 r  UART_Tx/s_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    UART_Tx/s_bit[2]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  UART_Tx/s_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.021    UART_Tx/CLK
    SLICE_X2Y36          FDRE                                         r  UART_Tx/s_bit_reg[2]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121     1.627    UART_Tx/s_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.506    UART_Tx/clk_en/CLK
    SLICE_X0Y34          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UART_Tx/clk_en/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.780    UART_Tx/clk_en/s_cnt_local_reg[10]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  UART_Tx/clk_en/s_cnt_local_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    UART_Tx/clk_en/s_cnt_local_reg[8]_i_1_n_5
    SLICE_X0Y34          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.862     2.020    UART_Tx/clk_en/CLK
    SLICE_X0Y34          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[10]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    UART_Tx/clk_en/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.506    UART_Tx/clk_en/CLK
    SLICE_X0Y36          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UART_Tx/clk_en/s_cnt_local_reg[18]/Q
                         net (fo=2, routed)           0.133     1.780    UART_Tx/clk_en/s_cnt_local_reg[18]
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  UART_Tx/clk_en/s_cnt_local_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    UART_Tx/clk_en/s_cnt_local_reg[16]_i_1_n_5
    SLICE_X0Y36          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.021    UART_Tx/clk_en/CLK
    SLICE_X0Y36          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[18]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    UART_Tx/clk_en/s_cnt_local_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.504    UART_Tx/clk_en/CLK
    SLICE_X0Y32          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UART_Tx/clk_en/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.133     1.778    UART_Tx/clk_en/s_cnt_local_reg[2]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  UART_Tx/clk_en/s_cnt_local_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.889    UART_Tx/clk_en/s_cnt_local_reg[0]_i_2_n_5
    SLICE_X0Y32          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.860     2.018    UART_Tx/clk_en/CLK
    SLICE_X0Y32          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[2]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.105     1.609    UART_Tx/clk_en/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.507    UART_Tx/clk_en/CLK
    SLICE_X0Y37          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  UART_Tx/clk_en/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.134     1.782    UART_Tx/clk_en/s_cnt_local_reg[22]
    SLICE_X0Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  UART_Tx/clk_en/s_cnt_local_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    UART_Tx/clk_en/s_cnt_local_reg[20]_i_1_n_5
    SLICE_X0Y37          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.022    UART_Tx/clk_en/CLK
    SLICE_X0Y37          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[22]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    UART_Tx/clk_en/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.506    UART_Tx/clk_en/CLK
    SLICE_X0Y35          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  UART_Tx/clk_en/s_cnt_local_reg[14]/Q
                         net (fo=2, routed)           0.134     1.781    UART_Tx/clk_en/s_cnt_local_reg[14]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  UART_Tx/clk_en/s_cnt_local_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    UART_Tx/clk_en/s_cnt_local_reg[12]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.021    UART_Tx/clk_en/CLK
    SLICE_X0Y35          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[14]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    UART_Tx/clk_en/s_cnt_local_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 UART_Tx/clk_en/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Tx/clk_en/s_cnt_local_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.508    UART_Tx/clk_en/CLK
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  UART_Tx/clk_en/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           0.134     1.783    UART_Tx/clk_en/s_cnt_local_reg[26]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  UART_Tx/clk_en/s_cnt_local_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    UART_Tx/clk_en/s_cnt_local_reg[24]_i_1_n_5
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.024    UART_Tx/clk_en/CLK
    SLICE_X0Y38          FDRE                                         r  UART_Tx/clk_en/s_cnt_local_reg[26]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    UART_Tx/clk_en/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     UART_Tx/FSM_sequential_s_Tx_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     UART_Tx/FSM_sequential_s_Tx_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     UART_Tx/FSM_sequential_s_Tx_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35     UART_Tx/Tx_active_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37     UART_Tx/Tx_done_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     UART_Tx/Tx_serial_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     UART_Tx/clk_en/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     UART_Tx/clk_en/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34     UART_Tx/clk_en/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     UART_Tx/FSM_sequential_s_Tx_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     UART_Tx/FSM_sequential_s_Tx_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     UART_Tx/FSM_sequential_s_Tx_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     UART_Tx/Tx_active_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     UART_Tx/Tx_serial_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     UART_Tx/clk_en/ce_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     UART_Tx/clk_en/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     UART_Tx/clk_en/s_cnt_local_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     UART_Tx/clk_en/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     UART_Tx/clk_en/s_cnt_local_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     UART_Tx/clk_en/s_cnt_local_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     UART_Tx/clk_en/s_cnt_local_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     UART_Tx/clk_en/s_cnt_local_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     UART_Tx/clk_en/s_cnt_local_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     UART_Tx/clk_en/s_cnt_local_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     UART_Tx/clk_en/s_cnt_local_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     UART_Tx/clk_en/s_cnt_local_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     UART_Tx/clk_en/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34     UART_Tx/clk_en/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34     UART_Tx/clk_en/s_cnt_local_reg[11]/C



