=====
SETUP
25.191
18.048
43.239
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.266
6.634
i2c_config_m0/i2c_master_top_m0/n199_s50
9.710
10.278
i2c_config_m0/i2c_master_top_m0/n211_s102
12.908
13.197
i2c_config_m0/i2c_master_top_m0/n211_s28
13.199
13.778
i2c_config_m0/i2c_master_top_m0/n215_s32
14.487
15.054
i2c_config_m0/i2c_master_top_m0/n215_s15
15.474
15.982
i2c_config_m0/i2c_master_top_m0/n219_s10
16.729
17.297
i2c_config_m0/i2c_master_top_m0/n219_s6
17.469
18.048
i2c_config_m0/i2c_master_top_m0/txr_2_s0
18.048
=====
SETUP
25.290
17.959
43.249
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.266
6.634
i2c_config_m0/i2c_master_top_m0/n199_s50
9.710
10.278
i2c_config_m0/i2c_master_top_m0/n211_s102
12.908
13.197
i2c_config_m0/i2c_master_top_m0/n211_s28
13.199
13.778
i2c_config_m0/i2c_master_top_m0/n215_s32
14.487
15.054
i2c_config_m0/i2c_master_top_m0/n215_s15
15.474
15.982
i2c_config_m0/i2c_master_top_m0/n215_s9
16.652
17.219
i2c_config_m0/i2c_master_top_m0/n215_s6
17.392
17.959
i2c_config_m0/i2c_master_top_m0/txr_3_s0
17.959
=====
SETUP
25.876
17.373
43.249
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.266
6.634
i2c_config_m0/i2c_master_top_m0/n199_s36
9.491
10.070
i2c_config_m0/i2c_master_top_m0/n211_s45
11.485
12.064
i2c_config_m0/i2c_master_top_m0/n219_s30
13.255
13.822
i2c_config_m0/i2c_master_top_m0/n219_s15
13.995
14.286
i2c_config_m0/i2c_master_top_m0/n223_s18
15.087
15.661
i2c_config_m0/i2c_master_top_m0/n223_s9
16.042
16.621
i2c_config_m0/i2c_master_top_m0/n223_s6
16.794
17.373
i2c_config_m0/i2c_master_top_m0/txr_1_s0
17.373
=====
SETUP
25.937
17.302
43.239
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_3_s2
6.266
6.649
i2c_config_m0/i2c_master_top_m0/n199_s35
9.489
10.068
i2c_config_m0/i2c_master_top_m0/n223_s105
12.204
12.778
i2c_config_m0/i2c_master_top_m0/n228_s85
14.052
14.559
i2c_config_m0/i2c_master_top_m0/n228_s53
14.732
15.021
i2c_config_m0/i2c_master_top_m0/n228_s21
15.381
15.954
i2c_config_m0/i2c_master_top_m0/n228_s10
16.336
16.792
i2c_config_m0/i2c_master_top_m0/n228_s6
16.794
17.302
i2c_config_m0/i2c_master_top_m0/txr_0_s0
17.302
=====
SETUP
26.077
17.172
43.249
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.266
6.634
i2c_config_m0/i2c_master_top_m0/n199_s50
9.710
10.278
i2c_config_m0/i2c_master_top_m0/n207_s68
12.908
13.197
i2c_config_m0/i2c_master_top_m0/n211_s74
13.619
14.187
i2c_config_m0/i2c_master_top_m0/n211_s38
14.547
15.094
i2c_config_m0/i2c_master_top_m0/n211_s17
15.475
16.043
i2c_config_m0/i2c_master_top_m0/n211_s9
16.045
16.502
i2c_config_m0/i2c_master_top_m0/n211_s6
16.883
17.172
i2c_config_m0/i2c_master_top_m0/txr_4_s0
17.172
=====
SETUP
26.256
17.002
43.258
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.266
6.634
i2c_config_m0/i2c_master_top_m0/n199_s18
9.474
10.052
i2c_config_m0/i2c_master_top_m0/n215_s94
12.261
12.550
i2c_config_m0/i2c_master_top_m0/n199_s54
13.546
14.094
i2c_config_m0/i2c_master_top_m0/n199_s32
14.475
14.982
i2c_config_m0/i2c_master_top_m0/n199_s14
14.985
15.564
i2c_config_m0/i2c_master_top_m0/n199_s7
15.715
16.262
i2c_config_m0/i2c_master_top_m0/n199_s6
16.435
17.002
i2c_config_m0/i2c_master_top_m0/txr_7_s0
17.002
=====
SETUP
26.453
16.790
43.243
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.266
6.634
i2c_config_m0/i2c_master_top_m0/n228_s24
9.264
9.842
i2c_config_m0/i2c_master_top_m0/n228_s113
11.559
12.066
i2c_config_m0/i2c_master_top_m0/n223_s35
13.207
13.715
i2c_config_m0/i2c_master_top_m0/n207_s25
14.286
14.794
i2c_config_m0/i2c_master_top_m0/n207_s12
14.966
15.540
i2c_config_m0/i2c_master_top_m0/n207_s7
15.542
16.050
i2c_config_m0/i2c_master_top_m0/n207_s6
16.222
16.790
i2c_config_m0/i2c_master_top_m0/txr_5_s0
16.790
=====
SETUP
26.919
16.339
43.258
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.266
6.634
i2c_config_m0/i2c_master_top_m0/n199_s50
9.710
10.278
i2c_config_m0/i2c_master_top_m0/n211_s34
11.094
11.661
i2c_config_m0/i2c_master_top_m0/n203_s48
12.980
13.548
i2c_config_m0/i2c_master_top_m0/n203_s20
13.910
14.199
i2c_config_m0/i2c_master_top_m0/n203_s10
14.371
14.660
i2c_config_m0/i2c_master_top_m0/n203_s7
14.832
15.400
i2c_config_m0/i2c_master_top_m0/n203_s6
15.760
16.339
i2c_config_m0/i2c_master_top_m0/txr_6_s0
16.339
=====
SETUP
29.363
13.639
43.001
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.266
6.649
i2c_config_m0/i2c_master_top_m0/n199_s17
9.245
9.701
i2c_config_m0/i2c_master_top_m0/n199_s9
11.056
11.513
i2c_config_m0/n124_s14
12.148
12.695
i2c_config_m0/i2c_write_req_s4
12.700
13.279
i2c_config_m0/i2c_write_req_s0
13.639
=====
SETUP
29.903
13.346
43.249
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.266
6.649
i2c_config_m0/i2c_master_top_m0/n199_s17
9.245
9.701
i2c_config_m0/i2c_master_top_m0/n199_s9
11.056
11.513
i2c_config_m0/n124_s14
12.148
12.695
i2c_config_m0/i2c_write_req_s0
13.346
=====
SETUP
30.114
13.126
43.239
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
6.276
6.643
i2c_config_m0/i2c_master_top_m0/n199_s16
8.394
8.962
i2c_config_m0/n74_s2
11.054
11.628
i2c_config_m0/n73_s1
12.618
13.126
i2c_config_m0/lut_index_8_s2
13.126
=====
SETUP
30.214
13.016
43.230
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
6.276
6.643
i2c_config_m0/i2c_master_top_m0/n199_s16
8.394
8.962
i2c_config_m0/n74_s2
11.054
11.628
i2c_config_m0/n72_s2
12.049
12.506
i2c_config_m0/n72_s3
12.508
13.016
i2c_config_m0/lut_index_9_s2
13.016
=====
SETUP
30.345
12.645
42.990
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
6.285
6.667
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3
7.270
7.726
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s4
7.731
8.188
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s4
8.365
8.654
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s7
9.035
9.542
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s0
10.140
10.596
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2
11.189
11.696
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2
11.915
12.494
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
12.645
=====
SETUP
30.447
12.802
43.249
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
6.276
6.643
i2c_config_m0/i2c_master_top_m0/n199_s16
8.394
8.962
i2c_config_m0/n74_s2
11.054
11.628
i2c_config_m0/n74_s3
12.223
12.802
i2c_config_m0/lut_index_7_s2
12.802
=====
SETUP
30.604
12.405
43.009
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
6.266
6.649
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
7.189
7.736
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s3
8.104
8.651
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2
8.656
9.204
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s4
9.381
9.955
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2
10.106
10.674
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s4
10.887
11.466
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2
11.680
12.254
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
12.405
=====
SETUP
30.721
12.515
43.236
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_6_s2
6.266
6.649
i2c_config_m0/i2c_master_top_m0/n199_s17
9.245
9.701
i2c_config_m0/i2c_master_top_m0/n199_s9
11.056
11.513
i2c_config_m0/n100_s8
11.936
12.515
i2c_config_m0/state_0_s0
12.515
=====
SETUP
30.744
12.494
43.238
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
6.285
6.667
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3
7.270
7.726
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s4
7.731
8.188
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s4
8.365
8.654
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s7
9.035
9.542
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s0
10.140
10.596
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2
11.189
11.696
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8
11.915
12.494
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0
12.494
=====
SETUP
30.974
12.282
43.256
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0
6.285
6.667
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s3
7.270
7.726
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s4
7.731
8.188
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s4
8.365
8.654
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s7
9.035
9.542
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n302_s0
10.140
10.596
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2
11.189
11.696
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0
11.704
12.282
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0
12.282
=====
SETUP
31.065
12.174
43.239
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
6.276
6.643
i2c_config_m0/i2c_master_top_m0/n199_s16
8.394
8.962
i2c_config_m0/n76_s4
10.944
11.452
i2c_config_m0/n75_s1
11.667
12.174
i2c_config_m0/lut_index_6_s2
12.174
=====
SETUP
31.234
11.996
43.230
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
6.266
6.649
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
7.189
7.736
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s3
8.104
8.651
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s2
8.656
9.204
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s4
9.381
9.955
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2
10.106
10.674
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s0
11.417
11.996
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0
11.996
=====
SETUP
31.352
11.897
43.249
clk_ibuf
0.000
0.683
i2c_config_m0/lut_index_2_s2
6.276
6.643
i2c_config_m0/i2c_master_top_m0/n199_s16
8.394
8.962
i2c_config_m0/n76_s4
10.944
11.452
i2c_config_m0/n76_s3
11.608
11.897
i2c_config_m0/lut_index_5_s2
11.897
=====
SETUP
31.437
11.787
43.224
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0
6.275
6.658
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
6.838
7.405
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
8.003
8.570
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
8.578
9.085
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
9.302
9.880
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
10.058
10.377
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2
11.219
11.787
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
11.787
=====
SETUP
31.589
11.382
42.970
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0
6.275
6.658
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
6.838
7.405
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
8.003
8.570
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
8.578
9.085
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
9.302
9.880
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
10.058
10.349
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0
11.382
=====
SETUP
31.598
11.638
43.236
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_3_s0
6.266
6.649
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2
7.189
7.736
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s3
8.104
8.651
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s2
8.831
9.399
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s4
10.035
10.324
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n336_s1
11.070
11.637
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9_s0
11.637
=====
SETUP
31.675
11.568
43.243
clk_ibuf
0.000
0.683
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0
6.275
6.658
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3
6.838
7.405
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3
8.003
8.570
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3
8.578
9.085
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1
9.302
9.880
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0
10.058
10.377
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s2
11.000
11.568
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0
11.568
=====
HOLD
0.275
3.208
2.933
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
2.908
3.049
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3
3.055
3.207
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2
3.207
=====
HOLD
0.275
3.216
2.941
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_9_s2
2.915
3.056
i2c_config_m0/n72_s3
3.062
3.215
i2c_config_m0/lut_index_9_s2
3.215
=====
HOLD
0.275
3.246
2.970
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1
2.945
3.086
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n54_s3
3.092
3.246
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1
3.246
=====
HOLD
0.275
3.241
2.966
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
2.941
3.082
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n48_s3
3.088
3.241
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1
3.241
=====
HOLD
0.275
3.233
2.957
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1
2.932
3.073
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n45_s3
3.079
3.233
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1
3.233
=====
HOLD
0.275
3.240
2.965
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0
2.940
3.081
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12
3.087
3.240
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0
3.240
=====
HOLD
0.275
3.220
2.944
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0
2.919
3.060
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n157_s1
3.066
3.220
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0
3.220
=====
HOLD
0.275
3.212
2.937
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
2.911
3.053
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2
3.059
3.212
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0
3.212
=====
HOLD
0.275
3.212
2.937
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
2.911
3.053
i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9
3.059
3.212
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0
3.212
=====
HOLD
0.275
3.224
2.949
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0
2.924
3.065
i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10
3.071
3.224
i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0
3.224
=====
HOLD
0.275
3.225
2.950
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/read_s5
2.925
3.066
i2c_config_m0/i2c_master_top_m0/n81_s7
3.072
3.225
i2c_config_m0/i2c_master_top_m0/read_s5
3.225
=====
HOLD
0.278
3.225
2.947
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0
2.922
3.063
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s6
3.072
3.225
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_1_s0
3.225
=====
HOLD
0.278
3.225
2.947
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_4_s2
2.922
3.063
i2c_config_m0/n77_s1
3.072
3.225
i2c_config_m0/lut_index_4_s2
3.225
=====
HOLD
0.278
3.225
2.947
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_8_s2
2.922
3.063
i2c_config_m0/n73_s1
3.072
3.225
i2c_config_m0/lut_index_8_s2
3.225
=====
HOLD
0.278
3.222
2.944
clk_ibuf
0.000
0.675
i2c_config_m0/state_0_s0
2.919
3.060
i2c_config_m0/n100_s8
3.069
3.222
i2c_config_m0/state_0_s0
3.222
=====
HOLD
0.278
3.240
2.961
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1
2.936
3.077
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n50_s3
3.086
3.240
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1
3.240
=====
HOLD
0.278
3.240
2.962
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1
2.937
3.078
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n46_s1
3.087
3.240
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1
3.240
=====
HOLD
0.281
3.232
2.951
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_0_s4
2.926
3.067
i2c_config_m0/n81_s5
3.079
3.232
i2c_config_m0/lut_index_0_s4
3.232
=====
HOLD
0.281
3.232
2.951
clk_ibuf
0.000
0.675
i2c_config_m0/lut_index_2_s2
2.926
3.067
i2c_config_m0/n79_s3
3.079
3.232
i2c_config_m0/lut_index_2_s2
3.232
=====
HOLD
0.297
3.154
2.857
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk_en_s0
2.926
3.070
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0
3.154
=====
HOLD
0.318
3.172
2.855
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
2.919
3.063
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13_s0
3.172
=====
HOLD
0.318
3.172
2.855
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
2.919
3.063
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
3.172
=====
HOLD
0.318
3.172
2.855
clk_ibuf
0.000
0.675
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5
2.919
3.063
i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15_s0
3.172
=====
HOLD
0.328
3.294
2.966
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1
2.941
3.082
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n53_s3
3.088
3.294
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1
3.294
=====
HOLD
0.331
3.293
2.961
clk_ibuf
0.000
0.675
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0
2.936
3.077
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3
3.086
3.293
DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0
3.293
