
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

             Version B-2008.09 for linux -- Aug 25, 2008
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
#
# Your design
#
set base_name "mips"
mips
set rtl_file  "mips.v"
mips.v
set clock_name "clk"
clk
set clock_period 10.0
10.0
#
# Libraries
#
set target_library "~matutani/lib/fast.db ~matutani/lib/typical.db ~matutani/lib/slow.db"
~matutani/lib/fast.db ~matutani/lib/typical.db ~matutani/lib/slow.db
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library [concat "*" $target_library $synthetic_library]
* ~matutani/lib/fast.db ~matutani/lib/typical.db ~matutani/lib/slow.db dw_foundation.sldb
set symbol_library "generic.sldb"
generic.sldb
define_design_lib WORK -path ./WORK
1
#
# Read RTL file(s)
#
analyze -format verilog $rtl_file
Running PRESTO HDLC
Searching for ./mips.v
Compiling source file ./mips.v
Warning:  ./mips.v:235: Parameter keyword used in local parameter declaration. (VER-329)
Warning:  ./mips.v:235: Parameter keyword used in local parameter declaration. (VER-329)
Warning:  ./mips.v:236: Parameter keyword used in local parameter declaration. (VER-329)
Warning:  ./mips.v:236: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Loading db file '/home/staff2/matutani/lib/fast.db'
Loading db file '/home/staff2/matutani/lib/typical.db'
Loading db file '/home/staff2/matutani/lib/slow.db'
Loading db file '/usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/dw_foundation.sldb'
1
elaborate $base_name
Loading db file '/usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/gtech.db'
Loading db file '/usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mips'.
Information: Building the design 'controller'. (HDL-193)

Statistics for case statements in always block at line 73 in file
	'./mips.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
|            89            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 107 in file
	'./mips.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine controller line 68 in file
		'./mips.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'alucontrol'. (HDL-193)

Statistics for case statements in always block at line 208 in file
	'./mips.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           209            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'datapath' instantiated from design 'mips' with
	the parameters "8,3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux2' instantiated from design 'datapath_WIDTH8_REGBITS3' with
	the parameters "3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flopen' instantiated from design 'datapath_WIDTH8_REGBITS3' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine flopen_WIDTH8 line 335 in file
		'./mips.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flopenr' instantiated from design 'datapath_WIDTH8_REGBITS3' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine flopenr_WIDTH8 line 344 in file
		'./mips.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flop' instantiated from design 'datapath_WIDTH8_REGBITS3' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine flop_WIDTH8 line 326 in file
		'./mips.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux2' instantiated from design 'datapath_WIDTH8_REGBITS3' with
	the parameters "8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux4' instantiated from design 'datapath_WIDTH8_REGBITS3' with
	the parameters "8". (HDL-193)

Statistics for case statements in always block at line 362 in file
	'./mips.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           363            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'regfile' instantiated from design 'datapath_WIDTH8_REGBITS3' with
	the parameters "8,3". (HDL-193)

Inferred memory devices in process
	in routine regfile_WIDTH8_REGBITS3 line 307 in file
		'./mips.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       RAM_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================================
|      block name/line        | Inputs | Outputs | # sel inputs | MB |
======================================================================
| regfile_WIDTH8_REGBITS3/310 |   8    |    8    |      3       | N  |
| regfile_WIDTH8_REGBITS3/311 |   8    |    8    |      3       | N  |
======================================================================
Presto compilation completed successfully.
Information: Building the design 'alu' instantiated from design 'datapath_WIDTH8_REGBITS3' with
	the parameters "8". (HDL-193)

Statistics for case statements in always block at line 285 in file
	'./mips.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           286            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'zerodetect' instantiated from design 'datapath_WIDTH8_REGBITS3' with
	the parameters "8". (HDL-193)
Presto compilation completed successfully.
1
current_design $base_name
Current design is 'mips'.
{mips}
link

  Linking design 'mips'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (13 designs)              /home/cur11/j/j151080D/VLSI/10/vlsi_10/mips.db, etc
  NangateOpenCellLibrary (library) /home/staff2/matutani/lib/fast.db
  NangateOpenCellLibrary (library) /home/staff2/matutani/lib/typical.db
  NangateOpenCellLibrary (library) /home/staff2/matutani/lib/slow.db
  dw_foundation.sldb (library) /usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/dw_foundation.sldb

1
uniquify
Removing uniquified design 'flopen_WIDTH8'.
Removing uniquified design 'flop_WIDTH8'.
Removing uniquified design 'mux2_WIDTH8'.
Removing uniquified design 'mux4_WIDTH8'.
  Uniquified 4 instances of design 'flopen_WIDTH8'.
  Uniquified 4 instances of design 'flop_WIDTH8'.
  Uniquified 3 instances of design 'mux2_WIDTH8'.
  Uniquified 2 instances of design 'mux4_WIDTH8'.
1
#
# Timing
#
create_clock -name $clock_name -period $clock_period [find port $clock_name]
1
set_clock_uncertainty 0.02 [get_clocks $clock_name]
1
set_input_delay 0.1 -clock clk [remove_from_collection [all_inputs] {clk reset}]
1
set_output_delay 0.1 -clock clk [all_outputs]
1
#
# Clock gating
#
#set_clock_gating_style -sequential latch
#insert_clock_gating
#
# Design synthesis
#
compile -map_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | B-2008.09-DWBB_0809 |    *     |
| Licensed DW Building Blocks             | B-2008.09-DWBB_0809 |    *     |
============================================================================


Information: There are 25 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition fast set on design mips has different process,
voltage and temperatures parameters than the parameters at which target library 
NangateOpenCellLibrary is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'zerodetect_WIDTH8'
  Processing 'alu_WIDTH8'
  Processing 'regfile_WIDTH8_REGBITS3'
  Processing 'mux2_WIDTH8_0'
  Processing 'mux4_WIDTH8_0'
  Processing 'flop_WIDTH8_0'
  Processing 'flopenr_WIDTH8'
  Processing 'flopen_WIDTH8_0'
  Processing 'mux2_WIDTH3'
  Processing 'datapath_WIDTH8_REGBITS3'
  Processing 'alucontrol'
  Processing 'controller'
  Processing 'mips'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'alu_WIDTH8_DW01_add_0'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1615.7      0.00       0.0      99.7                          
    0:00:01    1366.7      0.00       0.0      38.8                          
    0:00:01    1366.7      0.00       0.0      38.8                          
    0:00:01    1366.7      0.00       0.0      38.8                          
    0:00:01    1366.7      0.00       0.0      38.8                          
    0:00:01    1366.7      0.00       0.0      38.8                          
    0:00:01    1368.6      0.00       0.0      29.0                          
    0:00:01    1370.4      0.00       0.0      19.2                          
    0:00:01    1372.3      0.00       0.0       9.6                          
    0:00:01    1374.2      0.00       0.0       0.0                          
    0:00:01    1374.2      0.00       0.0       0.0                          
    0:00:01    1374.2      0.00       0.0       0.0                          
    0:00:01    1374.2      0.00       0.0       0.0                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1374.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1374.2      0.00       0.0       0.0                          
    0:00:01    1374.2      0.00       0.0       0.0                          
    0:00:01    1374.2      0.00       0.0       0.0                          
    0:00:01    1374.2      0.00       0.0       0.0                          
    0:00:01    1374.2      0.00       0.0       0.0                          
    0:00:01    1374.2      0.00       0.0       0.0                          
    0:00:01    1372.6      0.00       0.0       0.0                          
    0:00:01    1372.6      0.00       0.0       0.0                          
    0:00:01    1372.6      0.00       0.0       0.0                          
    0:00:01    1372.6      0.00       0.0       0.0                          
    0:00:01    1372.6      0.00       0.0       0.0                          
    0:00:01    1372.6      0.00       0.0       0.0                          
    0:00:01    1372.6      0.00       0.0       0.0                          
Loading db file '/home/staff2/matutani/lib/fast.db'
Loading db file '/home/staff2/matutani/lib/typical.db'
Loading db file '/home/staff2/matutani/lib/slow.db'

  Optimization Complete
  ---------------------
1
compile -incremental_mapping -map_effort high

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition fast set on design mips has different process,
voltage and temperatures parameters than the parameters at which target library 
NangateOpenCellLibrary is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'zerodetect_WIDTH8'
  Processing 'alu_WIDTH8_DW01_add_0'
  Processing 'alu_WIDTH8'
  Processing 'regfile_WIDTH8_REGBITS3'
  Processing 'mux2_WIDTH8_0'
  Processing 'mux4_WIDTH8_0'
  Processing 'mux4_WIDTH8_1'
  Processing 'mux2_WIDTH8_1'
  Processing 'mux2_WIDTH8_2'
  Processing 'flop_WIDTH8_0'
  Processing 'flopenr_WIDTH8'
  Processing 'flopen_WIDTH8_0'
  Processing 'flopen_WIDTH8_3'
  Processing 'mux2_WIDTH3'
  Processing 'datapath_WIDTH8_REGBITS3'
  Processing 'alucontrol'
  Processing 'controller'
  Processing 'mips'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    1372.6      0.00       0.0       0.0                          
    0:00:01    1372.6      0.00       0.0       0.0                          
Loading db file '/home/staff2/matutani/lib/fast.db'
Loading db file '/home/staff2/matutani/lib/typical.db'
Loading db file '/home/staff2/matutani/lib/slow.db'

  Optimization Complete
  ---------------------
1
#
# Output
#
write -format verilog -hierarchy -output ${base_name}.vnet
Writing verilog file '/home/cur11/j/j151080D/VLSI/10/vlsi_10/mips.vnet'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 20 nets to module mips using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc ${base_name}.sdc
1
# report_timing
# report_reference -hier
# quit
Information: Defining new variable 'base_name'. (CMD-041)
Information: Defining new variable 'clock_name'. (CMD-041)
Information: Defining new variable 'clock_period'. (CMD-041)
Information: Defining new variable 'rtl_file'. (CMD-041)
dc_shell> eit
Error: unknown command 'eit' (CMD-005)
dc_shell> exit

Thank you...
