

================================================================
== Vitis HLS Report for 'B_PE_dummy_in_3_x0'
================================================================
* Date:           Sun Sep 18 20:11:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524290|   524290|  1.747 ms|  1.747 ms|  524290|  524290|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                                                 Loop Name                                                 |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- B_PE_dummy_in_3_x0_loop_1_B_PE_dummy_in_3_x0_loop_3_B_PE_dummy_in_3_x0_loop_4_B_PE_dummy_in_3_x0_loop_5  |   524288|   524288|         2|          1|          1|  524288|       yes|
        +-----------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       52|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       61|     -|
|Register             |        -|      -|       27|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       27|      113|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln890_fu_63_p2                |         +|   0|  0|  27|          20|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_fu_69_p2               |      icmp|   0|  0|  15|          20|          21|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  52|          46|          28|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  14|          3|    1|          3|
    |fifo_B_PE_8_3_x0127_blk_n  |   9|          2|    1|          2|
    |indvar_flatten59_reg_52    |   9|          2|   20|         40|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  61|         13|   24|         51|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln890_reg_80        |   1|   0|    1|          0|
    |indvar_flatten59_reg_52  |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|   B_PE_dummy_in_3_x0|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|   B_PE_dummy_in_3_x0|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|   B_PE_dummy_in_3_x0|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|   B_PE_dummy_in_3_x0|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|   B_PE_dummy_in_3_x0|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|   B_PE_dummy_in_3_x0|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|   B_PE_dummy_in_3_x0|  return value|
|fifo_B_PE_8_3_x0127_dout     |   in|  512|     ap_fifo|  fifo_B_PE_8_3_x0127|       pointer|
|fifo_B_PE_8_3_x0127_empty_n  |   in|    1|     ap_fifo|  fifo_B_PE_8_3_x0127|       pointer|
|fifo_B_PE_8_3_x0127_read     |  out|    1|     ap_fifo|  fifo_B_PE_8_3_x0127|       pointer|
+-----------------------------+-----+-----+------------+---------------------+--------------+

