--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33251 paths analyzed, 4067 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.230ns.
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (SLICE_X55Y63.B3), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X57Y60.B2      net (fanout=3)        1.333   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X57Y60.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X57Y60.A1      net (fanout=4)        0.940   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X57Y60.A       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC119
    SLICE_X45Y69.D1      net (fanout=16)       2.457   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC119
    SLICE_X45Y69.D       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X55Y63.B3      net (fanout=3)        1.483   N139
    SLICE_X55Y63.CLK     Tas                   0.373   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.881ns (1.668ns logic, 6.213ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.567ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X57Y60.B2      net (fanout=3)        1.333   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X57Y60.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X56Y60.B2      net (fanout=4)        1.129   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X56Y60.B       Tilo                  0.254   N171
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X45Y69.D2      net (fanout=15)       1.959   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X45Y69.D       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X55Y63.B3      net (fanout=3)        1.483   N139
    SLICE_X55Y63.CLK     Tas                   0.373   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.567ns (1.663ns logic, 5.904ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.911ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.297 - 0.311)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.BQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X57Y60.B5      net (fanout=3)        0.451   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X57Y60.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X57Y60.A1      net (fanout=4)        0.940   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X57Y60.A       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC119
    SLICE_X45Y69.D1      net (fanout=16)       2.457   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC119
    SLICE_X45Y69.D       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X55Y63.B3      net (fanout=3)        1.483   N139
    SLICE_X55Y63.CLK     Tas                   0.373   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      6.911ns (1.580ns logic, 5.331ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3 (SLICE_X45Y70.CE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.369ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.699 - 0.745)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X57Y60.B2      net (fanout=3)        1.333   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X57Y60.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X57Y60.A1      net (fanout=4)        0.940   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X57Y60.A       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC119
    SLICE_X45Y69.D1      net (fanout=16)       2.457   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC119
    SLICE_X45Y69.D       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X45Y69.C6      net (fanout=3)        0.157   N139
    SLICE_X45Y69.C       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X45Y70.CE      net (fanout=2)        0.538   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X45Y70.CLK     Tceck                 0.390   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      7.369ns (1.944ns logic, 5.425ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.055ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.699 - 0.745)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X57Y60.B2      net (fanout=3)        1.333   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X57Y60.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X56Y60.B2      net (fanout=4)        1.129   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X56Y60.B       Tilo                  0.254   N171
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X45Y69.D2      net (fanout=15)       1.959   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X45Y69.D       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X45Y69.C6      net (fanout=3)        0.157   N139
    SLICE_X45Y69.C       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X45Y70.CE      net (fanout=2)        0.538   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X45Y70.CLK     Tceck                 0.390   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      7.055ns (1.939ns logic, 5.116ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.053ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.699 - 0.743)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y59.AMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6
    SLICE_X54Y59.B3      net (fanout=4)        1.314   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
    SLICE_X54Y59.B       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC61
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC611
    SLICE_X54Y59.A5      net (fanout=2)        0.201   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC61
    SLICE_X54Y59.A       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC61
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111
    SLICE_X56Y59.B1      net (fanout=1)        1.338   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11
    SLICE_X56Y59.B       Tilo                  0.254   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC81
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC113
    SLICE_X45Y69.C4      net (fanout=17)       1.771   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC113
    SLICE_X45Y69.C       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X45Y70.CE      net (fanout=2)        0.538   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X45Y70.CLK     Tceck                 0.390   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      7.053ns (1.891ns logic, 5.162ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1 (SLICE_X45Y70.CE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.699 - 0.745)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X57Y60.B2      net (fanout=3)        1.333   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X57Y60.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X57Y60.A1      net (fanout=4)        0.940   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X57Y60.A       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC119
    SLICE_X45Y69.D1      net (fanout=16)       2.457   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC119
    SLICE_X45Y69.D       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X45Y69.C6      net (fanout=3)        0.157   N139
    SLICE_X45Y69.C       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X45Y70.CE      net (fanout=2)        0.538   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X45Y70.CLK     Tceck                 0.365   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (1.919ns logic, 5.425ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.030ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.699 - 0.745)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X57Y60.B2      net (fanout=3)        1.333   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X57Y60.B       Tilo                  0.259   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X56Y60.B2      net (fanout=4)        1.129   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X56Y60.B       Tilo                  0.254   N171
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X45Y69.D2      net (fanout=15)       1.959   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X45Y69.D       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X45Y69.C6      net (fanout=3)        0.157   N139
    SLICE_X45Y69.C       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X45Y70.CE      net (fanout=2)        0.538   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X45Y70.CLK     Tceck                 0.365   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.030ns (1.914ns logic, 5.116ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.028ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.699 - 0.743)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y59.AMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_6
    SLICE_X54Y59.B3      net (fanout=4)        1.314   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<6>
    SLICE_X54Y59.B       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC61
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC611
    SLICE_X54Y59.A5      net (fanout=2)        0.201   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC61
    SLICE_X54Y59.A       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC61
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111
    SLICE_X56Y59.B1      net (fanout=1)        1.338   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11
    SLICE_X56Y59.B       Tilo                  0.254   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC81
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC113
    SLICE_X45Y69.C4      net (fanout=17)       1.771   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC113
    SLICE_X45Y69.C       Tilo                  0.259   N139
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X45Y70.CE      net (fanout=2)        0.538   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X45Y70.CLK     Tceck                 0.365   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.028ns (1.866ns logic, 5.162ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1 (SLICE_X19Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_0 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_0 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.AQ      Tcko                  0.198   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_0
    SLICE_X19Y57.BX      net (fanout=2)        0.149   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<0>
    SLICE_X19Y57.CLK     Tckdi       (-Th)    -0.059   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_1
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.257ns logic, 0.149ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd17 (SLICE_X20Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd17 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd17 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y64.AQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd20
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd17
    SLICE_X20Y64.A6      net (fanout=3)        0.023   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd17
    SLICE_X20Y64.CLK     Tah         (-Th)    -0.190   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd20
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd17-In1
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sCURRENT_STATE_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3 (SLICE_X21Y64.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y64.CQ      Tcko                  0.198   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_2
    SLICE_X21Y64.C5      net (fanout=5)        0.067   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT<2>
    SLICE_X21Y64.CLK     Tah         (-Th)    -0.155   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/Mcount_sTR_PERIOD_CNT_xor<3>11
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sTR_PERIOD_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT_0/CK
  Location pin: SLICE_X26Y67.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT<3>/SR
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT_0/SR
  Location pin: SLICE_X26Y67.SR
  Clock network: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sDATA_BYTE_CNT_1/CK
  Location pin: SLICE_X26Y67.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    8.230|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33251 paths, 0 nets, and 5847 connections

Design statistics:
   Minimum period:   8.230ns{1}   (Maximum frequency: 121.507MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 10 13:57:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



