library IEEE;
use IEEE.std_logic_1164.all;
----------------------------------------------
ENTITY m_counter IS
	PORT (clk: IN std_logic;
			s_count, m_count: IN INTEGER RANGE 0 TO 9;
			mm_count: IN INTEGER RANGE 0 TO 5;
			count: OUT INTEGER RANGE 0 TO 9);
END ENTITY;
----------------------------------------------
ARCHITECTURE m_counter OF m_counter IS
SIGNAL temp: INTEGER RANGE 0 TO 10;
BEGIN
	PROCESS(clk, s_count, mm_count)
	BEGIN
		IF (clk'EVENt AND clk='1') THEN
			IF (s_count = 9) THEN
				IF (mm_count = 5) THEN
					IF (m_count = 9) THEN
						IF (temp = 9) THEN
							temp <= 0;
						ELSE
							temp <= temp + 1;
						END IF;
					END IF;
				END IF;
			END IF;
		END IF;
	END PROCESS;
	count <= temp;
END ARCHITECTURE;
----------------------------------------------
