(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "sdram_controller")
  (DATE "Tue Mar 25 12:26:22 2025")
  (VENDOR "Lattice")
  (PROGRAM "ldbanno")
  (VERSION "Diamond (64-bit) 3.14.0.75.2")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "SLICE_0")
    (INSTANCE SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 FCO (718:803:889)(718:803:889))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_1")
    (INSTANCE SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F1 (718:803:889)(718:803:889))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_2")
    (INSTANCE SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 FCO (718:803:889)(718:803:889))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 FCO (718:803:889)(718:803:889))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F1 (718:803:889)(718:803:889))
        (IOPATH C0 FCO (827:925:1023)(827:925:1023))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F1 (718:803:889)(718:803:889))
        (IOPATH B0 FCO (827:925:1023)(827:925:1023))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_3")
    (INSTANCE SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 FCO (718:803:889)(718:803:889))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 FCO (718:803:889)(718:803:889))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F1 (718:803:889)(718:803:889))
        (IOPATH C0 FCO (827:925:1023)(827:925:1023))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F1 (718:803:889)(718:803:889))
        (IOPATH B0 FCO (827:925:1023)(827:925:1023))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_4")
    (INSTANCE SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 FCO (718:803:889)(718:803:889))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 FCO (718:803:889)(718:803:889))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F1 (718:803:889)(718:803:889))
        (IOPATH C0 FCO (827:925:1023)(827:925:1023))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F1 (718:803:889)(718:803:889))
        (IOPATH B0 FCO (827:925:1023)(827:925:1023))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_5")
    (INSTANCE SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 FCO (718:803:889)(718:803:889))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 FCO (718:803:889)(718:803:889))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F1 (718:803:889)(718:803:889))
        (IOPATH C0 FCO (827:925:1023)(827:925:1023))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F1 (718:803:889)(718:803:889))
        (IOPATH B0 FCO (827:925:1023)(827:925:1023))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_6")
    (INSTANCE SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 FCO (718:803:889)(718:803:889))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 FCO (718:803:889)(718:803:889))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F1 (718:803:889)(718:803:889))
        (IOPATH C0 FCO (827:925:1023)(827:925:1023))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F1 (718:803:889)(718:803:889))
        (IOPATH B0 FCO (827:925:1023)(827:925:1023))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_7")
    (INSTANCE SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 FCO (718:803:889)(718:803:889))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 FCO (718:803:889)(718:803:889))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F1 (718:803:889)(718:803:889))
        (IOPATH C0 FCO (827:925:1023)(827:925:1023))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F1 (718:803:889)(718:803:889))
        (IOPATH B0 FCO (827:925:1023)(827:925:1023))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_8")
    (INSTANCE SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 FCO (718:803:889)(718:803:889))
        (IOPATH B1 FCO (718:803:889)(718:803:889))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_9")
    (INSTANCE SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_10")
    (INSTANCE SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_11")
    (INSTANCE SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_12")
    (INSTANCE SLICE_12)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_13")
    (INSTANCE SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_14")
    (INSTANCE SLICE_14)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_15")
    (INSTANCE SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_16")
    (INSTANCE SLICE_16)
    (DELAY
      (ABSOLUTE
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 FCO (718:803:889)(718:803:889))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F1 (718:803:889)(718:803:889))
        (IOPATH A0 FCO (827:925:1023)(827:925:1023))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
        (IOPATH FCI F0 (473:529:585)(473:529:585))
        (IOPATH FCI F1 (519:581:643)(519:581:643))
        (IOPATH FCI FCO (130:146:162)(130:146:162))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_17")
    (INSTANCE SLICE_17)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_18")
    (INSTANCE SLICE_18)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_19")
    (INSTANCE SLICE_19)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_20")
    (INSTANCE SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_21")
    (INSTANCE SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_22")
    (INSTANCE SLICE_22)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_23")
    (INSTANCE SLICE_23)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_24")
    (INSTANCE SLICE_24)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_25")
    (INSTANCE SLICE_25)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_26")
    (INSTANCE SLICE_26)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_27")
    (INSTANCE SLICE_27)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_28")
    (INSTANCE SLICE_28)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD LSR (posedge CLK) (225:249:274)(-225:-183:-141))
    )
    (TIMINGCHECK
      (WIDTH (posedge LSR) (4000:4000:4000))
      (WIDTH (negedge LSR) (4000:4000:4000))
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_29")
    (INSTANCE SLICE_29)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_30")
    (INSTANCE SLICE_30)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_31")
    (INSTANCE SLICE_31)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_32")
    (INSTANCE SLICE_32)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_33")
    (INSTANCE SLICE_33)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_34")
    (INSTANCE SLICE_34)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_35")
    (INSTANCE SLICE_35)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_36")
    (INSTANCE SLICE_36)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_37")
    (INSTANCE SLICE_37)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_38")
    (INSTANCE SLICE_38)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_39")
    (INSTANCE SLICE_39)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_40")
    (INSTANCE SLICE_40)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
        (IOPATH CLK Q1 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (130:148:166)(-34:-22:-11))
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_41")
    (INSTANCE SLICE_41)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
        (IOPATH CLK Q0 (392:422:452)(392:422:452))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (130:148:166)(-34:-22:-11))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1250:1250:1250))
      (WIDTH (negedge CLK) (1250:1250:1250))
    )
  )
  (CELL
    (CELLTYPE "SLICE_42")
    (INSTANCE SLICE_42)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_43")
    (INSTANCE SLICE_43)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_44")
    (INSTANCE SLICE_44)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_45")
    (INSTANCE SLICE_45)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_46")
    (INSTANCE SLICE_46)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_47")
    (INSTANCE SLICE_47)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_48")
    (INSTANCE SLICE_48)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_49")
    (INSTANCE SLICE_49)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_50")
    (INSTANCE SLICE_50)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_51")
    (INSTANCE SLICE_51)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_52")
    (INSTANCE SLICE_52)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_53")
    (INSTANCE SLICE_53)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_54")
    (INSTANCE SLICE_54)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_55")
    (INSTANCE SLICE_55)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_56")
    (INSTANCE SLICE_56)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_57")
    (INSTANCE SLICE_57)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_58")
    (INSTANCE SLICE_58)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_59")
    (INSTANCE SLICE_59)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_60")
    (INSTANCE SLICE_60)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_61")
    (INSTANCE SLICE_61)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_62")
    (INSTANCE SLICE_62)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_63")
    (INSTANCE SLICE_63)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_64")
    (INSTANCE SLICE_64)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_65")
    (INSTANCE SLICE_65)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_66")
    (INSTANCE SLICE_66)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_67")
    (INSTANCE SLICE_67)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_68")
    (INSTANCE SLICE_68)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_69")
    (INSTANCE SLICE_69)
    (DELAY
      (ABSOLUTE
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_70")
    (INSTANCE SLICE_70)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_71")
    (INSTANCE SLICE_71)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_72")
    (INSTANCE SLICE_72)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_73")
    (INSTANCE SLICE_73)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
        (IOPATH A0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_74")
    (INSTANCE SLICE_74)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (367:431:495)(367:431:495))
        (IOPATH C1 F1 (367:431:495)(367:431:495))
        (IOPATH B1 F1 (367:431:495)(367:431:495))
        (IOPATH A1 F1 (367:431:495)(367:431:495))
        (IOPATH D0 F0 (367:431:495)(367:431:495))
        (IOPATH C0 F0 (367:431:495)(367:431:495))
        (IOPATH B0 F0 (367:431:495)(367:431:495))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_0_")
    (INSTANCE ram_side_chip0_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport0 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport0 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport0) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_busy_port")
    (INSTANCE soc_side_busy_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO soc_side_busy_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_busy_port_MGIOL")
    (INSTANCE soc_side_busy_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "clk")
    (INSTANCE clk_I)
    (DELAY
      (ABSOLUTE
        (IOPATH clk PADDI (1007:1069:1132)(1007:1069:1132))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge clk) (3330:3330:3330))
      (WIDTH (negedge clk) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_ck_en_port")
    (INSTANCE ram_side_ck_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_ck_en_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_wr_en_port")
    (INSTANCE ram_side_wr_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO ram_side_wr_en_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_wr_en_port_MGIOL")
    (INSTANCE ram_side_wr_en_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "ram_side_cas_n_port")
    (INSTANCE ram_side_cas_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO ram_side_cas_n_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_cas_n_port_MGIOL")
    (INSTANCE ram_side_cas_n_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "ram_side_ras_n_port")
    (INSTANCE ram_side_ras_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO ram_side_ras_n_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_ras_n_port_MGIOL")
    (INSTANCE ram_side_ras_n_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "ram_side_cs_n_port")
    (INSTANCE ram_side_cs_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_cs_n_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_15_")
    (INSTANCE ram_side_chip1_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport15 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport15 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport15) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_14_")
    (INSTANCE ram_side_chip1_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport14 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport14 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport14) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_13_")
    (INSTANCE ram_side_chip1_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport13 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport13 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport13) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_12_")
    (INSTANCE ram_side_chip1_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport12 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport12 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport12) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_11_")
    (INSTANCE ram_side_chip1_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport11 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport11 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport11) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_10_")
    (INSTANCE ram_side_chip1_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport10 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport10 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport10) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_9_")
    (INSTANCE ram_side_chip1_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport9 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport9 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport9) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_8_")
    (INSTANCE ram_side_chip1_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport8 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport8 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport8) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_7_")
    (INSTANCE ram_side_chip1_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport7 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport7 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport7) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_6_")
    (INSTANCE ram_side_chip1_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport6 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport6 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport6) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_5_")
    (INSTANCE ram_side_chip1_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport5 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport5 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport5) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_4_")
    (INSTANCE ram_side_chip1_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport4 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport4 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport4) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_3_")
    (INSTANCE ram_side_chip1_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport3 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport3 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport3) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_2_")
    (INSTANCE ram_side_chip1_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport2 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport2 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport2) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_1_")
    (INSTANCE ram_side_chip1_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport1 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport1 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport1) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_data_port_0_")
    (INSTANCE ram_side_chip1_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip1dataport0 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip1dataport0 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip1dataport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip1dataport0) (3330:3330:3330))
      (WIDTH (negedge ramsidechip1dataport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_udqm_port")
    (INSTANCE ram_side_chip1_udqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip1_udqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip1_ldqm_port")
    (INSTANCE ram_side_chip1_ldqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip1_ldqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_15_")
    (INSTANCE ram_side_chip0_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport15 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport15 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport15) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_14_")
    (INSTANCE ram_side_chip0_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport14 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport14 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport14) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_13_")
    (INSTANCE ram_side_chip0_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport13 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport13 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport13) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_12_")
    (INSTANCE ram_side_chip0_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport12 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport12 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport12) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_11_")
    (INSTANCE ram_side_chip0_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport11 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport11 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport11) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_10_")
    (INSTANCE ram_side_chip0_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport10 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport10 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport10) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_9_")
    (INSTANCE ram_side_chip0_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport9 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport9 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport9) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_8_")
    (INSTANCE ram_side_chip0_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport8 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport8 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport8) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_7_")
    (INSTANCE ram_side_chip0_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport7 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport7 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport7) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_6_")
    (INSTANCE ram_side_chip0_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport6 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport6 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport6) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_5_")
    (INSTANCE ram_side_chip0_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport5 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport5 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport5) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_4_")
    (INSTANCE ram_side_chip0_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport4 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport4 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport4) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_3_")
    (INSTANCE ram_side_chip0_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport3 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport3 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport3) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_2_")
    (INSTANCE ram_side_chip0_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport2 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport2 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport2) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_data_port_1_")
    (INSTANCE ram_side_chip0_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDT ramsidechip0dataport1 (2349:3502:4656)(2349:3502:4656)
          (2349:3502:4656)(2349:3502:4656)(2349:3502:4656)(2349:3502:4656))
        (IOPATH PADDO ramsidechip0dataport1 (3220:3334:3448)(3220:3334:3448))
        (IOPATH ramsidechip0dataport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge ramsidechip0dataport1) (3330:3330:3330))
      (WIDTH (negedge ramsidechip0dataport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_udqm_port")
    (INSTANCE ram_side_chip0_udqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip0_udqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_chip0_ldqm_port")
    (INSTANCE ram_side_chip0_ldqm_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ram_side_chip0_ldqm_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_bank_addr_port_1_")
    (INSTANCE ram_side_bank_addr_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsidebankaddrport1 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_bank_addr_port_0_")
    (INSTANCE ram_side_bank_addr_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsidebankaddrport0 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_11_")
    (INSTANCE ram_side_addr_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport11 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_10_")
    (INSTANCE ram_side_addr_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport10 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_9_")
    (INSTANCE ram_side_addr_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport9 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_8_")
    (INSTANCE ram_side_addr_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport8 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_7_")
    (INSTANCE ram_side_addr_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport7 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_6_")
    (INSTANCE ram_side_addr_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport6 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_5_")
    (INSTANCE ram_side_addr_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport5 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_4_")
    (INSTANCE ram_side_addr_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport4 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_3_")
    (INSTANCE ram_side_addr_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport3 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_2_")
    (INSTANCE ram_side_addr_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport2 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_1_")
    (INSTANCE ram_side_addr_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport1 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "ram_side_addr_port_0_")
    (INSTANCE ram_side_addr_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ramsideaddrport0 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_en_port")
    (INSTANCE soc_side_rd_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH soc_side_rd_en_port PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge soc_side_rd_en_port) (3330:3330:3330))
      (WIDTH (negedge soc_side_rd_en_port) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_31_")
    (INSTANCE soc_side_rd_data_port\[31\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport31 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_31__MGIOL")
    (INSTANCE soc_side_rd_data_port\[31\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_30_")
    (INSTANCE soc_side_rd_data_port\[30\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport30 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_30__MGIOL")
    (INSTANCE soc_side_rd_data_port\[30\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_29_")
    (INSTANCE soc_side_rd_data_port\[29\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport29 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_29__MGIOL")
    (INSTANCE soc_side_rd_data_port\[29\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_28_")
    (INSTANCE soc_side_rd_data_port\[28\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport28 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_28__MGIOL")
    (INSTANCE soc_side_rd_data_port\[28\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_27_")
    (INSTANCE soc_side_rd_data_port\[27\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport27 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_27__MGIOL")
    (INSTANCE soc_side_rd_data_port\[27\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_26_")
    (INSTANCE soc_side_rd_data_port\[26\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport26 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_26__MGIOL")
    (INSTANCE soc_side_rd_data_port\[26\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_25_")
    (INSTANCE soc_side_rd_data_port\[25\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport25 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_25__MGIOL")
    (INSTANCE soc_side_rd_data_port\[25\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_24_")
    (INSTANCE soc_side_rd_data_port\[24\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport24 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_24__MGIOL")
    (INSTANCE soc_side_rd_data_port\[24\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_23_")
    (INSTANCE soc_side_rd_data_port\[23\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport23 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_23__MGIOL")
    (INSTANCE soc_side_rd_data_port\[23\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_22_")
    (INSTANCE soc_side_rd_data_port\[22\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport22 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_22__MGIOL")
    (INSTANCE soc_side_rd_data_port\[22\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_21_")
    (INSTANCE soc_side_rd_data_port\[21\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport21 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_21__MGIOL")
    (INSTANCE soc_side_rd_data_port\[21\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_20_")
    (INSTANCE soc_side_rd_data_port\[20\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport20 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_20__MGIOL")
    (INSTANCE soc_side_rd_data_port\[20\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_19_")
    (INSTANCE soc_side_rd_data_port\[19\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport19 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_19__MGIOL")
    (INSTANCE soc_side_rd_data_port\[19\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_18_")
    (INSTANCE soc_side_rd_data_port\[18\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport18 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_18__MGIOL")
    (INSTANCE soc_side_rd_data_port\[18\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_17_")
    (INSTANCE soc_side_rd_data_port\[17\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport17 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_17__MGIOL")
    (INSTANCE soc_side_rd_data_port\[17\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_16_")
    (INSTANCE soc_side_rd_data_port\[16\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport16 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_16__MGIOL")
    (INSTANCE soc_side_rd_data_port\[16\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_15_")
    (INSTANCE soc_side_rd_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport15 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_15__MGIOL")
    (INSTANCE soc_side_rd_data_port\[15\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_14_")
    (INSTANCE soc_side_rd_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport14 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_14__MGIOL")
    (INSTANCE soc_side_rd_data_port\[14\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_13_")
    (INSTANCE soc_side_rd_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport13 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_13__MGIOL")
    (INSTANCE soc_side_rd_data_port\[13\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_12_")
    (INSTANCE soc_side_rd_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport12 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_12__MGIOL")
    (INSTANCE soc_side_rd_data_port\[12\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_11_")
    (INSTANCE soc_side_rd_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport11 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_11__MGIOL")
    (INSTANCE soc_side_rd_data_port\[11\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_10_")
    (INSTANCE soc_side_rd_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport10 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_10__MGIOL")
    (INSTANCE soc_side_rd_data_port\[10\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_9_")
    (INSTANCE soc_side_rd_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport9 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_9__MGIOL")
    (INSTANCE soc_side_rd_data_port\[9\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_8_")
    (INSTANCE soc_side_rd_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport8 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_8__MGIOL")
    (INSTANCE soc_side_rd_data_port\[8\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_7_")
    (INSTANCE soc_side_rd_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport7 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_7__MGIOL")
    (INSTANCE soc_side_rd_data_port\[7\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_6_")
    (INSTANCE soc_side_rd_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport6 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_6__MGIOL")
    (INSTANCE soc_side_rd_data_port\[6\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_5_")
    (INSTANCE soc_side_rd_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport5 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_5__MGIOL")
    (INSTANCE soc_side_rd_data_port\[5\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_4_")
    (INSTANCE soc_side_rd_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport4 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_4__MGIOL")
    (INSTANCE soc_side_rd_data_port\[4\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_3_")
    (INSTANCE soc_side_rd_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport3 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_3__MGIOL")
    (INSTANCE soc_side_rd_data_port\[3\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_2_")
    (INSTANCE soc_side_rd_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport2 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_2__MGIOL")
    (INSTANCE soc_side_rd_data_port\[2\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_1_")
    (INSTANCE soc_side_rd_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport1 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_1__MGIOL")
    (INSTANCE soc_side_rd_data_port\[1\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_0_")
    (INSTANCE soc_side_rd_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO socsiderddataport0 (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_rd_data_port_0__MGIOL")
    (INSTANCE soc_side_rd_data_port\[0\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_en_port")
    (INSTANCE soc_side_wr_en_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH soc_side_wr_en_port PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge soc_side_wr_en_port) (3330:3330:3330))
      (WIDTH (negedge soc_side_wr_en_port) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_3_")
    (INSTANCE soc_side_wr_mask_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport3) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_2_")
    (INSTANCE soc_side_wr_mask_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport2) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_1_")
    (INSTANCE soc_side_wr_mask_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport1) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_mask_port_0_")
    (INSTANCE soc_side_wr_mask_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrmaskport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrmaskport0) (3330:3330:3330))
      (WIDTH (negedge socsidewrmaskport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_31_")
    (INSTANCE soc_side_wr_data_port\[31\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport31 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport31) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport31) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_31__MGIOL")
    (INSTANCE soc_side_wr_data_port\[31\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_30_")
    (INSTANCE soc_side_wr_data_port\[30\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport30 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport30) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport30) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_30__MGIOL")
    (INSTANCE soc_side_wr_data_port\[30\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_29_")
    (INSTANCE soc_side_wr_data_port\[29\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport29 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport29) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport29) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_29__MGIOL")
    (INSTANCE soc_side_wr_data_port\[29\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_28_")
    (INSTANCE soc_side_wr_data_port\[28\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport28 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport28) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport28) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_28__MGIOL")
    (INSTANCE soc_side_wr_data_port\[28\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_27_")
    (INSTANCE soc_side_wr_data_port\[27\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport27 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport27) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport27) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_27__MGIOL")
    (INSTANCE soc_side_wr_data_port\[27\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_26_")
    (INSTANCE soc_side_wr_data_port\[26\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport26 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport26) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport26) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_26__MGIOL")
    (INSTANCE soc_side_wr_data_port\[26\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_25_")
    (INSTANCE soc_side_wr_data_port\[25\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport25 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport25) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport25) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_25__MGIOL")
    (INSTANCE soc_side_wr_data_port\[25\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_24_")
    (INSTANCE soc_side_wr_data_port\[24\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport24 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport24) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport24) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_24__MGIOL")
    (INSTANCE soc_side_wr_data_port\[24\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_23_")
    (INSTANCE soc_side_wr_data_port\[23\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport23 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport23) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport23) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_23__MGIOL")
    (INSTANCE soc_side_wr_data_port\[23\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_22_")
    (INSTANCE soc_side_wr_data_port\[22\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport22 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport22) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport22) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_22__MGIOL")
    (INSTANCE soc_side_wr_data_port\[22\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_21_")
    (INSTANCE soc_side_wr_data_port\[21\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport21 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport21) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport21) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_21__MGIOL")
    (INSTANCE soc_side_wr_data_port\[21\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_20_")
    (INSTANCE soc_side_wr_data_port\[20\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport20 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport20) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport20) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_20__MGIOL")
    (INSTANCE soc_side_wr_data_port\[20\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_19_")
    (INSTANCE soc_side_wr_data_port\[19\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport19 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport19) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport19) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_19__MGIOL")
    (INSTANCE soc_side_wr_data_port\[19\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_18_")
    (INSTANCE soc_side_wr_data_port\[18\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport18 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport18) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport18) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_18__MGIOL")
    (INSTANCE soc_side_wr_data_port\[18\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_17_")
    (INSTANCE soc_side_wr_data_port\[17\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport17 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport17) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport17) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_17__MGIOL")
    (INSTANCE soc_side_wr_data_port\[17\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_16_")
    (INSTANCE soc_side_wr_data_port\[16\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport16 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport16) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport16) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_16__MGIOL")
    (INSTANCE soc_side_wr_data_port\[16\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_15_")
    (INSTANCE soc_side_wr_data_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport15) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_15__MGIOL")
    (INSTANCE soc_side_wr_data_port\[15\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_14_")
    (INSTANCE soc_side_wr_data_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport14) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_14__MGIOL")
    (INSTANCE soc_side_wr_data_port\[14\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_13_")
    (INSTANCE soc_side_wr_data_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport13) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_13__MGIOL")
    (INSTANCE soc_side_wr_data_port\[13\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_12_")
    (INSTANCE soc_side_wr_data_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport12) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_12__MGIOL")
    (INSTANCE soc_side_wr_data_port\[12\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_11_")
    (INSTANCE soc_side_wr_data_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport11) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_11__MGIOL")
    (INSTANCE soc_side_wr_data_port\[11\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_10_")
    (INSTANCE soc_side_wr_data_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport10) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_10__MGIOL")
    (INSTANCE soc_side_wr_data_port\[10\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_9_")
    (INSTANCE soc_side_wr_data_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport9) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_9__MGIOL")
    (INSTANCE soc_side_wr_data_port\[9\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_8_")
    (INSTANCE soc_side_wr_data_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport8) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_8__MGIOL")
    (INSTANCE soc_side_wr_data_port\[8\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_7_")
    (INSTANCE soc_side_wr_data_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport7) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_7__MGIOL")
    (INSTANCE soc_side_wr_data_port\[7\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_6_")
    (INSTANCE soc_side_wr_data_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport6) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_6__MGIOL")
    (INSTANCE soc_side_wr_data_port\[6\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_5_")
    (INSTANCE soc_side_wr_data_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport5) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_5__MGIOL")
    (INSTANCE soc_side_wr_data_port\[5\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_4_")
    (INSTANCE soc_side_wr_data_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport4) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_4__MGIOL")
    (INSTANCE soc_side_wr_data_port\[4\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_3_")
    (INSTANCE soc_side_wr_data_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport3) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_3__MGIOL")
    (INSTANCE soc_side_wr_data_port\[3\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_2_")
    (INSTANCE soc_side_wr_data_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport2) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_2__MGIOL")
    (INSTANCE soc_side_wr_data_port\[2\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_1_")
    (INSTANCE soc_side_wr_data_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport1) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_1__MGIOL")
    (INSTANCE soc_side_wr_data_port\[1\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_0_")
    (INSTANCE soc_side_wr_data_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsidewrdataport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsidewrdataport0) (3330:3330:3330))
      (WIDTH (negedge socsidewrdataport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_wr_data_port_0__MGIOL")
    (INSTANCE soc_side_wr_data_port\[0\]_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IN (577:577:577)(577:577:577))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI (posedge CLK) (595:595:595)(223:223:223))
      (SETUPHOLD CE (posedge CLK) (63:63:63)(-52:-52:-52))
      (SETUPHOLD LSR (posedge CLK) (83:83:83)(-73:-73:-73))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_22_")
    (INSTANCE soc_side_addr_port\[22\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport22 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport22) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport22) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_21_")
    (INSTANCE soc_side_addr_port\[21\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport21 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport21) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport21) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_20_")
    (INSTANCE soc_side_addr_port\[20\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport20 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport20) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport20) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_19_")
    (INSTANCE soc_side_addr_port\[19\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport19 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport19) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport19) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_18_")
    (INSTANCE soc_side_addr_port\[18\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport18 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport18) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport18) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_17_")
    (INSTANCE soc_side_addr_port\[17\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport17 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport17) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport17) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_16_")
    (INSTANCE soc_side_addr_port\[16\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport16 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport16) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport16) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_15_")
    (INSTANCE soc_side_addr_port\[15\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport15 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport15) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport15) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_14_")
    (INSTANCE soc_side_addr_port\[14\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport14 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport14) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport14) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_13_")
    (INSTANCE soc_side_addr_port\[13\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport13 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport13) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport13) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_12_")
    (INSTANCE soc_side_addr_port\[12\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport12 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport12) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport12) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_11_")
    (INSTANCE soc_side_addr_port\[11\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport11 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport11) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport11) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_10_")
    (INSTANCE soc_side_addr_port\[10\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport10 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport10) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport10) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_9_")
    (INSTANCE soc_side_addr_port\[9\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport9 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport9) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport9) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_8_")
    (INSTANCE soc_side_addr_port\[8\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport8 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport8) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport8) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_7_")
    (INSTANCE soc_side_addr_port\[7\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport7 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport7) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport7) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_6_")
    (INSTANCE soc_side_addr_port\[6\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport6 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport6) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport6) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_5_")
    (INSTANCE soc_side_addr_port\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport5 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport5) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport5) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_4_")
    (INSTANCE soc_side_addr_port\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport4 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport4) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport4) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_3_")
    (INSTANCE soc_side_addr_port\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport3 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport3) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport3) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_2_")
    (INSTANCE soc_side_addr_port\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport2 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport2) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport2) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_1_")
    (INSTANCE soc_side_addr_port\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport1 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport1) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport1) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_addr_port_0_")
    (INSTANCE soc_side_addr_port\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH socsideaddrport0 PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge socsideaddrport0) (3330:3330:3330))
      (WIDTH (negedge socsideaddrport0) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "soc_side_ready_port")
    (INSTANCE soc_side_ready_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH IOLDO soc_side_ready_port (3220:3334:3448)(3220:3334:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "soc_side_ready_port_MGIOL")
    (INSTANCE soc_side_ready_port_MGIOL)
    (DELAY
      (ABSOLUTE
        (IOPATH CLK IOLDO (546:556:567)(546:556:567))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD OPOS (posedge CLK) (153:153:153)(-86:-86:-86))
      (SETUPHOLD CE (posedge CLK) (47:47:47)(-36:-36:-36))
      (SETUPHOLD LSR (posedge CLK) (100:100:100)(-90:-90:-90))
    )
    (TIMINGCHECK
      (WIDTH (posedge CLK) (1855:1855:1855))
      (WIDTH (negedge CLK) (1855:1855:1855))
    )
  )
  (CELL
    (CELLTYPE "reset_n_port")
    (INSTANCE reset_n_port_I)
    (DELAY
      (ABSOLUTE
        (IOPATH reset_n_port PADDI (1223:1297:1372)(1223:1297:1372))
      )
    )
    (TIMINGCHECK
      (WIDTH (posedge reset_n_port) (3330:3330:3330))
      (WIDTH (negedge reset_n_port) (3330:3330:3330))
    )
  )
  (CELL
    (CELLTYPE "sdram_controller")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT SLICE_28/Q0 SLICE_0/B1 (1104:1268:1433)(1104:1268:1433))
        (INTERCONNECT SLICE_28/Q0 SLICE_28/D1 (525:582:639)(525:582:639))
        (INTERCONNECT SLICE_28/Q0 SLICE_28/A0 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_0/FCO SLICE_16/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_51/F1 SLICE_1/C1 (950:1118:1286)(950:1118:1286))
        (INTERCONNECT SLICE_51/F1 SLICE_1/C0 (950:1118:1286)(950:1118:1286))
        (INTERCONNECT SLICE_51/F1 SLICE_2/C1 (950:1118:1286)(950:1118:1286))
        (INTERCONNECT SLICE_51/F1 SLICE_2/C0 (950:1118:1286)(950:1118:1286))
        (INTERCONNECT SLICE_51/F1 SLICE_3/C1 (950:1118:1286)(950:1118:1286))
        (INTERCONNECT SLICE_51/F1 SLICE_3/C0 (950:1118:1286)(950:1118:1286))
        (INTERCONNECT SLICE_51/F1 SLICE_4/C1 (950:1118:1286)(950:1118:1286))
        (INTERCONNECT SLICE_51/F1 SLICE_4/C0 (950:1118:1286)(950:1118:1286))
        (INTERCONNECT SLICE_51/F1 SLICE_5/C1 (910:1070:1230)(910:1070:1230))
        (INTERCONNECT SLICE_51/F1 SLICE_5/C0 (910:1070:1230)(910:1070:1230))
        (INTERCONNECT SLICE_51/F1 SLICE_6/C1 (542:665:788)(542:665:788))
        (INTERCONNECT SLICE_51/F1 SLICE_6/C0 (542:665:788)(542:665:788))
        (INTERCONNECT SLICE_51/F1 SLICE_7/C1 (910:1070:1230)(910:1070:1230))
        (INTERCONNECT SLICE_51/F1 SLICE_7/C0 (910:1070:1230)(910:1070:1230))
        (INTERCONNECT SLICE_51/F1 SLICE_8/C1 (542:665:788)(542:665:788))
        (INTERCONNECT SLICE_51/F1 SLICE_51/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_25/Q0 SLICE_1/B1 (2092:2343:2594)(2092:2343:2594))
        (INTERCONNECT SLICE_25/Q0 SLICE_73/C1 (1170:1341:1513)(1170:1341:1513))
        (INTERCONNECT SLICE_46/F1 SLICE_1/A1 (1053:1248:1444)(1053:1248:1444))
        (INTERCONNECT SLICE_46/F1 SLICE_1/A0 (1053:1248:1444)(1053:1248:1444))
        (INTERCONNECT SLICE_46/F1 SLICE_2/A1 (1053:1248:1444)(1053:1248:1444))
        (INTERCONNECT SLICE_46/F1 SLICE_2/A0 (1053:1248:1444)(1053:1248:1444))
        (INTERCONNECT SLICE_46/F1 SLICE_3/A1 (1053:1248:1444)(1053:1248:1444))
        (INTERCONNECT SLICE_46/F1 SLICE_3/A0 (1053:1248:1444)(1053:1248:1444))
        (INTERCONNECT SLICE_46/F1 SLICE_4/A1 (1053:1248:1444)(1053:1248:1444))
        (INTERCONNECT SLICE_46/F1 SLICE_4/A0 (1053:1248:1444)(1053:1248:1444))
        (INTERCONNECT SLICE_46/F1 SLICE_5/B1 (783:943:1103)(783:943:1103))
        (INTERCONNECT SLICE_46/F1 SLICE_5/B0 (783:943:1103)(783:943:1103))
        (INTERCONNECT SLICE_46/F1 SLICE_6/A1 (751:908:1066)(751:908:1066))
        (INTERCONNECT SLICE_46/F1 SLICE_6/B0 (1112:1290:1469)(1112:1290:1469))
        (INTERCONNECT SLICE_46/F1 SLICE_7/B1 (783:943:1103)(783:943:1103))
        (INTERCONNECT SLICE_46/F1 SLICE_7/B0 (783:943:1103)(783:943:1103))
        (INTERCONNECT SLICE_46/F1 SLICE_8/A1 (751:908:1066)(751:908:1066))
        (INTERCONNECT SLICE_46/F1 SLICE_18/A1 (1428:1656:1884)(1428:1656:1884))
        (INTERCONNECT SLICE_46/F1 SLICE_19/D0 (1267:1432:1597)(1267:1432:1597))
        (INTERCONNECT SLICE_46/F1 SLICE_26/D0 (1267:1432:1597)(1267:1432:1597))
        (INTERCONNECT SLICE_46/F1 SLICE_27/D1 (1267:1432:1597)(1267:1432:1597))
        (INTERCONNECT SLICE_46/F1 SLICE_29/B1 (1075:1272:1469)(1075:1272:1469))
        (INTERCONNECT SLICE_46/F1 SLICE_30/A1 (1403:1628:1854)(1403:1628:1854))
        (INTERCONNECT SLICE_46/F1 SLICE_30/A0 (1403:1628:1854)(1403:1628:1854))
        (INTERCONNECT SLICE_46/F1 SLICE_31/A1 (1428:1656:1884)(1428:1656:1884))
        (INTERCONNECT SLICE_46/F1 SLICE_31/A0 (1428:1656:1884)(1428:1656:1884))
        (INTERCONNECT SLICE_46/F1 SLICE_32/A1 (1428:1656:1884)(1428:1656:1884))
        (INTERCONNECT SLICE_46/F1 SLICE_33/D1 (1203:1364:1525)(1203:1364:1525))
        (INTERCONNECT SLICE_46/F1 SLICE_33/D0 (1203:1364:1525)(1203:1364:1525))
        (INTERCONNECT SLICE_46/F1 SLICE_34/A1 (1428:1656:1884)(1428:1656:1884))
        (INTERCONNECT SLICE_46/F1 SLICE_35/A1 (1428:1656:1884)(1428:1656:1884))
        (INTERCONNECT SLICE_46/F1 SLICE_36/A1 (1403:1628:1854)(1403:1628:1854))
        (INTERCONNECT SLICE_46/F1 SLICE_36/A0 (1403:1628:1854)(1403:1628:1854))
        (INTERCONNECT SLICE_46/F1 SLICE_37/B1 (1450:1679:1909)(1450:1679:1909))
        (INTERCONNECT SLICE_46/F1 SLICE_37/B0 (1450:1679:1909)(1450:1679:1909))
        (INTERCONNECT SLICE_46/F1 SLICE_38/A1 (754:892:1031)(754:892:1031))
        (INTERCONNECT SLICE_46/F1 SLICE_38/A0 (754:892:1031)(754:892:1031))
        (INTERCONNECT SLICE_46/F1 SLICE_40/A1 (1792:2051:2311)(1792:2051:2311))
        (INTERCONNECT SLICE_46/F1 SLICE_42/B1 (780:922:1064)(780:922:1064))
        (INTERCONNECT SLICE_46/F1 SLICE_42/D0 (1208:1369:1531)(1208:1369:1531))
        (INTERCONNECT SLICE_46/F1 SLICE_46/B0 (521:631:742)(521:631:742))
        (INTERCONNECT SLICE_46/F1 SLICE_47/B0 (1075:1272:1469)(1075:1272:1469))
        (INTERCONNECT SLICE_46/F1 SLICE_48/A1 (1014:1188:1362)(1014:1188:1362))
        (INTERCONNECT SLICE_46/F1 SLICE_50/B0 (1075:1272:1469)(1075:1272:1469))
        (INTERCONNECT SLICE_46/F1 SLICE_51/B0 (1075:1272:1469)(1075:1272:1469))
        (INTERCONNECT SLICE_46/F1 SLICE_54/D0 (1267:1432:1597)(1267:1432:1597))
        (INTERCONNECT SLICE_46/F1 SLICE_63/A1 (1428:1656:1884)(1428:1656:1884))
        (INTERCONNECT SLICE_46/F1 SLICE_63/A0 (1428:1656:1884)(1428:1656:1884))
        (INTERCONNECT SLICE_46/F1 SLICE_68/C0 (290:387:485)(290:387:485))
        (INTERCONNECT SLICE_1/Q0 SLICE_1/B0 (765:888:1011)(765:888:1011))
        (INTERCONNECT SLICE_1/Q0 SLICE_73/D1 (792:878:965)(792:878:965))
        (INTERCONNECT SLICE_1/F0 SLICE_1/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_57/F0 SLICE_1/LSR (1438:1568:1699)(1438:1568:1699))
        (INTERCONNECT SLICE_57/F0 SLICE_2/LSR (1438:1568:1699)(1438:1568:1699))
        (INTERCONNECT SLICE_57/F0 SLICE_6/LSR (879:978:1078)(879:978:1078))
        (INTERCONNECT SLICE_57/F0 SLICE_6/LSR (879:978:1078)(879:978:1078))
        (INTERCONNECT clk_I/PADDI SLICE_1/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_2/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_6/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_6/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_9/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_10/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_10/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_11/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_11/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_12/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_12/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_13/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_13/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_14/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_14/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_15/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_15/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_16/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_16/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_17/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_18/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_19/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_20/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_20/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_21/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_21/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_22/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_22/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_23/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_23/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_24/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_24/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_25/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_26/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_26/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_27/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_28/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_29/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_29/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_30/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_30/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_31/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_31/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_32/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_32/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_33/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_33/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_34/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_34/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_35/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_35/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_36/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_36/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_37/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_37/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_38/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_38/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_39/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_39/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_40/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_40/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI SLICE_41/CLK (2249:2341:2433)(2249:2341:2433))
        (INTERCONNECT clk_I/PADDI soc_side_busy_port_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI ram_side_wr_en_port_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI ram_side_cas_n_port_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI ram_side_ras_n_port_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[31\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[30\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[29\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[28\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[27\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[26\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[25\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[24\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[23\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[22\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[21\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[20\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[19\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[18\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[17\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[16\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[15\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[14\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[13\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[12\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[11\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[10\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[9\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[8\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[7\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[6\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[5\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[4\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[3\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[2\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[1\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_rd_data_port\[0\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[31\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[30\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[29\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[28\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[27\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[26\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[25\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[24\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[23\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[22\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[21\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[20\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[19\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[18\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[17\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[16\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[15\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[14\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[13\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[12\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[11\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[10\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[9\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[8\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[7\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[6\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[5\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[4\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[3\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[2\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[1\]_MGIOL/CLK (2396:2500:2605)
          (2396:2500:2605))
        (INTERCONNECT clk_I/PADDI soc_side_wr_data_port\[0\]_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT clk_I/PADDI soc_side_ready_port_MGIOL/CLK (2396:2501:2606)
          (2396:2501:2606))
        (INTERCONNECT SLICE_2/FCO SLICE_1/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_1/F1 SLICE_25/C0 (534:639:744)(534:639:744))
        (INTERCONNECT SLICE_24/Q1 SLICE_2/B1 (775:902:1030)(775:902:1030))
        (INTERCONNECT SLICE_24/Q1 SLICE_72/D0 (1413:1538:1663)(1413:1538:1663))
        (INTERCONNECT SLICE_2/Q0 SLICE_2/B0 (765:888:1011)(765:888:1011))
        (INTERCONNECT SLICE_2/Q0 SLICE_72/C0 (537:644:751)(537:644:751))
        (INTERCONNECT SLICE_2/F0 SLICE_2/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/FCO SLICE_2/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_2/F1 SLICE_24/B1 (765:883:1001)(765:883:1001))
        (INTERCONNECT SLICE_24/Q0 SLICE_3/B1 (768:888:1008)(768:888:1008))
        (INTERCONNECT SLICE_24/Q0 SLICE_72/A0 (743:868:993)(743:868:993))
        (INTERCONNECT SLICE_23/Q1 SLICE_3/B0 (1105:1266:1427)(1105:1266:1427))
        (INTERCONNECT SLICE_23/Q1 SLICE_72/B0 (778:904:1030)(778:904:1030))
        (INTERCONNECT SLICE_4/FCO SLICE_3/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_3/F0 SLICE_23/B1 (772:897:1023)(772:897:1023))
        (INTERCONNECT SLICE_3/F1 SLICE_24/C0 (541:653:766)(541:653:766))
        (INTERCONNECT SLICE_23/Q0 SLICE_4/B1 (1105:1266:1427)(1105:1266:1427))
        (INTERCONNECT SLICE_23/Q0 SLICE_72/B1 (778:904:1030)(778:904:1030))
        (INTERCONNECT SLICE_22/Q1 SLICE_4/B0 (1762:1979:2197)(1762:1979:2197))
        (INTERCONNECT SLICE_22/Q1 SLICE_72/A1 (1070:1230:1390)(1070:1230:1390))
        (INTERCONNECT SLICE_5/FCO SLICE_4/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_4/F0 SLICE_22/C1 (541:653:766)(541:653:766))
        (INTERCONNECT SLICE_4/F1 SLICE_23/A0 (740:863:986)(740:863:986))
        (INTERCONNECT SLICE_22/Q0 SLICE_5/A1 (1001:1157:1313)(1001:1157:1313))
        (INTERCONNECT SLICE_22/Q0 SLICE_72/C1 (802:947:1093)(802:947:1093))
        (INTERCONNECT SLICE_21/Q1 SLICE_5/A0 (743:868:993)(743:868:993))
        (INTERCONNECT SLICE_21/Q1 SLICE_72/D1 (792:878:965)(792:878:965))
        (INTERCONNECT SLICE_6/FCO SLICE_5/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_5/F0 SLICE_21/C1 (534:639:744)(534:639:744))
        (INTERCONNECT SLICE_5/F1 SLICE_22/B0 (1031:1183:1336)(1031:1183:1336))
        (INTERCONNECT SLICE_6/Q1 SLICE_6/B1 (765:888:1011)(765:888:1011))
        (INTERCONNECT SLICE_6/Q1 SLICE_73/A0 (736:853:971)(736:853:971))
        (INTERCONNECT SLICE_6/Q0 SLICE_6/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_6/Q0 SLICE_73/C0 (544:658:773)(544:658:773))
        (INTERCONNECT SLICE_6/F1 SLICE_6/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_6/F0 SLICE_6/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/FCO SLICE_6/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/Q0 SLICE_7/A1 (1073:1231:1390)(1073:1231:1390))
        (INTERCONNECT SLICE_21/Q0 SLICE_73/B0 (778:904:1030)(778:904:1030))
        (INTERCONNECT SLICE_20/Q1 SLICE_7/A0 (746:869:993)(746:869:993))
        (INTERCONNECT SLICE_20/Q1 SLICE_73/D0 (536:594:652)(536:594:652))
        (INTERCONNECT SLICE_8/FCO SLICE_7/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_7/F0 SLICE_20/B1 (765:883:1001)(765:883:1001))
        (INTERCONNECT SLICE_7/F1 SLICE_21/C0 (541:653:766)(541:653:766))
        (INTERCONNECT SLICE_20/Q0 SLICE_8/B1 (781:909:1037)(781:909:1037))
        (INTERCONNECT SLICE_20/Q0 SLICE_51/A0 (1477:1665:1854)(1477:1665:1854))
        (INTERCONNECT SLICE_20/Q0 SLICE_73/B1 (1034:1188:1343)(1034:1188:1343))
        (INTERCONNECT SLICE_9/Q0 SLICE_9/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_9/Q0 SLICE_49/A1 (1153:1319:1485)(1153:1319:1485))
        (INTERCONNECT SLICE_9/F0 SLICE_9/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/F1 SLICE_9/LSR (1263:1390:1518)(1263:1390:1518))
        (INTERCONNECT SLICE_18/F1 SLICE_10/LSR (1643:1803:1964)(1643:1803:1964))
        (INTERCONNECT SLICE_18/F1 SLICE_10/LSR (1643:1803:1964)(1643:1803:1964))
        (INTERCONNECT SLICE_18/F1 SLICE_11/LSR (1643:1803:1964)(1643:1803:1964))
        (INTERCONNECT SLICE_18/F1 SLICE_11/LSR (1643:1803:1964)(1643:1803:1964))
        (INTERCONNECT SLICE_18/F1 SLICE_12/LSR (1643:1803:1964)(1643:1803:1964))
        (INTERCONNECT SLICE_18/F1 SLICE_12/LSR (1643:1803:1964)(1643:1803:1964))
        (INTERCONNECT SLICE_18/F1 SLICE_13/LSR (1643:1803:1964)(1643:1803:1964))
        (INTERCONNECT SLICE_18/F1 SLICE_13/LSR (1643:1803:1964)(1643:1803:1964))
        (INTERCONNECT SLICE_18/F1 SLICE_14/LSR (1638:1798:1958)(1638:1798:1958))
        (INTERCONNECT SLICE_18/F1 SLICE_14/LSR (1638:1798:1958)(1638:1798:1958))
        (INTERCONNECT SLICE_18/F1 SLICE_15/LSR (1638:1798:1958)(1638:1798:1958))
        (INTERCONNECT SLICE_18/F1 SLICE_15/LSR (1638:1798:1958)(1638:1798:1958))
        (INTERCONNECT SLICE_18/F1 SLICE_16/LSR (1638:1798:1958)(1638:1798:1958))
        (INTERCONNECT SLICE_18/F1 SLICE_16/LSR (1638:1798:1958)(1638:1798:1958))
        (INTERCONNECT SLICE_18/F1 SLICE_28/LSR (1263:1390:1518)(1263:1390:1518))
        (INTERCONNECT SLICE_10/FCO SLICE_9/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/Q1 SLICE_10/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_10/Q1 SLICE_74/C1 (849:999:1150)(849:999:1150))
        (INTERCONNECT SLICE_10/Q0 SLICE_10/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_10/Q0 SLICE_74/A1 (1153:1319:1485)(1153:1319:1485))
        (INTERCONNECT SLICE_10/F1 SLICE_10/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_10/F0 SLICE_10/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/FCO SLICE_10/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/Q1 SLICE_11/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_11/Q1 SLICE_74/D1 (943:1043:1144)(943:1043:1144))
        (INTERCONNECT SLICE_11/Q0 SLICE_11/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_11/Q0 SLICE_74/B1 (1185:1353:1522)(1185:1353:1522))
        (INTERCONNECT SLICE_11/F1 SLICE_11/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_11/F0 SLICE_11/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/FCO SLICE_11/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/Q1 SLICE_12/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_12/Q1 SLICE_49/C1 (991:1146:1301)(991:1146:1301))
        (INTERCONNECT SLICE_12/Q0 SLICE_12/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_12/Q0 SLICE_55/A0 (1070:1230:1390)(1070:1230:1390))
        (INTERCONNECT SLICE_12/F1 SLICE_12/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_12/F0 SLICE_12/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/FCO SLICE_12/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/Q1 SLICE_13/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_13/Q1 SLICE_55/B0 (768:888:1008)(768:888:1008))
        (INTERCONNECT SLICE_13/Q0 SLICE_13/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_13/Q0 SLICE_55/D0 (860:954:1049)(860:954:1049))
        (INTERCONNECT SLICE_13/F1 SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_13/F0 SLICE_13/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/FCO SLICE_13/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/Q1 SLICE_14/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_14/Q1 SLICE_55/B1 (1102:1264:1427)(1102:1264:1427))
        (INTERCONNECT SLICE_14/Q0 SLICE_14/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_14/Q0 SLICE_55/A1 (1002:1154:1306)(1002:1154:1306))
        (INTERCONNECT SLICE_14/F1 SLICE_14/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_14/F0 SLICE_14/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/FCO SLICE_14/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/Q1 SLICE_15/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_15/Q1 SLICE_55/C1 (871:1020:1170)(871:1020:1170))
        (INTERCONNECT SLICE_15/Q0 SLICE_15/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_15/Q0 SLICE_28/A1 (743:868:993)(743:868:993))
        (INTERCONNECT SLICE_15/F1 SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_15/F0 SLICE_15/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/FCO SLICE_15/FCI (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/Q1 SLICE_16/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_16/Q1 SLICE_28/C1 (803:944:1086)(803:944:1086))
        (INTERCONNECT SLICE_16/Q0 SLICE_16/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_16/Q0 SLICE_28/B1 (775:902:1030)(775:902:1030))
        (INTERCONNECT SLICE_16/F1 SLICE_16/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_16/F0 SLICE_16/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_17/Q0 SLICE_17/D1 (544:603:662)(544:603:662))
        (INTERCONNECT SLICE_17/Q0 SLICE_17/D0 (544:603:662)(544:603:662))
        (INTERCONNECT SLICE_17/Q0 SLICE_40/B0 (775:902:1030)(775:902:1030))
        (INTERCONNECT SLICE_17/Q0 SLICE_41/D1 (544:603:662)(544:603:662))
        (INTERCONNECT SLICE_40/Q1 SLICE_17/C1 (819:962:1105)(819:962:1105))
        (INTERCONNECT SLICE_40/Q1 SLICE_17/C0 (819:962:1105)(819:962:1105))
        (INTERCONNECT SLICE_40/Q1 SLICE_18/D0 (808:896:984)(808:896:984))
        (INTERCONNECT SLICE_40/Q1 SLICE_41/B1 (1377:1568:1759)(1377:1568:1759))
        (INTERCONNECT SLICE_40/Q1 SLICE_45/B0 (1666:1861:2056)(1666:1861:2056))
        (INTERCONNECT SLICE_40/Q1 SLICE_53/D1 (1782:1940:2098)(1782:1940:2098))
        (INTERCONNECT SLICE_40/Q1 SLICE_59/B1 (2400:2658:2917)(2400:2658:2917))
        (INTERCONNECT SLICE_40/Q1 SLICE_61/B1 (2770:3060:3351)(2770:3060:3351))
        (INTERCONNECT SLICE_40/Q1 SLICE_61/B0 (2770:3060:3351)(2770:3060:3351))
        (INTERCONNECT SLICE_41/Q0 SLICE_17/B1 (780:909:1038)(780:909:1038))
        (INTERCONNECT SLICE_41/Q0 SLICE_17/B0 (780:909:1038)(780:909:1038))
        (INTERCONNECT SLICE_41/Q0 SLICE_40/D0 (537:600:664)(537:600:664))
        (INTERCONNECT SLICE_41/Q0 SLICE_41/C1 (538:652:766)(538:652:766))
        (INTERCONNECT SLICE_41/Q0 SLICE_53/B1 (1213:1383:1554)(1213:1383:1554))
        (INTERCONNECT SLICE_18/Q0 SLICE_17/A1 (754:878:1003)(754:878:1003))
        (INTERCONNECT SLICE_18/Q0 SLICE_17/A0 (754:878:1003)(754:878:1003))
        (INTERCONNECT SLICE_18/Q0 SLICE_40/A0 (743:868:993)(743:868:993))
        (INTERCONNECT SLICE_18/Q0 SLICE_41/A1 (754:878:1003)(754:878:1003))
        (INTERCONNECT SLICE_17/F0 SLICE_17/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_18/F0 SLICE_17/LSR (542:602:662)(542:602:662))
        (INTERCONNECT SLICE_18/F0 SLICE_18/DI0 (3:6:9)(3:6:9))
        (INTERCONNECT SLICE_17/F1 SLICE_18/LSR (539:596:653)(539:596:653))
        (INTERCONNECT SLICE_36/Q0 SLICE_18/D1 (528:582:636)(528:582:636))
        (INTERCONNECT SLICE_36/Q0 SLICE_36/D0 (525:582:639)(525:582:639))
        (INTERCONNECT SLICE_36/Q0 SLICE_47/A1 (1006:1166:1326)(1006:1166:1326))
        (INTERCONNECT SLICE_36/Q0 SLICE_60/B1 (772:900:1028)(772:900:1028))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_18/C1 (2685:2996:3307)(2685:2996:3307))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_18/C0 (2685:2996:3307)(2685:2996:3307))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_19/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_20/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_20/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_21/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_21/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_22/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_22/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_23/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_23/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_24/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_24/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_25/LSR (2162:2344:2527)(2162:2344:2527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_29/D1 (2947:3214:3482)(2947:3214:3482))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_30/C1 (3342:3721:4101)(3342:3721:4101))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_30/C0 (3342:3721:4101)(3342:3721:4101))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_31/C1 (3335:3725:4115)(3335:3725:4115))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_31/B0 (3198:3558:3918)(3198:3558:3918))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_32/C1 (3335:3725:4115)(3335:3725:4115))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_33/B1 (3516:3887:4259)(3516:3887:4259))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_33/B0 (3516:3887:4259)(3516:3887:4259))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_34/B1 (3198:3558:3918)(3198:3558:3918))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_34/C0 (3335:3725:4115)(3335:3725:4115))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_35/C1 (3335:3725:4115)(3335:3725:4115))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_35/C0 (3335:3725:4115)(3335:3725:4115))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_36/C1 (2962:3308:3655)(2962:3308:3655))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_36/C0 (2962:3308:3655)(2962:3308:3655))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_37/A1 (2880:3177:3475)(2880:3177:3475))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_37/C0 (4076:4519:4962)(4076:4519:4962))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_38/B1 (4281:4742:5204)(4281:4742:5204))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_38/B0 (4281:4742:5204)(4281:4742:5204))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_39/C1 (2958:3280:3603)(2958:3280:3603))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_40/C1 (4039:4486:4934)(4039:4486:4934))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_40/C0 (4039:4486:4934)(4039:4486:4934))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_41/A0 (2884:3205:3527)(2884:3205:3527))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_47/C0 (3285:3642:4000)(3285:3642:4000))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_49/D0 (3326:3650:3974)(3326:3650:3974))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_57/A0 (3868:4293:4718)(3868:4293:4718))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_63/C1 (2685:2996:3307)(2685:2996:3307))
        (INTERCONNECT reset_n_port_I/PADDI SLICE_63/C0 (2685:2996:3307)(2685:2996:3307))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_busy_port_MGIOL/LSR (2279:2472:2666)
          (2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI ram_side_wr_en_port_MGIOL/LSR (2279:2472:2666)
          (2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI ram_side_cas_n_port_MGIOL/LSR (2279:2472:2666)
          (2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI ram_side_ras_n_port_MGIOL/LSR (2279:2472:2666)
          (2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[31\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[30\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[29\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[28\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[27\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[26\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[25\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[24\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[23\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[22\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[21\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[20\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[19\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[18\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[17\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[16\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[15\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[14\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[13\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[12\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[11\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[10\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[9\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[8\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[7\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[6\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[5\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[4\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[3\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[2\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[1\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_rd_data_port\[0\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[31\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[30\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[29\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[28\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[27\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[26\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[25\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[24\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[23\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[22\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[21\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[20\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[19\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[18\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[17\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[16\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[15\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[14\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[13\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[12\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[11\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[10\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[9\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[8\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[7\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[6\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[5\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[4\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[3\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[2\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[1\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_wr_data_port\[0\]_MGIOL/LSR 
          (2279:2472:2666)(2279:2472:2666))
        (INTERCONNECT reset_n_port_I/PADDI soc_side_ready_port_MGIOL/LSR (2279:2472:2666)
          (2279:2472:2666))
        (INTERCONNECT SLICE_49/F1 SLICE_19/D1 (271:301:332)(271:301:332))
        (INTERCONNECT SLICE_49/F1 SLICE_34/B0 (783:915:1047)(783:915:1047))
        (INTERCONNECT SLICE_49/F1 SLICE_35/D0 (541:605:669)(541:605:669))
        (INTERCONNECT SLICE_49/F1 SLICE_49/B0 (513:611:710)(513:611:710))
        (INTERCONNECT SLICE_29/Q0 SLICE_19/B1 (1160:1324:1489)(1160:1324:1489))
        (INTERCONNECT SLICE_29/Q0 SLICE_34/D0 (548:612:677)(548:612:677))
        (INTERCONNECT SLICE_29/Q0 SLICE_35/B0 (790:922:1055)(790:922:1055))
        (INTERCONNECT SLICE_29/Q0 SLICE_46/D0 (1335:1469:1603)(1335:1469:1603))
        (INTERCONNECT SLICE_29/Q0 SLICE_49/C0 (929:1080:1232)(929:1080:1232))
        (INTERCONNECT SLICE_29/Q0 SLICE_60/A0 (740:861:983)(740:861:983))
        (INTERCONNECT SLICE_29/Q0 SLICE_69/B1 (785:917:1049)(785:917:1049))
        (INTERCONNECT SLICE_29/Q0 SLICE_69/B0 (785:917:1049)(785:917:1049))
        (INTERCONNECT SLICE_19/F1 SLICE_19/C0 (280:362:445)(280:362:445))
        (INTERCONNECT SLICE_19/F1 SLICE_42/D1 (897:989:1081)(897:989:1081))
        (INTERCONNECT SLICE_34/Q1 SLICE_19/B0 (770:892:1014)(770:892:1014))
        (INTERCONNECT SLICE_34/Q1 SLICE_33/C1 (1624:1840:2057)(1624:1840:2057))
        (INTERCONNECT SLICE_34/Q1 SLICE_34/D1 (525:582:639)(525:582:639))
        (INTERCONNECT SLICE_34/Q1 SLICE_48/D1 (1286:1412:1539)(1286:1412:1539))
        (INTERCONNECT SLICE_34/Q1 SLICE_50/D0 (1237:1366:1495)(1237:1366:1495))
        (INTERCONNECT SLICE_34/Q1 SLICE_52/B1 (1522:1716:1910)(1522:1716:1910))
        (INTERCONNECT SLICE_34/Q1 SLICE_71/A0 (756:884:1012)(756:884:1012))
        (INTERCONNECT SLICE_71/F1 SLICE_19/A0 (740:863:986)(740:863:986))
        (INTERCONNECT SLICE_19/F0 SLICE_19/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_19/Q0 SLICE_56/D0 (530:587:645)(530:587:645))
        (INTERCONNECT SLICE_57/F1 SLICE_20/D1 (540:607:674)(540:607:674))
        (INTERCONNECT SLICE_57/F1 SLICE_21/B1 (771:904:1037)(771:904:1037))
        (INTERCONNECT SLICE_57/F1 SLICE_22/B1 (774:904:1034)(774:904:1034))
        (INTERCONNECT SLICE_57/F1 SLICE_22/D0 (275:311:348)(275:311:348))
        (INTERCONNECT SLICE_57/F1 SLICE_23/D1 (1547:1708:1870)(1547:1708:1870))
        (INTERCONNECT SLICE_57/F1 SLICE_23/D0 (1547:1708:1870)(1547:1708:1870))
        (INTERCONNECT SLICE_57/F1 SLICE_24/D1 (1547:1708:1870)(1547:1708:1870))
        (INTERCONNECT SLICE_57/F1 SLICE_24/D0 (1547:1708:1870)(1547:1708:1870))
        (INTERCONNECT SLICE_57/F1 SLICE_25/D0 (1547:1708:1870)(1547:1708:1870))
        (INTERCONNECT SLICE_57/F1 SLICE_57/D0 (540:607:674)(540:607:674))
        (INTERCONNECT SLICE_58/F1 SLICE_20/C1 (540:660:780)(540:660:780))
        (INTERCONNECT SLICE_58/F1 SLICE_21/D1 (275:311:348)(275:311:348))
        (INTERCONNECT SLICE_58/F1 SLICE_22/A1 (1133:1313:1494)(1133:1313:1494))
        (INTERCONNECT SLICE_58/F1 SLICE_22/A0 (1133:1313:1494)(1133:1313:1494))
        (INTERCONNECT SLICE_58/F1 SLICE_23/A1 (1133:1313:1494)(1133:1313:1494))
        (INTERCONNECT SLICE_58/F1 SLICE_23/C0 (556:681:806)(556:681:806))
        (INTERCONNECT SLICE_58/F1 SLICE_24/A1 (1133:1313:1494)(1133:1313:1494))
        (INTERCONNECT SLICE_58/F1 SLICE_24/A0 (1133:1313:1494)(1133:1313:1494))
        (INTERCONNECT SLICE_58/F1 SLICE_25/A0 (1133:1313:1494)(1133:1313:1494))
        (INTERCONNECT SLICE_58/F1 SLICE_57/B0 (517:621:726)(517:621:726))
        (INTERCONNECT SLICE_58/F1 SLICE_58/B0 (517:621:726)(517:621:726))
        (INTERCONNECT SLICE_25/F1 SLICE_20/A1 (746:891:1037)(746:891:1037))
        (INTERCONNECT SLICE_25/F1 SLICE_21/A1 (746:891:1037)(746:891:1037))
        (INTERCONNECT SLICE_25/F1 SLICE_22/D1 (529:594:659)(529:594:659))
        (INTERCONNECT SLICE_25/F1 SLICE_22/C0 (561:685:809)(561:685:809))
        (INTERCONNECT SLICE_25/F1 SLICE_23/C1 (561:685:809)(561:685:809))
        (INTERCONNECT SLICE_25/F1 SLICE_23/B0 (517:621:726)(517:621:726))
        (INTERCONNECT SLICE_25/F1 SLICE_24/C1 (561:685:809)(561:685:809))
        (INTERCONNECT SLICE_25/F1 SLICE_24/B0 (782:917:1052)(782:917:1052))
        (INTERCONNECT SLICE_25/F1 SLICE_25/B0 (782:917:1052)(782:917:1052))
        (INTERCONNECT SLICE_25/F1 SLICE_57/C0 (547:682:817)(547:682:817))
        (INTERCONNECT SLICE_25/F1 SLICE_58/C0 (547:682:817)(547:682:817))
        (INTERCONNECT SLICE_58/F0 SLICE_20/D0 (531:586:641)(531:586:641))
        (INTERCONNECT SLICE_58/F0 SLICE_21/B0 (773:896:1019)(773:896:1019))
        (INTERCONNECT SLICE_36/Q1 SLICE_20/C0 (555:670:786)(555:670:786))
        (INTERCONNECT SLICE_36/Q1 SLICE_21/A0 (1092:1255:1418)(1092:1255:1418))
        (INTERCONNECT SLICE_36/Q1 SLICE_36/B0 (765:888:1011)(765:888:1011))
        (INTERCONNECT SLICE_36/Q1 SLICE_57/A1 (1092:1255:1418)(1092:1255:1418))
        (INTERCONNECT SLICE_36/Q1 SLICE_60/D1 (871:966:1062)(871:966:1062))
        (INTERCONNECT SLICE_32/Q0 SLICE_20/B0 (1047:1204:1362)(1047:1204:1362))
        (INTERCONNECT SLICE_32/Q0 SLICE_21/D0 (805:894:984)(805:894:984))
        (INTERCONNECT SLICE_32/Q0 SLICE_32/B1 (767:892:1017)(767:892:1017))
        (INTERCONNECT SLICE_32/Q0 SLICE_57/C1 (816:960:1105)(816:960:1105))
        (INTERCONNECT SLICE_32/Q0 SLICE_60/C1 (546:662:779)(546:662:779))
        (INTERCONNECT SLICE_51/F0 SLICE_20/A0 (1104:1258:1413)(1104:1258:1413))
        (INTERCONNECT SLICE_20/F1 SLICE_20/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_20/F0 SLICE_20/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/F1 SLICE_21/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_21/F0 SLICE_21/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/F1 SLICE_22/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_22/F0 SLICE_22/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/F1 SLICE_23/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_23/F0 SLICE_23/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/F1 SLICE_24/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_24/F0 SLICE_24/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_39/Q0 SLICE_25/D1 (897:988:1079)(897:988:1079))
        (INTERCONNECT SLICE_39/Q0 SLICE_38/C1 (1353:1540:1727)(1353:1540:1727))
        (INTERCONNECT SLICE_39/Q0 SLICE_43/A0 (1644:1838:2033)(1644:1838:2033))
        (INTERCONNECT SLICE_39/Q0 SLICE_44/C0 (1445:1629:1813)(1445:1629:1813))
        (INTERCONNECT SLICE_39/Q0 SLICE_45/B1 (1665:1861:2057)(1665:1861:2057))
        (INTERCONNECT SLICE_39/Q0 SLICE_62/A1 (2014:2240:2467)(2014:2240:2467))
        (INTERCONNECT SLICE_39/Q0 SLICE_62/A0 (2014:2240:2467)(2014:2240:2467))
        (INTERCONNECT SLICE_39/Q0 SLICE_68/A1 (1552:1749:1947)(1552:1749:1947))
        (INTERCONNECT SLICE_31/Q1 SLICE_25/C1 (910:1058:1206)(910:1058:1206))
        (INTERCONNECT SLICE_31/Q1 SLICE_31/D0 (525:582:639)(525:582:639))
        (INTERCONNECT SLICE_31/Q1 SLICE_43/D1 (1682:1833:1985)(1682:1833:1985))
        (INTERCONNECT SLICE_31/Q1 SLICE_44/B1 (1924:2143:2363)(1924:2143:2363))
        (INTERCONNECT SLICE_31/Q1 SLICE_62/B1 (2288:2539:2790)(2288:2539:2790))
        (INTERCONNECT SLICE_34/Q0 SLICE_25/A1 (1111:1271:1432)(1111:1271:1432))
        (INTERCONNECT SLICE_34/Q0 SLICE_34/C1 (538:652:766)(538:652:766))
        (INTERCONNECT SLICE_34/Q0 SLICE_43/C0 (1807:2026:2245)(1807:2026:2245))
        (INTERCONNECT SLICE_34/Q0 SLICE_44/A0 (2006:2235:2465)(2006:2235:2465))
        (INTERCONNECT SLICE_34/Q0 SLICE_45/C1 (1437:1624:1811)(1437:1624:1811))
        (INTERCONNECT SLICE_34/Q0 SLICE_52/C1 (1238:1419:1600)(1238:1419:1600))
        (INTERCONNECT SLICE_34/Q0 SLICE_62/D1 (1759:1926:2094)(1759:1926:2094))
        (INTERCONNECT SLICE_34/Q0 SLICE_62/B0 (1674:1874:2075)(1674:1874:2075))
        (INTERCONNECT SLICE_25/F0 SLICE_25/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_27/F1 SLICE_26/C1 (280:362:445)(280:362:445))
        (INTERCONNECT SLICE_27/F1 SLICE_27/C0 (280:362:445)(280:362:445))
        (INTERCONNECT SLICE_26/Q0 SLICE_26/B1 (803:932:1061)(803:932:1061))
        (INTERCONNECT SLICE_26/Q0 SLICE_26/B0 (803:932:1061)(803:932:1061))
        (INTERCONNECT SLICE_26/Q0 SLICE_27/A0 (771:897:1024)(771:897:1024))
        (INTERCONNECT SLICE_26/Q0 SLICE_54/D1 (561:622:683)(561:622:683))
        (INTERCONNECT SLICE_26/Q0 SLICE_74/C0 (572:688:804)(572:688:804))
        (INTERCONNECT SLICE_26/Q1 SLICE_26/A1 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_26/Q1 SLICE_27/B0 (786:913:1040)(786:913:1040))
        (INTERCONNECT SLICE_26/Q1 SLICE_54/A1 (754:878:1003)(754:878:1003))
        (INTERCONNECT SLICE_26/Q1 SLICE_74/D0 (544:603:662)(544:603:662))
        (INTERCONNECT SLICE_54/F1 SLICE_26/C0 (545:658:771)(545:658:771))
        (INTERCONNECT SLICE_54/F1 SLICE_27/C1 (545:658:771)(545:658:771))
        (INTERCONNECT SLICE_54/F1 SLICE_54/B0 (765:889:1013)(765:889:1013))
        (INTERCONNECT SLICE_32/Q1 SLICE_26/A0 (1383:1577:1772)(1383:1577:1772))
        (INTERCONNECT SLICE_32/Q1 SLICE_27/A1 (1710:1939:2169)(1710:1939:2169))
        (INTERCONNECT SLICE_32/Q1 SLICE_31/D1 (538:599:660)(538:599:660))
        (INTERCONNECT SLICE_32/Q1 SLICE_32/D1 (538:599:660)(538:599:660))
        (INTERCONNECT SLICE_32/Q1 SLICE_32/B0 (1772:1994:2216)(1772:1994:2216))
        (INTERCONNECT SLICE_32/Q1 SLICE_50/A1 (1012:1168:1325)(1012:1168:1325))
        (INTERCONNECT SLICE_32/Q1 SLICE_54/C0 (1184:1368:1552)(1184:1368:1552))
        (INTERCONNECT SLICE_32/Q1 SLICE_60/C0 (548:666:785)(548:666:785))
        (INTERCONNECT SLICE_32/Q1 SLICE_71/C0 (543:660:777)(543:660:777))
        (INTERCONNECT SLICE_26/F1 SLICE_26/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/F0 SLICE_26/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_63/F0 SLICE_26/LSR (887:985:1084)(887:985:1084))
        (INTERCONNECT SLICE_63/F0 SLICE_26/LSR (887:985:1084)(887:985:1084))
        (INTERCONNECT SLICE_63/F0 SLICE_27/LSR (887:985:1084)(887:985:1084))
        (INTERCONNECT SLICE_27/Q0 SLICE_27/D0 (541:598:655)(541:598:655))
        (INTERCONNECT SLICE_27/Q0 SLICE_54/C1 (552:664:776)(552:664:776))
        (INTERCONNECT SLICE_27/Q0 SLICE_74/B0 (783:908:1033)(783:908:1033))
        (INTERCONNECT SLICE_27/F0 SLICE_27/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/F0 SLICE_28/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_28/F1 SLICE_55/D1 (266:290:315)(266:290:315))
        (INTERCONNECT SLICE_29/Q1 SLICE_29/A1 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_29/Q1 SLICE_30/B1 (774:914:1054)(774:914:1054))
        (INTERCONNECT SLICE_29/Q1 SLICE_42/A1 (745:872:999)(745:872:999))
        (INTERCONNECT SLICE_29/Q1 SLICE_60/D0 (532:604:676)(532:604:676))
        (INTERCONNECT SLICE_29/Q1 SLICE_71/B1 (774:914:1054)(774:914:1054))
        (INTERCONNECT SLICE_29/Q1 SLICE_71/B0 (774:914:1054)(774:914:1054))
        (INTERCONNECT SLICE_47/F0 SLICE_29/D0 (520:573:626)(520:573:626))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI SLICE_29/C0 (2982:3289:3596)
          (2982:3289:3596))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI SLICE_34/A0 (3872:4256:4640)
          (3872:4256:4640))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI SLICE_39/B0 (3213:3533:3853)
          (3213:3533:3853))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI SLICE_69/C0 (3710:4080:4450)
          (3710:4080:4450))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[31\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[30\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[29\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[28\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[27\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[26\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[25\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[24\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[23\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[22\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[21\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[20\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[19\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[18\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[17\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[16\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[15\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[14\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[13\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[12\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[11\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[10\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[9\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[8\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[7\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[6\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[5\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[4\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[3\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[2\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[1\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_wr_en_port_I/PADDI soc_side_wr_data_port\[0\]_MGIOL/CE 
          (2374:2569:2765)(2374:2569:2765))
        (INTERCONNECT soc_side_rd_en_port_I/PADDI SLICE_29/B0 (2138:2357:2577)
          (2138:2357:2577))
        (INTERCONNECT soc_side_rd_en_port_I/PADDI SLICE_39/A0 (2106:2323:2540)
          (2106:2323:2540))
        (INTERCONNECT soc_side_rd_en_port_I/PADDI SLICE_69/A0 (2106:2323:2540)
          (2106:2323:2540))
        (INTERCONNECT SLICE_49/F0 SLICE_29/A0 (1110:1265:1420)(1110:1265:1420))
        (INTERCONNECT SLICE_49/F0 SLICE_39/D0 (900:989:1079)(900:989:1079))
        (INTERCONNECT SLICE_29/F1 SLICE_29/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_29/F0 SLICE_29/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/Q1 SLICE_30/D0 (534:591:648)(534:591:648))
        (INTERCONNECT SLICE_30/Q1 SLICE_56/A1 (744:866:989)(744:866:989))
        (INTERCONNECT SLICE_30/Q1 SLICE_58/C1 (537:644:751)(537:644:751))
        (INTERCONNECT SLICE_30/Q0 SLICE_30/B0 (788:917:1046)(788:917:1046))
        (INTERCONNECT SLICE_30/Q0 SLICE_32/A0 (740:865:991)(740:865:991))
        (INTERCONNECT SLICE_30/Q0 SLICE_50/C1 (805:948:1092)(805:948:1092))
        (INTERCONNECT SLICE_30/Q0 SLICE_56/C1 (557:673:789)(557:673:789))
        (INTERCONNECT SLICE_30/Q0 SLICE_63/D0 (796:890:985)(796:890:985))
        (INTERCONNECT SLICE_30/Q0 SLICE_71/D0 (546:607:668)(546:607:668))
        (INTERCONNECT SLICE_30/F1 SLICE_30/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_30/F0 SLICE_30/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_74/F0 SLICE_31/B1 (1142:1299:1457)(1142:1299:1457))
        (INTERCONNECT SLICE_74/F0 SLICE_32/D0 (900:989:1079)(900:989:1079))
        (INTERCONNECT SLICE_31/Q0 SLICE_31/C0 (534:644:754)(534:644:754))
        (INTERCONNECT SLICE_31/Q0 SLICE_47/C1 (550:665:780)(550:665:780))
        (INTERCONNECT SLICE_31/Q0 SLICE_60/A1 (749:874:1000)(749:874:1000))
        (INTERCONNECT SLICE_31/F1 SLICE_31/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_31/F0 SLICE_31/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_63/F1 SLICE_32/C0 (534:639:744)(534:639:744))
        (INTERCONNECT SLICE_32/F1 SLICE_32/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_32/F0 SLICE_32/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_33/Q1 SLICE_33/C0 (536:648:760)(536:648:760))
        (INTERCONNECT SLICE_33/Q1 SLICE_45/C0 (1359:1549:1740)(1359:1549:1740))
        (INTERCONNECT SLICE_33/Q1 SLICE_58/B1 (1590:1793:1997)(1590:1793:1997))
        (INTERCONNECT SLICE_33/Q1 SLICE_59/C1 (2099:2353:2608)(2099:2353:2608))
        (INTERCONNECT SLICE_33/Q1 SLICE_61/A1 (2668:2965:3262)(2668:2965:3262))
        (INTERCONNECT SLICE_33/Q1 SLICE_61/A0 (2668:2965:3262)(2668:2965:3262))
        (INTERCONNECT SLICE_33/Q1 SLICE_70/C0 (546:662:779)(546:662:779))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[0\]_I/PADDT (4087:4480:4873)
          (4087:4480:4873))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[15\]_I/PADDT (3181:3467:3753)
          (3181:3467:3753))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[14\]_I/PADDT (2688:2945:3203)
          (2688:2945:3203))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[13\]_I/PADDT (2597:2882:3168)
          (2597:2882:3168))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[12\]_I/PADDT (3503:3903:4304)
          (3503:3903:4304))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[11\]_I/PADDT (3675:3987:4300)
          (3675:3987:4300))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[10\]_I/PADDT (3675:3987:4300)
          (3675:3987:4300))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[9\]_I/PADDT (4897:5348:5799)
          (4897:5348:5799))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[8\]_I/PADDT (3187:3473:3760)
          (3187:3473:3760))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[7\]_I/PADDT (3557:3875:4194)
          (3557:3875:4194))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[6\]_I/PADDT (3670:3981:4292)
          (3670:3981:4292))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[5\]_I/PADDT (3958:4388:4818)
          (3958:4388:4818))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[4\]_I/PADDT (3524:3873:4223)
          (3524:3873:4223))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[3\]_I/PADDT (4540:4917:5294)
          (4540:4917:5294))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[2\]_I/PADDT (4100:4451:4802)
          (4100:4451:4802))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[1\]_I/PADDT (5631:6145:6660)
          (5631:6145:6660))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip1_data_port\[0\]_I/PADDT (4457:4882:5307)
          (4457:4882:5307))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[15\]_I/PADDT (1853:2037:2221)
          (1853:2037:2221))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[14\]_I/PADDT (4094:4444:4795)
          (4094:4444:4795))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[13\]_I/PADDT (2597:2882:3168)
          (2597:2882:3168))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[12\]_I/PADDT (3952:4381:4811)
          (3952:4381:4811))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[11\]_I/PADDT (4457:4882:5307)
          (4457:4882:5307))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[10\]_I/PADDT (4464:4846:5229)
          (4464:4846:5229))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[9\]_I/PADDT (3497:3897:4297)
          (3497:3897:4297))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[8\]_I/PADDT (3952:4381:4811)
          (3952:4381:4811))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[7\]_I/PADDT (4322:4783:5245)
          (4322:4783:5245))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[6\]_I/PADDT (3921:4271:4621)
          (3921:4271:4621))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[5\]_I/PADDT (6359:6936:7514)
          (6359:6936:7514))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[4\]_I/PADDT (4034:4376:4719)
          (4034:4376:4719))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[3\]_I/PADDT (3857:4242:4627)
          (3857:4242:4627))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[2\]_I/PADDT (2725:2981:3238)
          (2725:2981:3238))
        (INTERCONNECT SLICE_33/Q1 ram_side_chip0_data_port\[1\]_I/PADDT (2688:2945:3203)
          (2688:2945:3203))
        (INTERCONNECT SLICE_33/Q0 SLICE_33/A0 (481:575:669)(481:575:669))
        (INTERCONNECT SLICE_33/Q0 SLICE_37/C1 (541:656:771)(541:656:771))
        (INTERCONNECT SLICE_33/Q0 SLICE_42/C1 (541:656:771)(541:656:771))
        (INTERCONNECT SLICE_33/Q0 SLICE_70/D1 (530:590:650)(530:590:650))
        (INTERCONNECT SLICE_33/Q0 SLICE_70/D0 (530:590:650)(530:590:650))
        (INTERCONNECT SLICE_33/F1 SLICE_33/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_33/F0 SLICE_33/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_34/F1 SLICE_34/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_34/F0 SLICE_34/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_35/Q0 SLICE_35/D1 (525:582:639)(525:582:639))
        (INTERCONNECT SLICE_35/Q0 SLICE_56/D1 (862:958:1055)(862:958:1055))
        (INTERCONNECT SLICE_35/Q0 SLICE_58/D1 (1226:1354:1482)(1226:1354:1482))
        (INTERCONNECT SLICE_35/Q1 SLICE_35/B1 (765:888:1011)(765:888:1011))
        (INTERCONNECT SLICE_35/Q1 SLICE_36/D1 (913:1005:1098)(913:1005:1098))
        (INTERCONNECT SLICE_35/Q1 SLICE_50/D1 (913:1005:1098)(913:1005:1098))
        (INTERCONNECT SLICE_35/Q1 SLICE_56/B1 (791:920:1049)(791:920:1049))
        (INTERCONNECT SLICE_35/Q1 SLICE_70/C1 (924:1071:1219)(924:1071:1219))
        (INTERCONNECT SLICE_35/F1 SLICE_35/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_35/F0 SLICE_35/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_36/F1 SLICE_36/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_36/F0 SLICE_36/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_39/Q1 SLICE_37/D0 (528:586:644)(528:586:644))
        (INTERCONNECT SLICE_39/Q1 SLICE_57/B1 (1406:1598:1791)(1406:1598:1791))
        (INTERCONNECT SLICE_39/Q1 SLICE_58/A0 (1701:1926:2151)(1701:1926:2151))
        (INTERCONNECT SLICE_39/Q1 SLICE_68/C1 (1235:1416:1597)(1235:1416:1597))
        (INTERCONNECT SLICE_37/Q0 SLICE_37/A0 (479:571:663)(479:571:663))
        (INTERCONNECT SLICE_37/Q0 SLICE_46/A0 (754:880:1006)(754:880:1006))
        (INTERCONNECT SLICE_37/Q0 SLICE_47/D1 (1599:1757:1916)(1599:1757:1916))
        (INTERCONNECT SLICE_37/Q0 SLICE_68/D1 (882:979:1077)(882:979:1077))
        (INTERCONNECT SLICE_37/Q0 SLICE_68/D0 (882:979:1077)(882:979:1077))
        (INTERCONNECT SLICE_37/F1 SLICE_37/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_37/F0 SLICE_37/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_37/Q1 SLICE_38/D0 (528:586:644)(528:586:644))
        (INTERCONNECT SLICE_37/Q1 SLICE_57/D1 (800:893:986)(800:893:986))
        (INTERCONNECT SLICE_37/Q1 SLICE_58/D0 (1127:1255:1383)(1127:1255:1383))
        (INTERCONNECT SLICE_37/Q1 SLICE_70/B0 (765:888:1011)(765:888:1011))
        (INTERCONNECT SLICE_38/Q1 SLICE_38/D1 (527:586:645)(527:586:645))
        (INTERCONNECT SLICE_38/Q1 SLICE_40/B1 (1596:1800:2004)(1596:1800:2004))
        (INTERCONNECT SLICE_38/Q1 SLICE_50/C0 (1365:1556:1747)(1365:1556:1747))
        (INTERCONNECT SLICE_38/Q1 SLICE_51/B1 (1044:1203:1362)(1044:1203:1362))
        (INTERCONNECT SLICE_38/Q1 SLICE_68/B1 (769:896:1023)(769:896:1023))
        (INTERCONNECT SLICE_38/Q1 SLICE_71/D1 (802:893:984)(802:893:984))
        (INTERCONNECT SLICE_38/Q0 SLICE_38/C0 (547:661:775)(547:661:775))
        (INTERCONNECT SLICE_38/Q0 SLICE_46/C0 (547:661:775)(547:661:775))
        (INTERCONNECT SLICE_38/Q0 SLICE_47/B1 (1838:2066:2294)(1838:2066:2294))
        (INTERCONNECT SLICE_38/Q0 SLICE_68/A0 (735:857:980)(735:857:980))
        (INTERCONNECT SLICE_38/Q0 SLICE_70/A0 (1843:2065:2287)(1843:2065:2287))
        (INTERCONNECT SLICE_38/F1 SLICE_38/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_38/F0 SLICE_38/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/Q0 SLICE_39/B1 (1584:1783:1982)(1584:1783:1982))
        (INTERCONNECT SLICE_40/Q0 SLICE_48/A0 (1188:1353:1518)(1188:1353:1518))
        (INTERCONNECT SLICE_40/Q0 SLICE_53/C1 (2586:2909:3233)(2586:2909:3233))
        (INTERCONNECT SLICE_40/Q0 SLICE_69/D0 (1669:1835:2001)(1669:1835:2001))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[31\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[30\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[29\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[28\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[27\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[26\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[25\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[24\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[23\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[22\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[21\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[20\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[19\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[18\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[17\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[16\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[15\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[14\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[13\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[12\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[11\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[10\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[9\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[8\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[7\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[6\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[5\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[4\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[3\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[2\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[1\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_40/Q0 soc_side_rd_data_port\[0\]_MGIOL/CE (2252:2505:2758)
          (2252:2505:2758))
        (INTERCONNECT SLICE_39/F1 SLICE_39/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_39/F0 SLICE_39/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F1 SLICE_40/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_40/F0 SLICE_40/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_41/F1 SLICE_41/C0 (277:356:436)(277:356:436))
        (INTERCONNECT SLICE_41/F0 SLICE_41/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_50/F1 SLICE_42/C0 (803:945:1088)(803:945:1088))
        (INTERCONNECT SLICE_50/F1 SLICE_50/A0 (733:854:976)(733:854:976))
        (INTERCONNECT SLICE_42/F1 SLICE_42/B0 (511:606:702)(511:606:702))
        (INTERCONNECT SLICE_42/F1 SLICE_48/D0 (269:296:324)(269:296:324))
        (INTERCONNECT SLICE_69/F0 SLICE_42/A0 (730:848:967)(730:848:967))
        (INTERCONNECT SLICE_42/F0 ram_side_ras_n_port_MGIOL/OPOS (1011:1111:1211)
          (1011:1111:1211))
        (INTERCONNECT SLICE_59/F1 SLICE_43/C1 (811:957:1103)(811:957:1103))
        (INTERCONNECT SLICE_59/F1 SLICE_44/C1 (811:957:1103)(811:957:1103))
        (INTERCONNECT SLICE_59/F1 SLICE_59/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_59/F1 SLICE_65/D1 (1349:1485:1622)(1349:1485:1622))
        (INTERCONNECT SLICE_59/F1 SLICE_65/D0 (1349:1485:1622)(1349:1485:1622))
        (INTERCONNECT SLICE_59/F1 SLICE_66/B1 (1961:2197:2434)(1961:2197:2434))
        (INTERCONNECT SLICE_59/F1 SLICE_66/B0 (1961:2197:2434)(1961:2197:2434))
        (INTERCONNECT SLICE_59/F1 SLICE_67/A1 (1190:1360:1530)(1190:1360:1530))
        (INTERCONNECT SLICE_59/F1 SLICE_67/A0 (1190:1360:1530)(1190:1360:1530))
        (INTERCONNECT soc_side_addr_port\[5\]_I/PADDI SLICE_43/B1 (1588:1763:1938)
          (1588:1763:1938))
        (INTERCONNECT SLICE_43/F0 SLICE_43/A1 (476:566:656)(476:566:656))
        (INTERCONNECT soc_side_addr_port\[14\]_I/PADDI SLICE_43/D0 (1080:1152:1225)
          (1080:1152:1225))
        (INTERCONNECT SLICE_43/F1 ram_side_addr_port\[5\]_I/PADDO (1263:1400:1537)
          (1263:1400:1537))
        (INTERCONNECT SLICE_44/F0 SLICE_44/D1 (520:573:626)(520:573:626))
        (INTERCONNECT soc_side_addr_port\[4\]_I/PADDI SLICE_44/A1 (1290:1428:1566)
          (1290:1428:1566))
        (INTERCONNECT soc_side_addr_port\[13\]_I/PADDI SLICE_44/D0 (1346:1453:1560)
          (1346:1453:1560))
        (INTERCONNECT SLICE_44/F1 ram_side_addr_port\[4\]_I/PADDO (936:1038:1140)
          (936:1038:1140))
        (INTERCONNECT soc_side_addr_port\[19\]_I/PADDI SLICE_45/D0 (1521:1640:1759)
          (1521:1640:1759))
        (INTERCONNECT SLICE_45/F1 SLICE_45/A0 (733:854:976)(733:854:976))
        (INTERCONNECT SLICE_45/F1 SLICE_59/B0 (1224:1395:1566)(1224:1395:1566))
        (INTERCONNECT SLICE_45/F1 SLICE_61/C1 (2424:2712:3001)(2424:2712:3001))
        (INTERCONNECT SLICE_45/F1 SLICE_61/D0 (2049:2251:2453)(2049:2251:2453))
        (INTERCONNECT SLICE_45/F1 SLICE_65/A1 (1524:1729:1934)(1524:1729:1934))
        (INTERCONNECT SLICE_45/F1 SLICE_65/A0 (1524:1729:1934)(1524:1729:1934))
        (INTERCONNECT SLICE_45/F1 SLICE_66/A1 (2264:2533:2802)(2264:2533:2802))
        (INTERCONNECT SLICE_45/F1 SLICE_66/A0 (2264:2533:2802)(2264:2533:2802))
        (INTERCONNECT SLICE_45/F1 SLICE_67/D1 (982:1085:1188)(982:1085:1188))
        (INTERCONNECT SLICE_45/F1 SLICE_67/D0 (982:1085:1188)(982:1085:1188))
        (INTERCONNECT SLICE_45/F0 SLICE_56/A0 (1430:1615:1801)(1430:1615:1801))
        (INTERCONNECT SLICE_72/F1 SLICE_46/D1 (530:587:645)(530:587:645))
        (INTERCONNECT SLICE_73/F0 SLICE_46/C1 (531:639:747)(531:639:747))
        (INTERCONNECT SLICE_72/F0 SLICE_46/B1 (765:883:1001)(765:883:1001))
        (INTERCONNECT SLICE_73/F1 SLICE_46/A1 (730:848:967)(730:848:967))
        (INTERCONNECT SLICE_46/F0 soc_side_ready_port_MGIOL/CE (1421:1567:1713)
          (1421:1567:1713))
        (INTERCONNECT SLICE_47/F1 SLICE_47/A0 (733:854:976)(733:854:976))
        (INTERCONNECT SLICE_47/F1 SLICE_51/D1 (269:296:324)(269:296:324))
        (INTERCONNECT SLICE_48/F1 SLICE_48/C0 (277:356:436)(277:356:436))
        (INTERCONNECT SLICE_54/F0 SLICE_48/B0 (1136:1293:1450)(1136:1293:1450))
        (INTERCONNECT SLICE_48/F0 ram_side_wr_en_port_MGIOL/OPOS (1337:1468:1599)
          (1337:1468:1599))
        (INTERCONNECT SLICE_55/F0 SLICE_49/D1 (835:928:1022)(835:928:1022))
        (INTERCONNECT SLICE_74/F1 SLICE_49/B1 (508:600:693)(508:600:693))
        (INTERCONNECT SLICE_50/F0 ram_side_cas_n_port_MGIOL/OPOS (1081:1188:1296)
          (1081:1188:1296))
        (INTERCONNECT SLICE_70/F1 SLICE_51/C1 (534:639:744)(534:639:744))
        (INTERCONNECT SLICE_71/F0 SLICE_51/A1 (740:863:986)(740:863:986))
        (INTERCONNECT SLICE_70/F0 SLICE_52/D1 (894:983:1072)(894:983:1072))
        (INTERCONNECT soc_side_wr_mask_port\[3\]_I/PADDI SLICE_52/D0 (1346:1453:1560)
          (1346:1453:1560))
        (INTERCONNECT SLICE_52/F1 SLICE_52/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_52/F1 SLICE_53/A0 (481:577:673)(481:577:673))
        (INTERCONNECT SLICE_52/F1 SLICE_64/C1 (811:957:1103)(811:957:1103))
        (INTERCONNECT SLICE_52/F1 SLICE_64/C0 (811:957:1103)(811:957:1103))
        (INTERCONNECT SLICE_53/F1 SLICE_52/B0 (513:611:710)(513:611:710))
        (INTERCONNECT SLICE_53/F1 SLICE_53/C0 (282:367:453)(282:367:453))
        (INTERCONNECT SLICE_53/F1 SLICE_64/D1 (800:891:982)(800:891:982))
        (INTERCONNECT SLICE_53/F1 SLICE_64/D0 (800:891:982)(800:891:982))
        (INTERCONNECT SLICE_52/F0 ram_side_chip1_udqm_port_I/PADDO (1111:1225:1339)
          (1111:1225:1339))
        (INTERCONNECT SLICE_68/F1 SLICE_53/A1 (1501:1698:1895)(1501:1698:1895))
        (INTERCONNECT soc_side_wr_mask_port\[2\]_I/PADDI SLICE_53/B0 (1322:1462:1603)
          (1322:1462:1603))
        (INTERCONNECT SLICE_53/F0 ram_side_chip1_ldqm_port_I/PADDO (1263:1400:1537)
          (1263:1400:1537))
        (INTERCONNECT SLICE_55/F1 SLICE_55/C0 (277:356:436)(277:356:436))
        (INTERCONNECT SLICE_60/F0 SLICE_56/C0 (531:639:747)(531:639:747))
        (INTERCONNECT SLICE_56/F1 SLICE_56/B0 (508:600:693)(508:600:693))
        (INTERCONNECT SLICE_56/F0 ram_side_addr_port\[10\]_I/PADDO (1367:1504:1642)
          (1367:1504:1642))
        (INTERCONNECT soc_side_addr_port\[9\]_I/PADDI SLICE_59/D0 (1080:1152:1225)
          (1080:1152:1225))
        (INTERCONNECT soc_side_addr_port\[0\]_I/PADDI SLICE_59/A0 (1290:1428:1566)
          (1290:1428:1566))
        (INTERCONNECT SLICE_59/F0 ram_side_addr_port\[0\]_I/PADDO (936:1038:1140)
          (936:1038:1140))
        (INTERCONNECT SLICE_60/F1 SLICE_60/B0 (762:883:1004)(762:883:1004))
        (INTERCONNECT soc_side_addr_port\[22\]_I/PADDI SLICE_61/D1 (1080:1152:1225)
          (1080:1152:1225))
        (INTERCONNECT soc_side_addr_port\[21\]_I/PADDI SLICE_61/C0 (1425:1595:1765)
          (1425:1595:1765))
        (INTERCONNECT SLICE_61/F0 ram_side_bank_addr_port\[0\]_I/PADDO (1004:1114:1224)
          (1004:1114:1224))
        (INTERCONNECT SLICE_61/F1 ram_side_bank_addr_port\[1\]_I/PADDO (670:737:805)
          (670:737:805))
        (INTERCONNECT soc_side_addr_port\[18\]_I/PADDI SLICE_62/C1 (1425:1595:1765)
          (1425:1595:1765))
        (INTERCONNECT soc_side_addr_port\[20\]_I/PADDI SLICE_62/D0 (1080:1152:1225)
          (1080:1152:1225))
        (INTERCONNECT SLICE_62/F0 ram_side_addr_port\[11\]_I/PADDO (1004:1114:1224)
          (1004:1114:1224))
        (INTERCONNECT SLICE_62/F1 ram_side_addr_port\[9\]_I/PADDO (936:1038:1140)
          (936:1038:1140))
        (INTERCONNECT soc_side_wr_mask_port\[0\]_I/PADDI SLICE_64/A1 (1290:1428:1566)
          (1290:1428:1566))
        (INTERCONNECT soc_side_wr_mask_port\[1\]_I/PADDI SLICE_64/A0 (1624:1804:1985)
          (1624:1804:1985))
        (INTERCONNECT SLICE_64/F0 ram_side_chip0_udqm_port_I/PADDO (1263:1400:1537)
          (1263:1400:1537))
        (INTERCONNECT SLICE_64/F1 ram_side_chip0_ldqm_port_I/PADDO (936:1038:1140)
          (936:1038:1140))
        (INTERCONNECT soc_side_addr_port\[17\]_I/PADDI SLICE_65/C1 (1406:1587:1768)
          (1406:1587:1768))
        (INTERCONNECT soc_side_addr_port\[8\]_I/PADDI SLICE_65/B1 (1674:1864:2055)
          (1674:1864:2055))
        (INTERCONNECT soc_side_addr_port\[10\]_I/PADDI SLICE_65/C0 (1079:1225:1371)
          (1079:1225:1371))
        (INTERCONNECT soc_side_addr_port\[1\]_I/PADDI SLICE_65/B0 (1569:1755:1941)
          (1569:1755:1941))
        (INTERCONNECT SLICE_65/F0 ram_side_addr_port\[1\]_I/PADDO (915:1037:1160)
          (915:1037:1160))
        (INTERCONNECT SLICE_65/F1 ram_side_addr_port\[8\]_I/PADDO (656:751:847)
          (656:751:847))
        (INTERCONNECT soc_side_addr_port\[7\]_I/PADDI SLICE_66/D1 (1327:1445:1563)
          (1327:1445:1563))
        (INTERCONNECT soc_side_addr_port\[16\]_I/PADDI SLICE_66/C1 (1079:1225:1371)
          (1079:1225:1371))
        (INTERCONNECT soc_side_addr_port\[2\]_I/PADDI SLICE_66/D0 (1327:1445:1563)
          (1327:1445:1563))
        (INTERCONNECT soc_side_addr_port\[11\]_I/PADDI SLICE_66/C0 (1072:1210:1349)
          (1072:1210:1349))
        (INTERCONNECT SLICE_66/F0 ram_side_addr_port\[2\]_I/PADDO (915:1037:1160)
          (915:1037:1160))
        (INTERCONNECT SLICE_66/F1 ram_side_addr_port\[7\]_I/PADDO (649:737:825)
          (649:737:825))
        (INTERCONNECT soc_side_addr_port\[15\]_I/PADDI SLICE_67/C1 (1425:1595:1765)
          (1425:1595:1765))
        (INTERCONNECT soc_side_addr_port\[6\]_I/PADDI SLICE_67/B1 (1310:1469:1628)
          (1310:1469:1628))
        (INTERCONNECT soc_side_addr_port\[3\]_I/PADDI SLICE_67/C0 (1091:1218:1346)
          (1091:1218:1346))
        (INTERCONNECT soc_side_addr_port\[12\]_I/PADDI SLICE_67/B0 (1322:1462:1603)
          (1322:1462:1603))
        (INTERCONNECT SLICE_67/F0 ram_side_addr_port\[3\]_I/PADDO (915:1037:1160)
          (915:1037:1160))
        (INTERCONNECT SLICE_67/F1 ram_side_addr_port\[6\]_I/PADDO (670:737:805)
          (670:737:805))
        (INTERCONNECT SLICE_68/F0 soc_side_ready_port_MGIOL/OPOS (1337:1468:1599)
          (1337:1468:1599))
        (INTERCONNECT SLICE_69/F1 soc_side_busy_port_MGIOL/OPOS (1081:1188:1296)
          (1081:1188:1296))
        (INTERCONNECT SLICE_75/F0 ram_side_ck_en_port_I/PADDO (670:737:805)(670:737:805))
        (INTERCONNECT SLICE_75/F1 ram_side_cs_n_port_I/PADDO (1004:1114:1224)
          (1004:1114:1224))
        (INTERCONNECT ram_side_chip0_data_port\[0\]_I/PADDI 
          soc_side_rd_data_port\[0\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[0\]_MGIOL/IN 
          ram_side_chip0_data_port\[0\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT soc_side_busy_port_MGIOL/IOLDO soc_side_busy_port_I/IOLDO (30:36:43)
          (30:36:43))
        (INTERCONNECT ram_side_wr_en_port_MGIOL/IOLDO ram_side_wr_en_port_I/IOLDO 
          (30:36:43)(30:36:43))
        (INTERCONNECT ram_side_cas_n_port_MGIOL/IOLDO ram_side_cas_n_port_I/IOLDO 
          (30:36:43)(30:36:43))
        (INTERCONNECT ram_side_ras_n_port_MGIOL/IOLDO ram_side_ras_n_port_I/IOLDO 
          (30:36:43)(30:36:43))
        (INTERCONNECT ram_side_chip1_data_port\[15\]_I/PADDI 
          soc_side_rd_data_port\[31\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[31\]_MGIOL/IN 
          ram_side_chip1_data_port\[15\]_I/PADDO (599:657:715)(599:657:715))
        (INTERCONNECT ram_side_chip1_data_port\[14\]_I/PADDI 
          soc_side_rd_data_port\[30\]_MGIOL/OPOS (1216:1297:1379)(1216:1297:1379))
        (INTERCONNECT soc_side_wr_data_port\[30\]_MGIOL/IN 
          ram_side_chip1_data_port\[14\]_I/PADDO (875:956:1038)(875:956:1038))
        (INTERCONNECT ram_side_chip1_data_port\[13\]_I/PADDI 
          soc_side_rd_data_port\[29\]_MGIOL/OPOS (1175:1272:1370)(1175:1272:1370))
        (INTERCONNECT soc_side_wr_data_port\[29\]_MGIOL/IN 
          ram_side_chip1_data_port\[13\]_I/PADDO (832:939:1046)(832:939:1046))
        (INTERCONNECT ram_side_chip1_data_port\[12\]_I/PADDI 
          soc_side_rd_data_port\[28\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[28\]_MGIOL/IN 
          ram_side_chip1_data_port\[12\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_chip1_data_port\[11\]_I/PADDI 
          soc_side_rd_data_port\[27\]_MGIOL/OPOS (1205:1286:1368)(1205:1286:1368))
        (INTERCONNECT soc_side_wr_data_port\[27\]_MGIOL/IN 
          ram_side_chip1_data_port\[11\]_I/PADDO (864:945:1027)(864:945:1027))
        (INTERCONNECT ram_side_chip1_data_port\[10\]_I/PADDI 
          soc_side_rd_data_port\[26\]_MGIOL/OPOS (1205:1286:1368)(1205:1286:1368))
        (INTERCONNECT soc_side_wr_data_port\[26\]_MGIOL/IN 
          ram_side_chip1_data_port\[10\]_I/PADDO (864:945:1027)(864:945:1027))
        (INTERCONNECT ram_side_chip1_data_port\[9\]_I/PADDI 
          soc_side_rd_data_port\[25\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[25\]_MGIOL/IN 
          ram_side_chip1_data_port\[9\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT ram_side_chip1_data_port\[8\]_I/PADDI 
          soc_side_rd_data_port\[24\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[24\]_MGIOL/IN 
          ram_side_chip1_data_port\[8\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip1_data_port\[7\]_I/PADDI 
          soc_side_rd_data_port\[23\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[23\]_MGIOL/IN 
          ram_side_chip1_data_port\[7\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip1_data_port\[6\]_I/PADDI 
          soc_side_rd_data_port\[22\]_MGIOL/OPOS (1205:1286:1368)(1205:1286:1368))
        (INTERCONNECT soc_side_wr_data_port\[22\]_MGIOL/IN 
          ram_side_chip1_data_port\[6\]_I/PADDO (864:945:1027)(864:945:1027))
        (INTERCONNECT ram_side_chip1_data_port\[5\]_I/PADDI 
          soc_side_rd_data_port\[21\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[21\]_MGIOL/IN 
          ram_side_chip1_data_port\[5\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_chip1_data_port\[4\]_I/PADDI 
          soc_side_rd_data_port\[20\]_MGIOL/OPOS (1216:1297:1379)(1216:1297:1379))
        (INTERCONNECT soc_side_wr_data_port\[20\]_MGIOL/IN 
          ram_side_chip1_data_port\[4\]_I/PADDO (875:956:1038)(875:956:1038))
        (INTERCONNECT ram_side_chip1_data_port\[3\]_I/PADDI 
          soc_side_rd_data_port\[19\]_MGIOL/OPOS (1175:1265:1356)(1175:1265:1356))
        (INTERCONNECT soc_side_wr_data_port\[19\]_MGIOL/IN 
          ram_side_chip1_data_port\[3\]_I/PADDO (834:924:1015)(834:924:1015))
        (INTERCONNECT ram_side_chip1_data_port\[2\]_I/PADDI 
          soc_side_rd_data_port\[18\]_MGIOL/OPOS (1175:1265:1356)(1175:1265:1356))
        (INTERCONNECT soc_side_wr_data_port\[18\]_MGIOL/IN 
          ram_side_chip1_data_port\[2\]_I/PADDO (834:924:1015)(834:924:1015))
        (INTERCONNECT ram_side_chip1_data_port\[1\]_I/PADDI 
          soc_side_rd_data_port\[17\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[17\]_MGIOL/IN 
          ram_side_chip1_data_port\[1\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT ram_side_chip1_data_port\[0\]_I/PADDI 
          soc_side_rd_data_port\[16\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[16\]_MGIOL/IN 
          ram_side_chip1_data_port\[0\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT ram_side_chip0_data_port\[15\]_I/PADDI 
          soc_side_rd_data_port\[15\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[15\]_MGIOL/IN 
          ram_side_chip0_data_port\[15\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip0_data_port\[14\]_I/PADDI 
          soc_side_rd_data_port\[14\]_MGIOL/OPOS (1175:1265:1356)(1175:1265:1356))
        (INTERCONNECT soc_side_wr_data_port\[14\]_MGIOL/IN 
          ram_side_chip0_data_port\[14\]_I/PADDO (834:924:1015)(834:924:1015))
        (INTERCONNECT ram_side_chip0_data_port\[13\]_I/PADDI 
          soc_side_rd_data_port\[13\]_MGIOL/OPOS (1175:1272:1370)(1175:1272:1370))
        (INTERCONNECT soc_side_wr_data_port\[13\]_MGIOL/IN 
          ram_side_chip0_data_port\[13\]_I/PADDO (832:939:1046)(832:939:1046))
        (INTERCONNECT ram_side_chip0_data_port\[12\]_I/PADDI 
          soc_side_rd_data_port\[12\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[12\]_MGIOL/IN 
          ram_side_chip0_data_port\[12\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_chip0_data_port\[11\]_I/PADDI 
          soc_side_rd_data_port\[11\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[11\]_MGIOL/IN 
          ram_side_chip0_data_port\[11\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT ram_side_chip0_data_port\[10\]_I/PADDI 
          soc_side_rd_data_port\[10\]_MGIOL/OPOS (1175:1265:1356)(1175:1265:1356))
        (INTERCONNECT soc_side_wr_data_port\[10\]_MGIOL/IN 
          ram_side_chip0_data_port\[10\]_I/PADDO (834:924:1015)(834:924:1015))
        (INTERCONNECT ram_side_chip0_data_port\[9\]_I/PADDI 
          soc_side_rd_data_port\[9\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[9\]_MGIOL/IN 
          ram_side_chip0_data_port\[9\]_I/PADDO (594:697:801)(594:697:801))
        (INTERCONNECT ram_side_chip0_data_port\[8\]_I/PADDI 
          soc_side_rd_data_port\[8\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[8\]_MGIOL/IN 
          ram_side_chip0_data_port\[8\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_chip0_data_port\[7\]_I/PADDI 
          soc_side_rd_data_port\[7\]_MGIOL/OPOS (1258:1355:1453)(1258:1355:1453))
        (INTERCONNECT soc_side_wr_data_port\[7\]_MGIOL/IN 
          ram_side_chip0_data_port\[7\]_I/PADDO (848:980:1112)(848:980:1112))
        (INTERCONNECT ram_side_chip0_data_port\[6\]_I/PADDI 
          soc_side_rd_data_port\[6\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[6\]_MGIOL/IN 
          ram_side_chip0_data_port\[6\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip0_data_port\[5\]_I/PADDI 
          soc_side_rd_data_port\[5\]_MGIOL/OPOS (1247:1344:1442)(1247:1344:1442))
        (INTERCONNECT soc_side_wr_data_port\[5\]_MGIOL/IN 
          ram_side_chip0_data_port\[5\]_I/PADDO (830:965:1101)(830:965:1101))
        (INTERCONNECT ram_side_chip0_data_port\[4\]_I/PADDI 
          soc_side_rd_data_port\[4\]_MGIOL/OPOS (1205:1286:1368)(1205:1286:1368))
        (INTERCONNECT soc_side_wr_data_port\[4\]_MGIOL/IN 
          ram_side_chip0_data_port\[4\]_I/PADDO (864:945:1027)(864:945:1027))
        (INTERCONNECT ram_side_chip0_data_port\[3\]_I/PADDI 
          soc_side_rd_data_port\[3\]_MGIOL/OPOS (1216:1297:1379)(1216:1297:1379))
        (INTERCONNECT soc_side_wr_data_port\[3\]_MGIOL/IN 
          ram_side_chip0_data_port\[3\]_I/PADDO (875:956:1038)(875:956:1038))
        (INTERCONNECT ram_side_chip0_data_port\[2\]_I/PADDI 
          soc_side_rd_data_port\[2\]_MGIOL/OPOS (1194:1280:1367)(1194:1280:1367))
        (INTERCONNECT soc_side_wr_data_port\[2\]_MGIOL/IN 
          ram_side_chip0_data_port\[2\]_I/PADDO (853:939:1026)(853:939:1026))
        (INTERCONNECT ram_side_chip0_data_port\[1\]_I/PADDI 
          soc_side_rd_data_port\[1\]_MGIOL/OPOS (1216:1297:1379)(1216:1297:1379))
        (INTERCONNECT soc_side_wr_data_port\[1\]_MGIOL/IN 
          ram_side_chip0_data_port\[1\]_I/PADDO (875:956:1038)(875:956:1038))
        (INTERCONNECT soc_side_rd_data_port\[31\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[31\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[30\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[30\]_I/IOLDO (52:53:55)(52:53:55))
        (INTERCONNECT soc_side_rd_data_port\[29\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[29\]_I/IOLDO (9:36:63)(9:36:63))
        (INTERCONNECT soc_side_rd_data_port\[28\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[28\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[27\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[27\]_I/IOLDO (41:42:44)(41:42:44))
        (INTERCONNECT soc_side_rd_data_port\[26\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[26\]_I/IOLDO (41:42:44)(41:42:44))
        (INTERCONNECT soc_side_rd_data_port\[25\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[25\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[24\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[24\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[23\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[23\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[22\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[22\]_I/IOLDO (41:42:44)(41:42:44))
        (INTERCONNECT soc_side_rd_data_port\[21\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[21\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[20\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[20\]_I/IOLDO (52:53:55)(52:53:55))
        (INTERCONNECT soc_side_rd_data_port\[19\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[19\]_I/IOLDO (11:21:32)(11:21:32))
        (INTERCONNECT soc_side_rd_data_port\[18\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[18\]_I/IOLDO (11:21:32)(11:21:32))
        (INTERCONNECT soc_side_rd_data_port\[17\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[17\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[16\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[16\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[15\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[15\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[14\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[14\]_I/IOLDO (11:21:32)(11:21:32))
        (INTERCONNECT soc_side_rd_data_port\[13\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[13\]_I/IOLDO (9:36:63)(9:36:63))
        (INTERCONNECT soc_side_rd_data_port\[12\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[12\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[11\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[11\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[10\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[10\]_I/IOLDO (11:21:32)(11:21:32))
        (INTERCONNECT soc_side_rd_data_port\[9\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[9\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[8\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[8\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[7\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[7\]_I/IOLDO (25:77:129)(25:77:129))
        (INTERCONNECT soc_side_rd_data_port\[6\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[6\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[5\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[5\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_rd_data_port\[4\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[4\]_I/IOLDO (41:42:44)(41:42:44))
        (INTERCONNECT soc_side_rd_data_port\[3\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[3\]_I/IOLDO (52:53:55)(52:53:55))
        (INTERCONNECT soc_side_rd_data_port\[2\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[2\]_I/IOLDO (30:36:43)(30:36:43))
        (INTERCONNECT soc_side_rd_data_port\[1\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[1\]_I/IOLDO (52:53:55)(52:53:55))
        (INTERCONNECT soc_side_rd_data_port\[0\]_MGIOL/IOLDO 
          soc_side_rd_data_port\[0\]_I/IOLDO (7:62:118)(7:62:118))
        (INTERCONNECT soc_side_wr_data_port\[31\]_I/PADDI 
          soc_side_wr_data_port\[31\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[30\]_I/PADDI 
          soc_side_wr_data_port\[30\]_MGIOL/DI (393:394:396)(393:394:396))
        (INTERCONNECT soc_side_wr_data_port\[29\]_I/PADDI 
          soc_side_wr_data_port\[29\]_MGIOL/DI (352:369:387)(352:369:387))
        (INTERCONNECT soc_side_wr_data_port\[28\]_I/PADDI 
          soc_side_wr_data_port\[28\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[27\]_I/PADDI 
          soc_side_wr_data_port\[27\]_MGIOL/DI (382:383:385)(382:383:385))
        (INTERCONNECT soc_side_wr_data_port\[26\]_I/PADDI 
          soc_side_wr_data_port\[26\]_MGIOL/DI (382:383:385)(382:383:385))
        (INTERCONNECT soc_side_wr_data_port\[25\]_I/PADDI 
          soc_side_wr_data_port\[25\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[24\]_I/PADDI 
          soc_side_wr_data_port\[24\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[23\]_I/PADDI 
          soc_side_wr_data_port\[23\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[22\]_I/PADDI 
          soc_side_wr_data_port\[22\]_MGIOL/DI (382:383:385)(382:383:385))
        (INTERCONNECT soc_side_wr_data_port\[21\]_I/PADDI 
          soc_side_wr_data_port\[21\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[20\]_I/PADDI 
          soc_side_wr_data_port\[20\]_MGIOL/DI (393:394:396)(393:394:396))
        (INTERCONNECT soc_side_wr_data_port\[19\]_I/PADDI 
          soc_side_wr_data_port\[19\]_MGIOL/DI (352:362:373)(352:362:373))
        (INTERCONNECT soc_side_wr_data_port\[18\]_I/PADDI 
          soc_side_wr_data_port\[18\]_MGIOL/DI (352:362:373)(352:362:373))
        (INTERCONNECT soc_side_wr_data_port\[17\]_I/PADDI 
          soc_side_wr_data_port\[17\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[16\]_I/PADDI 
          soc_side_wr_data_port\[16\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[15\]_I/PADDI 
          soc_side_wr_data_port\[15\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[14\]_I/PADDI 
          soc_side_wr_data_port\[14\]_MGIOL/DI (352:362:373)(352:362:373))
        (INTERCONNECT soc_side_wr_data_port\[13\]_I/PADDI 
          soc_side_wr_data_port\[13\]_MGIOL/DI (352:369:387)(352:369:387))
        (INTERCONNECT soc_side_wr_data_port\[12\]_I/PADDI 
          soc_side_wr_data_port\[12\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[11\]_I/PADDI 
          soc_side_wr_data_port\[11\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[10\]_I/PADDI 
          soc_side_wr_data_port\[10\]_MGIOL/DI (352:362:373)(352:362:373))
        (INTERCONNECT soc_side_wr_data_port\[9\]_I/PADDI 
          soc_side_wr_data_port\[9\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[8\]_I/PADDI 
          soc_side_wr_data_port\[8\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[7\]_I/PADDI 
          soc_side_wr_data_port\[7\]_MGIOL/DI (435:452:470)(435:452:470))
        (INTERCONNECT soc_side_wr_data_port\[6\]_I/PADDI 
          soc_side_wr_data_port\[6\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[5\]_I/PADDI 
          soc_side_wr_data_port\[5\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_wr_data_port\[4\]_I/PADDI 
          soc_side_wr_data_port\[4\]_MGIOL/DI (382:383:385)(382:383:385))
        (INTERCONNECT soc_side_wr_data_port\[3\]_I/PADDI 
          soc_side_wr_data_port\[3\]_MGIOL/DI (393:394:396)(393:394:396))
        (INTERCONNECT soc_side_wr_data_port\[2\]_I/PADDI 
          soc_side_wr_data_port\[2\]_MGIOL/DI (371:377:384)(371:377:384))
        (INTERCONNECT soc_side_wr_data_port\[1\]_I/PADDI 
          soc_side_wr_data_port\[1\]_MGIOL/DI (393:394:396)(393:394:396))
        (INTERCONNECT soc_side_wr_data_port\[0\]_I/PADDI 
          soc_side_wr_data_port\[0\]_MGIOL/DI (424:441:459)(424:441:459))
        (INTERCONNECT soc_side_ready_port_MGIOL/IOLDO soc_side_ready_port_I/IOLDO 
          (30:36:43)(30:36:43))
      )
    )
  )
)
