INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/risc/work/cpu2/cpu2.ip_user_files/bd/gen_clk/ip/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_clk_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/risc/work/cpu2/cpu2.ip_user_files/bd/gen_clk/ip/gen_clk_clk_wiz_0_0/gen_clk_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_clk_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/risc/work/cpu2/cpu2.ip_user_files/bd/gen_clk/sim/gen_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/risc/source/00_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module gen_branch_signal
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [/home/denjo/risc/source/31_alu.v:5]
INFO: [VRFC 10-311] analyzing module gen_branch_signal
WARNING: [VRFC 10-3609] overwriting previous definition of module 'gen_branch_signal' [/home/denjo/risc/source/32_gen_branch_signal.v:5]
INFO: [VRFC 10-311] analyzing module load
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module load
WARNING: [VRFC 10-3609] overwriting previous definition of module 'load' [/home/denjo/risc/source/41_load.v:5]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module hazard_control
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/risc/work/cpu2/cpu2.srcs/sources_1/bd/gen_clk/hdl/gen_clk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_clk_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/risc/source/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
