//
// File created by:  irun
// Do not modify this file
//
-f
rtlsim.f
+access+wrc
-timescale
1ns/1ps
+incdir+../src/verilog
-top
t_fpfma_pipeline
