<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_dev_if Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_dev_if Struct Reference</h1>The dwc_otg_dev_if structure contains information needed to manage the DWC_otg controller acting in device mode.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structdwc__otg__dev__global__regs.html">dwc_otg_device_global_regs_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o0">dev_global_regs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to device Global registers.  <a href="#o0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o1" doxytag="dwc_otg_dev_if::in_ep_regs"></a>
<a class="el" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o1">in_ep_regs</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Logical IN Endpoint-Specific Registers 900h-AFCh. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o2" doxytag="dwc_otg_dev_if::out_ep_regs"></a>
<a class="el" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o2">out_ep_regs</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Logical OUT Endpoint-Specific Registers B00h-CFCh. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o3" doxytag="dwc_otg_dev_if::speed"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o3">speed</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Speed 0: Unknown, 1: LS, 2:FS, 3: HS. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o4" doxytag="dwc_otg_dev_if::num_in_eps"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o4">num_in_eps</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number # of Tx EP range: 0-15 exept ep0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o5" doxytag="dwc_otg_dev_if::num_out_eps"></a>
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o5">num_out_eps</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number # of Rx EP range: 0-15 exept ep 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o6" doxytag="dwc_otg_dev_if::perio_tx_fifo_size"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o6">perio_tx_fifo_size</a> [MAX_PERIO_FIFOS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of periodic FIFOs (Bytes). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o7" doxytag="dwc_otg_dev_if::tx_fifo_size"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o7">tx_fifo_size</a> [MAX_TX_FIFOS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of Tx FIFOs (Bytes). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o8" doxytag="dwc_otg_dev_if::rx_thr_en"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o8">rx_thr_en</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding enable flags and length varaiables *. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o9" doxytag="dwc_otg_dev_if::iso_tx_thr_en"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>iso_tx_thr_en</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o10" doxytag="dwc_otg_dev_if::non_iso_tx_thr_en"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>non_iso_tx_thr_en</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o11" doxytag="dwc_otg_dev_if::rx_thr_length"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>rx_thr_length</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o12" doxytag="dwc_otg_dev_if::tx_thr_length"></a>
uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>tx_thr_length</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o13" doxytag="dwc_otg_dev_if::dma_setup_desc_addr"></a>
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o13">dma_setup_desc_addr</a> [2]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2 descriptors for SETUP packets <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o14" doxytag="dwc_otg_dev_if::setup_desc_addr"></a>
<a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><b>setup_desc_addr</b> [2]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o15" doxytag="dwc_otg_dev_if::psetup"></a>
<a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o15">psetup</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to Descriptor with latest SETUP packet. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o16" doxytag="dwc_otg_dev_if::setup_desc_index"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o16">setup_desc_index</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index of current SETUP handler descriptor. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o17" doxytag="dwc_otg_dev_if::dma_in_desc_addr"></a>
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o17">dma_in_desc_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Descriptor for Data In or Status In phases. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o18" doxytag="dwc_otg_dev_if::in_desc_addr"></a>
<a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><b>in_desc_addr</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o19" doxytag="dwc_otg_dev_if::dma_out_desc_addr"></a>
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o19">dma_out_desc_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Descriptor for Data Out or Status Out phases. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o20" doxytag="dwc_otg_dev_if::out_desc_addr"></a>
<a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><b>out_desc_addr</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o21" doxytag="dwc_otg_dev_if::spd"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o21">spd</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Setup Packet Detected - if set clear NAK when queueing. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o22" doxytag="dwc_otg_dev_if::isoc_ep"></a>
void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html#o22">isoc_ep</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Isoc ep pointer on which incomplete happens. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The dwc_otg_dev_if structure contains information needed to manage the DWC_otg controller acting in device mode. 
<p>
It represents the programming view of the device-specific aspects of the controller. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01779">1779</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o0" doxytag="dwc_otg_dev_if::dev_global_regs"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="structdwc__otg__dev__global__regs.html">dwc_otg_device_global_regs_t</a>* <a class="el" href="structdwc__otg__dev__if.html#o0">dwc_otg_dev_if::dev_global_regs</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Pointer to device Global registers. 
<p>
Device Global Registers starting at offset 800h
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01783">1783</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
