#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec  8 10:32:20 2024
# Process ID: 18396
# Current directory: C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.runs/synth_1
# Command line: vivado.exe -log Mem_cache.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mem_cache.tcl
# Log file: C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.runs/synth_1/Mem_cache.vds
# Journal file: C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Mem_cache.tcl -notrace
Command: synth_design -top Mem_cache -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 977.199 ; gain = 235.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mem_cache' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:48]
INFO: [Synth 8-3491] module 'FF_jd' declared at 'C:/Users/evanm/Downloads/FF_jd.vhd:34' bound to instance 'FU1' of component 'FF_jd' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:115]
INFO: [Synth 8-638] synthesizing module 'FF_jd' [C:/Users/evanm/Downloads/FF_jd.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FF_jd' (1#1) [C:/Users/evanm/Downloads/FF_jd.vhd:42]
INFO: [Synth 8-3491] module 'FF_jd' declared at 'C:/Users/evanm/Downloads/FF_jd.vhd:34' bound to instance 'FUX' of component 'FF_jd' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:123]
INFO: [Synth 8-3491] module 'FF_jd' declared at 'C:/Users/evanm/Downloads/FF_jd.vhd:34' bound to instance 'FUX' of component 'FF_jd' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:123]
INFO: [Synth 8-3491] module 'FF_jd' declared at 'C:/Users/evanm/Downloads/FF_jd.vhd:34' bound to instance 'FUX2' of component 'FF_jd' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:134]
INFO: [Synth 8-3491] module 'FF_jd' declared at 'C:/Users/evanm/Downloads/FF_jd.vhd:34' bound to instance 'FUX2' of component 'FF_jd' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:134]
INFO: [Synth 8-3491] module 'FF_jd' declared at 'C:/Users/evanm/Downloads/FF_jd.vhd:34' bound to instance 'FUX2' of component 'FF_jd' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:134]
INFO: [Synth 8-3491] module 'FF_jd' declared at 'C:/Users/evanm/Downloads/FF_jd.vhd:34' bound to instance 'FUX3' of component 'FF_jd' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:145]
INFO: [Synth 8-3491] module 'FF_jd' declared at 'C:/Users/evanm/Downloads/FF_jd.vhd:34' bound to instance 'FUX3' of component 'FF_jd' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:145]
INFO: [Synth 8-3491] module 'FF_jd' declared at 'C:/Users/evanm/Downloads/FF_jd.vhd:34' bound to instance 'FUX3' of component 'FF_jd' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:145]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.runs/synth_1/.Xil/Vivado-18396-HuaweiMateBook/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'U0' of component 'fifo_generator_0' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:155]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.runs/synth_1/.Xil/Vivado-18396-HuaweiMateBook/realtime/fifo_generator_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.runs/synth_1/.Xil/Vivado-18396-HuaweiMateBook/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'U1' of component 'fifo_generator_0' [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'Mem_cache' (2#1) [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:48]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port NB_AVAILABLE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1052.867 ; gain = 310.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1052.867 ; gain = 310.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1052.867 ; gain = 310.887
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1052.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'U0'
Parsing XDC File [c:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'U1'
Finished Parsing XDC File [c:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'U1'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1134.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1134.094 ; gain = 392.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1134.094 ; gain = 392.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1134.094 ; gain = 392.113
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:226]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.srcs/sources_1/new/Mem_cache.vhd:226]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1134.094 ; gain = 392.113
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'FF_REG_1[1].FUX' (FF_jd) to 'FF_REG_2[4].FUX2'
INFO: [Synth 8-223] decloning instance 'FF_REG_1[1].FUX' (FF_jd) to 'FF_REG_3[8].FUX3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     12 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mem_cache 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     12 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module FF_jd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'FF_REG_3[9].FUX3/temp_reg[7:0]' into 'FF_REG_2[5].FUX2/temp_reg[7:0]' [C:/Users/evanm/Downloads/FF_jd.vhd:51]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Dout[7]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Dout[6]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Dout[5]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Dout[4]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Dout[3]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Dout[2]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Dout[1]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Dout[0]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port DATA_VALID
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Din[7]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Din[6]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Din[5]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Din[4]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Din[3]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Din[2]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Din[1]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port Din[0]
WARNING: [Synth 8-3331] design Mem_cache has unconnected port NB_AVAILABLE
WARNING: [Synth 8-3331] design Mem_cache has unconnected port enable_bascule
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1134.094 ; gain = 392.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.094 ; gain = 392.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.094 ; gain = 392.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.094 ; gain = 392.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1137.734 ; gain = 395.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1137.734 ; gain = 395.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1137.734 ; gain = 395.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1137.734 ; gain = 395.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1137.734 ; gain = 395.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1137.734 ; gain = 395.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |fifo_generator_0_bbox_1 |     1|
|2     |fifo_generator_0_bbox_2 |     1|
|3     |IBUF                    |    14|
|4     |OBUFT                   |     8|
+------+------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    44|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1137.734 ; gain = 395.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1137.734 ; gain = 314.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1137.734 ; gain = 395.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1149.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1152.953 ; gain = 694.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/evanm/Documents/ESIREM/4a/S7/FPGA/Projet_TP/Projet_TP.runs/synth_1/Mem_cache.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mem_cache_utilization_synth.rpt -pb Mem_cache_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 10:33:19 2024...
