// Seed: 3636292619
module module_0 (
    input logic id_0,
    input logic id_1
);
  logic id_2;
  reg   id_3;
  logic id_4;
  always @(posedge 1 or negedge id_1) id_3 <= 1;
endmodule
