Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jul 25 12:06:18 2024
| Host         : DESKTOP-C85PAQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SPI_timing_summary_routed.rpt -pb SPI_timing_summary_routed.pb -rpx SPI_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     44          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (19)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: master/divider_instance/sclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slave/fsm_slave_instance/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.808        0.000                      0                   55        0.213        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.808        0.000                      0                   55        0.213        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.058ns (28.584%)  route 2.643ns (71.416%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    master/divider_instance/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  master/divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    master/divider_instance/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  master/divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    master/divider_instance/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  master/divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.788    master/divider_instance/counter[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    master/divider_instance/clk
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    master/divider_instance/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.058ns (28.584%)  route 2.643ns (71.416%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    master/divider_instance/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  master/divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    master/divider_instance/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  master/divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    master/divider_instance/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  master/divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.788    master/divider_instance/counter[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    master/divider_instance/clk
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    master/divider_instance/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.058ns (28.584%)  route 2.643ns (71.416%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    master/divider_instance/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  master/divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    master/divider_instance/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  master/divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    master/divider_instance/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  master/divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.788    master/divider_instance/counter[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    master/divider_instance/clk
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    master/divider_instance/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.058ns (28.584%)  route 2.643ns (71.416%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    master/divider_instance/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  master/divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    master/divider_instance/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  master/divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    master/divider_instance/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  master/divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.819     8.788    master/divider_instance/counter[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.444    14.785    master/divider_instance/clk
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    master/divider_instance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.058ns (29.154%)  route 2.571ns (70.846%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    master/divider_instance/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  master/divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    master/divider_instance/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  master/divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    master/divider_instance/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  master/divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.747     8.715    master/divider_instance/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  master/divider_instance/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    master/divider_instance/clk
    SLICE_X36Y48         FDRE                                         r  master/divider_instance/counter_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    master/divider_instance/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.058ns (29.154%)  route 2.571ns (70.846%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    master/divider_instance/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  master/divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    master/divider_instance/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  master/divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    master/divider_instance/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  master/divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.747     8.715    master/divider_instance/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  master/divider_instance/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    master/divider_instance/clk
    SLICE_X36Y48         FDRE                                         r  master/divider_instance/counter_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    master/divider_instance/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.058ns (29.154%)  route 2.571ns (70.846%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    master/divider_instance/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  master/divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    master/divider_instance/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  master/divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    master/divider_instance/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  master/divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.747     8.715    master/divider_instance/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  master/divider_instance/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.446    14.787    master/divider_instance/clk
    SLICE_X36Y48         FDRE                                         r  master/divider_instance/counter_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    master/divider_instance/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.058ns (29.715%)  route 2.503ns (70.285%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    master/divider_instance/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  master/divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    master/divider_instance/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  master/divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    master/divider_instance/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  master/divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.678     8.647    master/divider_instance/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  master/divider_instance/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    master/divider_instance/clk
    SLICE_X36Y43         FDRE                                         r  master/divider_instance/counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    master/divider_instance/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.058ns (29.715%)  route 2.503ns (70.285%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    master/divider_instance/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  master/divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    master/divider_instance/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  master/divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    master/divider_instance/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  master/divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.678     8.647    master/divider_instance/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  master/divider_instance/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    master/divider_instance/clk
    SLICE_X36Y43         FDRE                                         r  master/divider_instance/counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    master/divider_instance/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 master/divider_instance/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.058ns (29.715%)  route 2.503ns (70.285%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565     5.086    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  master/divider_instance/counter_reg[15]/Q
                         net (fo=3, routed)           1.097     6.639    master/divider_instance/counter_reg[15]
    SLICE_X37Y45         LUT3 (Prop_lut3_I1_O)        0.152     6.791 f  master/divider_instance/counter[0]_i_6/O
                         net (fo=1, routed)           0.154     6.946    master/divider_instance/counter[0]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I1_O)        0.326     7.272 f  master/divider_instance/counter[0]_i_4/O
                         net (fo=1, routed)           0.573     7.845    master/divider_instance/counter[0]_i_4_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  master/divider_instance/counter[0]_i_1/O
                         net (fo=27, routed)          0.678     8.647    master/divider_instance/counter[0]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  master/divider_instance/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.445    14.786    master/divider_instance/clk
    SLICE_X36Y43         FDRE                                         r  master/divider_instance/counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    master/divider_instance/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  5.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.238%)  route 0.133ns (41.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    master/divider_instance/clk
    SLICE_X36Y48         FDRE                                         r  master/divider_instance/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  master/divider_instance/counter_reg[26]/Q
                         net (fo=3, routed)           0.133     1.722    master/divider_instance/counter_reg[26]
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  master/divider_instance/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.767    master/divider_instance/sclk_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  master/divider_instance/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    master/divider_instance/clk
    SLICE_X37Y46         FDRE                                         r  master/divider_instance/sclk_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.553    master/divider_instance/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    master/divider_instance/clk
    SLICE_X36Y44         FDRE                                         r  master/divider_instance/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  master/divider_instance/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.720    master/divider_instance/counter_reg[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  master/divider_instance/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    master/divider_instance/counter_reg[8]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  master/divider_instance/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    master/divider_instance/clk
    SLICE_X36Y44         FDRE                                         r  master/divider_instance/counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    master/divider_instance/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    master/divider_instance/clk
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  master/divider_instance/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.719    master/divider_instance/counter_reg[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  master/divider_instance/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.830    master/divider_instance/counter_reg[0]_i_2_n_5
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    master/divider_instance/clk
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    master/divider_instance/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    master/divider_instance/clk
    SLICE_X36Y47         FDRE                                         r  master/divider_instance/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  master/divider_instance/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    master/divider_instance/counter_reg[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  master/divider_instance/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    master/divider_instance/counter_reg[20]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  master/divider_instance/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.960    master/divider_instance/clk
    SLICE_X36Y47         FDRE                                         r  master/divider_instance/counter_reg[22]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    master/divider_instance/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  master/divider_instance/counter_reg[14]/Q
                         net (fo=3, routed)           0.133     1.720    master/divider_instance/counter_reg[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  master/divider_instance/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    master/divider_instance/counter_reg[12]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    master/divider_instance/clk
    SLICE_X36Y45         FDRE                                         r  master/divider_instance/counter_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    master/divider_instance/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    master/divider_instance/clk
    SLICE_X36Y48         FDRE                                         r  master/divider_instance/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  master/divider_instance/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.722    master/divider_instance/counter_reg[26]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  master/divider_instance/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    master/divider_instance/counter_reg[24]_i_1_n_5
    SLICE_X36Y48         FDRE                                         r  master/divider_instance/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.960    master/divider_instance/clk
    SLICE_X36Y48         FDRE                                         r  master/divider_instance/counter_reg[26]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    master/divider_instance/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    master/divider_instance/clk
    SLICE_X36Y46         FDRE                                         r  master/divider_instance/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  master/divider_instance/counter_reg[18]/Q
                         net (fo=3, routed)           0.145     1.732    master/divider_instance/counter_reg[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  master/divider_instance/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    master/divider_instance/counter_reg[16]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  master/divider_instance/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    master/divider_instance/clk
    SLICE_X36Y46         FDRE                                         r  master/divider_instance/counter_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    master/divider_instance/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.563     1.446    master/divider_instance/clk
    SLICE_X36Y44         FDRE                                         r  master/divider_instance/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  master/divider_instance/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.720    master/divider_instance/counter_reg[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  master/divider_instance/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    master/divider_instance/counter_reg[8]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  master/divider_instance/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.832     1.959    master/divider_instance/clk
    SLICE_X36Y44         FDRE                                         r  master/divider_instance/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    master/divider_instance/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.564     1.447    master/divider_instance/clk
    SLICE_X36Y47         FDRE                                         r  master/divider_instance/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  master/divider_instance/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    master/divider_instance/counter_reg[22]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.865 r  master/divider_instance/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    master/divider_instance/counter_reg[20]_i_1_n_4
    SLICE_X36Y47         FDRE                                         r  master/divider_instance/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.960    master/divider_instance/clk
    SLICE_X36Y47         FDRE                                         r  master/divider_instance/counter_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    master/divider_instance/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 master/divider_instance/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master/divider_instance/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.562     1.445    master/divider_instance/clk
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  master/divider_instance/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.719    master/divider_instance/counter_reg[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.863 r  master/divider_instance/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.863    master/divider_instance/counter_reg[0]_i_2_n_4
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.831     1.958    master/divider_instance/clk
    SLICE_X36Y42         FDRE                                         r  master/divider_instance/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    master/divider_instance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   master/divider_instance/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   master/divider_instance/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   master/divider_instance/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   master/divider_instance/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   master/divider_instance/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   master/divider_instance/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   master/divider_instance/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   master/divider_instance/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   master/divider_instance/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   master/divider_instance/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   master/divider_instance/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   master/divider_instance/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   master/divider_instance/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   master/divider_instance/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   master/divider_instance/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   master/divider_instance/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   master/divider_instance/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   master/divider_instance/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   master/divider_instance/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   master/divider_instance/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   master/divider_instance/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   master/divider_instance/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   master/divider_instance/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   master/divider_instance/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   master/divider_instance/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   master/divider_instance/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   master/divider_instance/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   master/divider_instance/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   master/divider_instance/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave_data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.508ns  (logic 3.977ns (46.748%)  route 4.531ns (53.252%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[7]_lopt_replica/C
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave/shift_reg_instance/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.531     4.987    lopt_1
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.508 r  slave_data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.508    slave_data_out[7]
    L1                                                                r  slave_data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave_data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 3.963ns (47.415%)  route 4.395ns (52.585%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[5]/C
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave/shift_reg_instance/data_out_reg[5]/Q
                         net (fo=1, routed)           4.395     4.851    slave_data_out_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.359 r  slave_data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.359    slave_data_out[5]
    N3                                                                r  slave_data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave_data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 3.974ns (47.556%)  route 4.383ns (52.444%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[4]/C
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave/shift_reg_instance/data_out_reg[4]/Q
                         net (fo=1, routed)           4.383     4.839    slave_data_out_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.357 r  slave_data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.357    slave_data_out[4]
    P3                                                                r  slave_data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 3.971ns (49.471%)  route 4.056ns (50.529%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[6]/C
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave/shift_reg_instance/data_out_reg[6]/Q
                         net (fo=1, routed)           4.056     4.512    slave_data_out_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.028 r  slave_data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.028    slave_data_out[6]
    P1                                                                r  slave_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 3.964ns (53.516%)  route 3.443ns (46.484%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[1]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave/shift_reg_instance/data_out_reg[1]/Q
                         net (fo=1, routed)           3.443     3.899    slave_data_out_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.408 r  slave_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.408    slave_data_out[1]
    V3                                                                r  slave_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 3.960ns (53.474%)  route 3.445ns (46.526%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[3]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave/shift_reg_instance/data_out_reg[3]/Q
                         net (fo=1, routed)           3.445     3.901    slave_data_out_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.405 r  slave_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.405    slave_data_out[3]
    U3                                                                r  slave_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 3.981ns (54.711%)  route 3.296ns (45.289%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[2]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slave/shift_reg_instance/data_out_reg[2]/Q
                         net (fo=1, routed)           3.296     3.752    slave_data_out_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.277 r  slave_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.277    slave_data_out[2]
    W3                                                                r  slave_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.452ns  (logic 3.962ns (61.411%)  route 2.490ns (38.589%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[6]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/shift_reg_instance/data_out_reg[6]/Q
                         net (fo=1, routed)           2.490     2.946    master_data_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.452 r  master_data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.452    master_data_out[6]
    U14                                                               r  master_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/shift_reg_instance/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.436ns  (logic 4.022ns (62.492%)  route 2.414ns (37.508%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE                         0.000     0.000 r  slave/shift_reg_instance/data_out_reg[0]/C
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  slave/shift_reg_instance/data_out_reg[0]/Q
                         net (fo=1, routed)           2.414     2.932    slave_data_out_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.436 r  slave_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.436    slave_data_out[0]
    V13                                                               r  slave_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/data_out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            master_data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.433ns  (logic 3.957ns (61.508%)  route 2.476ns (38.492%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  master/shift_reg_instance/data_out_reg[7]_lopt_replica/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  master/shift_reg_instance/data_out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.476     2.932    lopt
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.433 r  master_data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.433    master_data_out[7]
    V14                                                               r  master_data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slave/shift_reg_instance/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave/shift_reg_instance/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE                         0.000     0.000 r  slave/shift_reg_instance/shift_reg_reg[3]/C
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave/shift_reg_instance/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.127     0.268    slave/shift_reg_instance/shift_reg[3]
    SLICE_X7Y33          FDRE                                         r  slave/shift_reg_instance/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/cnt_instance/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slave/fsm_slave_instance/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  slave/cnt_instance/bit_cnt_reg[1]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  slave/cnt_instance/bit_cnt_reg[1]/Q
                         net (fo=3, routed)           0.097     0.238    slave/fsm_slave_instance/bit_cnt[1]
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  slave/fsm_slave_instance/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    slave/fsm_slave_instance/next_state[0]
    SLICE_X5Y33          FDPE                                         r  slave/fsm_slave_instance/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/shift_reg_instance/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.402%)  route 0.150ns (51.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  master/shift_reg_instance/shift_reg_reg[2]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/shift_reg_instance/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.150     0.291    master/shift_reg_instance/shift_reg_reg_n_0_[2]
    SLICE_X1Y24          FDRE                                         r  master/shift_reg_instance/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/shift_reg_instance/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.113%)  route 0.152ns (51.887%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  master/shift_reg_instance/shift_reg_reg[0]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  master/shift_reg_instance/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.152     0.293    master/shift_reg_instance/shift_reg_reg_n_0_[0]
    SLICE_X1Y24          FDRE                                         r  master/shift_reg_instance/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/cnt_instance/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/cnt_instance/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  master/cnt_instance/bit_cnt_reg[1]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  master/cnt_instance/bit_cnt_reg[1]/Q
                         net (fo=3, routed)           0.068     0.196    master/cnt_instance/bit_cnt[1]
    SLICE_X5Y31          LUT6 (Prop_lut6_I3_O)        0.099     0.295 r  master/cnt_instance/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    master/cnt_instance/bit_cnt[2]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  master/cnt_instance/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/shift_reg_instance/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            master/shift_reg_instance/data_out_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.128ns (43.292%)  route 0.168ns (56.708%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  master/shift_reg_instance/shift_reg_reg[7]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  master/shift_reg_instance/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.168     0.296    master/shift_reg_instance/shift_reg_reg_n_0_[7]
    SLICE_X0Y24          FDRE                                         r  master/shift_reg_instance/data_out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/fsm_master_instance/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/fsm_master_instance/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  master/fsm_master_instance/FSM_sequential_state_reg[1]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  master/fsm_master_instance/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.076     0.204    master/fsm_master_instance/Q[1]
    SLICE_X4Y31          LUT6 (Prop_lut6_I3_O)        0.099     0.303 r  master/fsm_master_instance/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    master/fsm_master_instance/next_state[0]
    SLICE_X4Y31          FDCE                                         r  master/fsm_master_instance/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slave/fsm_slave_instance/data_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            slave/shift_reg_instance/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.208ns (68.382%)  route 0.096ns (31.618%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          LDCE                         0.000     0.000 r  slave/fsm_slave_instance/data_out_reg[4]/G
    SLICE_X5Y35          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  slave/fsm_slave_instance/data_out_reg[4]/Q
                         net (fo=1, routed)           0.096     0.259    slave/shift_reg_instance/shift_reg_reg[7]_0[4]
    SLICE_X7Y35          LUT4 (Prop_lut4_I0_O)        0.045     0.304 r  slave/shift_reg_instance/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.304    slave/shift_reg_instance/shift_reg[4]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  slave/shift_reg_instance/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/fsm_master_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/cnt_instance/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.119     0.260    master/cnt_instance/Q[0]
    SLICE_X5Y31          LUT4 (Prop_lut4_I1_O)        0.045     0.305 r  master/cnt_instance/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    master/cnt_instance/bit_cnt[0]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  master/cnt_instance/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 master/fsm_master_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            master/cnt_instance/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  master/fsm_master_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.119     0.260    master/cnt_instance/Q[0]
    SLICE_X5Y31          LUT5 (Prop_lut5_I2_O)        0.048     0.308 r  master/cnt_instance/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    master/cnt_instance/bit_cnt[1]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  master/cnt_instance/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





