---
title: "CS139-lecture-20210907"
# date: 2021-09-07T13:17:24-07:00
draft: false
bookToc: true
tags: ["operating system types", "interrupts"]
---

## Introduction cont

![image_2021-09-07-13-41-55](/notes/image_2021-09-07-13-41-55.png)

### Parallel systems

![image_2021-09-07-13-42-09](/notes/image_2021-09-07-13-42-09.png)
![image_2021-09-07-13-44-20](/notes/image_2021-09-07-13-44-20.png)
![image_2021-09-07-13-46-15](/notes/image_2021-09-07-13-46-15.png)

Intrachip transfer is much faster than interchip transfer.

![image_2021-09-07-13-47-35](/notes/image_2021-09-07-13-47-35.png)

### Distributed systems

![image_2021-09-07-13-58-46](/notes/image_2021-09-07-13-58-46.png)

### Real-time and embedded systems

![image_2021-09-07-14-00-54](/notes/image_2021-09-07-14-00-54.png)

### Other systems

![image_2021-09-07-14-04-03](/notes/image_2021-09-07-14-04-03.png)
![image_2021-09-07-14-07-19](/notes/image_2021-09-07-14-07-19.png)

## Organization

![image_2021-09-07-14-08-27](/notes/image_2021-09-07-14-08-27.png)
![image_2021-09-07-14-10-56](/notes/image_2021-09-07-14-10-56.png)

- PC = program counter, the address of the next instruction
- IR = instruction register, the address of the current instruction
- MAR = memory address register, address of the next memory IO
- MBR = memory buffer register, actual data to be read/written to/from memory
- I/O AR = input output address
- I/O BR = input output buffer register, the data

Memory is an array of bytes, each with its own address.

![image_2021-09-07-14-15-13](/notes/image_2021-09-07-14-15-13.png)

I/O devices constantly content for memory cycles, so every controller has a local buffer.

### Interrupts

![image_2021-09-07-14-18-08](/notes/image_2021-09-07-14-18-08.png)
![image_2021-09-07-14-25-50](/notes/image_2021-09-07-14-25-50.png)
![image_2021-09-07-14-30-14](/notes/image_2021-09-07-14-30-14.png)

#### Flow control with interrupts

![image_2021-09-07-14-30-44](/notes/image_2021-09-07-14-30-44.png)

Here, the IO operation is concurrent with CPU processing.

![image_2021-09-07-14-33-26](/notes/image_2021-09-07-14-33-26.png)

Interrupts allow overlap of CPU and IO operations.

![image_2021-09-07-14-34-12](/notes/image_2021-09-07-14-34-12.png)

The interrupt vector is just a lookup table.

![image_2021-09-07-14-38-35](/notes/image_2021-09-07-14-38-35.png)
![image_2021-09-07-14-41-03](/notes/image_2021-09-07-14-41-03.png)

We allow the overlap of CPU and IO operations.

![image_2021-09-07-14-45-14](/notes/image_2021-09-07-14-45-14.png)


