============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Thu Dec 19 16:46:30 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u3_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u7_encoder/u11_biss/clk will be routed on clock mesh
PHY-1001 : clock net u7_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u7_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u7_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u7_encoder/u15_endat/u41_control/clk_200k
PHY-1001 : eco open net = 0
PHY-1001 : 14 feed throughs used by 13 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db D:/Chang/files/code/anlogic_verilog/Interface/demo_1st/demo_1st_Runs/phy_1/demo_1st_pr.db" in  4.710473s wall, 4.578125s user + 0.187500s system = 4.765625s CPU (101.2%)

RUN-1004 : used memory is 536 MB, reserved memory is 487 MB, peak memory is 565 MB
