Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.48 secs
 
--> Reading design: Procesador3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Procesador3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Procesador3"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Procesador3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/ADDER.vhd" in Library work.
Architecture arq_adder of Entity adder is up to date.
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/nPC.vhd" in Library work.
Architecture arq_npc of Entity npc is up to date.
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/IM.vhd" in Library work.
Architecture arqinstructionmemory of Entity instructionmemory is up to date.
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/UC.vhd" in Library work.
Entity <uc> compiled.
Entity <uc> (Architecture <arq_uc>) compiled.
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/RF.vhd" in Library work.
Architecture arq_rf of Entity rf is up to date.
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/Procesador2/SEU.vhd" in Library work.
Architecture arq_seu of Entity seu is up to date.
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/Procesador2/Multiplexor.vhd" in Library work.
Architecture arq_mux of Entity multiplexor is up to date.
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/Procesador3/PSR.vhd" in Library work.
Architecture arq_psr of Entity psr is up to date.
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/Procesador3/PSRModifier.vhd" in Library work.
Architecture arq_psrmodifier of Entity psrmodifier is up to date.
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <arq_alu>) compiled.
Compiling vhdl file "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/Procesador3/Procesador3.vhd" in Library work.
Entity <procesador3> compiled.
Entity <procesador3> (Architecture <arq_procesador3>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Procesador3> in library <work> (architecture <arq_procesador3>).

Analyzing hierarchy for entity <ADDER> in library <work> (architecture <arq_adder>).

Analyzing hierarchy for entity <nPC> in library <work> (architecture <arq_npc>).

Analyzing hierarchy for entity <instructionMemory> in library <work> (architecture <arqinstructionmemory>).

Analyzing hierarchy for entity <UC> in library <work> (architecture <arq_uc>).

Analyzing hierarchy for entity <RF> in library <work> (architecture <arq_rf>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <arq_seu>).

Analyzing hierarchy for entity <Multiplexor> in library <work> (architecture <arq_mux>).

Analyzing hierarchy for entity <PSR> in library <work> (architecture <arq_psr>).

Analyzing hierarchy for entity <PSRModifier> in library <work> (architecture <arq_psrmodifier>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <arq_alu>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Procesador3> in library <work> (Architecture <arq_procesador3>).
Entity <Procesador3> analyzed. Unit <Procesador3> generated.

Analyzing Entity <ADDER> in library <work> (Architecture <arq_adder>).
Entity <ADDER> analyzed. Unit <ADDER> generated.

Analyzing Entity <nPC> in library <work> (Architecture <arq_npc>).
Entity <nPC> analyzed. Unit <nPC> generated.

Analyzing Entity <instructionMemory> in library <work> (Architecture <arqinstructionmemory>).
WARNING:Xst:790 - "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/IM.vhd" line 84: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <instructions> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <instructionMemory> analyzed. Unit <instructionMemory> generated.

Analyzing Entity <UC> in library <work> (Architecture <arq_uc>).
Entity <UC> analyzed. Unit <UC> generated.

Analyzing Entity <RF> in library <work> (Architecture <arq_rf>).
WARNING:Xst:790 - "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/RF.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <myreg> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/RF.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <myreg> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/RF.vhd" line 61: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <myreg> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/RF.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <myreg>
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <SEU> in library <work> (Architecture <arq_seu>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <Multiplexor> in library <work> (Architecture <arq_mux>).
Entity <Multiplexor> analyzed. Unit <Multiplexor> generated.

Analyzing Entity <PSR> in library <work> (Architecture <arq_psr>).
Entity <PSR> analyzed. Unit <PSR> generated.

Analyzing Entity <PSRModifier> in library <work> (Architecture <arq_psrmodifier>).
Entity <PSRModifier> analyzed. Unit <PSRModifier> generated.

Analyzing Entity <ALU> in library <work> (Architecture <arq_alu>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <myreg<32>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <myreg<33>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <myreg<34>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <myreg<35>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <myreg<36>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <myreg<37>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <myreg<38>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <myreg<39>> in unit <RF> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ADDER>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/ADDER.vhd".
    Found 32-bit adder for signal <SalidaSumador>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADDER> synthesized.


Synthesizing Unit <nPC>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/nPC.vhd".
    Found 32-bit register for signal <SalidaNpc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPC> synthesized.


Synthesizing Unit <instructionMemory>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/IM.vhd".
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 84.
    Summary:
	inferred   1 ROM(s).
Unit <instructionMemory> synthesized.


Synthesizing Unit <UC>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/UC.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <OutUC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32x6-bit ROM for signal <OutUC$mux0002>.
    Summary:
	inferred   1 ROM(s).
Unit <UC> synthesized.


Synthesizing Unit <RF>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/RF.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <myreg_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 57.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 58.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/Procesador2/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <Multiplexor>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/Procesador2/Multiplexor.vhd".
Unit <Multiplexor> synthesized.


Synthesizing Unit <PSR>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/Procesador3/PSR.vhd".
WARNING:Xst:647 - Input <NZVC<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Carry>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <PSR> synthesized.


Synthesizing Unit <PSRModifier>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/Procesador3/PSRModifier.vhd".
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Crs2<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <PSRModifier> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/ProcesadorMonociclo/ALU.vhd".
    Found 32-bit adder carry in for signal <OutAlu$addsub0000>.
    Found 32-bit subtractor for signal <OutAlu$addsub0001> created at line 50.
    Found 32-bit subtractor for signal <OutAlu$addsub0002> created at line 72.
    Found 32-bit xor2 for signal <OutAlu$xor0000> created at line 60.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <Procesador3>.
    Related source file is "C:/Users/CBAS/Desktop/UTP/Laboratorio de electronica/EJERCICIOS/XILINX PROYECTOS 20152 NOVIEMBRE 07/Procesador3/Procesador3.vhd".
Unit <Procesador3> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x32-bit ROM                                         : 1
 32x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
# Registers                                            : 2
 1-bit register                                        : 1
 32-bit register                                       : 1
# Latches                                              : 37
 1-bit latch                                           : 4
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x32-bit ROM                                         : 1
 32x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
# Registers                                            : 33
 Flip-Flops                                            : 33
# Latches                                              : 37
 1-bit latch                                           : 4
 32-bit latch                                          : 32
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <OutUC_5> (without init value) has a constant value of 0 in block <UC>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Procesador3> ...

Optimizing unit <nPC> ...

Optimizing unit <PSRModifier> ...

Optimizing unit <ALU> ...

Optimizing unit <UC> ...

Optimizing unit <RF> ...
WARNING:Xst:1710 - FF/Latch <Inst_PSRModifier/NZVC_0> (without init value) has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_UC/OutUC_3> (without init value) has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_UC/OutUC_0> (without init value) has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_2_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_3_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_4_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_27_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_28_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_29_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_10_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_11_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_12_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_5_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_6_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_7_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_20_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_21_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_PSR/Carry> (without init value) has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_13_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_14_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_15_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_30_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_26_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_31_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_22_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_18_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_23> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_22> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_21> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_20> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_19> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_18> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_17> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_16> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_15> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_14> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_13> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_12> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_11> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_10> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_9> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_8> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_7> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_6> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_5> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_4> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_3> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_2> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_1> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_23_0> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_31> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_30> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_29> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_28> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_27> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_26> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_25> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_RF/myreg_19_24> has a constant value of 0 in block <Procesador3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_31> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_30> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_29> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_28> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_27> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_26> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_25> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_24> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_23> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_22> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_21> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_20> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_19> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_18> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_17> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_16> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_15> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_14> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_13> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_12> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_11> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_10> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_9> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_8> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_7> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_6> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_nPC/SalidaNpc_5> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_PSRModifier/NZVC_1> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_PSRModifier/NZVC_2> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_PSRModifier/NZVC_3> of sequential type is unconnected in block <Procesador3>.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_0> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_0> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_10> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_10> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_11> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_11> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_1> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_1> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_20> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_20> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_21> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_21> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_22> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_22> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_23> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_23> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_24> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_24> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_25> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_25> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_26> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_26> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_27> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_27> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_28> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_28> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_12> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_12> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_29> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_29> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_2> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_2> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_30> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_30> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_31> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_31> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_3> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_3> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_4> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_4> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_5> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_5> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_6> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_6> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_7> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_7> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_8> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_8> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_13> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_13> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_9> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_9> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_14> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_14> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_15> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_15> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_16> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_16> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_17> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_17> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_18> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_18> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_9_19> is unconnected in block <Procesador3>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Inst_RF/myreg_25_19> is unconnected in block <Procesador3>.
INFO:Xst:2261 - The FF/Latch <Inst_UC/OutUC_4> in Unit <Procesador3> is equivalent to the following FF/Latch, which will be removed : <Inst_UC/OutUC_2> 
Found area constraint ratio of 100 (+ 5) on block Procesador3, actual ratio is 6.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_30> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_29> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_28> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_27> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_26> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_25> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_24> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_23> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_22> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_21> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_20> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_19> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_18> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_17> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_16> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_15> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_14> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_13> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_12> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_11> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_10> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_9> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_8> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_7> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_6> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_5> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_2> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_1> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_24_0> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_30> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_29> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_28> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_27> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_26> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_25> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_24> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_23> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_22> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_21> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_20> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_19> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_18> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_17> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_16> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_15> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_14> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_13> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_12> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_11> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_10> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_9> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_8> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_7> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_6> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_5> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_2> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_1> of sequential type is unconnected in block <Procesador3>.
WARNING:Xst:2677 - Node <Inst_RF/myreg_8_0> of sequential type is unconnected in block <Procesador3>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Procesador3.ngr
Top Level Output File Name         : Procesador3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 517
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 70
#      LUT2                        : 89
#      LUT3                        : 80
#      LUT4                        : 72
#      LUT4_D                      : 1
#      LUT4_L                      : 8
#      MUXCY                       : 66
#      MUXF5                       : 59
#      VCC                         : 1
#      XORCY                       : 69
# FlipFlops/Latches                : 109
#      FDR                         : 5
#      LD                          : 2
#      LDCE                        : 102
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      169  out of   4656     3%  
 Number of Slice Flip Flops:            109  out of   9312     1%  
 Number of 4 input LUTs:                321  out of   9312     3%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+-----------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)       | Load  |
------------------------------------------------------------+-----------------------------+-------+
Clk                                                         | BUFGP                       | 5     |
IMToURS<31>(Inst_instructionMemory/outInstruction<31>1:O)   | NONE(*)(Inst_UC/OutUC_4)    | 2     |
Inst_RF/myreg_16_cmp_eq00001(Inst_RF/myreg_16_cmp_eq00001:O)| BUFG(*)(Inst_RF/myreg_16_31)| 32    |
Inst_RF/myreg_17_cmp_eq00001(Inst_RF/myreg_17_cmp_eq00001:O)| BUFG(*)(Inst_RF/myreg_17_31)| 32    |
Inst_RF/myreg_24_cmp_eq0000(Inst_RF/myreg_24_cmp_eq00001:O) | NONE(*)(Inst_RF/myreg_24_31)| 3     |
Inst_RF/myreg_0_cmp_eq00001(Inst_RF/myreg_0_cmp_eq00001:O)  | BUFG(*)(Inst_RF/myreg_0_31) | 32    |
Inst_RF/myreg_8_cmp_eq0000(Inst_RF/myreg_8_cmp_eq00001:O)   | NONE(*)(Inst_RF/myreg_8_31) | 3     |
------------------------------------------------------------+-----------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 102   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.120ns (Maximum Frequency: 123.154MHz)
   Minimum input arrival time before clock: 12.112ns
   Maximum output required time after clock: 14.693ns
   Maximum combinational path delay: 15.582ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 3.545ns (frequency: 282.099MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               3.545ns (Levels of Logic = 6)
  Source:            Inst_nPC/SalidaNpc_0 (FF)
  Destination:       Inst_nPC/SalidaNpc_4 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Inst_nPC/SalidaNpc_0 to Inst_nPC/SalidaNpc_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.514   0.893  Inst_nPC/SalidaNpc_0 (Inst_nPC/SalidaNpc_0)
     INV:I->O              1   0.612   0.000  Inst_ADDER/Madd_SalidaSumador_lut<0>_INV_0 (Inst_ADDER/Madd_SalidaSumador_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ADDER/Madd_SalidaSumador_cy<0> (Inst_ADDER/Madd_SalidaSumador_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ADDER/Madd_SalidaSumador_cy<1> (Inst_ADDER/Madd_SalidaSumador_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ADDER/Madd_SalidaSumador_cy<2> (Inst_ADDER/Madd_SalidaSumador_cy<2>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ADDER/Madd_SalidaSumador_cy<3> (Inst_ADDER/Madd_SalidaSumador_cy<3>)
     XORCY:CI->O           1   0.699   0.000  Inst_ADDER/Madd_SalidaSumador_xor<4> (sumadorToNpc<4>)
     FDR:D                     0.268          Inst_nPC/SalidaNpc_4
    ----------------------------------------
    Total                      3.545ns (2.652ns logic, 0.893ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/myreg_16_cmp_eq00001'
  Clock period: 8.004ns (frequency: 124.941MHz)
  Total number of paths / destination ports: 1098 / 32
-------------------------------------------------------------------------
Delay:               8.004ns (Levels of Logic = 35)
  Source:            Inst_RF/myreg_16_3 (LATCH)
  Destination:       Inst_RF/myreg_16_31 (LATCH)
  Source Clock:      Inst_RF/myreg_16_cmp_eq00001 falling
  Destination Clock: Inst_RF/myreg_16_cmp_eq00001 falling

  Data Path: Inst_RF/myreg_16_3 to Inst_RF/myreg_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.360  Inst_RF/myreg_16_3 (Inst_RF/myreg_16_3)
     LUT4:I3->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_G (N89)
     MUXF5:I1->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.000  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     LDCE:D                    0.268          Inst_RF/myreg_16_31
    ----------------------------------------
    Total                      8.004ns (6.353ns logic, 1.650ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/myreg_17_cmp_eq00001'
  Clock period: 8.120ns (frequency: 123.154MHz)
  Total number of paths / destination ports: 2087 / 32
-------------------------------------------------------------------------
Delay:               8.120ns (Levels of Logic = 37)
  Source:            Inst_RF/myreg_17_0 (LATCH)
  Destination:       Inst_RF/myreg_17_31 (LATCH)
  Source Clock:      Inst_RF/myreg_17_cmp_eq00001 falling
  Destination Clock: Inst_RF/myreg_17_cmp_eq00001 falling

  Data Path: Inst_RF/myreg_17_0 to Inst_RF/myreg_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.509  Inst_RF/myreg_17_0 (Inst_RF/myreg_17_0)
     LUT1:I0->O            1   0.612   0.387  Inst_RF/Mmux__varindex0000_7_f5_1_rt1 (Inst_RF/Mmux__varindex0000_7_f5_1_rt1)
     LUT4:I2->O            4   0.612   0.568  Inst_RF/Crs1<0>1 (RFToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Madd_OutAlu_addsub0000_lut<0> (Inst_ALU/Madd_OutAlu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<0> (Inst_ALU/Madd_OutAlu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<1> (Inst_ALU/Madd_OutAlu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<2> (Inst_ALU/Madd_OutAlu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<3> (Inst_ALU/Madd_OutAlu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<4> (Inst_ALU/Madd_OutAlu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<5> (Inst_ALU/Madd_OutAlu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<6> (Inst_ALU/Madd_OutAlu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<7> (Inst_ALU/Madd_OutAlu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<8> (Inst_ALU/Madd_OutAlu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<9> (Inst_ALU/Madd_OutAlu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<10> (Inst_ALU/Madd_OutAlu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<11> (Inst_ALU/Madd_OutAlu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<12> (Inst_ALU/Madd_OutAlu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<13> (Inst_ALU/Madd_OutAlu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<14> (Inst_ALU/Madd_OutAlu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<15> (Inst_ALU/Madd_OutAlu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<16> (Inst_ALU/Madd_OutAlu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<17> (Inst_ALU/Madd_OutAlu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<18> (Inst_ALU/Madd_OutAlu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<19> (Inst_ALU/Madd_OutAlu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<20> (Inst_ALU/Madd_OutAlu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<21> (Inst_ALU/Madd_OutAlu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<22> (Inst_ALU/Madd_OutAlu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<23> (Inst_ALU/Madd_OutAlu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<24> (Inst_ALU/Madd_OutAlu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<25> (Inst_ALU/Madd_OutAlu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<26> (Inst_ALU/Madd_OutAlu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<27> (Inst_ALU/Madd_OutAlu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<28> (Inst_ALU/Madd_OutAlu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<29> (Inst_ALU/Madd_OutAlu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<30> (Inst_ALU/Madd_OutAlu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_ALU/Madd_OutAlu_addsub0000_xor<31> (Inst_ALU/OutAlu_addsub0000<31>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.000  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     LDCE:D                    0.268          Inst_RF/myreg_17_31
    ----------------------------------------
    Total                      8.120ns (6.230ns logic, 1.890ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/myreg_24_cmp_eq0000'
  Clock period: 8.031ns (frequency: 124.521MHz)
  Total number of paths / destination ports: 16 / 3
-------------------------------------------------------------------------
Delay:               8.031ns (Levels of Logic = 35)
  Source:            Inst_RF/myreg_24_3 (LATCH)
  Destination:       Inst_RF/myreg_24_31 (LATCH)
  Source Clock:      Inst_RF/myreg_24_cmp_eq0000 falling
  Destination Clock: Inst_RF/myreg_24_cmp_eq0000 falling

  Data Path: Inst_RF/myreg_24_3 to Inst_RF/myreg_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/myreg_24_3 (Inst_RF/myreg_24_3)
     LUT4:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_G (N89)
     MUXF5:I1->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.000  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     LDCE:D                    0.268          Inst_RF/myreg_24_31
    ----------------------------------------
    Total                      8.031ns (6.353ns logic, 1.677ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/myreg_0_cmp_eq00001'
  Clock period: 8.116ns (frequency: 123.215MHz)
  Total number of paths / destination ports: 3182 / 32
-------------------------------------------------------------------------
Delay:               8.116ns (Levels of Logic = 37)
  Source:            Inst_RF/myreg_0_0 (LATCH)
  Destination:       Inst_RF/myreg_0_31 (LATCH)
  Source Clock:      Inst_RF/myreg_0_cmp_eq00001 falling
  Destination Clock: Inst_RF/myreg_0_cmp_eq00001 falling

  Data Path: Inst_RF/myreg_0_0 to Inst_RF/myreg_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.532  Inst_RF/myreg_0_0 (Inst_RF/myreg_0_0)
     LUT1:I0->O            1   0.612   0.360  Inst_RF/Mmux__varindex0000_8_f5_rt (Inst_RF/Mmux__varindex0000_8_f5_rt)
     LUT4:I3->O            4   0.612   0.568  Inst_RF/Crs1<0>1 (RFToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Madd_OutAlu_addsub0000_lut<0> (Inst_ALU/Madd_OutAlu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<0> (Inst_ALU/Madd_OutAlu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<1> (Inst_ALU/Madd_OutAlu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<2> (Inst_ALU/Madd_OutAlu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<3> (Inst_ALU/Madd_OutAlu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<4> (Inst_ALU/Madd_OutAlu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<5> (Inst_ALU/Madd_OutAlu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<6> (Inst_ALU/Madd_OutAlu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<7> (Inst_ALU/Madd_OutAlu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<8> (Inst_ALU/Madd_OutAlu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<9> (Inst_ALU/Madd_OutAlu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<10> (Inst_ALU/Madd_OutAlu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<11> (Inst_ALU/Madd_OutAlu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<12> (Inst_ALU/Madd_OutAlu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<13> (Inst_ALU/Madd_OutAlu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<14> (Inst_ALU/Madd_OutAlu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<15> (Inst_ALU/Madd_OutAlu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<16> (Inst_ALU/Madd_OutAlu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<17> (Inst_ALU/Madd_OutAlu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<18> (Inst_ALU/Madd_OutAlu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<19> (Inst_ALU/Madd_OutAlu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<20> (Inst_ALU/Madd_OutAlu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<21> (Inst_ALU/Madd_OutAlu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<22> (Inst_ALU/Madd_OutAlu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<23> (Inst_ALU/Madd_OutAlu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<24> (Inst_ALU/Madd_OutAlu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<25> (Inst_ALU/Madd_OutAlu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<26> (Inst_ALU/Madd_OutAlu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<27> (Inst_ALU/Madd_OutAlu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<28> (Inst_ALU/Madd_OutAlu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<29> (Inst_ALU/Madd_OutAlu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<30> (Inst_ALU/Madd_OutAlu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_ALU/Madd_OutAlu_addsub0000_xor<31> (Inst_ALU/OutAlu_addsub0000<31>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.000  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     LDCE:D                    0.268          Inst_RF/myreg_0_31
    ----------------------------------------
    Total                      8.116ns (6.230ns logic, 1.886ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_RF/myreg_8_cmp_eq0000'
  Clock period: 8.031ns (frequency: 124.521MHz)
  Total number of paths / destination ports: 16 / 3
-------------------------------------------------------------------------
Delay:               8.031ns (Levels of Logic = 35)
  Source:            Inst_RF/myreg_8_3 (LATCH)
  Destination:       Inst_RF/myreg_8_31 (LATCH)
  Source Clock:      Inst_RF/myreg_8_cmp_eq0000 falling
  Destination Clock: Inst_RF/myreg_8_cmp_eq0000 falling

  Data Path: Inst_RF/myreg_8_3 to Inst_RF/myreg_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/myreg_8_3 (Inst_RF/myreg_8_3)
     LUT4:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_F (N88)
     MUXF5:I0->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.000  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     LDCE:D                    0.268          Inst_RF/myreg_8_31
    ----------------------------------------
    Total                      8.031ns (6.353ns logic, 1.677ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.021ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       Inst_nPC/SalidaNpc_4 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to Inst_nPC/SalidaNpc_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.106   1.120  Reset_IBUF (Reset_IBUF)
     FDR:R                     0.795          Inst_nPC/SalidaNpc_0
    ----------------------------------------
    Total                      3.021ns (1.901ns logic, 1.120ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IMToURS<31>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.891ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       Inst_UC/OutUC_4 (LATCH)
  Destination Clock: IMToURS<31> falling

  Data Path: Reset to Inst_UC/OutUC_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.106   1.120  Reset_IBUF (Reset_IBUF)
     MUXF5:S->O           40   0.641   1.144  IMToURS<14>1_f5 (IMToURS<4>)
     LUT2:I1->O           35   0.612   0.000  IMToURS<14>2 (IMToURS<14>)
     LD:D                      0.268          Inst_UC/OutUC_4
    ----------------------------------------
    Total                      4.891ns (2.627ns logic, 2.264ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/myreg_16_cmp_eq00001'
  Total number of paths / destination ports: 9776 / 64
-------------------------------------------------------------------------
Offset:              12.112ns (Levels of Logic = 38)
  Source:            Reset (PAD)
  Destination:       Inst_RF/myreg_16_31 (LATCH)
  Destination Clock: Inst_RF/myreg_16_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/myreg_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.106   1.189  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_Multiplexor/Out_MUX<3>1_SW0 (N4)
     LUT4:I3->O           80   0.612   1.155  Inst_Multiplexor/Out_MUX<3>1 (N01)
     LUT4:I1->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_F (N88)
     MUXF5:I0->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.000  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     LDCE:D                    0.268          Inst_RF/myreg_16_31
    ----------------------------------------
    Total                     12.112ns (8.096ns logic, 4.017ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/myreg_17_cmp_eq00001'
  Total number of paths / destination ports: 9776 / 64
-------------------------------------------------------------------------
Offset:              12.112ns (Levels of Logic = 38)
  Source:            Reset (PAD)
  Destination:       Inst_RF/myreg_17_31 (LATCH)
  Destination Clock: Inst_RF/myreg_17_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/myreg_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.106   1.189  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_Multiplexor/Out_MUX<3>1_SW0 (N4)
     LUT4:I3->O           80   0.612   1.155  Inst_Multiplexor/Out_MUX<3>1 (N01)
     LUT4:I1->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_F (N88)
     MUXF5:I0->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.000  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     LDCE:D                    0.268          Inst_RF/myreg_17_31
    ----------------------------------------
    Total                     12.112ns (8.096ns logic, 4.017ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/myreg_24_cmp_eq0000'
  Total number of paths / destination ports: 771 / 6
-------------------------------------------------------------------------
Offset:              12.112ns (Levels of Logic = 38)
  Source:            Reset (PAD)
  Destination:       Inst_RF/myreg_24_31 (LATCH)
  Destination Clock: Inst_RF/myreg_24_cmp_eq0000 falling

  Data Path: Reset to Inst_RF/myreg_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.106   1.189  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_Multiplexor/Out_MUX<3>1_SW0 (N4)
     LUT4:I3->O           80   0.612   1.155  Inst_Multiplexor/Out_MUX<3>1 (N01)
     LUT4:I1->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_F (N88)
     MUXF5:I0->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.000  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     LDCE:D                    0.268          Inst_RF/myreg_24_31
    ----------------------------------------
    Total                     12.112ns (8.096ns logic, 4.017ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/myreg_0_cmp_eq00001'
  Total number of paths / destination ports: 9776 / 64
-------------------------------------------------------------------------
Offset:              12.112ns (Levels of Logic = 38)
  Source:            Reset (PAD)
  Destination:       Inst_RF/myreg_0_31 (LATCH)
  Destination Clock: Inst_RF/myreg_0_cmp_eq00001 falling

  Data Path: Reset to Inst_RF/myreg_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.106   1.189  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_Multiplexor/Out_MUX<3>1_SW0 (N4)
     LUT4:I3->O           80   0.612   1.155  Inst_Multiplexor/Out_MUX<3>1 (N01)
     LUT4:I1->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_F (N88)
     MUXF5:I0->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.000  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     LDCE:D                    0.268          Inst_RF/myreg_0_31
    ----------------------------------------
    Total                     12.112ns (8.096ns logic, 4.017ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_RF/myreg_8_cmp_eq0000'
  Total number of paths / destination ports: 771 / 6
-------------------------------------------------------------------------
Offset:              12.112ns (Levels of Logic = 38)
  Source:            Reset (PAD)
  Destination:       Inst_RF/myreg_8_31 (LATCH)
  Destination Clock: Inst_RF/myreg_8_cmp_eq0000 falling

  Data Path: Reset to Inst_RF/myreg_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.106   1.189  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_Multiplexor/Out_MUX<3>1_SW0 (N4)
     LUT4:I3->O           80   0.612   1.155  Inst_Multiplexor/Out_MUX<3>1 (N01)
     LUT4:I1->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_F (N88)
     MUXF5:I0->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.052   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.000  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     LDCE:D                    0.268          Inst_RF/myreg_8_31
    ----------------------------------------
    Total                     12.112ns (8.096ns logic, 4.017ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IMToURS<31>'
  Total number of paths / destination ports: 87 / 32
-------------------------------------------------------------------------
Offset:              6.880ns (Levels of Logic = 3)
  Source:            Inst_UC/OutUC_4 (LATCH)
  Destination:       OUTP3<4> (PAD)
  Source Clock:      IMToURS<31> falling

  Data Path: Inst_UC/OutUC_4 to OUTP3<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              40   0.588   1.227  Inst_UC/OutUC_4 (Inst_UC/OutUC_4)
     LUT4_L:I0->LO         1   0.612   0.103  Inst_ALU/OutAlu<4>32_SW0 (N84)
     LUT4:I3->O            6   0.612   0.569  Inst_ALU/OutAlu<4>35 (OUTP3_4_OBUF)
     OBUF:I->O                 3.169          OUTP3_4_OBUF (OUTP3<4>)
    ----------------------------------------
    Total                      6.880ns (4.981ns logic, 1.899ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 24727 / 32
-------------------------------------------------------------------------
Offset:              14.693ns (Levels of Logic = 40)
  Source:            Inst_nPC/SalidaNpc_0 (FF)
  Destination:       OUTP3<31> (PAD)
  Source Clock:      Clk rising

  Data Path: Inst_nPC/SalidaNpc_0 to OUTP3<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.514   0.896  Inst_nPC/SalidaNpc_0 (Inst_nPC/SalidaNpc_0)
     LUT4:I3->O            1   0.612   0.000  IMToURS<14>11 (IMToURS<14>1)
     MUXF5:I0->O          40   0.278   1.144  IMToURS<14>1_f5 (IMToURS<4>)
     LUT2:I1->O           35   0.612   1.143  IMToURS<14>2 (IMToURS<14>)
     LUT4:I1->O            4   0.612   0.568  Inst_RF/Crs1<0>1 (RFToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Madd_OutAlu_addsub0000_lut<0> (Inst_ALU/Madd_OutAlu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<0> (Inst_ALU/Madd_OutAlu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<1> (Inst_ALU/Madd_OutAlu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<2> (Inst_ALU/Madd_OutAlu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<3> (Inst_ALU/Madd_OutAlu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<4> (Inst_ALU/Madd_OutAlu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<5> (Inst_ALU/Madd_OutAlu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<6> (Inst_ALU/Madd_OutAlu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<7> (Inst_ALU/Madd_OutAlu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<8> (Inst_ALU/Madd_OutAlu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<9> (Inst_ALU/Madd_OutAlu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<10> (Inst_ALU/Madd_OutAlu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<11> (Inst_ALU/Madd_OutAlu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<12> (Inst_ALU/Madd_OutAlu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<13> (Inst_ALU/Madd_OutAlu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<14> (Inst_ALU/Madd_OutAlu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<15> (Inst_ALU/Madd_OutAlu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<16> (Inst_ALU/Madd_OutAlu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<17> (Inst_ALU/Madd_OutAlu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<18> (Inst_ALU/Madd_OutAlu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<19> (Inst_ALU/Madd_OutAlu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<20> (Inst_ALU/Madd_OutAlu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<21> (Inst_ALU/Madd_OutAlu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<22> (Inst_ALU/Madd_OutAlu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<23> (Inst_ALU/Madd_OutAlu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<24> (Inst_ALU/Madd_OutAlu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<25> (Inst_ALU/Madd_OutAlu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<26> (Inst_ALU/Madd_OutAlu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<27> (Inst_ALU/Madd_OutAlu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<28> (Inst_ALU/Madd_OutAlu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<29> (Inst_ALU/Madd_OutAlu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<30> (Inst_ALU/Madd_OutAlu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_ALU/Madd_OutAlu_addsub0000_xor<31> (Inst_ALU/OutAlu_addsub0000<31>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.569  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     OBUF:I->O                 3.169          OUTP3_31_OBUF (OUTP3<31>)
    ----------------------------------------
    Total                     14.693ns (9.947ns logic, 4.746ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/myreg_17_cmp_eq00001'
  Total number of paths / destination ports: 2087 / 32
-------------------------------------------------------------------------
Offset:              11.590ns (Levels of Logic = 38)
  Source:            Inst_RF/myreg_17_0 (LATCH)
  Destination:       OUTP3<31> (PAD)
  Source Clock:      Inst_RF/myreg_17_cmp_eq00001 falling

  Data Path: Inst_RF/myreg_17_0 to OUTP3<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.509  Inst_RF/myreg_17_0 (Inst_RF/myreg_17_0)
     LUT1:I0->O            1   0.612   0.387  Inst_RF/Mmux__varindex0000_7_f5_1_rt1 (Inst_RF/Mmux__varindex0000_7_f5_1_rt1)
     LUT4:I2->O            4   0.612   0.568  Inst_RF/Crs1<0>1 (RFToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Madd_OutAlu_addsub0000_lut<0> (Inst_ALU/Madd_OutAlu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<0> (Inst_ALU/Madd_OutAlu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<1> (Inst_ALU/Madd_OutAlu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<2> (Inst_ALU/Madd_OutAlu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<3> (Inst_ALU/Madd_OutAlu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<4> (Inst_ALU/Madd_OutAlu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<5> (Inst_ALU/Madd_OutAlu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<6> (Inst_ALU/Madd_OutAlu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<7> (Inst_ALU/Madd_OutAlu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<8> (Inst_ALU/Madd_OutAlu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<9> (Inst_ALU/Madd_OutAlu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<10> (Inst_ALU/Madd_OutAlu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<11> (Inst_ALU/Madd_OutAlu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<12> (Inst_ALU/Madd_OutAlu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<13> (Inst_ALU/Madd_OutAlu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<14> (Inst_ALU/Madd_OutAlu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<15> (Inst_ALU/Madd_OutAlu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<16> (Inst_ALU/Madd_OutAlu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<17> (Inst_ALU/Madd_OutAlu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<18> (Inst_ALU/Madd_OutAlu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<19> (Inst_ALU/Madd_OutAlu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<20> (Inst_ALU/Madd_OutAlu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<21> (Inst_ALU/Madd_OutAlu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<22> (Inst_ALU/Madd_OutAlu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<23> (Inst_ALU/Madd_OutAlu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<24> (Inst_ALU/Madd_OutAlu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<25> (Inst_ALU/Madd_OutAlu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<26> (Inst_ALU/Madd_OutAlu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<27> (Inst_ALU/Madd_OutAlu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<28> (Inst_ALU/Madd_OutAlu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<29> (Inst_ALU/Madd_OutAlu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<30> (Inst_ALU/Madd_OutAlu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_ALU/Madd_OutAlu_addsub0000_xor<31> (Inst_ALU/OutAlu_addsub0000<31>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.569  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     OBUF:I->O                 3.169          OUTP3_31_OBUF (OUTP3<31>)
    ----------------------------------------
    Total                     11.590ns (9.131ns logic, 2.459ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/myreg_0_cmp_eq00001'
  Total number of paths / destination ports: 3182 / 32
-------------------------------------------------------------------------
Offset:              11.586ns (Levels of Logic = 38)
  Source:            Inst_RF/myreg_0_0 (LATCH)
  Destination:       OUTP3<31> (PAD)
  Source Clock:      Inst_RF/myreg_0_cmp_eq00001 falling

  Data Path: Inst_RF/myreg_0_0 to OUTP3<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.588   0.532  Inst_RF/myreg_0_0 (Inst_RF/myreg_0_0)
     LUT1:I0->O            1   0.612   0.360  Inst_RF/Mmux__varindex0000_8_f5_rt (Inst_RF/Mmux__varindex0000_8_f5_rt)
     LUT4:I3->O            4   0.612   0.568  Inst_RF/Crs1<0>1 (RFToALU<0>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Madd_OutAlu_addsub0000_lut<0> (Inst_ALU/Madd_OutAlu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<0> (Inst_ALU/Madd_OutAlu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<1> (Inst_ALU/Madd_OutAlu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<2> (Inst_ALU/Madd_OutAlu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<3> (Inst_ALU/Madd_OutAlu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<4> (Inst_ALU/Madd_OutAlu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<5> (Inst_ALU/Madd_OutAlu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<6> (Inst_ALU/Madd_OutAlu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<7> (Inst_ALU/Madd_OutAlu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<8> (Inst_ALU/Madd_OutAlu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<9> (Inst_ALU/Madd_OutAlu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<10> (Inst_ALU/Madd_OutAlu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<11> (Inst_ALU/Madd_OutAlu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<12> (Inst_ALU/Madd_OutAlu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<13> (Inst_ALU/Madd_OutAlu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<14> (Inst_ALU/Madd_OutAlu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<15> (Inst_ALU/Madd_OutAlu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<16> (Inst_ALU/Madd_OutAlu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<17> (Inst_ALU/Madd_OutAlu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<18> (Inst_ALU/Madd_OutAlu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<19> (Inst_ALU/Madd_OutAlu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<20> (Inst_ALU/Madd_OutAlu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<21> (Inst_ALU/Madd_OutAlu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<22> (Inst_ALU/Madd_OutAlu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<23> (Inst_ALU/Madd_OutAlu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<24> (Inst_ALU/Madd_OutAlu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<25> (Inst_ALU/Madd_OutAlu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<26> (Inst_ALU/Madd_OutAlu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<27> (Inst_ALU/Madd_OutAlu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<28> (Inst_ALU/Madd_OutAlu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<29> (Inst_ALU/Madd_OutAlu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Madd_OutAlu_addsub0000_cy<30> (Inst_ALU/Madd_OutAlu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.699   0.426  Inst_ALU/Madd_OutAlu_addsub0000_xor<31> (Inst_ALU/OutAlu_addsub0000<31>)
     LUT3:I1->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.569  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     OBUF:I->O                 3.169          OUTP3_31_OBUF (OUTP3<31>)
    ----------------------------------------
    Total                     11.586ns (9.131ns logic, 2.455ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/myreg_16_cmp_eq00001'
  Total number of paths / destination ports: 1098 / 32
-------------------------------------------------------------------------
Offset:              11.473ns (Levels of Logic = 36)
  Source:            Inst_RF/myreg_16_3 (LATCH)
  Destination:       OUTP3<31> (PAD)
  Source Clock:      Inst_RF/myreg_16_cmp_eq00001 falling

  Data Path: Inst_RF/myreg_16_3 to OUTP3<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.360  Inst_RF/myreg_16_3 (Inst_RF/myreg_16_3)
     LUT4:I3->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_G (N89)
     MUXF5:I1->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.569  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     OBUF:I->O                 3.169          OUTP3_31_OBUF (OUTP3<31>)
    ----------------------------------------
    Total                     11.473ns (9.254ns logic, 2.219ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/myreg_8_cmp_eq0000'
  Total number of paths / destination ports: 120 / 29
-------------------------------------------------------------------------
Offset:              11.500ns (Levels of Logic = 36)
  Source:            Inst_RF/myreg_8_3 (LATCH)
  Destination:       OUTP3<31> (PAD)
  Source Clock:      Inst_RF/myreg_8_cmp_eq0000 falling

  Data Path: Inst_RF/myreg_8_3 to OUTP3<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/myreg_8_3 (Inst_RF/myreg_8_3)
     LUT4:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_F (N88)
     MUXF5:I0->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.569  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     OBUF:I->O                 3.169          OUTP3_31_OBUF (OUTP3<31>)
    ----------------------------------------
    Total                     11.500ns (9.254ns logic, 2.246ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_RF/myreg_24_cmp_eq0000'
  Total number of paths / destination ports: 120 / 29
-------------------------------------------------------------------------
Offset:              11.500ns (Levels of Logic = 36)
  Source:            Inst_RF/myreg_24_3 (LATCH)
  Destination:       OUTP3<31> (PAD)
  Source Clock:      Inst_RF/myreg_24_cmp_eq0000 falling

  Data Path: Inst_RF/myreg_24_3 to OUTP3<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.588   0.387  Inst_RF/myreg_24_3 (Inst_RF/myreg_24_3)
     LUT4:I2->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_G (N89)
     MUXF5:I1->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.569  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     OBUF:I->O                 3.169          OUTP3_31_OBUF (OUTP3<31>)
    ----------------------------------------
    Total                     11.500ns (9.254ns logic, 2.246ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9712 / 32
-------------------------------------------------------------------------
Delay:               15.582ns (Levels of Logic = 39)
  Source:            Reset (PAD)
  Destination:       OUTP3<31> (PAD)

  Data Path: Reset to OUTP3<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           206   1.106   1.189  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            2   0.612   0.383  Inst_Multiplexor/Out_MUX<3>1_SW0 (N4)
     LUT4:I3->O           80   0.612   1.155  Inst_Multiplexor/Out_MUX<3>1 (N01)
     LUT4:I1->O            1   0.612   0.000  Inst_RF/Mmux__varindex0001_8_f5_24_F (N88)
     MUXF5:I0->O           2   0.278   0.383  Inst_RF/Mmux__varindex0001_8_f5_24 (Inst_RF/Mmux__varindex0001_4_f725)
     LUT4:I3->O            3   0.612   0.520  Inst_Multiplexor/Out_MUX<3>2 (MUXtoALU<3>)
     LUT2:I1->O            1   0.612   0.000  Inst_ALU/Msub_OutAlu_addsub0001_lut<3> (Inst_ALU/Msub_OutAlu_addsub0001_lut<3>)
     MUXCY:S->O            1   0.404   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<3> (Inst_ALU/Msub_OutAlu_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<4> (Inst_ALU/Msub_OutAlu_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<5> (Inst_ALU/Msub_OutAlu_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<6> (Inst_ALU/Msub_OutAlu_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<7> (Inst_ALU/Msub_OutAlu_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<8> (Inst_ALU/Msub_OutAlu_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<9> (Inst_ALU/Msub_OutAlu_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<10> (Inst_ALU/Msub_OutAlu_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<11> (Inst_ALU/Msub_OutAlu_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<12> (Inst_ALU/Msub_OutAlu_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<13> (Inst_ALU/Msub_OutAlu_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<14> (Inst_ALU/Msub_OutAlu_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<15> (Inst_ALU/Msub_OutAlu_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<16> (Inst_ALU/Msub_OutAlu_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<17> (Inst_ALU/Msub_OutAlu_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<18> (Inst_ALU/Msub_OutAlu_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<19> (Inst_ALU/Msub_OutAlu_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<20> (Inst_ALU/Msub_OutAlu_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<21> (Inst_ALU/Msub_OutAlu_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<22> (Inst_ALU/Msub_OutAlu_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<23> (Inst_ALU/Msub_OutAlu_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<24> (Inst_ALU/Msub_OutAlu_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<25> (Inst_ALU/Msub_OutAlu_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<26> (Inst_ALU/Msub_OutAlu_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<27> (Inst_ALU/Msub_OutAlu_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<28> (Inst_ALU/Msub_OutAlu_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<29> (Inst_ALU/Msub_OutAlu_addsub0001_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Inst_ALU/Msub_OutAlu_addsub0001_cy<30> (Inst_ALU/Msub_OutAlu_addsub0001_cy<30>)
     XORCY:CI->O           1   0.699   0.387  Inst_ALU/Msub_OutAlu_addsub0001_xor<31> (Inst_ALU/OutAlu_addsub0001<31>)
     LUT3:I2->O            1   0.612   0.000  Inst_ALU/OutAlu<31>38_F (N174)
     MUXF5:I0->O           6   0.278   0.569  Inst_ALU/OutAlu<31>38 (OUTP3_31_OBUF)
     OBUF:I->O                 3.169          OUTP3_31_OBUF (OUTP3<31>)
    ----------------------------------------
    Total                     15.582ns (10.997ns logic, 4.585ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================


Total REAL time to Xst completion: 50.00 secs
Total CPU time to Xst completion: 49.56 secs
 
--> 

Total memory usage is 484920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  973 (   0 filtered)
Number of infos    :   19 (   0 filtered)

