{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664404839743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664404839751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 18:40:39 2022 " "Processing started: Wed Sep 28 18:40:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664404839751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404839751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404839751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664404840068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664404840068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847742 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1664404847744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_save_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_save_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_save_adder " "Found entity 1: carry_save_adder" {  } { { "carry_save_adder.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_2 " "Found entity 1: ripple_carry_adder_2" {  } { { "ripple_carry_adder_2.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/ripple_carry_adder_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/and_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/or_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_gate " "Found entity 1: sll_gate" {  } { { "sll_gate.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/sll_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_gate " "Found entity 1: sra_gate" {  } { { "sra_gate.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/sra_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifequal.v 1 1 " "Found 1 design units, including 1 entities, in source file ifequal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifequal " "Found entity 1: ifequal" {  } { { "ifequal.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/ifequal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664404847759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404847759 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(31) " "Verilog HDL Instantiation warning at alu.v(31): instance has no name" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664404847761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664404847879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:ADD_ALU " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:ADD_ALU\"" {  } { { "alu.v" "ADD_ALU" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate add_sub:ADD_ALU\|not_gate:NOTGATE_ADDSUB " "Elaborating entity \"not_gate\" for hierarchy \"add_sub:ADD_ALU\|not_gate:NOTGATE_ADDSUB\"" {  } { { "add_sub.v" "NOTGATE_ADDSUB" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/add_sub.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|mux:MUX_ADDSUB " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|mux:MUX_ADDSUB\"" {  } { { "add_sub.v" "MUX_ADDSUB" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/add_sub.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB " "Elaborating entity \"carry_save_adder\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\"" {  } { { "add_sub.v" "CSA_ADDSUB" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/add_sub.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0 " "Elaborating entity \"carry_save_adder\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\"" {  } { { "carry_save_adder.v" "CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0 " "Elaborating entity \"carry_save_adder\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\"" {  } { { "carry_save_adder.v" "CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_save_adder add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0 " "Elaborating entity \"carry_save_adder\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\"" {  } { { "carry_save_adder.v" "CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder_2 add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|ripple_carry_adder_2:RCA2_CSA4_0 " "Elaborating entity \"ripple_carry_adder_2\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|ripple_carry_adder_2:RCA2_CSA4_0\"" {  } { { "carry_save_adder.v" "RCA2_CSA4_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|ripple_carry_adder_2:RCA2_CSA4_0\|full_adder:FA_RCA_0 " "Elaborating entity \"full_adder\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|ripple_carry_adder_2:RCA2_CSA4_0\|full_adder:FA_RCA_0\"" {  } { { "ripple_carry_adder_2.v" "FA_RCA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/ripple_carry_adder_2.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX1_CSA4_0 " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX1_CSA4_0\"" {  } { { "carry_save_adder.v" "MUX1_CSA4_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX2_CSA4_0 " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX2_CSA4_0\"" {  } { { "carry_save_adder.v" "MUX2_CSA4_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX2_CSA_0 " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|carry_save_adder:CSA_0\|mux:MUX2_CSA_0\"" {  } { { "carry_save_adder.v" "MUX2_CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|mux:MUX2_CSA_0 " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|carry_save_adder:CSA_0\|mux:MUX2_CSA_0\"" {  } { { "carry_save_adder.v" "MUX2_CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404847984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|mux:MUX2_CSA_0 " "Elaborating entity \"mux\" for hierarchy \"add_sub:ADD_ALU\|carry_save_adder:CSA_ADDSUB\|mux:MUX2_CSA_0\"" {  } { { "carry_save_adder.v" "MUX2_CSA_0" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/carry_save_adder.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404848088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:AND_ALU " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:AND_ALU\"" {  } { { "alu.v" "AND_ALU" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404848242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate or_gate:OR_ALU " "Elaborating entity \"or_gate\" for hierarchy \"or_gate:OR_ALU\"" {  } { { "alu.v" "OR_ALU" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404848245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_gate sll_gate:SLL_ALU " "Elaborating entity \"sll_gate\" for hierarchy \"sll_gate:SLL_ALU\"" {  } { { "alu.v" "SLL_ALU" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404848246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_gate sra_gate:SRA_ALU " "Elaborating entity \"sra_gate\" for hierarchy \"sra_gate:SRA_ALU\"" {  } { { "alu.v" "SRA_ALU" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404848344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifequal ifequal:comb_3 " "Elaborating entity \"ifequal\" for hierarchy \"ifequal:comb_3\"" {  } { { "alu.v" "comb_3" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404848413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664404850241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664404851867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664404851867 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664404852756 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "D:/intelFPGALite/quartus/work_ece550/checkpoint2/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664404852756 "|alu|ctrl_ALUopcode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1664404852756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "752 " "Implemented 752 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664404852756 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664404852756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "643 " "Implemented 643 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664404852756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664404852756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664404852785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 18:40:52 2022 " "Processing ended: Wed Sep 28 18:40:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664404852785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664404852785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664404852785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664404852785 ""}
