# NOTE: Automatically generated by gen_imp_configs.pl. DO NOT edit!
# 
# For chip gk104, display mode: 
# 

# PRIORITY:        0

# PSTATE:          P8
# EXPECTED RESULT: 

gpu.gpu_family                                 gk104

# DRAM Parameters
DRAM.ramType                                   sys_ddr3
DRAM.tRC                                       46
DRAM.tRAS                                      33
DRAM.tRP                                       13
DRAM.tRCDRD                                    13
DRAM.tWCK2MRS                                  4
DRAM.tWCK2TR                                   4
DRAM.tMRD                                      4
DRAM.EXT_BIG_TIMER                             1
DRAM.STEP_LN                                   32

# FBP Parameters
FBP.dramChipCountPerBwUnit                     4
FBP.enabledDramBwUnits                         2
FBP.enabledLtcs                                2
FBP.ltcBwUnitPipes                             4
FBP.L2Slices                                   4

# XBAR Parameters
XBAR.maxFbpsPerXbarSlice                       1

ISO.linebufferAdditionalLines                  1
ISO.linesFetchedForBlockLinear                 2
ISO.linebufferTotalBlocks                      10240
ISO.linebufferMinBlocksPerHead                 16
ISO.lineBufferingIsAllowed[0]                  1_1
ISO.lineBufferingIsAllowed[1]                  1_1

# CLOCKS Parameters
CLOCKS.display                                 540000000
CLOCKS.ram                                     324000000
CLOCKS.l2                                      81000000
CLOCKS.xbar                                    162000000
CLOCKS.hub                                     324000000
CLOCKS.sys                                     324000000

# CAPS Parameters
CAPS.bEccIsEnabled                             0
CAPS.bForceMinMempool                          0
CAPS.bMempoolCompression                       1

# ASR Parameters
ASR.isAllowed                                  1
ASR.efficiencyThreshold                        10
ASR.dllOn                                      0
ASR.tXSR                                       5000
ASR.tXSNR                                      120
ASR.powerdown                                  1

# MSCG Parameters
MSCG.bIsAllowed                                0

# Isohub Parameters
impIsohubIn.maxCursorEntries                   32
impIsohubIn.pitchFetchQuanta                   256
# Head 0 Parameters
impDispHeadIn[0].BaseUsageBounds.BytesPerPixel    4
impDispHeadIn[0].BaseUsageBounds.SuperSample      LW_SUPER_SAMPLE_X1AA
impDispHeadIn[0].BaseUsageBounds.Usable           1
impDispHeadIn[0].Control.Structure                LW_RASTER_STRUCTURE_PROGRESSIVE
impDispHeadIn[0].HeadActive                       1
impDispHeadIn[0].OverlayUsageBounds.Usable        0
impDispHeadIn[0].Params.CoreBytesPerPixel         4
impDispHeadIn[0].Params.SuperSample               LW_SUPER_SAMPLE_X1AA
impDispHeadIn[0].PixelClock.Frequency             56000
impDispHeadIn[0].PixelClock.UseAdj1000Div1001     0
impDispHeadIn[0].RasterBlankEnd.X                 80
impDispHeadIn[0].RasterBlankEnd.Y                 11
impDispHeadIn[0].RasterBlankStart.X               1104
impDispHeadIn[0].RasterBlankStart.Y               779
impDispHeadIn[0].RasterSize.Height                790
impDispHeadIn[0].RasterSize.Width                 1184
impDispHeadIn[0].RasterVertBlank2.YEnd            0
impDispHeadIn[0].RasterVertBlank2.YStart          0
impDispHeadIn[0].ViewportSizeIn.Height            768
impDispHeadIn[0].ViewportSizeIn.Width             1024
impDispHeadIn[0].ViewportSizeOut.Height           768
impDispHeadIn[0].ViewportSizeOut.Width            1024
impDispHeadIn[0].ViewportSizeOutMax.Height        768
impDispHeadIn[0].ViewportSizeOutMax.Width         1024
impDispHeadIn[0].ViewportSizeOutMin.Height        768
impDispHeadIn[0].ViewportSizeOutMin.Width         1024
impDispHeadIn[0].outputResourcePixelDepthBPP      LW_OUTPUT_RESOURCE_PIXEL_DEPTH_BPP_16_422

# Head 1 Parameters
impDispHeadIn[1].BaseUsageBounds.BytesPerPixel    4
impDispHeadIn[1].BaseUsageBounds.SuperSample      LW_SUPER_SAMPLE_X1AA
impDispHeadIn[1].BaseUsageBounds.Usable           1
impDispHeadIn[1].Control.Structure                LW_RASTER_STRUCTURE_PROGRESSIVE
impDispHeadIn[1].HeadActive                       1
impDispHeadIn[1].OverlayUsageBounds.Usable        0
impDispHeadIn[1].Params.CoreBytesPerPixel         4
impDispHeadIn[1].Params.SuperSample               LW_SUPER_SAMPLE_X1AA
impDispHeadIn[1].PixelClock.Frequency             91000
impDispHeadIn[1].PixelClock.UseAdj1000Div1001     0
impDispHeadIn[1].RasterBlankEnd.X                 80
impDispHeadIn[1].RasterBlankEnd.Y                 15
impDispHeadIn[1].RasterBlankStart.X               1360
impDispHeadIn[1].RasterBlankStart.Y               1039
impDispHeadIn[1].RasterSize.Height                1054
impDispHeadIn[1].RasterSize.Width                 1440
impDispHeadIn[1].RasterVertBlank2.YEnd            0
impDispHeadIn[1].RasterVertBlank2.YStart          0
impDispHeadIn[1].ViewportSizeIn.Height            1024
impDispHeadIn[1].ViewportSizeIn.Width             1280
impDispHeadIn[1].ViewportSizeOut.Height           1024
impDispHeadIn[1].ViewportSizeOut.Width            1280
impDispHeadIn[1].ViewportSizeOutMax.Height        1024
impDispHeadIn[1].ViewportSizeOutMax.Width         1280
impDispHeadIn[1].ViewportSizeOutMin.Height        1024
impDispHeadIn[1].ViewportSizeOutMin.Width         1280
impDispHeadIn[1].outputResourcePixelDepthBPP      LW_OUTPUT_RESOURCE_PIXEL_DEPTH_BPP_16_422

# OR parameters
impSorIn[0].owner                                 LW_OR_OWNER_HEAD0
impSorIn[0].protocol                              LW_SOR_PROTOCOL_SINGLE_TMDS_A

impSorIn[1].owner                                 LW_OR_OWNER_HEAD1
impSorIn[1].protocol                              LW_SOR_PROTOCOL_SINGLE_TMDS_A

# DAC parameters
impDacIn[0].owner                                 orOwner_None
impDacIn[0].protocol                              LW_DAC_PROTOCOL_RGB_CRT

impDacIn[1].owner                                 orOwner_None
impDacIn[1].protocol                              LW_DAC_PROTOCOL_RGB_CRT

impDacIn[2].owner                                 orOwner_None
impDacIn[2].protocol                              LW_DAC_PROTOCOL_RGB_CRT

impDacIn[3].owner                                 orOwner_None
impDacIn[3].protocol                              LW_DAC_PROTOCOL_RGB_CRT

# SOR parameters
impSorIn[2].owner                                 orOwner_None
impSorIn[2].protocol                              LW_SOR_PROTOCOL_SINGLE_TMDS_A

impSorIn[3].owner                                 orOwner_None
impSorIn[3].protocol                              LW_SOR_PROTOCOL_SINGLE_TMDS_A

impSorIn[4].owner                                 orOwner_None
impSorIn[4].protocol                              LW_SOR_PROTOCOL_SINGLE_TMDS_A

impSorIn[5].owner                                 orOwner_None
impSorIn[5].protocol                              LW_SOR_PROTOCOL_SINGLE_TMDS_A

impSorIn[6].owner                                 orOwner_None
impSorIn[6].protocol                              LW_SOR_PROTOCOL_SINGLE_TMDS_A

impSorIn[7].owner                                 orOwner_None
impSorIn[7].protocol                              LW_SOR_PROTOCOL_SINGLE_TMDS_A

# PIOR parameters
impPiorIn[0].owner                                orOwner_None
impPiorIn[0].protocol                             LW_PIOR_PROTOCOL_EXT_TMDS_ENC

impPiorIn[1].owner                                orOwner_None
impPiorIn[1].protocol                             LW_PIOR_PROTOCOL_EXT_TMDS_ENC

impPiorIn[2].owner                                orOwner_None
impPiorIn[2].protocol                             LW_PIOR_PROTOCOL_EXT_TMDS_ENC

impPiorIn[3].owner                                orOwner_None
impPiorIn[3].protocol                             LW_PIOR_PROTOCOL_EXT_TMDS_ENC

