// Seed: 2147373131
module module_0;
  id_1 :
  assert property (@(-1) id_1)
    @(posedge id_1 or id_1 !== 1'b0, 1'h0)
      @(posedge id_1) begin : LABEL_0
        id_1 <= 1'd0;
      end
  logic id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd35
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  wire [1 : id_1] id_7, id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
