Reuse and optimization of testbenches and properties in a TLM-to-RTL design flow