# FPGA - Time Delay Program
### Scaledown 100 MHz clock to 1 Hz 
