Return-Path: <linux-tegra+bounces-10198-lists+linux-tegra=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-tegra@lfdr.de
Delivered-To: lists+linux-tegra@lfdr.de
Received: from dfw.mirrors.kernel.org (dfw.mirrors.kernel.org [142.0.200.124])
	by mail.lfdr.de (Postfix) with ESMTPS id 6AE6CC30678
	for <lists+linux-tegra@lfdr.de>; Tue, 04 Nov 2025 11:03:45 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by dfw.mirrors.kernel.org (Postfix) with ESMTPS id D3AA34E6297
	for <lists+linux-tegra@lfdr.de>; Tue,  4 Nov 2025 10:03:07 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 103EA2D2391;
	Tue,  4 Nov 2025 10:03:05 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Y95QAXwx"
X-Original-To: linux-tegra@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id D7CB627E04C;
	Tue,  4 Nov 2025 10:03:03 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1762250585; cv=none; b=eRYxOEN+ZBH5FWeXVr5wQmQM3p+aGXHOk0zVAIyoBq8Opq34S/c3OSdSLUdc2xvcR1XMTisa8RhKrz5qPMVdy1/vTHHJyFhjVLXWRAbnh/tnnfDfiPKTI90e3Yv4gyVzasd1hPFZL2Y1FfwrQJFLLqKMi4PEueH1wEY/cKbhxVI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1762250585; c=relaxed/simple;
	bh=2DvZOttmCMGhJVjRPtQmLNf9Cv5+1jUn6WqdwCDUNJI=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=XlZHwjWNF6luxIcakDizAxemCZ/ftZoFFGn/qI6yqk9evZIjDTM8xC4PeoONWadIP8aHtIlaMbDYEa0+KUKr0lrUBKvm5bmlJI+ThbB0uIFhJKhPWYcnQ9bBGFmo67UCqMi/zwztJp3F9EzCHW6DBJ4u84uR29V4b7TgGOieY20=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Y95QAXwx; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 0C7F4C4CEF7;
	Tue,  4 Nov 2025 10:03:02 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1762250583;
	bh=2DvZOttmCMGhJVjRPtQmLNf9Cv5+1jUn6WqdwCDUNJI=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=Y95QAXwx8mvpXm4IYCFvCUCKCQ5y4h4Mklc00Tmy25wZ83n7/bSXYXzRXJAIK68Mg
	 kTFbicgW4b7aQp4kcY4qT+WUb3C+XJutOPY/INDaDxl7mVAmVffoM+pyI2TtGA/cA3
	 0hYovc7OopGw1yWhwDapBsCXvOlBstR0+VqJKHkOraF7dBC1vnzIvqUVRy9gJtiN39
	 OQCuqPLpFOWgLBjiKu1AGFdM0hc4a6kFB5JChVYRhBSSMCjtCSpDHu4iMCbCficebs
	 gANKCfLy56LYExl0+IGSqqSKuiddZQ/4irYmbtg4mLozeWyqBNeYbUGmm4Pkz3WqyF
	 LwXtFxFVOKoRw==
Date: Tue, 4 Nov 2025 11:03:01 +0100
From: Krzysztof Kozlowski <krzk@kernel.org>
To: Charan Pedumuru <charan.pedumuru@gmail.com>
Cc: Miquel Raynal <miquel.raynal@bootlin.com>, 
	Richard Weinberger <richard@nod.at>, Vignesh Raghavendra <vigneshr@ti.com>, 
	Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
	Conor Dooley <conor+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, 
	Jonathan Hunter <jonathanh@nvidia.com>, Stefan Agner <stefan@agner.ch>, Lucas Stach <dev@lynxeye.de>, 
	linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, 
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH] dt-bindings: mtd: nvidia,tegra20-nand: convert to DT
 schema
Message-ID: <20251104-prompt-rampant-cat-30fd9a@kuoka>
References: <20251030-nvidia-nand-v1-1-7614e1428292@gmail.com>
Precedence: bulk
X-Mailing-List: linux-tegra@vger.kernel.org
List-Id: <linux-tegra.vger.kernel.org>
List-Subscribe: <mailto:linux-tegra+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-tegra+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: <20251030-nvidia-nand-v1-1-7614e1428292@gmail.com>

On Thu, Oct 30, 2025 at 06:47:25PM +0000, Charan Pedumuru wrote:
> Convert NVIDIA Tegra NAND Flash Controller binding to YAML format.
> Changes during Conversion:
> - Define new properties `power-domains` and `operating-points-v2`
>   to resolve errors generated by `dtb_check`.

instead - because existing in-tree DTS uses them.

> - Add the `#address-cells` and `#size-cells` properties to the parent
>   node to fix errors reported by `dt_check`, and include these properties

What is dt_check? Aren't you adding them because other schema requires
them? Then say that (and which schema...).


>   in the `required` section, as they are not mentioned in the text binding.
> 
> Signed-off-by: Charan Pedumuru <charan.pedumuru@gmail.com>
> ---
>  .../bindings/mtd/nvidia,tegra20-nand.yaml          | 157 +++++++++++++++++++++
>  .../bindings/mtd/nvidia-tegra20-nand.txt           |  64 ---------
>  2 files changed, 157 insertions(+), 64 deletions(-)
> 
> diff --git a/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml b/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml
> new file mode 100644
> index 000000000000..67b3c45566db
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/mtd/nvidia,tegra20-nand.yaml
> @@ -0,0 +1,157 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/mtd/nvidia,tegra20-nand.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: NVIDIA Tegra NAND Flash Controller
> +
> +maintainers:
> +  - Jonathan Hunter <jonathanh@nvidia.com>
> +
> +description:
> +  Device tree bindings for the NVIDIA Tegra NAND Flash Controller (NFC).

Drop sentencem completely redundant. Title already said that.

> +  The controller supports a single NAND chip with specific properties.

What is/are "specific properties"? Can properties be unspecific?

> +
> +properties:
> +  compatible:
> +    const: nvidia,tegra20-nand
> +
> +  reg:
> +    maxItems: 1
> +
> +  interrupts:
> +    maxItems: 1
> +
> +  clocks:
> +    maxItems: 1
> +
> +  clock-names:
> +    items:
> +      - const: nand
> +
> +  resets:
> +    maxItems: 1
> +
> +  reset-names:
> +    items:
> +      - const: nand
> +
> +  '#address-cells':
> +    const: 1
> +
> +  '#size-cells':
> +    const: 0
> +
> +  power-domains:
> +    maxItems: 1
> +
> +  operating-points-v2:
> +    maxItems: 1
> +
> +patternProperties:
> +  "^nand@[0-5]$":

Keep consistent quotes, either ' or "

> +    type: object
> +    description: Individual NAND chip connected to the NAND controller
> +    properties:
> +      reg:
> +        maxItems: 1
> +
> +      nand-ecc-mode:
> +        description:
> +          Operation mode of the NAND ECC, currently only hardware
> +          mode supported
> +        const: hw
> +
> +      nand-ecc-algo:
> +        description: Algorithm for NAND ECC when using hw ECC mode
> +        enum:
> +          - rs
> +          - bch
> +
> +      nand-bus-width:
> +        description: Width of the NAND flash bus in bits
> +        enum: [8, 16]
> +        default: 8
> +
> +      nand-on-flash-bbt:
> +        description: Use an on-flash bad block table to track bad blocks
> +        type: boolean
> +
> +      nand-ecc-maximize:

Why are you duplicating all these properties from nand schema?

> +        description:
> +          Maximize ECC strength for the NAND chip, overriding
> +          default strength selection
> +        type: boolean
> +
> +      nand-ecc-strength:
> +        description: Number of bits to correct per ECC step (512 bytes)
> +        enum: [4, 6, 8, 14, 16]
> +
> +      nand-is-boot-medium:
> +        description: Ensures ECC strengths are compatible with the boot ROM
> +        type: boolean
> +
> +      wp-gpios:
> +        description: GPIO specifier for the write protect pin
> +        maxItems: 1
> +
> +      '#address-cells':
> +        const: 1
> +
> +      '#size-cells':
> +        const: 1
> +
> +    patternProperties:
> +      "^partition@[0-9a-f]+$":
> +        $ref: /schemas/mtd/mtd.yaml#
> +        description:
> +          Optional MTD partitions for the NAND chip, as defined in mtd.yaml
> +
> +    required:
> +      - reg
> +
> +    unevaluatedProperties: false

So this should tell you that you miss proper ref

> +
> +required:
> +  - compatible
> +  - reg
> +  - interrupts
> +  - clocks
> +  - clock-names
> +  - resets
> +  - reset-names
> +  - '#address-cells'
> +  - '#size-cells'
> +
> +unevaluatedProperties: false

Same here. Why do you use unevaluatedProperties if there is no ref?
Please open other bindings to understand how MTD binding should be
written.

Best regards,
Krzysztof


