

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
aac5d326b1dd6cd3ecb35457bed67f72  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_GpL67a"
Parsing file _cuobjdump_complete_output_GpL67a
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403bc0, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:63) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:67) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:71) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:99) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:114) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:122) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:139) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:154) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:156) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:172) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:176) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:207) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:179) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:181) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:183) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:185) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:187) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:189) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:192) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:211) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:212) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_j0D0e0"
Running: cat _ptx_j0D0e0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wnDWlP
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_wnDWlP --output-file  /dev/null 2> _ptx_j0D0e0info"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_j0D0e0 _ptx2_wnDWlP _ptx_j0D0e0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 1275.697998 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 1 finished CTA #1 (227645,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(227646,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (227911,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(227912,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (228130,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(228131,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (228315,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(228316,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (228353,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(228354,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (228510,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(228511,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (228540,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(228541,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (228770,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(228771,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (229288,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(229289,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (229678,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(229679,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (229709,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(229710,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (229782,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(229783,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (229807,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(229808,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (230124,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(230125,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (230436,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(230437,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (230498,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(230499,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (230729,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(230730,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (230735,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(230736,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (231387,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(231388,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (231416,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(231417,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (231931,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(231932,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (231934,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(231935,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (232050,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(232051,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (232679,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(232680,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (232729,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(232730,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (232731,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(232732,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (232791,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(232792,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (232835,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(232836,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (232983,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(232984,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (233092,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(233093,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (233203,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(233204,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (233907,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(233908,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (234151,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(234152,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (234177,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(234178,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (234220,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(234221,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (234281,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(234282,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (234307,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(234308,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (234322,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(234323,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (234588,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(234589,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (234846,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(234847,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (234918,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(234919,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (234955,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(234956,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (235281,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(235282,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (235406,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(235407,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (235698,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(235699,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (235715,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(235716,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (235760,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(235761,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (236019,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(236020,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (236161,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(236162,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (236227,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(236228,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (236269,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(236270,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (236357,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(236358,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (236422,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(236423,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (237101,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(237102,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (237177,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(237178,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (237207,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(237208,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (237367,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(237368,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (237373,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(237374,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (237667,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(237668,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (237903,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(237904,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (238051,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(238052,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (238107,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(238108,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (238108,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(238109,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (238326,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(238327,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (238762,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(238763,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (238837,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(238838,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (239030,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(239031,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (239253,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(239254,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (239539,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(239540,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (239808,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(239809,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (240118,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(240119,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (240220,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(240221,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (240267,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(240268,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (240819,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(240820,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (241364,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(241365,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (241474,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(241475,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (241727,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(241728,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (242213,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(242214,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (242260,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(242261,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (242272,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(242273,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (242533,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(242534,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (242550,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(242551,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (243810,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(243811,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (245690,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(245691,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (458436,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(458437,0)
GPGPU-Sim uArch: Shader 8 finished CTA #8 (458546,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(458547,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (458601,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(458602,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (458826,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(458827,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (458901,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(458902,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (459002,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(459003,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (459056,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(459057,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (459214,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(459215,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (459522,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(459523,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (459858,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(459859,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (460061,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(460062,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (460145,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(460146,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (460288,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(460289,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (460441,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(460442,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (460488,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(460489,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (460504,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(460505,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (460645,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(460646,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (460772,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(460773,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (460799,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(460800,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (460915,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(460916,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (460929,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(460930,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (460984,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(460985,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (461209,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(461210,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (461227,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(461228,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (461356,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(461357,0)
GPGPU-Sim uArch: Shader 1 finished CTA #9 (461486,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(461487,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (461497,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(461498,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (461508,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(461509,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (461557,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(461558,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (461879,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(461880,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (461959,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(461960,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (462312,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(462313,0)
GPGPU-Sim uArch: Shader 4 finished CTA #8 (462396,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #9 (462645,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (462710,0), 9 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (462741,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (462763,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (462978,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (463029,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (463087,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (463209,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #9 (463478,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (463638,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (463784,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (463860,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (463986,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (463998,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (464018,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (464264,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (464316,0), 8 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (464604,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (464978,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (465200,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (465570,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (465687,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (465956,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (466111,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (466164,0), 8 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (466484,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (466874,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (467259,0), 8 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (467469,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (467693,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (468904,0), 8 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (469114,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (469493,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (469721,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (469840,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (469875,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (470185,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (470232,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (470243,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (470345,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (470996,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (471225,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (471567,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (472331,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (473089,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (476893,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (481473,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (484167,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (484969,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (490128,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (491288,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (679176,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (679229,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (679810,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (679858,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (680177,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (680730,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (680814,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (681281,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (681392,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (682013,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (682097,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (682116,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #6 (683083,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (683091,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (683381,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (683977,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (684087,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (684517,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (684865,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (684883,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (684933,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (685198,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (685525,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (685751,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (685955,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (686020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (686067,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (686333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (686498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (686499,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (686568,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (686597,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (686804,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (686836,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (687040,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (688005,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (688156,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (688215,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (688426,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (688598,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (688981,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (689052,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (689251,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (689285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (689312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (690194,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (690534,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (690554,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (690772,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (690831,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (690884,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (690893,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (691075,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (691304,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (692144,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (692239,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (692428,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (692443,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (692539,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (692574,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (692815,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (692873,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (692929,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (692995,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (693854,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (694568,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (694979,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #7 (695279,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (695294,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #6 (697036,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (698277,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (699053,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (700075,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 4 finished CTA #7 (700787,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (701884,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (702028,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #6 (705419,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (705442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (711206,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (715741,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (716673,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (718532,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (789397,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #7 (789655,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #8 (790113,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #7 (791765,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 8 finished CTA #7 (795800,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #9 (810359,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 1.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 810360
gpu_sim_insn = 356907776
gpu_ipc =     440.4311
gpu_tot_sim_cycle = 810360
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     440.4311
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1135200
gpu_stall_icnt2sh    = 4956390
gpu_total_sim_rate=238097

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993958
	L1I_total_cache_misses = 3256
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5988
L1D_cache:
	L1D_cache_core[0]: Access = 63200, Miss = 62677, Miss_rate = 0.992, Pending_hits = 164, Reservation_fails = 239552
	L1D_cache_core[1]: Access = 66700, Miss = 66611, Miss_rate = 0.999, Pending_hits = 27, Reservation_fails = 255183
	L1D_cache_core[2]: Access = 60300, Miss = 60294, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 246345
	L1D_cache_core[3]: Access = 65600, Miss = 65571, Miss_rate = 1.000, Pending_hits = 4, Reservation_fails = 228014
	L1D_cache_core[4]: Access = 64100, Miss = 63966, Miss_rate = 0.998, Pending_hits = 22, Reservation_fails = 246060
	L1D_cache_core[5]: Access = 66600, Miss = 66275, Miss_rate = 0.995, Pending_hits = 21, Reservation_fails = 243160
	L1D_cache_core[6]: Access = 67600, Miss = 67468, Miss_rate = 0.998, Pending_hits = 11, Reservation_fails = 236281
	L1D_cache_core[7]: Access = 67900, Miss = 67889, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 236663
	L1D_cache_core[8]: Access = 66000, Miss = 64221, Miss_rate = 0.973, Pending_hits = 690, Reservation_fails = 230349
	L1D_cache_core[9]: Access = 63200, Miss = 63063, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 234128
	L1D_cache_core[10]: Access = 63100, Miss = 63100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 238090
	L1D_cache_core[11]: Access = 61600, Miss = 59689, Miss_rate = 0.969, Pending_hits = 655, Reservation_fails = 241834
	L1D_cache_core[12]: Access = 65100, Miss = 63348, Miss_rate = 0.973, Pending_hits = 583, Reservation_fails = 242982
	L1D_cache_core[13]: Access = 63400, Miss = 63316, Miss_rate = 0.999, Pending_hits = 21, Reservation_fails = 233114
	L1D_total_cache_accesses = 904400
	L1D_total_cache_misses = 897488
	L1D_total_cache_miss_rate = 0.9924
	L1D_total_cache_pending_hits = 2226
	L1D_total_cache_reservation_fails = 3351755
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.067
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 692688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3266141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 85614
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3256
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5988
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 
distro:
14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 15112, 13612, 15130, 12066, 12066, 12066, 12066, 10884, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 3771355
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 692688
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3771355
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6037477	W0_Idle:186155	W0_Scoreboard:1389464	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
Stall[0]:  431000 Stall[1]:  465387 Stall[2]:  447975 Stall[3]:  418157 Stall[4]:  440640 Stall[5]:  429114 Stall[6]:  421858 Stall[7]:  423868 Stall[8]:  417028 Stall[9]:  420634 Stall[10]:  430123 Stall[11]:  440189 Stall[12]:  435684 Stall[13]:  415820 
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5541504 {8:692688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94205568 {136:692688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056991 n_nop=789661 n_act=21598 n_pre=21582 n_req=112075 n_rd=155882 n_write=68268 bw_util=0.4241
n_activity=932031 dram_eff=0.481
bk0: 8738a 893655i bk1: 10018a 873245i bk2: 9354a 882412i bk3: 9556a 875432i bk4: 10022a 878349i bk5: 10092a 875420i bk6: 9068a 877051i bk7: 10420a 860000i bk8: 9228a 884744i bk9: 9796a 873305i bk10: 9762a 889012i bk11: 10132a 872854i bk12: 9424a 877985i bk13: 9786a 867550i bk14: 9998a 866634i bk15: 10488a 860040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.53439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056991 n_nop=787163 n_act=21431 n_pre=21415 n_req=113491 n_rd=158714 n_write=68268 bw_util=0.4295
n_activity=898993 dram_eff=0.505
bk0: 10122a 875867i bk1: 9654a 878533i bk2: 9528a 866170i bk3: 9792a 867436i bk4: 9982a 864411i bk5: 9486a 867398i bk6: 10500a 855025i bk7: 10334a 861449i bk8: 9540a 867201i bk9: 9566a 867624i bk10: 10220a 867046i bk11: 9760a 873072i bk12: 10212a 860551i bk13: 10170a 862639i bk14: 10238a 846833i bk15: 9610a 855094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.06248
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x831fe080, atomic=0 1 entries : 0x7f9af3614bd0 :  mf: uid=11460901, sid01:w72, part=2, addr=0x831fe080, load , size=128, unknown  status = IN_PARTITION_DRAM (810356), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056991 n_nop=788967 n_act=21941 n_pre=21925 n_req=112079 n_rd=155890 n_write=68268 bw_util=0.4241
n_activity=932713 dram_eff=0.4807
bk0: 9896a 880047i bk1: 8734a 885862i bk2: 9362a 875878i bk3: 9322a 881032i bk4: 10152a 875606i bk5: 9820a 877264i bk6: 10476a 858992i bk7: 9090a 874544i bk8: 9862a 874511i bk9: 9430a 879639i bk10: 10058a 875643i bk11: 9718a 888554i bk12: 9912a 871235i bk13: 9426a 877640i bk14: 10584a 861323i bk15: 10048a 867301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.5417
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056991 n_nop=786935 n_act=21557 n_pre=21541 n_req=113479 n_rd=158690 n_write=68268 bw_util=0.4294
n_activity=900156 dram_eff=0.5043
bk0: 9550a 883290i bk1: 10196a 872331i bk2: 9704a 868840i bk3: 9410a 865119i bk4: 9516a 870302i bk5: 9884a 863744i bk6: 10372a 861151i bk7: 10592a 849129i bk8: 9460a 869560i bk9: 9578a 863625i bk10: 9632a 876311i bk11: 10156a 868413i bk12: 10216a 866345i bk13: 10178a 858456i bk14: 9920a 852042i bk15: 10326a 847780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.05426
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056991 n_nop=789709 n_act=21578 n_pre=21562 n_req=112071 n_rd=155878 n_write=68264 bw_util=0.4241
n_activity=932449 dram_eff=0.4808
bk0: 8740a 891114i bk1: 9958a 873715i bk2: 9330a 882999i bk3: 9482a 871795i bk4: 9860a 878693i bk5: 10194a 871181i bk6: 9062a 880182i bk7: 10278a 861850i bk8: 9216a 884995i bk9: 9718a 873182i bk10: 9720a 890141i bk11: 10230a 871002i bk12: 9454a 881359i bk13: 9968a 866154i bk14: 10214a 869763i bk15: 10454a 861704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.61221
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1056991 n_nop=787499 n_act=21289 n_pre=21273 n_req=113465 n_rd=158666 n_write=68264 bw_util=0.4294
n_activity=899015 dram_eff=0.5048
bk0: 10140a 876500i bk1: 9604a 875893i bk2: 9454a 866320i bk3: 9886a 863345i bk4: 9962a 868321i bk5: 9624a 865578i bk6: 10558a 855702i bk7: 10272a 861494i bk8: 9482a 867387i bk9: 9270a 871903i bk10: 10130a 872568i bk11: 9868a 868528i bk12: 10240a 864149i bk13: 10258a 858135i bk14: 10350a 851819i bk15: 9568a 852654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.05324

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69793, Miss = 37797, Miss_rate = 0.542, Pending_hits = 1863, Reservation_fails = 621
L2_cache_bank[1]: Access = 80155, Miss = 40144, Miss_rate = 0.501, Pending_hits = 2095, Reservation_fails = 1240
L2_cache_bank[2]: Access = 79337, Miss = 40171, Miss_rate = 0.506, Pending_hits = 1963, Reservation_fails = 1866
L2_cache_bank[3]: Access = 69935, Miss = 39186, Miss_rate = 0.560, Pending_hits = 1985, Reservation_fails = 655
L2_cache_bank[4]: Access = 80181, Miss = 40151, Miss_rate = 0.501, Pending_hits = 2148, Reservation_fails = 1195
L2_cache_bank[5]: Access = 69756, Miss = 37794, Miss_rate = 0.542, Pending_hits = 1886, Reservation_fails = 740
L2_cache_bank[6]: Access = 69961, Miss = 39185, Miss_rate = 0.560, Pending_hits = 1939, Reservation_fails = 407
L2_cache_bank[7]: Access = 79324, Miss = 40160, Miss_rate = 0.506, Pending_hits = 1884, Reservation_fails = 1439
L2_cache_bank[8]: Access = 69793, Miss = 37798, Miss_rate = 0.542, Pending_hits = 1880, Reservation_fails = 468
L2_cache_bank[9]: Access = 80147, Miss = 40141, Miss_rate = 0.501, Pending_hits = 2080, Reservation_fails = 864
L2_cache_bank[10]: Access = 79306, Miss = 40158, Miss_rate = 0.506, Pending_hits = 1861, Reservation_fails = 1238
L2_cache_bank[11]: Access = 69940, Miss = 39175, Miss_rate = 0.560, Pending_hits = 1996, Reservation_fails = 592
L2_total_cache_accesses = 897628
L2_total_cache_misses = 471860
L2_total_cache_miss_rate = 0.5257
L2_total_cache_pending_hits = 23580
L2_total_cache_reservation_fails = 11325
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4061
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6659
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 605
L2_cache_data_port_util = 0.165
L2_cache_fill_port_util = 0.194

icnt_total_pkts_mem_to_simt=3668940
icnt_total_pkts_simt_to_mem=1716828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.4744
	minimum = 6
	maximum = 649
Network latency average = 22.3318
	minimum = 6
	maximum = 557
Slowest packet = 10163
Flit latency average = 17.485
	minimum = 6
	maximum = 553
Slowest flit = 31231
Fragmentation average = 0.100629
	minimum = 0
	maximum = 466
Injected packet rate average = 0.085207
	minimum = 0.0736697 (at node 11)
	maximum = 0.0989449 (at node 18)
Accepted packet rate average = 0.085207
	minimum = 0.0736697 (at node 11)
	maximum = 0.0989449 (at node 18)
Injected flit rate average = 0.255621
	minimum = 0.1408 (at node 11)
	maximum = 0.410476 (at node 18)
Accepted flit rate average= 0.255621
	minimum = 0.170319 (at node 19)
	maximum = 0.343915 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.4744 (1 samples)
	minimum = 6 (1 samples)
	maximum = 649 (1 samples)
Network latency average = 22.3318 (1 samples)
	minimum = 6 (1 samples)
	maximum = 557 (1 samples)
Flit latency average = 17.485 (1 samples)
	minimum = 6 (1 samples)
	maximum = 553 (1 samples)
Fragmentation average = 0.100629 (1 samples)
	minimum = 0 (1 samples)
	maximum = 466 (1 samples)
Injected packet rate average = 0.085207 (1 samples)
	minimum = 0.0736697 (1 samples)
	maximum = 0.0989449 (1 samples)
Accepted packet rate average = 0.085207 (1 samples)
	minimum = 0.0736697 (1 samples)
	maximum = 0.0989449 (1 samples)
Injected flit rate average = 0.255621 (1 samples)
	minimum = 0.1408 (1 samples)
	maximum = 0.410476 (1 samples)
Accepted flit rate average = 0.255621 (1 samples)
	minimum = 0.170319 (1 samples)
	maximum = 0.343915 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 59 sec (1499 sec)
gpgpu_simulation_rate = 238097 (inst/sec)
gpgpu_simulation_rate = 540 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 1497356.500000 (ms) 

Copy u2 to host: 1415.287964 (ms) 

1x Gold_laplace3d: 118.603996 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
