[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3709761 heartbeat IPC: 2.696 cumulative IPC: 2.696 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6233941 heartbeat IPC: 3.962 cumulative IPC: 3.208 (Simulation time: 00 hr 13 min 24 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8754269 heartbeat IPC: 3.968 cumulative IPC: 3.427 (Simulation time: 00 hr 19 min 14 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 11277752 heartbeat IPC: 3.963 cumulative IPC: 3.547 (Simulation time: 00 hr 25 min 05 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 13799138 heartbeat IPC: 3.966 cumulative IPC: 3.623 (Simulation time: 00 hr 30 min 18 sec)
Warmup finished CPU 0 instructions: 50000004 cycles: 13799138 cumulative IPC: 3.623 (Simulation time: 00 hr 30 min 18 sec)
Warmup complete CPU 0 instructions: 50000004 cycles: 13799138 cumulative IPC: 3.623 (Simulation time: 00 hr 30 min 18 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 55342711 heartbeat IPC: 0.2407 cumulative IPC: 0.2407 (Simulation time: 01 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 94957911 heartbeat IPC: 0.2524 cumulative IPC: 0.2464 (Simulation time: 01 hr 28 min 27 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 136976662 heartbeat IPC: 0.238 cumulative IPC: 0.2436 (Simulation time: 01 hr 44 min 22 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 172253227 heartbeat IPC: 0.2835 cumulative IPC: 0.2524 (Simulation time: 01 hr 53 min 24 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 212830420 heartbeat IPC: 0.2464 cumulative IPC: 0.2512 (Simulation time: 02 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 243379914 heartbeat IPC: 0.3273 cumulative IPC: 0.2613 (Simulation time: 02 hr 11 min 23 sec)
Heartbeat CPU 0 instructions: 120000010 cycles: 277816867 heartbeat IPC: 0.2904 cumulative IPC: 0.2651 (Simulation time: 02 hr 19 min 54 sec)
Heartbeat CPU 0 instructions: 130000010 cycles: 323601136 heartbeat IPC: 0.2184 cumulative IPC: 0.2582 (Simulation time: 02 hr 31 min 19 sec)
Heartbeat CPU 0 instructions: 140000012 cycles: 364830710 heartbeat IPC: 0.2425 cumulative IPC: 0.2564 (Simulation time: 02 hr 41 min 54 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 380419647 cumulative IPC: 0.2629 (Simulation time: 02 hr 48 min 42 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 380419647 cumulative IPC: 0.2629 (Simulation time: 02 hr 48 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/623.xalancbmk_s-10B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2629 instructions: 100000000 cycles: 380419647
CPU 0 Branch Prediction Accuracy: 94.61% MPKI: 13.93 Average ROB Occupancy at Mispredict: 40.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.09703
BRANCH_INDIRECT: 0.018
BRANCH_CONDITIONAL: 13.3
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 0.1243
BRANCH_RETURN: 0.3927

cpu0->cpu0_STLB TOTAL        ACCESS:     723754 HIT:     242577 MISS:     481177 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     723754 HIT:     242577 MISS:     481177 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 367.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6774741 HIT:    1410093 MISS:    5364648 MSHR_MERGE:    1004783
cpu0->cpu0_L2C LOAD         ACCESS:    2974404 HIT:     753918 MISS:    2220486 MSHR_MERGE:       8490
cpu0->cpu0_L2C RFO          ACCESS:      43359 HIT:      19442 MISS:      23917 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:    2930756 HIT:     574943 MISS:    2355813 MSHR_MERGE:     996292
cpu0->cpu0_L2C WRITE        ACCESS:      81695 HIT:      61461 MISS:      20234 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     744527 HIT:        329 MISS:     744198 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2930981 ISSUED:    2930756 USEFUL:      16094 USELESS:       9552
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 179 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2891029 HIT:    2386453 MISS:     504576 MSHR_MERGE:     147912
cpu0->cpu0_L1I LOAD         ACCESS:    2891029 HIT:    2386453 MISS:     504576 MSHR_MERGE:     147912
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30699537 HIT:   24452148 MISS:    6247389 MSHR_MERGE:    2841758
cpu0->cpu0_L1D LOAD         ACCESS:   24792101 HIT:   19569961 MISS:    5222140 MSHR_MERGE:    2604397
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4944623 HIT:    4681024 MISS:     263599 MSHR_MERGE:     220238
cpu0->cpu0_L1D TRANSLATION  ACCESS:     962813 HIT:     201163 MISS:     761650 MSHR_MERGE:      17123
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 166.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2526525 HIT:    2371076 MISS:     155449 MSHR_MERGE:      89524
cpu0->cpu0_ITLB LOAD         ACCESS:    2526525 HIT:    2371076 MISS:     155449 MSHR_MERGE:      89524
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 37.32 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29129822 HIT:   27510482 MISS:    1619340 MSHR_MERGE:     961511
cpu0->cpu0_DTLB LOAD         ACCESS:   29129822 HIT:   27510482 MISS:    1619340 MSHR_MERGE:     961511
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 271.5 cycles
cpu0->LLC TOTAL        ACCESS:    4370410 HIT:     772405 MISS:    3598005 MSHR_MERGE:     119205
cpu0->LLC LOAD         ACCESS:    2211996 HIT:     478866 MISS:    1733130 MSHR_MERGE:      77468
cpu0->LLC RFO          ACCESS:      23916 HIT:       3608 MISS:      20308 MSHR_MERGE:        191
cpu0->LLC PREFETCH     ACCESS:    1359498 HIT:     255378 MISS:    1104120 MSHR_MERGE:      41546
cpu0->LLC WRITE        ACCESS:      30802 HIT:      28753 MISS:       2049 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     744198 HIT:       5800 MISS:     738398 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      43734
  ROW_BUFFER_MISS:    3433015
  AVG DBUS CONGESTED CYCLE: 6.54
Channel 0 WQ ROW_BUFFER_HIT:      12414
  ROW_BUFFER_MISS:      12306
  FULL:          0
Channel 0 REFRESHES ISSUED:      31702
