<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Oct 15 13:18:40 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>36780</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>21823</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4742</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>memory_clk</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>u_interfaces_top/memory_clk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>pre_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_interfaces_top/cmos_8_16bit_m0/de_o_s0/Q </td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.511</td>
<td>398.250
<td>0.000</td>
<td>1.255</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.022</td>
<td>199.125
<td>0.000</td>
<td>2.511</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>7.533</td>
<td>132.750
<td>0.000</td>
<td>3.766</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.086</td>
<td>324.000
<td>0.000</td>
<td>1.543</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.086</td>
<td>324.000
<td>0.000</td>
<td>1.543</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.432</td>
<td>64.800
<td>0.000</td>
<td>7.716</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUT</td>
<td>memory_clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.000(MHz)</td>
<td>84.353(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>memory_clk</td>
<td>400.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>330.829(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>pre_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">61.397(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>64.800(MHz)</td>
<td>90.175(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">89.685(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>memory_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>memory_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pre_clk</td>
<td>Setup</td>
<td>-3038.428</td>
<td>1208</td>
</tr>
<tr>
<td>pre_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-1.865</td>
<td>2</td>
</tr>
<tr>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>25.182</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.820</td>
</tr>
<tr>
<td>2</td>
<td>25.680</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.322</td>
</tr>
<tr>
<td>3</td>
<td>26.288</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.714</td>
</tr>
<tr>
<td>4</td>
<td>26.408</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.594</td>
</tr>
<tr>
<td>5</td>
<td>26.539</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.463</td>
</tr>
<tr>
<td>6</td>
<td>26.616</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.386</td>
</tr>
<tr>
<td>7</td>
<td>26.669</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr0B/o_contain_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.333</td>
</tr>
<tr>
<td>8</td>
<td>26.693</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.309</td>
</tr>
<tr>
<td>9</td>
<td>26.708</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr03/o_contain_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.294</td>
</tr>
<tr>
<td>10</td>
<td>26.713</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/po_data_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.289</td>
</tr>
<tr>
<td>11</td>
<td>26.796</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr11/o_contain_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.206</td>
</tr>
<tr>
<td>12</td>
<td>26.843</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr15/o_contain_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.159</td>
</tr>
<tr>
<td>13</td>
<td>26.868</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr17/o_contain_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.134</td>
</tr>
<tr>
<td>14</td>
<td>26.911</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr16/o_contain_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.091</td>
</tr>
<tr>
<td>15</td>
<td>26.921</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr02/o_contain_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.081</td>
</tr>
<tr>
<td>16</td>
<td>26.924</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr01/o_contain_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.078</td>
</tr>
<tr>
<td>17</td>
<td>26.929</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr0A/o_contain_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.073</td>
</tr>
<tr>
<td>18</td>
<td>26.936</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr06/o_contain_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.066</td>
</tr>
<tr>
<td>19</td>
<td>26.955</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr10/o_contain_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.047</td>
</tr>
<tr>
<td>20</td>
<td>26.961</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr08/o_contain_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.041</td>
</tr>
<tr>
<td>21</td>
<td>26.970</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr0A/o_contain_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.032</td>
</tr>
<tr>
<td>22</td>
<td>26.978</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr0B/o_contain_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.024</td>
</tr>
<tr>
<td>23</td>
<td>26.978</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr02/o_contain_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.024</td>
</tr>
<tr>
<td>24</td>
<td>26.979</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr12/o_contain_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.024</td>
</tr>
<tr>
<td>25</td>
<td>26.979</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
<td>u_uart_sfr/u_sfr0F/o_contain_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.023</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0/Q</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0/Q</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0/Q</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1/Q</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0/Q</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0/Q</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/Q</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.449</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.709</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.449</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.709</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-2.112</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.717</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>2</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>3</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>4</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>5</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>6</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>7</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>8</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>9</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>10</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>11</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>12</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>13</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>14</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>15</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>16</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>17</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>18</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>19</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>20</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>21</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>22</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>23</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>24</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_20_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
<tr>
<td>25</td>
<td>0.802</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_21_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.058</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/x_cnt_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/I2</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C2[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/F</td>
</tr>
<tr>
<td>3.544</td>
<td>0.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/I0</td>
</tr>
<tr>
<td>3.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C2[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/F</td>
</tr>
<tr>
<td>5.503</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/I1</td>
</tr>
<tr>
<td>6.058</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/F</td>
</tr>
<tr>
<td>7.204</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/I3</td>
</tr>
<tr>
<td>7.666</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>7.838</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/I3</td>
</tr>
<tr>
<td>8.387</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>8.389</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C5[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>9.716</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s17/I0</td>
</tr>
<tr>
<td>10.169</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s17/F</td>
</tr>
<tr>
<td>11.625</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C6[2][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s10/I3</td>
</tr>
<tr>
<td>12.195</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C6[2][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s10/F</td>
</tr>
<tr>
<td>12.197</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6/I3</td>
</tr>
<tr>
<td>12.746</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>12.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.517, 38.215%; route: 7.071, 59.822%; tC2Q: 0.232, 1.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/I2</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C2[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/F</td>
</tr>
<tr>
<td>3.544</td>
<td>0.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/I0</td>
</tr>
<tr>
<td>3.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C2[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/F</td>
</tr>
<tr>
<td>5.503</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/I1</td>
</tr>
<tr>
<td>6.058</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/F</td>
</tr>
<tr>
<td>7.204</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/I3</td>
</tr>
<tr>
<td>7.666</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>7.838</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/I3</td>
</tr>
<tr>
<td>8.387</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>8.389</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C5[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>9.716</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s17/I0</td>
</tr>
<tr>
<td>10.169</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s17/F</td>
</tr>
<tr>
<td>11.128</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[1][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s9/I3</td>
</tr>
<tr>
<td>11.677</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C7[1][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s9/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6/I3</td>
</tr>
<tr>
<td>12.248</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>12.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.517, 39.894%; route: 6.573, 58.057%; tC2Q: 0.232, 2.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/I2</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C2[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/F</td>
</tr>
<tr>
<td>3.544</td>
<td>0.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/I0</td>
</tr>
<tr>
<td>3.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C2[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/F</td>
</tr>
<tr>
<td>5.503</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/I1</td>
</tr>
<tr>
<td>6.058</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/F</td>
</tr>
<tr>
<td>7.204</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/I3</td>
</tr>
<tr>
<td>7.666</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>7.838</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/I3</td>
</tr>
<tr>
<td>8.387</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>8.389</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C5[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>9.552</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s10/I2</td>
</tr>
<tr>
<td>10.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s10/F</td>
</tr>
<tr>
<td>11.091</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7/I3</td>
</tr>
<tr>
<td>11.640</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7/F</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.947, 36.840%; route: 6.535, 60.995%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/I2</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C2[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/F</td>
</tr>
<tr>
<td>3.544</td>
<td>0.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/I0</td>
</tr>
<tr>
<td>3.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C2[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/F</td>
</tr>
<tr>
<td>5.503</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/I1</td>
</tr>
<tr>
<td>6.058</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/F</td>
</tr>
<tr>
<td>7.204</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/I3</td>
</tr>
<tr>
<td>7.666</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>7.838</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/I3</td>
</tr>
<tr>
<td>8.387</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>8.389</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C5[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>9.552</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s16/I3</td>
</tr>
<tr>
<td>10.101</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s16/F</td>
</tr>
<tr>
<td>10.273</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s11/I2</td>
</tr>
<tr>
<td>10.644</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C4[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s11/F</td>
</tr>
<tr>
<td>11.058</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s7/I3</td>
</tr>
<tr>
<td>11.520</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s7/F</td>
</tr>
<tr>
<td>11.520</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.327, 40.845%; route: 6.035, 56.965%; tC2Q: 0.232, 2.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/I2</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C2[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/F</td>
</tr>
<tr>
<td>3.544</td>
<td>0.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/I0</td>
</tr>
<tr>
<td>3.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C2[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/F</td>
</tr>
<tr>
<td>5.503</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/I1</td>
</tr>
<tr>
<td>6.058</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/F</td>
</tr>
<tr>
<td>7.204</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/I3</td>
</tr>
<tr>
<td>7.666</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>7.838</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/I3</td>
</tr>
<tr>
<td>8.387</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>8.389</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C5[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s13/I1</td>
</tr>
<tr>
<td>10.183</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C6[0][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s13/F</td>
</tr>
<tr>
<td>10.356</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[1][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7/I2</td>
</tr>
<tr>
<td>10.818</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C7[1][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7/F</td>
</tr>
<tr>
<td>10.819</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6/I0</td>
</tr>
<tr>
<td>11.389</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>11.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.439, 42.424%; route: 5.792, 55.359%; tC2Q: 0.232, 2.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/I2</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C2[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/F</td>
</tr>
<tr>
<td>3.544</td>
<td>0.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/I0</td>
</tr>
<tr>
<td>3.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C2[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/F</td>
</tr>
<tr>
<td>5.503</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/I1</td>
</tr>
<tr>
<td>6.058</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/F</td>
</tr>
<tr>
<td>7.204</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/I3</td>
</tr>
<tr>
<td>7.666</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>7.838</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/I3</td>
</tr>
<tr>
<td>8.387</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>8.389</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C5[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>9.552</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s10/I2</td>
</tr>
<tr>
<td>10.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s10/F</td>
</tr>
<tr>
<td>10.742</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s7/I3</td>
</tr>
<tr>
<td>11.312</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s7/F</td>
</tr>
<tr>
<td>11.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.968, 38.205%; route: 6.186, 59.561%; tC2Q: 0.232, 2.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr0B/o_contain_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.691</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I1</td>
</tr>
<tr>
<td>4.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_5_s26/I1</td>
</tr>
<tr>
<td>5.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_5_s26/F</td>
</tr>
<tr>
<td>6.412</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s21/I3</td>
</tr>
<tr>
<td>6.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s21/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s8/I0</td>
</tr>
<tr>
<td>7.752</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s8/F</td>
</tr>
<tr>
<td>8.650</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s3/I1</td>
</tr>
<tr>
<td>9.112</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s3/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[2][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s2/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R50C55[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s2/F</td>
</tr>
<tr>
<td>11.258</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[1][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr0B/o_contain_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[1][B]</td>
<td>u_uart_sfr/u_sfr0B/o_contain_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C52[1][B]</td>
<td>u_uart_sfr/u_sfr0B/o_contain_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.746, 36.254%; route: 6.355, 61.500%; tC2Q: 0.232, 2.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/I2</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C2[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s38/F</td>
</tr>
<tr>
<td>3.544</td>
<td>0.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/I0</td>
</tr>
<tr>
<td>3.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C2[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s87/F</td>
</tr>
<tr>
<td>5.503</td>
<td>1.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/I1</td>
</tr>
<tr>
<td>6.058</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C4[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s20/F</td>
</tr>
<tr>
<td>7.204</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/I3</td>
</tr>
<tr>
<td>7.666</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>7.838</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/I3</td>
</tr>
<tr>
<td>8.387</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>8.389</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/I1</td>
</tr>
<tr>
<td>8.842</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R17C5[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>9.552</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s10/I2</td>
</tr>
<tr>
<td>10.005</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s10/F</td>
</tr>
<tr>
<td>10.864</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7/F</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 36.559%; route: 6.308, 61.191%; tC2Q: 0.232, 2.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr03/o_contain_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[3][B]</td>
<td>u_uart_sfr/u_sfr08/n11_s1/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R42C52[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr08/n11_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s19/I2</td>
</tr>
<tr>
<td>5.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s19/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s24/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s24/F</td>
</tr>
<tr>
<td>7.510</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s8/I2</td>
</tr>
<tr>
<td>7.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s8/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s3/I1</td>
</tr>
<tr>
<td>8.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s3/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s2/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R51C51[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s2/F</td>
</tr>
<tr>
<td>11.219</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C55[1][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr03/o_contain_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C55[1][B]</td>
<td>u_uart_sfr/u_sfr03/o_contain_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C55[1][B]</td>
<td>u_uart_sfr/u_sfr03/o_contain_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 37.295%; route: 6.223, 60.451%; tC2Q: 0.232, 2.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/po_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[3][B]</td>
<td>u_uart_sfr/u_sfr08/n11_s1/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R42C52[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr08/n11_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s19/I2</td>
</tr>
<tr>
<td>5.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s19/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s24/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s24/F</td>
</tr>
<tr>
<td>7.510</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s8/I2</td>
</tr>
<tr>
<td>7.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s8/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s3/I1</td>
</tr>
<tr>
<td>8.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s3/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s2/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R51C51[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s2/F</td>
</tr>
<tr>
<td>11.215</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C54[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/po_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C54[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/po_data_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C54[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/po_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 37.313%; route: 6.218, 60.432%; tC2Q: 0.232, 2.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr11/o_contain_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.691</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I1</td>
</tr>
<tr>
<td>4.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_5_s26/I1</td>
</tr>
<tr>
<td>5.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_5_s26/F</td>
</tr>
<tr>
<td>6.412</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s21/I3</td>
</tr>
<tr>
<td>6.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s21/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s8/I0</td>
</tr>
<tr>
<td>7.752</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s8/F</td>
</tr>
<tr>
<td>8.650</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s3/I1</td>
</tr>
<tr>
<td>9.112</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s3/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[2][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s2/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R50C55[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s2/F</td>
</tr>
<tr>
<td>11.132</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C52[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr11/o_contain_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C52[0][A]</td>
<td>u_uart_sfr/u_sfr11/o_contain_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C52[0][A]</td>
<td>u_uart_sfr/u_sfr11/o_contain_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.746, 36.705%; route: 6.228, 61.022%; tC2Q: 0.232, 2.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr15/o_contain_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.691</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I1</td>
</tr>
<tr>
<td>4.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_5_s26/I1</td>
</tr>
<tr>
<td>5.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_5_s26/F</td>
</tr>
<tr>
<td>6.412</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s21/I3</td>
</tr>
<tr>
<td>6.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s21/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s8/I0</td>
</tr>
<tr>
<td>7.752</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s8/F</td>
</tr>
<tr>
<td>8.650</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s3/I1</td>
</tr>
<tr>
<td>9.112</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s3/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[2][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s2/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R50C55[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s2/F</td>
</tr>
<tr>
<td>11.085</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr15/o_contain_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>u_uart_sfr/u_sfr15/o_contain_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>u_uart_sfr/u_sfr15/o_contain_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.746, 36.872%; route: 6.181, 60.844%; tC2Q: 0.232, 2.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr17/o_contain_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[3][B]</td>
<td>u_uart_sfr/u_sfr08/n11_s1/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R42C52[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr08/n11_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s19/I2</td>
</tr>
<tr>
<td>5.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s19/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s24/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s24/F</td>
</tr>
<tr>
<td>7.510</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s8/I2</td>
</tr>
<tr>
<td>7.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s8/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s3/I1</td>
</tr>
<tr>
<td>8.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s3/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s2/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R51C51[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s2/F</td>
</tr>
<tr>
<td>11.060</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C55[2][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr17/o_contain_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C55[2][B]</td>
<td>u_uart_sfr/u_sfr17/o_contain_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C55[2][B]</td>
<td>u_uart_sfr/u_sfr17/o_contain_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 37.883%; route: 6.063, 59.828%; tC2Q: 0.232, 2.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr16/o_contain_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[3][B]</td>
<td>u_uart_sfr/u_sfr08/n11_s1/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R42C52[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr08/n11_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s19/I2</td>
</tr>
<tr>
<td>5.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s19/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s24/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s24/F</td>
</tr>
<tr>
<td>7.510</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s8/I2</td>
</tr>
<tr>
<td>7.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s8/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s3/I1</td>
</tr>
<tr>
<td>8.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s3/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s2/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R51C51[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s2/F</td>
</tr>
<tr>
<td>11.017</td>
<td>1.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[1][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr16/o_contain_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[1][B]</td>
<td>u_uart_sfr/u_sfr16/o_contain_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C51[1][B]</td>
<td>u_uart_sfr/u_sfr16/o_contain_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 38.043%; route: 6.020, 59.658%; tC2Q: 0.232, 2.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr02/o_contain_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.691</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I1</td>
</tr>
<tr>
<td>4.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_5_s26/I1</td>
</tr>
<tr>
<td>5.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_5_s26/F</td>
</tr>
<tr>
<td>6.412</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s21/I3</td>
</tr>
<tr>
<td>6.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s21/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s8/I0</td>
</tr>
<tr>
<td>7.752</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s8/F</td>
</tr>
<tr>
<td>8.650</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s3/I1</td>
</tr>
<tr>
<td>9.112</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s3/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[2][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s2/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R50C55[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s2/F</td>
</tr>
<tr>
<td>11.007</td>
<td>1.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C53[2][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr02/o_contain_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C53[2][B]</td>
<td>u_uart_sfr/u_sfr02/o_contain_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C53[2][B]</td>
<td>u_uart_sfr/u_sfr02/o_contain_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.746, 37.158%; route: 6.103, 60.541%; tC2Q: 0.232, 2.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr01/o_contain_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[3][B]</td>
<td>u_uart_sfr/u_sfr08/n11_s1/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R42C52[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr08/n11_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s19/I2</td>
</tr>
<tr>
<td>5.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s19/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s24/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s24/F</td>
</tr>
<tr>
<td>7.510</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s8/I2</td>
</tr>
<tr>
<td>7.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s8/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s3/I1</td>
</tr>
<tr>
<td>8.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s3/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s2/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R51C51[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s2/F</td>
</tr>
<tr>
<td>11.003</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C53[2][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr01/o_contain_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C53[2][A]</td>
<td>u_uart_sfr/u_sfr01/o_contain_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C53[2][A]</td>
<td>u_uart_sfr/u_sfr01/o_contain_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 38.094%; route: 6.007, 59.604%; tC2Q: 0.232, 2.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr0A/o_contain_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[3][B]</td>
<td>u_uart_sfr/u_sfr08/n11_s1/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R42C52[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr08/n11_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s19/I2</td>
</tr>
<tr>
<td>5.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s19/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s24/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s24/F</td>
</tr>
<tr>
<td>7.510</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s8/I2</td>
</tr>
<tr>
<td>7.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s8/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s3/I1</td>
</tr>
<tr>
<td>8.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s3/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s2/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R51C51[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s2/F</td>
</tr>
<tr>
<td>10.999</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C53[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr0A/o_contain_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[1][A]</td>
<td>u_uart_sfr/u_sfr0A/o_contain_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C53[1][A]</td>
<td>u_uart_sfr/u_sfr0A/o_contain_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 38.113%; route: 6.002, 59.584%; tC2Q: 0.232, 2.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr06/o_contain_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.691</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I1</td>
</tr>
<tr>
<td>4.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_5_s26/I1</td>
</tr>
<tr>
<td>5.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_5_s26/F</td>
</tr>
<tr>
<td>6.412</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s21/I3</td>
</tr>
<tr>
<td>6.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s21/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s8/I0</td>
</tr>
<tr>
<td>7.752</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s8/F</td>
</tr>
<tr>
<td>8.650</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s3/I1</td>
</tr>
<tr>
<td>9.112</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s3/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[2][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s2/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R50C55[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s2/F</td>
</tr>
<tr>
<td>10.992</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C51[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr06/o_contain_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C51[0][A]</td>
<td>u_uart_sfr/u_sfr06/o_contain_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C51[0][A]</td>
<td>u_uart_sfr/u_sfr06/o_contain_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.746, 37.215%; route: 6.088, 60.481%; tC2Q: 0.232, 2.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr10/o_contain_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.691</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I1</td>
</tr>
<tr>
<td>4.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_5_s26/I1</td>
</tr>
<tr>
<td>5.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_5_s26/F</td>
</tr>
<tr>
<td>6.412</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s21/I3</td>
</tr>
<tr>
<td>6.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s21/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s8/I0</td>
</tr>
<tr>
<td>7.752</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s8/F</td>
</tr>
<tr>
<td>8.650</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s3/I1</td>
</tr>
<tr>
<td>9.112</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s3/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[2][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s2/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R50C55[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s2/F</td>
</tr>
<tr>
<td>10.973</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C53[2][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr10/o_contain_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C53[2][B]</td>
<td>u_uart_sfr/u_sfr10/o_contain_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C53[2][B]</td>
<td>u_uart_sfr/u_sfr10/o_contain_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.746, 37.285%; route: 6.069, 60.405%; tC2Q: 0.232, 2.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr08/o_contain_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.691</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I1</td>
</tr>
<tr>
<td>4.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_5_s26/I1</td>
</tr>
<tr>
<td>5.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_5_s26/F</td>
</tr>
<tr>
<td>6.412</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s21/I3</td>
</tr>
<tr>
<td>6.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s21/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s8/I0</td>
</tr>
<tr>
<td>7.752</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s8/F</td>
</tr>
<tr>
<td>8.650</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s3/I1</td>
</tr>
<tr>
<td>9.112</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s3/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[2][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s2/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R50C55[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s2/F</td>
</tr>
<tr>
<td>10.967</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C51[1][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr08/o_contain_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][B]</td>
<td>u_uart_sfr/u_sfr08/o_contain_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C51[1][B]</td>
<td>u_uart_sfr/u_sfr08/o_contain_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.746, 37.308%; route: 6.063, 60.381%; tC2Q: 0.232, 2.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr0A/o_contain_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.691</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I1</td>
</tr>
<tr>
<td>4.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R43C54[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.909</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_5_s26/I1</td>
</tr>
<tr>
<td>5.464</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_5_s26/F</td>
</tr>
<tr>
<td>6.412</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s21/I3</td>
</tr>
<tr>
<td>6.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C52[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s21/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s8/I0</td>
</tr>
<tr>
<td>7.752</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C52[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s8/F</td>
</tr>
<tr>
<td>8.650</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s3/I1</td>
</tr>
<tr>
<td>9.112</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C55[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s3/F</td>
</tr>
<tr>
<td>9.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[2][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_0_s2/I0</td>
</tr>
<tr>
<td>9.630</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>33</td>
<td>R50C55[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_0_s2/F</td>
</tr>
<tr>
<td>10.958</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C53[1][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr0A/o_contain_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[1][B]</td>
<td>u_uart_sfr/u_sfr0A/o_contain_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C53[1][B]</td>
<td>u_uart_sfr/u_sfr0A/o_contain_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.746, 37.340%; route: 6.054, 60.347%; tC2Q: 0.232, 2.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr0B/o_contain_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[3][B]</td>
<td>u_uart_sfr/u_sfr08/n11_s1/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R42C52[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr08/n11_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s19/I2</td>
</tr>
<tr>
<td>5.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s19/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s24/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s24/F</td>
</tr>
<tr>
<td>7.510</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s8/I2</td>
</tr>
<tr>
<td>7.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s8/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s3/I1</td>
</tr>
<tr>
<td>8.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s3/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s2/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R51C51[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s2/F</td>
</tr>
<tr>
<td>10.949</td>
<td>1.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C54[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr0B/o_contain_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C54[1][A]</td>
<td>u_uart_sfr/u_sfr0B/o_contain_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C54[1][A]</td>
<td>u_uart_sfr/u_sfr0B/o_contain_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 38.300%; route: 5.953, 59.386%; tC2Q: 0.232, 2.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr02/o_contain_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[3][B]</td>
<td>u_uart_sfr/u_sfr08/n11_s1/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R42C52[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr08/n11_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s19/I2</td>
</tr>
<tr>
<td>5.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s19/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s24/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s24/F</td>
</tr>
<tr>
<td>7.510</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s8/I2</td>
</tr>
<tr>
<td>7.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s8/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s3/I1</td>
</tr>
<tr>
<td>8.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s3/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s2/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R51C51[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s2/F</td>
</tr>
<tr>
<td>10.949</td>
<td>1.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr02/o_contain_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_uart_sfr/u_sfr02/o_contain_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C54[0][B]</td>
<td>u_uart_sfr/u_sfr02/o_contain_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 38.300%; route: 5.953, 59.386%; tC2Q: 0.232, 2.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr12/o_contain_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[3][B]</td>
<td>u_uart_sfr/u_sfr08/n11_s1/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R42C52[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr08/n11_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s19/I2</td>
</tr>
<tr>
<td>5.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s19/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s24/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s24/F</td>
</tr>
<tr>
<td>7.510</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s8/I2</td>
</tr>
<tr>
<td>7.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s8/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s3/I1</td>
</tr>
<tr>
<td>8.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s3/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s2/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R51C51[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s2/F</td>
</tr>
<tr>
<td>10.949</td>
<td>1.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C52[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr12/o_contain_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C52[1][A]</td>
<td>u_uart_sfr/u_sfr12/o_contain_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C52[1][A]</td>
<td>u_uart_sfr/u_sfr12/o_contain_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 38.300%; route: 5.953, 59.385%; tC2Q: 0.232, 2.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr0F/o_contain_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][B]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C51[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_12_s1/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.402</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s6/I0</td>
</tr>
<tr>
<td>2.022</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C50[2][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s6/F</td>
</tr>
<tr>
<td>2.195</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C51[0][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s4/I3</td>
</tr>
<tr>
<td>2.648</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R41C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s4/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C52[3][B]</td>
<td>u_uart_sfr/u_sfr08/n11_s1/I1</td>
</tr>
<tr>
<td>3.643</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R42C52[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr08/n11_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C55[3][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s19/I2</td>
</tr>
<tr>
<td>5.093</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R49C55[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s19/F</td>
</tr>
<tr>
<td>6.057</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s24/I0</td>
</tr>
<tr>
<td>6.612</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s24/F</td>
</tr>
<tr>
<td>7.510</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s8/I2</td>
</tr>
<tr>
<td>7.881</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C54[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s8/F</td>
</tr>
<tr>
<td>8.278</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s3/I1</td>
</tr>
<tr>
<td>8.795</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C52[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s3/F</td>
</tr>
<tr>
<td>9.208</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C51[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_6_s2/I0</td>
</tr>
<tr>
<td>9.579</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R51C51[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_6_s2/F</td>
</tr>
<tr>
<td>10.949</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C55[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr0F/o_contain_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C55[0][B]</td>
<td>u_uart_sfr/u_sfr0F/o_contain_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C55[0][B]</td>
<td>u_uart_sfr/u_sfr0F/o_contain_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 38.303%; route: 5.952, 59.382%; tC2Q: 0.232, 2.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/n93_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_rx_inst/n93_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C54[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/n77_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C54[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_tx_inst/n77_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C54[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C54[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C53[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C53[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C53[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/n67_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C53[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_tx_inst/n67_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C53[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C53[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C53[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C55[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C55[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C55[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n536_s4/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C55[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n536_s4/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C55[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C55[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C55[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C50[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n739_s0/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C50[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n739_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C50[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C50[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n737_s0/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C50[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n737_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C50[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n591_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n591_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C52[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C54[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n540_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C54[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n540_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C54[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C54[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C54[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C55[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R40C55[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C55[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n493_s4/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C55[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n493_s4/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C55[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C55[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C55[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C51[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R40C51[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C51[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n490_s3/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n490_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C51[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C51[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C51[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C54[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C54[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C54[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n484_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C54[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n484_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C54[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C54[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C54[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C52[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C52[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C52[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n479_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C52[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n479_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C52[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C52[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C52[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C8[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C51[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/n140_s1/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C51[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_rx_inst/n140_s1/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C51[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C51[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C50[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/n101_s1/I3</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C50[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_rx_inst/n101_s1/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C50[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C50[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C51[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/n97_s1/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C51[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_rx_inst/n97_s1/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C51[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C51[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/n96_s1/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C51[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_rx_inst/n96_s1/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C51[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C51[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.499</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1250.050</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.477, 86.427%; tC2Q: 0.232, 13.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.499</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1250.050</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.477, 86.427%; tC2Q: 0.232, 13.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB27[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB35[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB36[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB36[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB36[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL53[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL53[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL53[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB3[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB3[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB3[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL45[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL45[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB54[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB54[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB54[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.507</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.485, 86.489%; tC2Q: 0.232, 13.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C3[2][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C3[2][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C3[2][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C3[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[1][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C8[1][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C8[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C8[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C7[0][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C7[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C7[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C7[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C7[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C7[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C8[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C8[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C6[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[2][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C4[2][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[1][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C6[1][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C4[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C5[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C5[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C5[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C5[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C5[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C5[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C5[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C5[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C5[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C5[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C5[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C4[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C9[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[2][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C9[2][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C9[2][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C9[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C9[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C9[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C10[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_20_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_20_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C10[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.581</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>2661</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C6[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_21_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_21_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C6[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/x_cnt_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/x_cnt_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/x_cnt_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2661</td>
<td>post_clk</td>
<td>-3.218</td>
<td>0.261</td>
</tr>
<tr>
<td>2382</td>
<td>pre_clk</td>
<td>-6.287</td>
<td>0.940</td>
</tr>
<tr>
<td>1880</td>
<td>n82_5</td>
<td>7.156</td>
<td>1.086</td>
</tr>
<tr>
<td>1657</td>
<td>dma_clk</td>
<td>-1.799</td>
<td>0.261</td>
</tr>
<tr>
<td>1189</td>
<td>ddr_rst</td>
<td>-3.218</td>
<td>1.493</td>
</tr>
<tr>
<td>721</td>
<td>o_finish_Z</td>
<td>-2.507</td>
<td>2.904</td>
</tr>
<tr>
<td>711</td>
<td>n162_5</td>
<td>11.317</td>
<td>2.003</td>
</tr>
<tr>
<td>585</td>
<td>init_calib_complete</td>
<td>-0.465</td>
<td>1.947</td>
</tr>
<tr>
<td>543</td>
<td>sys_clk_d</td>
<td>-10.238</td>
<td>0.261</td>
</tr>
<tr>
<td>364</td>
<td>cnt_x1[0]</td>
<td>-0.634</td>
<td>1.524</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R6C43</td>
<td>98.61%</td>
</tr>
<tr>
<td>R44C41</td>
<td>97.22%</td>
</tr>
<tr>
<td>R15C45</td>
<td>91.67%</td>
</tr>
<tr>
<td>R7C42</td>
<td>91.67%</td>
</tr>
<tr>
<td>R12C37</td>
<td>91.67%</td>
</tr>
<tr>
<td>R3C50</td>
<td>91.67%</td>
</tr>
<tr>
<td>R6C42</td>
<td>91.67%</td>
</tr>
<tr>
<td>R11C36</td>
<td>91.67%</td>
</tr>
<tr>
<td>R45C17</td>
<td>91.67%</td>
</tr>
<tr>
<td>R18C2</td>
<td>90.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 37.037 -waveform {0 18.518} [get_ports {sys_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name memory_clk -period 2.5 -waveform {0 1.25} [get_nets {u_interfaces_top/memory_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 1000 -waveform {0 500} [get_ports {cmos_vsync}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 10 -waveform {0 5} [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td></td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td></td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
