# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../axi_dma.gen/sources_1/bd/axi_dma/ipshared/ec67/hdl" --include "../../../../axi_dma.gen/sources_1/bd/axi_dma/ipshared/5765/hdl" --include "../../../../axi_dma.gen/sources_1/bd/axi_dma/ipshared/8713/hdl" --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_processing_system7_0_0/sim/axi_dma_processing_system7_0_0.v" \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_axis_data_fifo_0_0/sim/axi_dma_axis_data_fifo_0_0.v" \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/sim/axi_dma.v" \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_auto_pc_0/sim/axi_dma_auto_pc_0.v" \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_auto_ds_0/sim/axi_dma_auto_ds_0.v" \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_auto_pc_1/sim/axi_dma_auto_pc_1.v" \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_auto_ds_1/sim/axi_dma_auto_ds_1.v" \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/ip/axi_dma_auto_pc_2/sim/axi_dma_auto_pc_2.v" \
"../../../../axi_dma.gen/sources_1/bd/axi_dma/hdl/axi_dma_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
