#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  7 14:26:28 2024
# Process ID: 46804
# Current directory: D:/vivado/CPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41108 D:\vivado\CPU_project\CPU_project.xpr
# Log file: D:/vivado/CPU_project/vivado.log
# Journal file: D:/vivado/CPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/CPU_project/CPU_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 736.988 ; gain = 3.344
set_property  ip_repo_paths  C:/Users/¼û/Desktop/uart_tools/uart_tools/SEU_CSE_507_user_uart_bmpg_1.3 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/¼û/Desktop/uart_tools/uart_tools/SEU_CSE_507_user_uart_bmpg_1.3'.
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart -dir d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {uart}] [get_ips uart]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'uart' to 'uart' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/uart/uart.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uart'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/uart/uart.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uart'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uart'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'uart'...
catch { config_ip_cache -export [get_ips -all uart] }
export_ip_user_files -of_objects [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/uart/uart.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/uart/uart.xci]
launch_runs -jobs 8 uart_synth_1
[Tue May  7 14:28:47 2024] Launched uart_synth_1...
Run output will be captured here: D:/vivado/CPU_project/CPU_project.runs/uart_synth_1/runme.log
export_simulation -of_objects [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/uart/uart.xci] -directory D:/vivado/CPU_project/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_project D:/vivado/piano/piano.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivado/piano/piano.srcs/sources_1/new/little_star.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/vivado/piano/piano.srcs/sources_1/new/flower.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 838.191 ; gain = 28.918
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue May  7 15:04:24 2024] Launched synth_1...
Run output will be captured here: D:/vivado/piano/piano.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue May  7 15:06:16 2024] Launched impl_1...
Run output will be captured here: D:/vivado/piano/piano.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  7 15:08:37 2024] Launched impl_1...
Run output will be captured here: D:/vivado/piano/piano.runs/impl_1/runme.log
open_project D:/vivado/CPU/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
current_project piano
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May  7 15:10:39 2024] Launched impl_1...
Run output will be captured here: D:/vivado/piano/piano.runs/impl_1/runme.log
current_project project_1
disconnect_hw_server
close_project
****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/CPU/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May  7 15:12:28 2024...
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/vivado/piano/piano.runs/impl_1/LittleStar.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/vivado/piano/piano.runs/impl_1/LittleStar.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
disconnect_hw_server
close_project
open_project D:/vivado/CPU/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/vivado/CPU_project/CPU_project.srcs/sources_1/new
current_project CPU_project
close [ open D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v w ]
add_files D:/vivado/CPU_project/CPU_project.srcs/sources_1/new/Controller.v
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name cpuclk -dir d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235}] [get_ips cpuclk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpuclk' to 'cpuclk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 8 cpuclk_synth_1
[Tue May  7 15:25:45 2024] Launched cpuclk_synth_1...
Run output will be captured here: D:/vivado/CPU_project/CPU_project.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files d:/vivado/CPU_project/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/vivado/CPU_project/CPU_project.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/CPU_project/CPU_project.ip_user_files -ipstatic_source_dir D:/vivado/CPU_project/CPU_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/modelsim} {questa=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/questa} {riviera=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/riviera} {activehdl=D:/vivado/CPU_project/CPU_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
