<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpufpga.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cpu.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cpu.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cpu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cpu_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cpu_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cpu_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cpufpga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cpufpga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cpufpga.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpufpga.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cpufpga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpufpga.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cpufpga.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cpufpga.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cpufpga.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cpufpga.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="cpufpga.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="cpufpga.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="cpufpga.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpufpga.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="cpufpga.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpufpga.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpufpga.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="cpufpga.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="cpufpga.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="cpufpga.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cpufpga.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="cpufpga.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpufpga.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpufpga_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cpufpga_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cpufpga_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cpufpga_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cpufpga_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cpufpga_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpufpga_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpufpga_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="cpufpga_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="cpufpga_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpufpga_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpufpga_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cpufpga_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="cpufpga_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpufpga_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cputest_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cputest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1481227469" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1481227469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481570417" xil_pn:in_ck="2118395917610417284" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1481570417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../NYU_6463_Processor/ADDER.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/ALU.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/DataMemory.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/InstructionMemory.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/Instruction_Fetch.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/MUX.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/Program_Counter.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/RegisterFile.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/control_unit.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/cpu.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/shift_left.vhd"/>
      <outfile xil_pn:name="cpu.vhd"/>
      <outfile xil_pn:name="cpufpga.vhd"/>
      <outfile xil_pn:name="cputest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481570421" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4426718573137983458" xil_pn:start_ts="1481570421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481570421" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7124012981456646908" xil_pn:start_ts="1481570421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481570421" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2670658282276121937" xil_pn:start_ts="1481570421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1481570421" xil_pn:in_ck="2118395917610417284" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1481570421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="../NYU_6463_Processor/ADDER.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/ALU.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/DataMemory.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/InstructionMemory.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/Instruction_Fetch.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/MUX.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/Program_Counter.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/RegisterFile.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/control_unit.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/cpu.vhd"/>
      <outfile xil_pn:name="../NYU_6463_Processor/shift_left.vhd"/>
      <outfile xil_pn:name="cpu.vhd"/>
      <outfile xil_pn:name="cpufpga.vhd"/>
      <outfile xil_pn:name="cputest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481570423" xil_pn:in_ck="2118395917610417284" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1072663234630030804" xil_pn:start_ts="1481570421">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1481221145" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1481221145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481571571" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7599315507227743289" xil_pn:start_ts="1481571571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481571571" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7320522515068893361" xil_pn:start_ts="1481571571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481571571" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1481571571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481571571" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7667676111345983191" xil_pn:start_ts="1481571571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481571571" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1481571571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481571571" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8476255353667229159" xil_pn:start_ts="1481571571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481572860" xil_pn:in_ck="7057140870044581236" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1148414522429226198" xil_pn:start_ts="1481572782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cpu.ngr"/>
      <outfile xil_pn:name="cpufpga.lso"/>
      <outfile xil_pn:name="cpufpga.ngc"/>
      <outfile xil_pn:name="cpufpga.ngr"/>
      <outfile xil_pn:name="cpufpga.prj"/>
      <outfile xil_pn:name="cpufpga.stx"/>
      <outfile xil_pn:name="cpufpga.syr"/>
      <outfile xil_pn:name="cpufpga.xst"/>
      <outfile xil_pn:name="cpufpga_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1481571650" xil_pn:in_ck="-5565444323892921166" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3999401979635344702" xil_pn:start_ts="1481571650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481572875" xil_pn:in_ck="-6725640541445995956" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7623726471117837546" xil_pn:start_ts="1481572865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cpufpga.bld"/>
      <outfile xil_pn:name="cpufpga.ngd"/>
      <outfile xil_pn:name="cpufpga_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1481572940" xil_pn:in_ck="-6675098434932269138" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1481572875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="cpufpga.pcf"/>
      <outfile xil_pn:name="cpufpga_map.map"/>
      <outfile xil_pn:name="cpufpga_map.mrp"/>
      <outfile xil_pn:name="cpufpga_map.ncd"/>
      <outfile xil_pn:name="cpufpga_map.ngm"/>
      <outfile xil_pn:name="cpufpga_map.xrpt"/>
      <outfile xil_pn:name="cpufpga_summary.xml"/>
      <outfile xil_pn:name="cpufpga_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1481573058" xil_pn:in_ck="-7268667431917412648" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1481572940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="cpufpga.ncd"/>
      <outfile xil_pn:name="cpufpga.pad"/>
      <outfile xil_pn:name="cpufpga.par"/>
      <outfile xil_pn:name="cpufpga.ptwx"/>
      <outfile xil_pn:name="cpufpga.unroutes"/>
      <outfile xil_pn:name="cpufpga.xpi"/>
      <outfile xil_pn:name="cpufpga_pad.csv"/>
      <outfile xil_pn:name="cpufpga_pad.txt"/>
      <outfile xil_pn:name="cpufpga_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1481573058" xil_pn:in_ck="-1180660840052832325" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1481573016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="cpufpga.twr"/>
      <outfile xil_pn:name="cpufpga.twx"/>
    </transform>
  </transforms>

</generated_project>
