// Seed: 1567665704
module module_0;
  assign id_1 = 1'b0;
  module_2();
  wire  id_2;
  wire  id_3;
  uwire id_4 = 1;
endmodule
module module_1 (
    output logic id_0,
    output wand  id_1,
    output logic id_2,
    output tri0  id_3,
    input  logic id_4
);
  module_0();
  always_latch begin
    id_2 = id_4;
    id_0 <= id_4;
  end
endmodule
module module_2 ();
  tri0 id_1;
  assign id_1 = id_1;
  assign id_1 = 1'b0 && 1;
endmodule
module module_3 (
    output supply1 id_0,
    input wor id_1
);
  wire id_3;
  module_2();
  wire id_4;
  id_5 :
  assert property (@(1 or posedge 1) id_1)
  else;
endmodule
