Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Apr 19 18:53:58 2024
| Host         : P2-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WrapperBook_timing_summary_routed.rpt -pb WrapperBook_timing_summary_routed.pb -rpx WrapperBook_timing_summary_routed.rpx -warn_on_violation
| Design       : WrapperBook
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  13          
SYNTH-13   Warning           combinational multiplier                    4           
TIMING-16  Warning           Large setup violation                       142         
TIMING-18  Warning           Missing input or output delay               12          
TIMING-23  Warning           Combinational loop found                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2224)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5995)
5. checking no_input_delay (3)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (70)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2224)
---------------------------
 There are 2165 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: datarec/clock_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga2/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5995)
---------------------------------------------------
 There are 5995 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (70)
----------------------
 There are 70 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.231    -1783.727                    142                  148        0.232        0.000                      0                  148        4.500        0.000                       0                    39  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.231    -1783.727                    142                  148        0.232        0.000                      0                  148        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          142  Failing Endpoints,  Worst Slack      -13.231ns,  Total Violation    -1783.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.231ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.441ns  (logic 14.234ns (63.428%)  route 8.207ns (36.572%))
  Logic Levels:           10  (DSP48E1=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.880     5.482    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.354 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.419    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.844 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=5, routed)           1.846    10.690    vga2/ImageData/colorAddr[5]
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.814 r  vga2/ImageData/address1_i_9/O
                         net (fo=38, routed)          0.726    11.540    vga2/ImageData/address1_i_9_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.664 f  vga2/ImageData/address1_i_33/O
                         net (fo=10, routed)          0.955    12.619    vga2/Display/sel0[1]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.743 r  vga2/Display/address1_i_30_comp/O
                         net (fo=1, routed)           0.855    13.598    vga2/ImageData/address1_i_30_n_0_alias
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.722 r  vga2/ImageData/address1_i_4_comp/O
                         net (fo=1, routed)           0.857    14.579    vga2/final_ascii[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[4]_P[16])
                                                      5.070    19.649 r  vga2/address1/P[16]
                         net (fo=1, routed)           1.123    20.773    vga2/address1_n_89
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    22.789 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    22.791    vga2/address_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.504 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.506    vga2/address__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    26.024 f  vga2/address__1/P[15]
                         net (fo=12, routed)          1.039    27.063    vga2/Sprites/P[15]
    SLICE_X11Y51         LUT4 (Prop_lut4_I2_O)        0.124    27.187 r  vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.737    27.923    vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y12         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.562    14.984    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism              0.187    15.171    
                         clock uncertainty           -0.035    15.136    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.693    vga2/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -27.923    
  -------------------------------------------------------------------
                         slack                                -13.231    

Slack (VIOLATED) :        -13.071ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.154ns  (logic 14.110ns (63.691%)  route 8.044ns (36.309%))
  Logic Levels:           9  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.880     5.482    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.354 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.419    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.844 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=5, routed)           1.846    10.690    vga2/ImageData/colorAddr[5]
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.814 r  vga2/ImageData/address1_i_9/O
                         net (fo=38, routed)          0.726    11.540    vga2/ImageData/address1_i_9_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.664 f  vga2/ImageData/address1_i_33/O
                         net (fo=10, routed)          0.955    12.619    vga2/Display/sel0[1]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.743 r  vga2/Display/address1_i_30_comp/O
                         net (fo=1, routed)           0.855    13.598    vga2/ImageData/address1_i_30_n_0_alias
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.722 r  vga2/ImageData/address1_i_4_comp/O
                         net (fo=1, routed)           0.857    14.579    vga2/final_ascii[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[4]_P[16])
                                                      5.070    19.649 r  vga2/address1/P[16]
                         net (fo=1, routed)           1.123    20.773    vga2/address1_n_89
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    22.789 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    22.791    vga2/address_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.504 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.506    vga2/address__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.024 r  vga2/address__1/P[4]
                         net (fo=8, routed)           1.612    27.636    vga2/Sprites/P[4]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -27.636    
  -------------------------------------------------------------------
                         slack                                -13.071    

Slack (VIOLATED) :        -13.061ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.446ns  (logic 14.234ns (63.414%)  route 8.212ns (36.586%))
  Logic Levels:           10  (DSP48E1=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.880     5.482    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.354 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.419    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.844 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=5, routed)           1.846    10.690    vga2/ImageData/colorAddr[5]
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.814 r  vga2/ImageData/address1_i_9/O
                         net (fo=38, routed)          0.726    11.540    vga2/ImageData/address1_i_9_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.664 f  vga2/ImageData/address1_i_33/O
                         net (fo=10, routed)          0.955    12.619    vga2/Display/sel0[1]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.743 r  vga2/Display/address1_i_30_comp/O
                         net (fo=1, routed)           0.855    13.598    vga2/ImageData/address1_i_30_n_0_alias
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.722 r  vga2/ImageData/address1_i_4_comp/O
                         net (fo=1, routed)           0.857    14.579    vga2/final_ascii[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[4]_P[16])
                                                      5.070    19.649 r  vga2/address1/P[16]
                         net (fo=1, routed)           1.123    20.773    vga2/address1_n_89
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    22.789 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    22.791    vga2/address_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.504 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.506    vga2/address__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    26.024 f  vga2/address__1/P[17]
                         net (fo=9, routed)           1.236    27.260    vga2/Sprites/P[17]
    SLICE_X11Y38         LUT4 (Prop_lut4_I0_O)        0.124    27.384 r  vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.544    27.928    vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y6          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.727    15.150    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism              0.195    15.345    
                         clock uncertainty           -0.035    15.310    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.867    vga2/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -27.928    
  -------------------------------------------------------------------
                         slack                                -13.061    

Slack (VIOLATED) :        -13.055ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.260ns  (logic 14.234ns (63.943%)  route 8.026ns (36.057%))
  Logic Levels:           10  (DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.880     5.482    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.354 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.419    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.844 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=5, routed)           1.846    10.690    vga2/ImageData/colorAddr[5]
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.814 r  vga2/ImageData/address1_i_9/O
                         net (fo=38, routed)          0.726    11.540    vga2/ImageData/address1_i_9_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.664 f  vga2/ImageData/address1_i_33/O
                         net (fo=10, routed)          0.955    12.619    vga2/Display/sel0[1]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.743 r  vga2/Display/address1_i_30_comp/O
                         net (fo=1, routed)           0.855    13.598    vga2/ImageData/address1_i_30_n_0_alias
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.722 r  vga2/ImageData/address1_i_4_comp/O
                         net (fo=1, routed)           0.857    14.579    vga2/final_ascii[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[4]_P[16])
                                                      5.070    19.649 r  vga2/address1/P[16]
                         net (fo=1, routed)           1.123    20.773    vga2/address1_n_89
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    22.789 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    22.791    vga2/address_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.504 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.506    vga2/address__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    26.024 r  vga2/address__1/P[17]
                         net (fo=9, routed)           0.648    26.672    vga2/Sprites/P[17]
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124    26.796 r  vga2/Sprites/MemoryArray_reg_6_i_1/O
                         net (fo=2, routed)           0.947    27.743    vga2/Sprites/MemoryArray_reg_6_i_1_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.688    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -27.743    
  -------------------------------------------------------------------
                         slack                                -13.055    

Slack (VIOLATED) :        -13.044ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.127ns  (logic 14.110ns (63.768%)  route 8.017ns (36.232%))
  Logic Levels:           9  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.880     5.482    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.354 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.419    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.844 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=5, routed)           1.846    10.690    vga2/ImageData/colorAddr[5]
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.814 r  vga2/ImageData/address1_i_9/O
                         net (fo=38, routed)          0.726    11.540    vga2/ImageData/address1_i_9_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.664 f  vga2/ImageData/address1_i_33/O
                         net (fo=10, routed)          0.955    12.619    vga2/Display/sel0[1]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.743 r  vga2/Display/address1_i_30_comp/O
                         net (fo=1, routed)           0.855    13.598    vga2/ImageData/address1_i_30_n_0_alias
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.722 r  vga2/ImageData/address1_i_4_comp/O
                         net (fo=1, routed)           0.857    14.579    vga2/final_ascii[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[4]_P[16])
                                                      5.070    19.649 r  vga2/address1/P[16]
                         net (fo=1, routed)           1.123    20.773    vga2/address1_n_89
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    22.789 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    22.791    vga2/address_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.504 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.506    vga2/address__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    26.024 r  vga2/address__1/P[11]
                         net (fo=8, routed)           1.585    27.609    vga2/Sprites/P[11]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -27.609    
  -------------------------------------------------------------------
                         slack                                -13.044    

Slack (VIOLATED) :        -13.043ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.126ns  (logic 14.110ns (63.771%)  route 8.016ns (36.229%))
  Logic Levels:           9  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.880     5.482    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.354 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.419    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.844 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=5, routed)           1.846    10.690    vga2/ImageData/colorAddr[5]
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.814 r  vga2/ImageData/address1_i_9/O
                         net (fo=38, routed)          0.726    11.540    vga2/ImageData/address1_i_9_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.664 f  vga2/ImageData/address1_i_33/O
                         net (fo=10, routed)          0.955    12.619    vga2/Display/sel0[1]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.743 r  vga2/Display/address1_i_30_comp/O
                         net (fo=1, routed)           0.855    13.598    vga2/ImageData/address1_i_30_n_0_alias
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.722 r  vga2/ImageData/address1_i_4_comp/O
                         net (fo=1, routed)           0.857    14.579    vga2/final_ascii[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[4]_P[16])
                                                      5.070    19.649 r  vga2/address1/P[16]
                         net (fo=1, routed)           1.123    20.773    vga2/address1_n_89
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    22.789 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    22.791    vga2/address_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.504 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.506    vga2/address__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    26.024 r  vga2/address__1/P[9]
                         net (fo=8, routed)           1.584    27.608    vga2/Sprites/P[9]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -27.608    
  -------------------------------------------------------------------
                         slack                                -13.043    

Slack (VIOLATED) :        -13.030ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.112ns  (logic 14.110ns (63.811%)  route 8.002ns (36.189%))
  Logic Levels:           9  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.880     5.482    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.354 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.419    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.844 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=5, routed)           1.846    10.690    vga2/ImageData/colorAddr[5]
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.814 r  vga2/ImageData/address1_i_9/O
                         net (fo=38, routed)          0.726    11.540    vga2/ImageData/address1_i_9_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.664 f  vga2/ImageData/address1_i_33/O
                         net (fo=10, routed)          0.955    12.619    vga2/Display/sel0[1]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.743 r  vga2/Display/address1_i_30_comp/O
                         net (fo=1, routed)           0.855    13.598    vga2/ImageData/address1_i_30_n_0_alias
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.722 r  vga2/ImageData/address1_i_4_comp/O
                         net (fo=1, routed)           0.857    14.579    vga2/final_ascii[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[4]_P[16])
                                                      5.070    19.649 r  vga2/address1/P[16]
                         net (fo=1, routed)           1.123    20.773    vga2/address1_n_89
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    22.789 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    22.791    vga2/address_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.504 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.506    vga2/address__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    26.024 r  vga2/address__1/P[7]
                         net (fo=8, routed)           1.571    27.594    vga2/Sprites/P[7]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -27.594    
  -------------------------------------------------------------------
                         slack                                -13.030    

Slack (VIOLATED) :        -13.021ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.155ns  (logic 14.110ns (63.688%)  route 8.045ns (36.312%))
  Logic Levels:           9  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.880     5.482    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.354 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.419    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.844 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=5, routed)           1.846    10.690    vga2/ImageData/colorAddr[5]
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.814 r  vga2/ImageData/address1_i_9/O
                         net (fo=38, routed)          0.726    11.540    vga2/ImageData/address1_i_9_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.664 f  vga2/ImageData/address1_i_33/O
                         net (fo=10, routed)          0.955    12.619    vga2/Display/sel0[1]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.743 r  vga2/Display/address1_i_30_comp/O
                         net (fo=1, routed)           0.855    13.598    vga2/ImageData/address1_i_30_n_0_alias
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.722 r  vga2/ImageData/address1_i_4_comp/O
                         net (fo=1, routed)           0.857    14.579    vga2/final_ascii[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[4]_P[16])
                                                      5.070    19.649 r  vga2/address1/P[16]
                         net (fo=1, routed)           1.123    20.773    vga2/address1_n_89
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    22.789 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    22.791    vga2/address_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.504 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.506    vga2/address__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    26.024 r  vga2/address__1/P[15]
                         net (fo=12, routed)          1.613    27.637    vga2/Sprites/P[15]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.616    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -27.637    
  -------------------------------------------------------------------
                         slack                                -13.021    

Slack (VIOLATED) :        -13.001ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.084ns  (logic 14.110ns (63.893%)  route 7.974ns (36.107%))
  Logic Levels:           9  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.880     5.482    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.354 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.419    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.844 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=5, routed)           1.846    10.690    vga2/ImageData/colorAddr[5]
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.814 r  vga2/ImageData/address1_i_9/O
                         net (fo=38, routed)          0.726    11.540    vga2/ImageData/address1_i_9_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.664 f  vga2/ImageData/address1_i_33/O
                         net (fo=10, routed)          0.955    12.619    vga2/Display/sel0[1]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.743 r  vga2/Display/address1_i_30_comp/O
                         net (fo=1, routed)           0.855    13.598    vga2/ImageData/address1_i_30_n_0_alias
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.722 r  vga2/ImageData/address1_i_4_comp/O
                         net (fo=1, routed)           0.857    14.579    vga2/final_ascii[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[4]_P[16])
                                                      5.070    19.649 r  vga2/address1/P[16]
                         net (fo=1, routed)           1.123    20.773    vga2/address1_n_89
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    22.789 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    22.791    vga2/address_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.504 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.506    vga2/address__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    26.024 r  vga2/address__1/P[6]
                         net (fo=8, routed)           1.542    27.566    vga2/Sprites/P[6]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -27.566    
  -------------------------------------------------------------------
                         slack                                -13.001    

Slack (VIOLATED) :        -12.995ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.078ns  (logic 14.110ns (63.910%)  route 7.968ns (36.090%))
  Logic Levels:           9  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.482ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.880     5.482    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.354 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.419    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.844 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=5, routed)           1.846    10.690    vga2/ImageData/colorAddr[5]
    SLICE_X47Y26         LUT5 (Prop_lut5_I2_O)        0.124    10.814 r  vga2/ImageData/address1_i_9/O
                         net (fo=38, routed)          0.726    11.540    vga2/ImageData/address1_i_9_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I1_O)        0.124    11.664 f  vga2/ImageData/address1_i_33/O
                         net (fo=10, routed)          0.955    12.619    vga2/Display/sel0[1]
    SLICE_X27Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.743 r  vga2/Display/address1_i_30_comp/O
                         net (fo=1, routed)           0.855    13.598    vga2/ImageData/address1_i_30_n_0_alias
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.722 r  vga2/ImageData/address1_i_4_comp/O
                         net (fo=1, routed)           0.857    14.579    vga2/final_ascii[4]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[4]_P[16])
                                                      5.070    19.649 r  vga2/address1/P[16]
                         net (fo=1, routed)           1.123    20.773    vga2/address1_n_89
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    22.789 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    22.791    vga2/address_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.504 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    24.506    vga2/address__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    26.024 r  vga2/address__1/P[14]
                         net (fo=8, routed)           1.537    27.560    vga2/Sprites/P[14]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -27.560    
  -------------------------------------------------------------------
                         slack                                -12.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.636     1.556    vga2/clk_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156     1.853    vga2/pixCounter_reg_n_0_[0]
    SLICE_X29Y38         LUT2 (Prop_lut2_I0_O)        0.042     1.895 r  vga2/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    vga2/pixCounter[1]_i_1_n_0
    SLICE_X29Y38         FDRE                                         r  vga2/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.911     2.076    vga2/clk_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  vga2/pixCounter_reg[1]/C
                         clock pessimism             -0.520     1.556    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.107     1.663    vga2/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.636     1.556    vga2/clk_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156     1.853    vga2/pixCounter_reg_n_0_[0]
    SLICE_X29Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.898 r  vga2/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    vga2/pixCounter[0]_i_1_n_0
    SLICE_X29Y38         FDRE                                         r  vga2/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.911     2.076    vga2/clk_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  vga2/pixCounter_reg[0]/C
                         clock pessimism             -0.520     1.556    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.091     1.647    vga2/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_reg/Q
                         net (fo=7, routed)           0.183     1.807    clock
    SLICE_X51Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.852 r  clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.852    clock_i_1__0_n_0
    SLICE_X51Y92         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.091     1.574    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.231ns (59.367%)  route 0.158ns (40.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.158     1.769    counter_reg_n_0_[0]
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.103     1.872 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    counter[2]_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.107     1.590    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (58.945%)  route 0.158ns (41.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.158     1.769    counter_reg_n_0_[0]
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.099     1.868 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    counter[1]_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.092     1.575    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.225ns (48.484%)  route 0.239ns (51.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.128     1.611 f  counter_reg[2]/Q
                         net (fo=4, routed)           0.239     1.850    counter_reg_n_0_[2]
    SLICE_X51Y92         LUT2 (Prop_lut2_I1_O)        0.097     1.947 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.947    counter[0]_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.107     1.590    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.045%)  route 0.433ns (69.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.574     1.493    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X9Y57          FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.141     1.634 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/Q
                         net (fo=1, routed)           0.262     1.896    vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_sig_5
    SLICE_X10Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.941 r  vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.171     2.112    vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y10         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.888     2.053    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.649    vga2/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.026%)  route 0.444ns (67.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.642     1.562    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X10Y47         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.164     1.726 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=1, routed)           0.142     1.868    vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_sig_3
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.913 r  vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.301     2.215    vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y8          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.958     2.123    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.483     1.640    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.736    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.253%)  route 0.460ns (68.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.576     1.495    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.164     1.659 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/Q
                         net (fo=1, routed)           0.135     1.794    vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_sig_7
    SLICE_X11Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.325     2.164    vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y12         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.883     2.048    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism             -0.479     1.569    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.665    vga2/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.785%)  route 0.543ns (72.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.641     1.561    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.164     1.725 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.296     2.021    vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_sig_1
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.066 r  vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.247     2.313    vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y6          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.951     2.116    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism             -0.483     1.633    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.729    vga2/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.584    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   vga2/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   vga2/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   vga2/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   vga2/ImageData/MemoryArray_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   vga2/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y38  vga2/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y38  vga2/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y92  counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y38  vga2/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y38  vga2/pixCounter_reg[0]/C



