Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 13:00:46 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 206 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.119        0.000                      0                35027        0.040        0.000                      0                35027        3.225        0.000                       0                 15556  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.119        0.000                      0                35027        0.040        0.000                      0                35027        3.225        0.000                       0                 15556  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[3][3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 1.710ns (29.166%)  route 4.153ns (70.834%))
  Logic Levels:           14  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.036     0.036    fsm25/clk
    SLICE_X17Y136        FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=20, routed)          0.394     0.526    fsm25/out_reg_n_0_[1]
    SLICE_X17Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.639 f  fsm25/out[0]_i_3__0/O
                         net (fo=1, routed)           0.207     0.846    fsm25/out[0]_i_3__0_n_0
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.028 f  fsm25/out[0]_i_2__20/O
                         net (fo=6, routed)           0.277     1.305    fsm24/out_reg[0]_10
    SLICE_X17Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.484 f  fsm24/out[0]_i_2__19/O
                         net (fo=7, routed)           0.463     1.947    fsm24/out_reg[0]_3
    SLICE_X19Y143        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.047 f  fsm24/mem[0][0][31]_i_4__12/O
                         net (fo=176, routed)         0.432     2.479    fsm25/mem_reg[0][3][31]_2
    SLICE_X21Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.643 f  fsm25/mem[0][0][31]_i_9__17/O
                         net (fo=6, routed)           0.170     2.813    fsm25/mem[0][0][31]_i_9__17_n_0
    SLICE_X23Y150        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.961 r  fsm25/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.749     3.710    D0_0/out_reg[31]_i_3__5_0
    SLICE_X31Y169        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.773 r  D0_0/out[8]_i_6__5/O
                         net (fo=1, routed)           0.018     3.791    D0_0/out[8]_i_6__5_n_0
    SLICE_X31Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.871 r  D0_0/out_reg[8]_i_3__5/O
                         net (fo=1, routed)           0.000     3.871    D0_0/out_reg[8]_i_3__5_n_0
    SLICE_X31Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.906 r  D0_0/out_reg[8]_i_1__5/O
                         net (fo=4, routed)           0.507     4.413    add14/D0_0_read_data[8]
    SLICE_X24Y160        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.513 r  add14/mem[0][0][15]_i_18/O
                         net (fo=1, routed)           0.014     4.527    add14/mem[0][0][15]_i_18_n_0
    SLICE_X24Y160        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.768 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.796    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.819 r  add14/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.847    add14/mem_reg[0][0][23]_i_2_n_0
    SLICE_X24Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.992 r  add14/mem_reg[0][0][31]_i_8/O[5]
                         net (fo=1, routed)           0.252     5.244    bin_read16_0/out[29]
    SLICE_X24Y166        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     5.285 r  bin_read16_0/mem[0][0][29]_i_1__9/O
                         net (fo=16, routed)          0.614     5.899    D0_0/mem_reg[2][3][31]_0[29]
    SLICE_X31Y170        FDRE                                         r  D0_0/mem_reg[3][3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16003, unset)        0.026     7.026    D0_0/clk
    SLICE_X31Y170        FDRE                                         r  D0_0/mem_reg[3][3][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y170        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[3][3][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[1][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 1.710ns (29.171%)  route 4.152ns (70.829%))
  Logic Levels:           14  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.036     0.036    fsm25/clk
    SLICE_X17Y136        FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=20, routed)          0.394     0.526    fsm25/out_reg_n_0_[1]
    SLICE_X17Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.639 f  fsm25/out[0]_i_3__0/O
                         net (fo=1, routed)           0.207     0.846    fsm25/out[0]_i_3__0_n_0
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.028 f  fsm25/out[0]_i_2__20/O
                         net (fo=6, routed)           0.277     1.305    fsm24/out_reg[0]_10
    SLICE_X17Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.484 f  fsm24/out[0]_i_2__19/O
                         net (fo=7, routed)           0.463     1.947    fsm24/out_reg[0]_3
    SLICE_X19Y143        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.047 f  fsm24/mem[0][0][31]_i_4__12/O
                         net (fo=176, routed)         0.432     2.479    fsm25/mem_reg[0][3][31]_2
    SLICE_X21Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.643 f  fsm25/mem[0][0][31]_i_9__17/O
                         net (fo=6, routed)           0.170     2.813    fsm25/mem[0][0][31]_i_9__17_n_0
    SLICE_X23Y150        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.961 r  fsm25/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.749     3.710    D0_0/out_reg[31]_i_3__5_0
    SLICE_X31Y169        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.773 r  D0_0/out[8]_i_6__5/O
                         net (fo=1, routed)           0.018     3.791    D0_0/out[8]_i_6__5_n_0
    SLICE_X31Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.871 r  D0_0/out_reg[8]_i_3__5/O
                         net (fo=1, routed)           0.000     3.871    D0_0/out_reg[8]_i_3__5_n_0
    SLICE_X31Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.906 r  D0_0/out_reg[8]_i_1__5/O
                         net (fo=4, routed)           0.507     4.413    add14/D0_0_read_data[8]
    SLICE_X24Y160        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.513 r  add14/mem[0][0][15]_i_18/O
                         net (fo=1, routed)           0.014     4.527    add14/mem[0][0][15]_i_18_n_0
    SLICE_X24Y160        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.768 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.796    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.819 r  add14/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.847    add14/mem_reg[0][0][23]_i_2_n_0
    SLICE_X24Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.992 r  add14/mem_reg[0][0][31]_i_8/O[5]
                         net (fo=1, routed)           0.252     5.244    bin_read16_0/out[29]
    SLICE_X24Y166        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     5.285 r  bin_read16_0/mem[0][0][29]_i_1__9/O
                         net (fo=16, routed)          0.613     5.898    D0_0/mem_reg[2][3][31]_0[29]
    SLICE_X31Y170        FDRE                                         r  D0_0/mem_reg[1][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16003, unset)        0.026     7.026    D0_0/clk
    SLICE_X31Y170        FDRE                                         r  D0_0/mem_reg[1][2][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y170        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[1][2][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.686ns (28.845%)  route 4.159ns (71.155%))
  Logic Levels:           13  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.036     0.036    fsm25/clk
    SLICE_X17Y136        FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=20, routed)          0.394     0.526    fsm25/out_reg_n_0_[1]
    SLICE_X17Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.639 f  fsm25/out[0]_i_3__0/O
                         net (fo=1, routed)           0.207     0.846    fsm25/out[0]_i_3__0_n_0
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.028 f  fsm25/out[0]_i_2__20/O
                         net (fo=6, routed)           0.277     1.305    fsm24/out_reg[0]_10
    SLICE_X17Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.484 f  fsm24/out[0]_i_2__19/O
                         net (fo=7, routed)           0.463     1.947    fsm24/out_reg[0]_3
    SLICE_X19Y143        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.047 f  fsm24/mem[0][0][31]_i_4__12/O
                         net (fo=176, routed)         0.432     2.479    fsm25/mem_reg[0][3][31]_2
    SLICE_X21Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.643 f  fsm25/mem[0][0][31]_i_9__17/O
                         net (fo=6, routed)           0.170     2.813    fsm25/mem[0][0][31]_i_9__17_n_0
    SLICE_X23Y150        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.961 r  fsm25/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.749     3.710    D0_0/out_reg[31]_i_3__5_0
    SLICE_X31Y169        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.773 r  D0_0/out[8]_i_6__5/O
                         net (fo=1, routed)           0.018     3.791    D0_0/out[8]_i_6__5_n_0
    SLICE_X31Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.871 r  D0_0/out_reg[8]_i_3__5/O
                         net (fo=1, routed)           0.000     3.871    D0_0/out_reg[8]_i_3__5_n_0
    SLICE_X31Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.906 r  D0_0/out_reg[8]_i_1__5/O
                         net (fo=4, routed)           0.507     4.413    add14/D0_0_read_data[8]
    SLICE_X24Y160        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.513 r  add14/mem[0][0][15]_i_18/O
                         net (fo=1, routed)           0.014     4.527    add14/mem[0][0][15]_i_18_n_0
    SLICE_X24Y160        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.768 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.796    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.941 r  add14/mem_reg[0][0][23]_i_2/O[5]
                         net (fo=1, routed)           0.360     5.301    bin_read16_0/out[21]
    SLICE_X27Y168        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.341 r  bin_read16_0/mem[0][0][21]_i_1__9/O
                         net (fo=16, routed)          0.540     5.881    D0_0/mem_reg[2][3][31]_0[21]
    SLICE_X29Y168        FDRE                                         r  D0_0/mem_reg[2][0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16003, unset)        0.026     7.026    D0_0/clk
    SLICE_X29Y168        FDRE                                         r  D0_0/mem_reg[2][0][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y168        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[2][0][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[0][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 1.710ns (29.326%)  route 4.121ns (70.674%))
  Logic Levels:           14  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.036     0.036    fsm25/clk
    SLICE_X17Y136        FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=20, routed)          0.394     0.526    fsm25/out_reg_n_0_[1]
    SLICE_X17Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.639 f  fsm25/out[0]_i_3__0/O
                         net (fo=1, routed)           0.207     0.846    fsm25/out[0]_i_3__0_n_0
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.028 f  fsm25/out[0]_i_2__20/O
                         net (fo=6, routed)           0.277     1.305    fsm24/out_reg[0]_10
    SLICE_X17Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.484 f  fsm24/out[0]_i_2__19/O
                         net (fo=7, routed)           0.463     1.947    fsm24/out_reg[0]_3
    SLICE_X19Y143        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.047 f  fsm24/mem[0][0][31]_i_4__12/O
                         net (fo=176, routed)         0.432     2.479    fsm25/mem_reg[0][3][31]_2
    SLICE_X21Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.643 f  fsm25/mem[0][0][31]_i_9__17/O
                         net (fo=6, routed)           0.170     2.813    fsm25/mem[0][0][31]_i_9__17_n_0
    SLICE_X23Y150        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.961 r  fsm25/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.749     3.710    D0_0/out_reg[31]_i_3__5_0
    SLICE_X31Y169        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.773 r  D0_0/out[8]_i_6__5/O
                         net (fo=1, routed)           0.018     3.791    D0_0/out[8]_i_6__5_n_0
    SLICE_X31Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.871 r  D0_0/out_reg[8]_i_3__5/O
                         net (fo=1, routed)           0.000     3.871    D0_0/out_reg[8]_i_3__5_n_0
    SLICE_X31Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.906 r  D0_0/out_reg[8]_i_1__5/O
                         net (fo=4, routed)           0.507     4.413    add14/D0_0_read_data[8]
    SLICE_X24Y160        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.513 r  add14/mem[0][0][15]_i_18/O
                         net (fo=1, routed)           0.014     4.527    add14/mem[0][0][15]_i_18_n_0
    SLICE_X24Y160        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.768 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.796    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.819 r  add14/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.847    add14/mem_reg[0][0][23]_i_2_n_0
    SLICE_X24Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.992 r  add14/mem_reg[0][0][31]_i_8/O[5]
                         net (fo=1, routed)           0.252     5.244    bin_read16_0/out[29]
    SLICE_X24Y166        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     5.285 r  bin_read16_0/mem[0][0][29]_i_1__9/O
                         net (fo=16, routed)          0.582     5.867    D0_0/mem_reg[2][3][31]_0[29]
    SLICE_X31Y170        FDRE                                         r  D0_0/mem_reg[0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16003, unset)        0.026     7.026    D0_0/clk
    SLICE_X31Y170        FDRE                                         r  D0_0/mem_reg[0][1][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y170        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[0][1][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.867    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[1][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 1.787ns (30.779%)  route 4.019ns (69.221%))
  Logic Levels:           14  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.036     0.036    fsm25/clk
    SLICE_X17Y136        FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=20, routed)          0.394     0.526    fsm25/out_reg_n_0_[1]
    SLICE_X17Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.639 f  fsm25/out[0]_i_3__0/O
                         net (fo=1, routed)           0.207     0.846    fsm25/out[0]_i_3__0_n_0
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.028 f  fsm25/out[0]_i_2__20/O
                         net (fo=6, routed)           0.277     1.305    fsm24/out_reg[0]_10
    SLICE_X17Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.484 f  fsm24/out[0]_i_2__19/O
                         net (fo=7, routed)           0.463     1.947    fsm24/out_reg[0]_3
    SLICE_X19Y143        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.047 f  fsm24/mem[0][0][31]_i_4__12/O
                         net (fo=176, routed)         0.432     2.479    fsm25/mem_reg[0][3][31]_2
    SLICE_X21Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.643 f  fsm25/mem[0][0][31]_i_9__17/O
                         net (fo=6, routed)           0.170     2.813    fsm25/mem[0][0][31]_i_9__17_n_0
    SLICE_X23Y150        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.961 r  fsm25/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.749     3.710    D0_0/out_reg[31]_i_3__5_0
    SLICE_X31Y169        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.773 r  D0_0/out[8]_i_6__5/O
                         net (fo=1, routed)           0.018     3.791    D0_0/out[8]_i_6__5_n_0
    SLICE_X31Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.871 r  D0_0/out_reg[8]_i_3__5/O
                         net (fo=1, routed)           0.000     3.871    D0_0/out_reg[8]_i_3__5_n_0
    SLICE_X31Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.906 r  D0_0/out_reg[8]_i_1__5/O
                         net (fo=4, routed)           0.507     4.413    add14/D0_0_read_data[8]
    SLICE_X24Y160        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.513 r  add14/mem[0][0][15]_i_18/O
                         net (fo=1, routed)           0.014     4.527    add14/mem[0][0][15]_i_18_n_0
    SLICE_X24Y160        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.768 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.796    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.819 r  add14/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.847    add14/mem_reg[0][0][23]_i_2_n_0
    SLICE_X24Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.993 r  add14/mem_reg[0][0][31]_i_8/O[7]
                         net (fo=1, routed)           0.210     5.203    bin_read16_0/out[31]
    SLICE_X24Y165        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     5.320 r  bin_read16_0/mem[0][0][31]_i_2__14/O
                         net (fo=16, routed)          0.522     5.842    D0_0/mem_reg[2][3][31]_0[31]
    SLICE_X27Y171        FDRE                                         r  D0_0/mem_reg[1][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16003, unset)        0.025     7.025    D0_0/clk
    SLICE_X27Y171        FDRE                                         r  D0_0/mem_reg[1][2][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y171        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[1][2][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.842    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[3][2][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 1.686ns (29.049%)  route 4.118ns (70.951%))
  Logic Levels:           13  (CARRY8=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.036     0.036    fsm25/clk
    SLICE_X17Y136        FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=20, routed)          0.394     0.526    fsm25/out_reg_n_0_[1]
    SLICE_X17Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.639 f  fsm25/out[0]_i_3__0/O
                         net (fo=1, routed)           0.207     0.846    fsm25/out[0]_i_3__0_n_0
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.028 f  fsm25/out[0]_i_2__20/O
                         net (fo=6, routed)           0.277     1.305    fsm24/out_reg[0]_10
    SLICE_X17Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.484 f  fsm24/out[0]_i_2__19/O
                         net (fo=7, routed)           0.463     1.947    fsm24/out_reg[0]_3
    SLICE_X19Y143        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.047 f  fsm24/mem[0][0][31]_i_4__12/O
                         net (fo=176, routed)         0.432     2.479    fsm25/mem_reg[0][3][31]_2
    SLICE_X21Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.643 f  fsm25/mem[0][0][31]_i_9__17/O
                         net (fo=6, routed)           0.170     2.813    fsm25/mem[0][0][31]_i_9__17_n_0
    SLICE_X23Y150        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.961 r  fsm25/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.749     3.710    D0_0/out_reg[31]_i_3__5_0
    SLICE_X31Y169        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.773 r  D0_0/out[8]_i_6__5/O
                         net (fo=1, routed)           0.018     3.791    D0_0/out[8]_i_6__5_n_0
    SLICE_X31Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.871 r  D0_0/out_reg[8]_i_3__5/O
                         net (fo=1, routed)           0.000     3.871    D0_0/out_reg[8]_i_3__5_n_0
    SLICE_X31Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.906 r  D0_0/out_reg[8]_i_1__5/O
                         net (fo=4, routed)           0.507     4.413    add14/D0_0_read_data[8]
    SLICE_X24Y160        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.513 r  add14/mem[0][0][15]_i_18/O
                         net (fo=1, routed)           0.014     4.527    add14/mem[0][0][15]_i_18_n_0
    SLICE_X24Y160        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.768 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.796    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.941 r  add14/mem_reg[0][0][23]_i_2/O[5]
                         net (fo=1, routed)           0.360     5.301    bin_read16_0/out[21]
    SLICE_X27Y168        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     5.341 r  bin_read16_0/mem[0][0][21]_i_1__9/O
                         net (fo=16, routed)          0.499     5.840    D0_0/mem_reg[2][3][31]_0[21]
    SLICE_X29Y169        FDRE                                         r  D0_0/mem_reg[3][2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16003, unset)        0.026     7.026    D0_0/clk
    SLICE_X29Y169        FDRE                                         r  D0_0/mem_reg[3][2][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y169        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[3][2][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[1][3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.710ns (29.513%)  route 4.084ns (70.487%))
  Logic Levels:           14  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.036     0.036    fsm25/clk
    SLICE_X17Y136        FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=20, routed)          0.394     0.526    fsm25/out_reg_n_0_[1]
    SLICE_X17Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.639 f  fsm25/out[0]_i_3__0/O
                         net (fo=1, routed)           0.207     0.846    fsm25/out[0]_i_3__0_n_0
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.028 f  fsm25/out[0]_i_2__20/O
                         net (fo=6, routed)           0.277     1.305    fsm24/out_reg[0]_10
    SLICE_X17Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.484 f  fsm24/out[0]_i_2__19/O
                         net (fo=7, routed)           0.463     1.947    fsm24/out_reg[0]_3
    SLICE_X19Y143        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.047 f  fsm24/mem[0][0][31]_i_4__12/O
                         net (fo=176, routed)         0.432     2.479    fsm25/mem_reg[0][3][31]_2
    SLICE_X21Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.643 f  fsm25/mem[0][0][31]_i_9__17/O
                         net (fo=6, routed)           0.170     2.813    fsm25/mem[0][0][31]_i_9__17_n_0
    SLICE_X23Y150        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.961 r  fsm25/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.749     3.710    D0_0/out_reg[31]_i_3__5_0
    SLICE_X31Y169        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.773 r  D0_0/out[8]_i_6__5/O
                         net (fo=1, routed)           0.018     3.791    D0_0/out[8]_i_6__5_n_0
    SLICE_X31Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.871 r  D0_0/out_reg[8]_i_3__5/O
                         net (fo=1, routed)           0.000     3.871    D0_0/out_reg[8]_i_3__5_n_0
    SLICE_X31Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.906 r  D0_0/out_reg[8]_i_1__5/O
                         net (fo=4, routed)           0.507     4.413    add14/D0_0_read_data[8]
    SLICE_X24Y160        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.513 r  add14/mem[0][0][15]_i_18/O
                         net (fo=1, routed)           0.014     4.527    add14/mem[0][0][15]_i_18_n_0
    SLICE_X24Y160        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.768 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.796    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.819 r  add14/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.847    add14/mem_reg[0][0][23]_i_2_n_0
    SLICE_X24Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.992 r  add14/mem_reg[0][0][31]_i_8/O[5]
                         net (fo=1, routed)           0.252     5.244    bin_read16_0/out[29]
    SLICE_X24Y166        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     5.285 r  bin_read16_0/mem[0][0][29]_i_1__9/O
                         net (fo=16, routed)          0.545     5.830    D0_0/mem_reg[2][3][31]_0[29]
    SLICE_X30Y170        FDRE                                         r  D0_0/mem_reg[1][3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16003, unset)        0.024     7.024    D0_0/clk
    SLICE_X30Y170        FDRE                                         r  D0_0/mem_reg[1][3][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y170        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[1][3][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 1.710ns (29.523%)  route 4.082ns (70.477%))
  Logic Levels:           14  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.036     0.036    fsm25/clk
    SLICE_X17Y136        FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=20, routed)          0.394     0.526    fsm25/out_reg_n_0_[1]
    SLICE_X17Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.639 f  fsm25/out[0]_i_3__0/O
                         net (fo=1, routed)           0.207     0.846    fsm25/out[0]_i_3__0_n_0
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.028 f  fsm25/out[0]_i_2__20/O
                         net (fo=6, routed)           0.277     1.305    fsm24/out_reg[0]_10
    SLICE_X17Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.484 f  fsm24/out[0]_i_2__19/O
                         net (fo=7, routed)           0.463     1.947    fsm24/out_reg[0]_3
    SLICE_X19Y143        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.047 f  fsm24/mem[0][0][31]_i_4__12/O
                         net (fo=176, routed)         0.432     2.479    fsm25/mem_reg[0][3][31]_2
    SLICE_X21Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.643 f  fsm25/mem[0][0][31]_i_9__17/O
                         net (fo=6, routed)           0.170     2.813    fsm25/mem[0][0][31]_i_9__17_n_0
    SLICE_X23Y150        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.961 r  fsm25/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.749     3.710    D0_0/out_reg[31]_i_3__5_0
    SLICE_X31Y169        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.773 r  D0_0/out[8]_i_6__5/O
                         net (fo=1, routed)           0.018     3.791    D0_0/out[8]_i_6__5_n_0
    SLICE_X31Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.871 r  D0_0/out_reg[8]_i_3__5/O
                         net (fo=1, routed)           0.000     3.871    D0_0/out_reg[8]_i_3__5_n_0
    SLICE_X31Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.906 r  D0_0/out_reg[8]_i_1__5/O
                         net (fo=4, routed)           0.507     4.413    add14/D0_0_read_data[8]
    SLICE_X24Y160        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.513 r  add14/mem[0][0][15]_i_18/O
                         net (fo=1, routed)           0.014     4.527    add14/mem[0][0][15]_i_18_n_0
    SLICE_X24Y160        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.768 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.796    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.819 r  add14/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.847    add14/mem_reg[0][0][23]_i_2_n_0
    SLICE_X24Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.992 r  add14/mem_reg[0][0][31]_i_8/O[5]
                         net (fo=1, routed)           0.252     5.244    bin_read16_0/out[29]
    SLICE_X24Y166        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     5.285 r  bin_read16_0/mem[0][0][29]_i_1__9/O
                         net (fo=16, routed)          0.543     5.828    D0_0/mem_reg[2][3][31]_0[29]
    SLICE_X30Y169        FDRE                                         r  D0_0/mem_reg[2][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16003, unset)        0.024     7.024    D0_0/clk
    SLICE_X30Y169        FDRE                                         r  D0_0/mem_reg[2][0][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y169        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[2][0][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.710ns (29.534%)  route 4.080ns (70.466%))
  Logic Levels:           14  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.036     0.036    fsm25/clk
    SLICE_X17Y136        FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=20, routed)          0.394     0.526    fsm25/out_reg_n_0_[1]
    SLICE_X17Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.639 f  fsm25/out[0]_i_3__0/O
                         net (fo=1, routed)           0.207     0.846    fsm25/out[0]_i_3__0_n_0
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.028 f  fsm25/out[0]_i_2__20/O
                         net (fo=6, routed)           0.277     1.305    fsm24/out_reg[0]_10
    SLICE_X17Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.484 f  fsm24/out[0]_i_2__19/O
                         net (fo=7, routed)           0.463     1.947    fsm24/out_reg[0]_3
    SLICE_X19Y143        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.047 f  fsm24/mem[0][0][31]_i_4__12/O
                         net (fo=176, routed)         0.432     2.479    fsm25/mem_reg[0][3][31]_2
    SLICE_X21Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.643 f  fsm25/mem[0][0][31]_i_9__17/O
                         net (fo=6, routed)           0.170     2.813    fsm25/mem[0][0][31]_i_9__17_n_0
    SLICE_X23Y150        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.961 r  fsm25/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.749     3.710    D0_0/out_reg[31]_i_3__5_0
    SLICE_X31Y169        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.773 r  D0_0/out[8]_i_6__5/O
                         net (fo=1, routed)           0.018     3.791    D0_0/out[8]_i_6__5_n_0
    SLICE_X31Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.871 r  D0_0/out_reg[8]_i_3__5/O
                         net (fo=1, routed)           0.000     3.871    D0_0/out_reg[8]_i_3__5_n_0
    SLICE_X31Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.906 r  D0_0/out_reg[8]_i_1__5/O
                         net (fo=4, routed)           0.507     4.413    add14/D0_0_read_data[8]
    SLICE_X24Y160        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.513 r  add14/mem[0][0][15]_i_18/O
                         net (fo=1, routed)           0.014     4.527    add14/mem[0][0][15]_i_18_n_0
    SLICE_X24Y160        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.768 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.796    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.819 r  add14/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.847    add14/mem_reg[0][0][23]_i_2_n_0
    SLICE_X24Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.992 r  add14/mem_reg[0][0][31]_i_8/O[5]
                         net (fo=1, routed)           0.252     5.244    bin_read16_0/out[29]
    SLICE_X24Y166        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     5.285 r  bin_read16_0/mem[0][0][29]_i_1__9/O
                         net (fo=16, routed)          0.541     5.826    D0_0/mem_reg[2][3][31]_0[29]
    SLICE_X30Y169        FDRE                                         r  D0_0/mem_reg[2][3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16003, unset)        0.025     7.025    D0_0/clk
    SLICE_X30Y169        FDRE                                         r  D0_0/mem_reg[2][3][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X30Y169        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[2][3][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[1][3][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.787ns (30.938%)  route 3.989ns (69.062%))
  Logic Levels:           14  (CARRY8=3 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.036     0.036    fsm25/clk
    SLICE_X17Y136        FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=20, routed)          0.394     0.526    fsm25/out_reg_n_0_[1]
    SLICE_X17Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.639 f  fsm25/out[0]_i_3__0/O
                         net (fo=1, routed)           0.207     0.846    fsm25/out[0]_i_3__0_n_0
    SLICE_X16Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.028 f  fsm25/out[0]_i_2__20/O
                         net (fo=6, routed)           0.277     1.305    fsm24/out_reg[0]_10
    SLICE_X17Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.484 f  fsm24/out[0]_i_2__19/O
                         net (fo=7, routed)           0.463     1.947    fsm24/out_reg[0]_3
    SLICE_X19Y143        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.047 f  fsm24/mem[0][0][31]_i_4__12/O
                         net (fo=176, routed)         0.432     2.479    fsm25/mem_reg[0][3][31]_2
    SLICE_X21Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     2.643 f  fsm25/mem[0][0][31]_i_9__17/O
                         net (fo=6, routed)           0.170     2.813    fsm25/mem[0][0][31]_i_9__17_n_0
    SLICE_X23Y150        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.961 r  fsm25/mem[0][0][31]_i_13/O
                         net (fo=136, routed)         0.749     3.710    D0_0/out_reg[31]_i_3__5_0
    SLICE_X31Y169        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     3.773 r  D0_0/out[8]_i_6__5/O
                         net (fo=1, routed)           0.018     3.791    D0_0/out[8]_i_6__5_n_0
    SLICE_X31Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     3.871 r  D0_0/out_reg[8]_i_3__5/O
                         net (fo=1, routed)           0.000     3.871    D0_0/out_reg[8]_i_3__5_n_0
    SLICE_X31Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     3.906 r  D0_0/out_reg[8]_i_1__5/O
                         net (fo=4, routed)           0.507     4.413    add14/D0_0_read_data[8]
    SLICE_X24Y160        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.513 r  add14/mem[0][0][15]_i_18/O
                         net (fo=1, routed)           0.014     4.527    add14/mem[0][0][15]_i_18_n_0
    SLICE_X24Y160        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.768 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.796    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X24Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.819 r  add14/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.847    add14/mem_reg[0][0][23]_i_2_n_0
    SLICE_X24Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.993 r  add14/mem_reg[0][0][31]_i_8/O[7]
                         net (fo=1, routed)           0.210     5.203    bin_read16_0/out[31]
    SLICE_X24Y165        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     5.320 r  bin_read16_0/mem[0][0][31]_i_2__14/O
                         net (fo=16, routed)          0.492     5.812    D0_0/mem_reg[2][3][31]_0[31]
    SLICE_X27Y170        FDRE                                         r  D0_0/mem_reg[1][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=16003, unset)        0.024     7.024    D0_0/clk
    SLICE_X27Y170        FDRE                                         r  D0_0/mem_reg[1][3][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y170        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[1][3][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  1.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mult_pipe26/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read26_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.012     0.012    mult_pipe26/clk
    SLICE_X21Y147        FDRE                                         r  mult_pipe26/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y147        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe26/out_reg[7]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read26_0/Q[7]
    SLICE_X21Y146        FDRE                                         r  bin_read26_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.019     0.019    bin_read26_0/clk
    SLICE_X21Y146        FDRE                                         r  bin_read26_0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y146        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read26_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read7_0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_1_00/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.013     0.013    bin_read7_0/clk
    SLICE_X5Y47          FDRE                                         r  bin_read7_0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read7_0/out_reg[15]/Q
                         net (fo=1, routed)           0.056     0.107    v_1_1_00/out_reg[15]_1
    SLICE_X6Y47          FDRE                                         r  v_1_1_00/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.018     0.018    v_1_1_00/clk
    SLICE_X6Y47          FDRE                                         r  v_1_1_00/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y47          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    v_1_1_00/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read24_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1_0_0_10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.013     0.013    bin_read24_0/clk
    SLICE_X11Y152        FDRE                                         r  bin_read24_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read24_0/out_reg[0]/Q
                         net (fo=1, routed)           0.056     0.108    v1_0_0_10/out_reg[0]_1
    SLICE_X11Y151        FDRE                                         r  v1_0_0_10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.019     0.019    v1_0_0_10/clk
    SLICE_X11Y151        FDRE                                         r  v1_0_0_10/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X11Y151        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    v1_0_0_10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tmp_read0_0_1_00/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg77/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.012     0.012    tmp_read0_0_1_00/clk
    SLICE_X18Y120        FDRE                                         r  tmp_read0_0_1_00/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  tmp_read0_0_1_00/done_reg/Q
                         net (fo=5, routed)           0.026     0.077    par_reset11/tmp_read0_0_1_00_done
    SLICE_X18Y120        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  par_reset11/out[0]_i_1__291/O
                         net (fo=1, routed)           0.016     0.107    par_done_reg77/out_reg[0]_0
    SLICE_X18Y120        FDRE                                         r  par_done_reg77/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.018     0.018    par_done_reg77/clk
    SLICE_X18Y120        FDRE                                         r  par_done_reg77/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y120        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg77/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read24_0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1_0_0_10/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.013     0.013    bin_read24_0/clk
    SLICE_X11Y151        FDRE                                         r  bin_read24_0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read24_0/out_reg[4]/Q
                         net (fo=1, routed)           0.057     0.109    v1_0_0_10/out_reg[4]_1
    SLICE_X12Y151        FDRE                                         r  v1_0_0_10/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.019     0.019    v1_0_0_10/clk
    SLICE_X12Y151        FDRE                                         r  v1_0_0_10/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X12Y151        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v1_0_0_10/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe6/out_tmp_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.013     0.013    mult_pipe6/clk
    SLICE_X12Y46         FDRE                                         r  mult_pipe6/out_tmp_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe6/out_tmp_reg[4]__0/Q
                         net (fo=1, routed)           0.056     0.109    mult_pipe6/out_tmp_reg[4]__0_n_0
    SLICE_X11Y46         FDRE                                         r  mult_pipe6/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.018     0.018    mult_pipe6/clk
    SLICE_X11Y46         FDRE                                         r  mult_pipe6/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X11Y46         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe6/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe10/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read10_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.012     0.012    mult_pipe10/clk
    SLICE_X7Y31          FDRE                                         r  mult_pipe10/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe10/out_reg[6]/Q
                         net (fo=1, routed)           0.059     0.110    bin_read10_0/Q[6]
    SLICE_X7Y31          FDRE                                         r  bin_read10_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.019     0.019    bin_read10_0/clk
    SLICE_X7Y31          FDRE                                         r  bin_read10_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y31          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read10_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed32/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed32/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.012     0.012    cond_computed32/clk
    SLICE_X17Y34         FDRE                                         r  cond_computed32/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed32/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    fsm27/cond_computed32_out
    SLICE_X17Y34         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  fsm27/out[0]_i_1__73/O
                         net (fo=1, routed)           0.016     0.108    cond_computed32/out_reg[0]_0
    SLICE_X17Y34         FDRE                                         r  cond_computed32/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.018     0.018    cond_computed32/clk
    SLICE_X17Y34         FDRE                                         r  cond_computed32/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y34         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed32/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored22/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.013     0.013    cond_stored22/clk
    SLICE_X15Y92         FDRE                                         r  cond_stored22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  cond_stored22/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.077    j0/cond_stored22_out
    SLICE_X15Y92         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.092 r  j0/out[0]_i_1__129/O
                         net (fo=1, routed)           0.017     0.109    cond_stored22/out_reg[0]_0
    SLICE_X15Y92         FDRE                                         r  cond_stored22/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.019     0.019    cond_stored22/clk
    SLICE_X15Y92         FDRE                                         r  cond_stored22/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X15Y92         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    cond_stored22/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored47/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored47/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.012     0.012    cond_stored47/clk
    SLICE_X18Y97         FDRE                                         r  cond_stored47/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored47/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    j01/cond_stored47_out
    SLICE_X18Y97         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  j01/out[0]_i_1__43/O
                         net (fo=1, routed)           0.016     0.108    cond_stored47/out_reg[0]_1
    SLICE_X18Y97         FDRE                                         r  cond_stored47/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16003, unset)        0.018     0.018    cond_stored47/clk
    SLICE_X18Y97         FDRE                                         r  cond_stored47/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y97         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored47/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y6   mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y7   mult_pipe11/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y13  mult_pipe13/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y13  mult_pipe15/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y66  mult_pipe17/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y68  mult_pipe19/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y57  mult_pipe20/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y52  mult_pipe22/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y62  mult_pipe24/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y60  mult_pipe26/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y93   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y24   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y23   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y23   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y28   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y28   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y26   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y26   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y31   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y28   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y93   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y93   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y24   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y24   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y23   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y23   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y23   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y23   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y28   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y28   A0_0/mem_reg[0][0][12]/C



