digraph "" {
	S_PCS_RX_START -> pcs_rx_present	 [weight=1.0];
	idle_cnt -> idle_cnt	 [weight=1.0];
	idle_cnt -> idle_match	 [weight=1.0];
	early_end -> gmii_rxd_trr_extend_m_set	 [weight=1.0];
	early_end -> gmii_rx_er_m_clr	 [weight=2.0];
	early_end -> gmii_rxd_m_set	 [weight=1.0];
	early_end -> receiving_m_clr	 [weight=1.0];
	early_end -> pcs_rx_next	 [weight=4.0];
	early_end -> gmii_rx_dv_m_clr	 [weight=2.0];
	early_end -> gmii_rx_er_m_set	 [weight=4.0];
	early_end -> ge_x_pcs_rx_stats_inc	 [weight=5.0];
	S_PCS_RX_IDLE_D -> pcs_rx_next	 [weight=6.0];
	SPD_match -> xmit_DATA_CD_SPD	 [weight=1.0];
	SPD_match -> pcs_rx_next	 [weight=2.0];
	SPD_match -> gmii_rxd_false_carrier_m_set	 [weight=2.0];
	SPD_match -> xmit_DATA_CD_nSPD	 [weight=1.0];
	rudi_INVALID_m_set -> rudi	 [weight=3.0];
	signal_detect -> pcs_rx_next	 [weight=3.0];
	S_PCS_RX_EXTEND_ERR -> pcs_rx_next	 [weight=2.0];
	ebi_rxd -> early_end_idle	 [weight=1.0];
	ebi_rxd -> early_end_config	 [weight=1.0];
	ebi_rxd -> check_end_T_R_K28_5	 [weight=1.0];
	ebi_rxd -> check_end_T_R_R	 [weight=1.0];
	ebi_rxd -> check_end_R_R_K28_5	 [weight=1.0];
	ebi_rxd -> ebi_rxd_d1	 [weight=1.0];
	ebi_rxd -> check_end_R_R_R	 [weight=1.0];
	ebi_rxd -> check_end_R_R_S	 [weight=1.0];
	D2_2_match -> rudi_IDLE_m_set	 [weight=1.0];
	D2_2_match -> pcs_rx_next	 [weight=2.0];
	ability_matched_reg -> consistency_match	 [weight=1.0];
	S_PCS_RX_INVALID -> pcs_rx_next	 [weight=9.0];
	rx_config_cnt_m_rst -> rx_config_cnt	 [weight=1.0];
	rx_frame_cnt -> rx_frame_cnt	 [weight=1.0];
	early_end_idle -> early_end	 [weight=1.0];
	rx_config_lo -> rx_config_tmp	 [weight=1.0];
	S_PCS_RX_START_OF_PACKET -> pcs_rx_next	 [weight=2.0];
	rx_config_hi_read -> rx_config	 [weight=1.0];
	rx_config_hi_read -> rx_config_set	 [weight=1.0];
	xmit_DATA_CD_SPD -> pcs_rx_next	 [weight=1.0];
	xmit_DATA_CD_SPD -> gmii_rx_dv_m_clr	 [weight=2.0];
	xmit_DATA_CD_SPD -> ge_x_pcs_rx_stats_inc	 [weight=1.0];
	early_end_config -> early_end	 [weight=1.0];
	pcs_rx_present -> rudi_INVALID_m_set	 [weight=3.0];
	pcs_rx_present -> rx_config_cnt_m_rst	 [weight=5.0];
	pcs_rx_present -> rx_config_hi_read	 [weight=1.0];
	pcs_rx_present -> gmii_rxd_trr_extend_m_set	 [weight=3.0];
	pcs_rx_present -> rudi_IDLE_m_set	 [weight=5.0];
	pcs_rx_present -> gmii_rx_er_m_clr	 [weight=11.0];
	pcs_rx_present -> idle_cnt_m_inc	 [weight=4.0];
	pcs_rx_present -> gmii_rx_dv_m_set	 [weight=1.0];
	pcs_rx_present -> gmii_rxd_preamble_m_set	 [weight=1.0];
	pcs_rx_present -> gmii_rxd_m_set	 [weight=2.0];
	pcs_rx_present -> gmii_rxd_packet_burst_m_set	 [weight=1.0];
	pcs_rx_present -> rx_config_lo_read	 [weight=1.0];
	pcs_rx_present -> gmii_rxd_ext_err_m_set	 [weight=1.0];
	pcs_rx_present -> receiving_m_clr	 [weight=7.0];
	pcs_rx_present -> rx_config_cnt_m_inc	 [weight=1.0];
	pcs_rx_present -> pcs_rx_next	 [weight=31.0];
	pcs_rx_present -> gmii_rx_dv_m_clr	 [weight=13.0];
	pcs_rx_present -> rudi_CONF_m_set	 [weight=1.0];
	pcs_rx_present -> receiving_m_set	 [weight=2.0];
	pcs_rx_present -> gmii_rx_er_m_set	 [weight=10.0];
	pcs_rx_present -> gmii_rxd_false_carrier_m_set	 [weight=3.0];
	pcs_rx_present -> ge_x_pcs_rx_stats_inc	 [weight=11.0];
	pcs_rx_present -> idle_cnt_m_clr	 [weight=1.0];
	rx_data_cnt -> rx_data_cnt	 [weight=1.0];
	gmii_rxd_trr_extend_m_set -> gmii_rxd	 [weight=1.0];
	check_end_T_R_K28_5 -> gmii_rxd_trr_extend_m_set	 [weight=1.0];
	check_end_T_R_K28_5 -> gmii_rx_er_m_clr	 [weight=2.0];
	check_end_T_R_K28_5 -> gmii_rxd_m_set	 [weight=1.0];
	check_end_T_R_K28_5 -> receiving_m_clr	 [weight=1.0];
	check_end_T_R_K28_5 -> pcs_rx_next	 [weight=3.0];
	check_end_T_R_K28_5 -> gmii_rx_dv_m_clr	 [weight=2.0];
	check_end_T_R_K28_5 -> gmii_rx_er_m_set	 [weight=3.0];
	check_end_T_R_K28_5 -> ge_x_pcs_rx_stats_inc	 [weight=4.0];
	carrier_detect_d1 -> carrier_detect_d2	 [weight=1.0];
	rudi_IDLE_m_set -> rudi	 [weight=2.0];
	carrier_detect_d2 -> carrier_detect_d3	 [weight=1.0];
	gmii_rx_er_m_clr -> gmii_rx_er	 [weight=1.0];
	ability_match -> consistency_match	 [weight=1.0];
	S_PCS_RX_FALSE_CARRIER -> pcs_rx_next	 [weight=5.0];
	D21_5_match -> rudi_IDLE_m_set	 [weight=1.0];
	D21_5_match -> pcs_rx_next	 [weight=2.0];
	receiving -> gmii_rx_er_m_clr	 [weight=1.0];
	receiving -> receiving_m_clr	 [weight=1.0];
	receiving -> gmii_rx_dv_m_clr	 [weight=1.0];
	receiving -> gmii_rx_er_m_set	 [weight=1.0];
	idle_cnt_m_inc -> idle_cnt	 [weight=1.0];
	xmit_DATA_nCD -> pcs_rx_next	 [weight=1.0];
	ability -> ability_matched_reg	 [weight=1.0];
	ability -> ability_matched1	 [weight=1.0];
	ability -> ability_matched2	 [weight=1.0];
	ability -> consistency_match	 [weight=1.0];
	check_end_R_R_R_cnt -> check_end_R_R_R_cnt	 [weight=1.0];
	carrier_detect_d3 -> xmit_DATA_nCD	 [weight=1.0];
	carrier_detect_d3 -> xmit_DATA_CD	 [weight=1.0];
	rx_config_cnt -> rx_config_cnt	 [weight=1.0];
	rx_config_cnt -> rx_config_cnt_done	 [weight=1.0];
	xmit_nDATA -> rudi_INVALID_m_set	 [weight=1.0];
	xmit_nDATA -> rudi_IDLE_m_set	 [weight=1.0];
	xmit_nDATA -> pcs_rx_next	 [weight=1.0];
	check_end_T_R_R_cnt -> check_end_T_R_R_cnt	 [weight=1.0];
	S_PCS_RX_PACKET_BURST_RRS -> pcs_rx_next	 [weight=2.0];
	ability_matched1 -> rx_config_match1	 [weight=1.0];
	ability_matched1 -> ability_matched	 [weight=1.0];
	gmii_rx_dv_m_set -> gmii_rx_dv	 [weight=2.0];
	ability_matched2 -> rx_config_match2	 [weight=1.0];
	ability_matched2 -> ability_matched	 [weight=1.0];
	gmii_rxd_preamble_m_set -> gmii_rxd	 [weight=1.0];
	rx_config -> ability	 [weight=1.0];
	rx_config -> rx_config_match2	 [weight=1.0];
	rx_config -> rx_config_match1	 [weight=1.0];
	rx_config -> rx_config_d1	 [weight=1.0];
	check_end_T_R_R -> gmii_rxd_trr_extend_m_set	 [weight=1.0];
	check_end_T_R_R -> gmii_rx_er_m_clr	 [weight=1.0];
	check_end_T_R_R -> gmii_rxd_m_set	 [weight=1.0];
	check_end_T_R_R -> pcs_rx_next	 [weight=2.0];
	check_end_T_R_R -> gmii_rx_dv_m_clr	 [weight=1.0];
	check_end_T_R_R -> gmii_rx_er_m_set	 [weight=3.0];
	check_end_T_R_R -> ge_x_pcs_rx_stats_inc	 [weight=3.0];
	soft_reset -> pcs_rx_next	 [weight=1.0];
	carrier_detect -> carrier_detect_d1	 [weight=1.0];
	gmii_rxd_m_set -> gmii_rxd	 [weight=1.0];
	gmii_rxd_packet_burst_m_set -> gmii_rxd	 [weight=1.0];
	rx_config_lo_read -> rx_config_lo	 [weight=1.0];
	rx_config_lo_read -> rx_config	 [weight=1.0];
	rx_config_lo_read -> rx_config_set	 [weight=1.0];
	rx_config_lo_read -> rx_config_d2	 [weight=1.0];
	rx_config_lo_read -> rx_config_d1	 [weight=1.0];
	rx_even_d2 -> rx_even_d3	 [weight=1.0];
	rx_even_d3 -> pcs_rx_next	 [weight=7.0];
	rx_even_d1 -> rx_even_d2	 [weight=1.0];
	gmii_rxd_ext_err_m_set -> gmii_rxd	 [weight=1.0];
	receiving_m_clr -> receiving	 [weight=1.0];
	rx_even -> early_end	 [weight=1.0];
	rx_even -> check_end_T_R_K28_5	 [weight=1.0];
	rx_even -> rx_even_d1	 [weight=1.0];
	rx_even -> check_end_R_R_K28_5	 [weight=1.0];
	rx_config_cnt_m_inc -> rx_config_cnt	 [weight=2.0];
	S_PCS_RX_EARLY_END -> pcs_rx_next	 [weight=1.0];
	ebi_K_d3 -> rx_config_hi_read	 [weight=1.0];
	ebi_K_d3 -> rudi_IDLE_m_set	 [weight=1.0];
	ebi_K_d3 -> gmii_rx_er_m_clr	 [weight=1.0];
	ebi_K_d3 -> gmii_rxd_m_set	 [weight=1.0];
	ebi_K_d3 -> rx_config_lo_read	 [weight=1.0];
	ebi_K_d3 -> pcs_rx_next	 [weight=3.0];
	ebi_K_d3 -> rudi_CONF_m_set	 [weight=1.0];
	ebi_K_d3 -> gmii_rx_er_m_set	 [weight=1.0];
	ebi_K_d3 -> ge_x_pcs_rx_stats_inc	 [weight=1.0];
	ebi_K_d2 -> SPD_match	 [weight=1.0];
	ebi_K_d2 -> D2_2_match	 [weight=1.0];
	ebi_K_d2 -> EPD_match	 [weight=1.0];
	ebi_K_d2 -> early_end_idle	 [weight=1.0];
	ebi_K_d2 -> CE_match	 [weight=1.0];
	ebi_K_d2 -> early_end_config	 [weight=1.0];
	ebi_K_d2 -> check_end_T_R_K28_5	 [weight=1.0];
	ebi_K_d2 -> D21_5_match	 [weight=1.0];
	ebi_K_d2 -> check_end_T_R_R	 [weight=1.0];
	ebi_K_d2 -> ebi_K_d3	 [weight=1.0];
	ebi_K_d2 -> check_end_R_R_K28_5	 [weight=1.0];
	ebi_K_d2 -> check_end_R_R_R	 [weight=1.0];
	ebi_K_d2 -> check_end_R_R_S	 [weight=1.0];
	ebi_K_d2 -> K28_5_match	 [weight=1.0];
	ebi_K_d2 -> D16_2_match	 [weight=1.0];
	ebi_K_d2 -> D5_6_match	 [weight=1.0];
	ebi_K_d1 -> early_end_idle	 [weight=1.0];
	ebi_K_d1 -> early_end_config	 [weight=1.0];
	ebi_K_d1 -> check_end_T_R_K28_5	 [weight=1.0];
	ebi_K_d1 -> check_end_T_R_R	 [weight=1.0];
	ebi_K_d1 -> ebi_K_d2	 [weight=1.0];
	ebi_K_d1 -> check_end_R_R_K28_5	 [weight=1.0];
	ebi_K_d1 -> check_end_R_R_R	 [weight=1.0];
	ebi_K_d1 -> check_end_R_R_S	 [weight=1.0];
	S_PCS_RX_TRR_EXTEND -> pcs_rx_next	 [weight=1.0];
	pcs_rx_next -> pcs_rx_present	 [weight=1.0];
	ebi_rxd_d3 -> gmii_rxd	 [weight=1.0];
	ebi_rxd_d3 -> rx_config_lo	 [weight=1.0];
	ebi_rxd_d3 -> rx_config_tmp	 [weight=1.0];
	gmii_rx_dv_m_clr -> gmii_rx_dv	 [weight=1.0];
	rx_config_match2 -> rx_config_match	 [weight=1.0];
	rx_config_match1 -> rx_config_match	 [weight=1.0];
	rudi_CONF_m_set -> rudi	 [weight=1.0];
	ebi_rxd_d2 -> SPD_match	 [weight=1.0];
	ebi_rxd_d2 -> D2_2_match	 [weight=1.0];
	ebi_rxd_d2 -> EPD_match	 [weight=1.0];
	ebi_rxd_d2 -> early_end_idle	 [weight=1.0];
	ebi_rxd_d2 -> CE_match	 [weight=1.0];
	ebi_rxd_d2 -> early_end_config	 [weight=1.0];
	ebi_rxd_d2 -> check_end_T_R_K28_5	 [weight=1.0];
	ebi_rxd_d2 -> D21_5_match	 [weight=1.0];
	ebi_rxd_d2 -> check_end_T_R_R	 [weight=1.0];
	ebi_rxd_d2 -> ebi_rxd_d3	 [weight=1.0];
	ebi_rxd_d2 -> check_end_R_R_K28_5	 [weight=1.0];
	ebi_rxd_d2 -> check_end_R_R_R	 [weight=1.0];
	ebi_rxd_d2 -> check_end_R_R_S	 [weight=1.0];
	ebi_rxd_d2 -> K28_5_match	 [weight=1.0];
	ebi_rxd_d2 -> D16_2_match	 [weight=1.0];
	ebi_rxd_d2 -> D5_6_match	 [weight=1.0];
	check_end_R_R_K28_5 -> gmii_rx_er_m_clr	 [weight=1.0];
	check_end_R_R_K28_5 -> receiving_m_clr	 [weight=1.0];
	check_end_R_R_K28_5 -> pcs_rx_next	 [weight=1.0];
	check_end_R_R_K28_5 -> gmii_rx_dv_m_clr	 [weight=1.0];
	check_end_R_R_K28_5 -> ge_x_pcs_rx_stats_inc	 [weight=2.0];
	ebi_rxd_d1 -> early_end_config	 [weight=1.0];
	ebi_rxd_d1 -> check_end_T_R_K28_5	 [weight=1.0];
	ebi_rxd_d1 -> check_end_T_R_R	 [weight=1.0];
	ebi_rxd_d1 -> ebi_rxd_d2	 [weight=1.0];
	ebi_rxd_d1 -> check_end_R_R_K28_5	 [weight=1.0];
	ebi_rxd_d1 -> check_end_R_R_R	 [weight=1.0];
	ebi_rxd_d1 -> check_end_R_R_S	 [weight=1.0];
	ability_d2 -> ability_matched2	 [weight=1.0];
	ability_d1 -> ability_matched1	 [weight=1.0];
	sync_status -> sync_status_d1	 [weight=1.0];
	xmit_DATA_CD_nSPD_nK28_5 -> gmii_rx_er_m_clr	 [weight=2.0];
	rx_config_match -> acknowledge_match	 [weight=1.0];
	xmit_DATA -> rudi_IDLE_m_set	 [weight=1.0];
	xmit_DATA -> xmit_DATA_nCD	 [weight=1.0];
	xmit_DATA -> pcs_rx_next	 [weight=5.0];
	xmit_DATA -> receiving_m_set	 [weight=1.0];
	xmit_DATA -> xmit_DATA_CD	 [weight=1.0];
	check_end_R_R_R -> gmii_rxd_trr_extend_m_set	 [weight=1.0];
	check_end_R_R_R -> gmii_rx_er_m_clr	 [weight=2.0];
	check_end_R_R_R -> gmii_rxd_m_set	 [weight=1.0];
	check_end_R_R_R -> receiving_m_clr	 [weight=1.0];
	check_end_R_R_R -> pcs_rx_next	 [weight=2.0];
	check_end_R_R_R -> gmii_rx_dv_m_clr	 [weight=2.0];
	check_end_R_R_R -> gmii_rx_er_m_set	 [weight=3.0];
	check_end_R_R_R -> ge_x_pcs_rx_stats_inc	 [weight=4.0];
	check_end_R_R_S -> pcs_rx_next	 [weight=1.0];
	check_end_R_R_S -> ge_x_pcs_rx_stats_inc	 [weight=1.0];
	S_PCS_RX_CONFIG_CD -> pcs_rx_next	 [weight=1.0];
	check_end_R_R_S_cnt -> check_end_R_R_S_cnt	 [weight=1.0];
	S_PCS_RX_CONFIG_CB -> pcs_rx_next	 [weight=2.0];
	S_PCS_RX_CONFIG_CC -> pcs_rx_next	 [weight=1.0];
	reset -> idle_cnt	 [weight=3.0];
	reset -> early_end	 [weight=2.0];
	reset -> SPD_match	 [weight=2.0];
	reset -> gmii_rxd	 [weight=2.0];
	reset -> D2_2_match	 [weight=2.0];
	reset -> ability_matched_reg	 [weight=2.0];
	reset -> EPD_match	 [weight=2.0];
	reset -> rx_frame_cnt	 [weight=2.0];
	reset -> rx_config_lo	 [weight=2.0];
	reset -> gmii_rx_er	 [weight=3.0];
	reset -> CE_match	 [weight=2.0];
	reset -> pcs_rx_present	 [weight=1.0];
	reset -> rx_data_cnt	 [weight=2.0];
	reset -> check_end_T_R_K28_5	 [weight=2.0];
	reset -> carrier_detect_d1	 [weight=2.0];
	reset -> carrier_detect_d2	 [weight=2.0];
	reset -> ability_match	 [weight=1.0];
	reset -> D21_5_match	 [weight=2.0];
	reset -> gmii_rx_dv	 [weight=3.0];
	reset -> receiving	 [weight=3.0];
	reset -> check_end_R_R_R_cnt	 [weight=2.0];
	reset -> carrier_detect_d3	 [weight=2.0];
	reset -> rx_config_cnt	 [weight=3.0];
	reset -> check_end_T_R_R_cnt	 [weight=2.0];
	reset -> rx_config	 [weight=2.0];
	reset -> check_end_T_R_R	 [weight=2.0];
	reset -> soft_reset	 [weight=2.0];
	reset -> rx_even_d2	 [weight=2.0];
	reset -> rx_even_d3	 [weight=2.0];
	reset -> rx_even_d1	 [weight=2.0];
	reset -> ebi_K_d3	 [weight=2.0];
	reset -> ebi_K_d2	 [weight=2.0];
	reset -> ebi_K_d1	 [weight=2.0];
	reset -> ebi_rxd_d3	 [weight=2.0];
	reset -> ebi_rxd_d2	 [weight=2.0];
	reset -> check_end_R_R_K28_5	 [weight=2.0];
	reset -> ebi_rxd_d1	 [weight=2.0];
	reset -> rx_config_set	 [weight=2.0];
	reset -> check_end_R_R_R	 [weight=2.0];
	reset -> check_end_R_R_S	 [weight=2.0];
	reset -> check_end_R_R_S_cnt	 [weight=2.0];
	reset -> sync_status_d3	 [weight=2.0];
	reset -> sync_status_d2	 [weight=2.0];
	reset -> sync_status_d1	 [weight=2.0];
	reset -> acknowledge_match	 [weight=1.0];
	reset -> check_end_R_R_K28_5_cnt	 [weight=2.0];
	reset -> K28_5_match	 [weight=2.0];
	reset -> early_end_cnt	 [weight=2.0];
	reset -> check_end_T_R_K28_5_cnt	 [weight=2.0];
	reset -> rx_config_d2	 [weight=2.0];
	reset -> rudi	 [weight=4.0];
	reset -> rx_config_d1	 [weight=2.0];
	reset -> D16_2_match	 [weight=2.0];
	reset -> D5_6_match	 [weight=2.0];
	S_PCS_RX_RECEIVE -> pcs_rx_next	 [weight=7.0];
	sync_status_d3 -> pcs_rx_next	 [weight=2.0];
	sync_status_d2 -> sync_status_d3	 [weight=1.0];
	sync_status_d1 -> sync_status_d2	 [weight=1.0];
	S_PCS_RX_TRI_RRI -> pcs_rx_next	 [weight=3.0];
	idle_match -> idle_cnt_m_inc	 [weight=1.0];
	receiving_m_set -> receiving	 [weight=2.0];
	check_end_R_R_K28_5_cnt -> check_end_R_R_K28_5_cnt	 [weight=1.0];
	xmit -> rudi_INVALID_m_set	 [weight=1.0];
	xmit -> xmit_nDATA	 [weight=1.0];
	xmit -> xmit_DATA	 [weight=1.0];
	xmit_DATA_CD -> xmit_DATA_CD_SPD	 [weight=1.0];
	xmit_DATA_CD -> receiving_m_clr	 [weight=1.0];
	xmit_DATA_CD -> receiving_m_set	 [weight=1.0];
	xmit_DATA_CD -> gmii_rxd_false_carrier_m_set	 [weight=2.0];
	xmit_DATA_CD -> xmit_DATA_CD_nSPD	 [weight=1.0];
	K28_5_match -> pcs_rx_next	 [weight=16.0];
	K28_5_match -> xmit_DATA_CD_nSPD_nK28_5	 [weight=1.0];
	K28_5_match -> receiving_m_set	 [weight=1.0];
	K28_5_match -> gmii_rxd_false_carrier_m_set	 [weight=2.0];
	mr_main_reset -> soft_reset	 [weight=1.0];
	ability_matched -> ability_matched_reg	 [weight=1.0];
	ability_matched -> ability_match	 [weight=1.0];
	early_end_cnt -> early_end_cnt	 [weight=1.0];
	rx_config_tmp -> rx_config	 [weight=1.0];
	rx_config_tmp -> rx_config_set	 [weight=1.0];
	check_end_T_R_K28_5_cnt -> check_end_T_R_K28_5_cnt	 [weight=1.0];
	rx_config_d2 -> rx_config_match2	 [weight=1.0];
	rx_config_d2 -> ability_d2	 [weight=1.0];
	rx_config_d2 -> acknowledge_match	 [weight=1.0];
	rx_config_d1 -> rx_config_match1	 [weight=1.0];
	rx_config_d1 -> ability_d1	 [weight=1.0];
	rx_config_d1 -> rx_config_d2	 [weight=1.0];
	gmii_rx_er_m_set -> gmii_rx_er	 [weight=2.0];
	ebi_K -> early_end_idle	 [weight=1.0];
	ebi_K -> early_end_config	 [weight=1.0];
	ebi_K -> check_end_T_R_K28_5	 [weight=1.0];
	ebi_K -> check_end_T_R_R	 [weight=1.0];
	ebi_K -> ebi_K_d1	 [weight=1.0];
	ebi_K -> check_end_R_R_K28_5	 [weight=1.0];
	ebi_K -> check_end_R_R_R	 [weight=1.0];
	ebi_K -> check_end_R_R_S	 [weight=1.0];
	S_PCS_RX_LINK_FAILED -> pcs_rx_next	 [weight=3.0];
	gmii_rxd_false_carrier_m_set -> gmii_rxd	 [weight=1.0];
	S_PCS_RX_WAIT_K -> pcs_rx_next	 [weight=5.0];
	ge_x_pcs_rx_stats_inc -> rx_frame_cnt	 [weight=1.0];
	ge_x_pcs_rx_stats_inc -> rx_data_cnt	 [weight=2.0];
	ge_x_pcs_rx_stats_inc -> check_end_R_R_R_cnt	 [weight=7.0];
	ge_x_pcs_rx_stats_inc -> check_end_T_R_R_cnt	 [weight=6.0];
	ge_x_pcs_rx_stats_inc -> rx_frame_pulse	 [weight=1.0];
	ge_x_pcs_rx_stats_inc -> check_end_R_R_S_cnt	 [weight=8.0];
	ge_x_pcs_rx_stats_inc -> check_end_R_R_K28_5_cnt	 [weight=5.0];
	ge_x_pcs_rx_stats_inc -> early_end_cnt	 [weight=3.0];
	ge_x_pcs_rx_stats_inc -> check_end_T_R_K28_5_cnt	 [weight=4.0];
	xmit_DATA_CD_nSPD -> pcs_rx_next	 [weight=1.0];
	xmit_DATA_CD_nSPD -> xmit_DATA_CD_nSPD_nK28_5	 [weight=1.0];
	rx_config_cnt_done -> rx_config_cnt_m_inc	 [weight=1.0];
	rx_config_cnt_done -> ability_matched	 [weight=1.0];
	S_PCS_RX_K -> pcs_rx_next	 [weight=10.0];
	S_PCS_RX_EPD2_CHECK_END -> pcs_rx_next	 [weight=5.0];
	idle_cnt_m_clr -> idle_cnt	 [weight=2.0];
}
