{
  "sha": "417f991f08cb869e8274e0a6af6c88b14413e0ec",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NDE3Zjk5MWYwOGNiODY5ZTgyNzRlMGE2YWY2Yzg4YjE0NDEzZTBlYw==",
  "commit": {
    "author": {
      "name": "Richard Earnshaw",
      "email": "rearnsha@arm.com",
      "date": "2021-07-01T10:37:13Z"
    },
    "committer": {
      "name": "Richard Earnshaw",
      "email": "rearnsha@arm.com",
      "date": "2021-07-01T10:37:13Z"
    },
    "message": "arm: don't treat XScale features as part of the FPU [PR 28031]\n\nAlthough the XScale and its iwMMX extensions are implemented in the\nArm co-processor space, they are not considered to be part of the FPU\nspecification.  In particular, they cannot be enabled or disabled via\na .fpu directive.  It's therefore incorrect to strip these properties\nwhen a new .fpu directive is encountered.\n\nNote that the legacy Maverick co-processor is considered to be a FPU\nand it is possible to control this via the .fpu directive.\n\ninclude:\n\n\tPR gas/28031\n\t* opcode/arm.h (FPU_ANY): Exclude XScale-related features.",
    "tree": {
      "sha": "8d43b7ce072d66c67b45c711c205aee349002248",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/8d43b7ce072d66c67b45c711c205aee349002248"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/417f991f08cb869e8274e0a6af6c88b14413e0ec",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/417f991f08cb869e8274e0a6af6c88b14413e0ec",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/417f991f08cb869e8274e0a6af6c88b14413e0ec",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/417f991f08cb869e8274e0a6af6c88b14413e0ec/comments",
  "author": null,
  "committer": null,
  "parents": [
    {
      "sha": "9cb74cfd815bfab451546206094b7ab49d382a24",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9cb74cfd815bfab451546206094b7ab49d382a24",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/9cb74cfd815bfab451546206094b7ab49d382a24"
    }
  ],
  "stats": {
    "total": 7,
    "additions": 6,
    "deletions": 1
  },
  "files": [
    {
      "sha": "06bc4c5d59b791f8dfb52da23edca71a12902c31",
      "filename": "include/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/417f991f08cb869e8274e0a6af6c88b14413e0ec/include/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/417f991f08cb869e8274e0a6af6c88b14413e0ec/include/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/ChangeLog?ref=417f991f08cb869e8274e0a6af6c88b14413e0ec",
      "patch": "@@ -1,3 +1,8 @@\n+2021-07-01  Richard Earnshaw  <rearnsha@arm.com>\n+\n+\tPR gas/28031\n+\t* opcode/arm.h (FPU_ANY): Exclude XScale-related features.\n+\n 2021-06-18  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* elf/common.h (GNU_PROPERTY_UINT32_AND_LO): New."
    },
    {
      "sha": "90c09a70658007b0c9027850338119ccc466dbd1",
      "filename": "include/opcode/arm.h",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/417f991f08cb869e8274e0a6af6c88b14413e0ec/include/opcode/arm.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/417f991f08cb869e8274e0a6af6c88b14413e0ec/include/opcode/arm.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/opcode/arm.h?ref=417f991f08cb869e8274e0a6af6c88b14413e0ec",
      "patch": "@@ -383,7 +383,7 @@\n #define ARM_ARCH_NONE\tARM_FEATURE_LOW (0, 0)\n #define FPU_NONE\tARM_FEATURE_LOW (0, 0)\n #define ARM_ANY\t\tARM_FEATURE (-1, -1 & ~ (ARM_EXT2_MVE | ARM_EXT2_MVE_FP), 0)\t/* Any basic core.  */\n-#define FPU_ANY\t\tARM_FEATURE_COPROC (-1) /* Any FPU.  */\n+#define FPU_ANY\t\tARM_FEATURE_COPROC (-1 & ~(ARM_CEXT_XSCALE | ARM_CEXT_IWMMXT | ARM_CEXT_IWMMXT2)) /* Any FPU.  */\n #define FPU_ANY_HARD\tARM_FEATURE_COPROC (FPU_FPA | FPU_VFP_HARD | FPU_MAVERICK)\n /* Extensions containing some Thumb-2 instructions.  If any is present, Thumb\n    ISA is Thumb-2.  */"
    }
  ]
}