#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd3392030 .scope module, "BUF" "BUF" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7ff56e160018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffd33ca880 .functor BUFZ 1, o0x7ff56e160018, C4<0>, C4<0>, C4<0>;
v0x7fffd3385000_0 .net "A", 0 0, o0x7ff56e160018;  0 drivers
v0x7fffd33852a0_0 .net "Y", 0 0, L_0x7fffd33ca880;  1 drivers
S_0x7fffd338b0f0 .scope module, "BancoPruebas_ParaleloSerial_IDL" "BancoPruebas_ParaleloSerial_IDL" 3 6;
 .timescale 0 0;
v0x7fffd33c9ea0_0 .net "IDL", 0 0, v0x7fffd33856b0_0;  1 drivers
v0x7fffd33c9f90_0 .net "IDL_estruct", 0 0, v0x7fffd33c7d40_0;  1 drivers
v0x7fffd33ca080_0 .net "active", 0 0, v0x7fffd33c9be0_0;  1 drivers
v0x7fffd33ca120_0 .net "clk_32f", 0 0, v0x7fffd33c9c80_0;  1 drivers
v0x7fffd33ca1c0_0 .net "clk_4f", 0 0, v0x7fffd33c9d20_0;  1 drivers
v0x7fffd33ca2b0_0 .net "reset", 0 0, v0x7fffd33c9dc0_0;  1 drivers
S_0x7fffd3390360 .scope module, "conductual" "ParaleloSerial_IDL" 3 16, 4 1 0, S_0x7fffd338b0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "active"
    .port_info 1 /INPUT 1 "clk_32f"
    .port_info 2 /INPUT 1 "clk_4f"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "IDL"
v0x7fffd33856b0_0 .var "IDL", 0 0;
v0x7fffd3385a00_0 .net "active", 0 0, v0x7fffd33c9be0_0;  alias, 1 drivers
v0x7fffd3394da0_0 .net "clk_32f", 0 0, v0x7fffd33c9c80_0;  alias, 1 drivers
v0x7fffd3394690_0 .net "clk_4f", 0 0, v0x7fffd33c9d20_0;  alias, 1 drivers
v0x7fffd3393f10_0 .net "reset", 0 0, v0x7fffd33c9dc0_0;  alias, 1 drivers
v0x7fffd33af340_0 .var "selector", 2 0;
E_0x7fffd3374110 .event posedge, v0x7fffd3394da0_0;
E_0x7fffd3374220 .event edge, v0x7fffd3393f10_0, v0x7fffd3385a00_0, v0x7fffd33af340_0;
S_0x7fffd33af4c0 .scope module, "estructural" "ParaleloSerial_IDL_estruct" 3 35, 5 5 0, S_0x7fffd338b0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "active"
    .port_info 1 /INPUT 1 "clk_32f"
    .port_info 2 /INPUT 1 "clk_4f"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "IDL_estruct"
v0x7fffd33c7d40_0 .var "IDL_estruct", 0 0;
v0x7fffd33c7e00_0 .net "_00_", 0 0, L_0x7fffd33ccc90;  1 drivers
v0x7fffd33c7ee0_0 .net "_01_", 0 0, L_0x7fffd33cb6e0;  1 drivers
v0x7fffd33c7f80_0 .net "_02_", 0 0, L_0x7fffd33cb4b0;  1 drivers
v0x7fffd33c8020_0 .net "_03_", 0 0, L_0x7fffd33cd6e0;  1 drivers
v0x7fffd33c8160_0 .net "_04_", 0 0, L_0x7fffd33ca910;  1 drivers
v0x7fffd33c8200_0 .net "_05_", 0 0, L_0x7fffd33caa30;  1 drivers
v0x7fffd33c8500_0 .net "_06_", 0 0, L_0x7fffd33cadb0;  1 drivers
v0x7fffd33c85a0_0 .net "_07_", 0 0, L_0x7fffd33cb0e0;  1 drivers
v0x7fffd33c86d0_0 .net "_08_", 0 0, L_0x7fffd33cb300;  1 drivers
v0x7fffd33c87c0_0 .net "_09_", 0 0, L_0x7fffd33cb880;  1 drivers
v0x7fffd33c88b0_0 .net "_10_", 0 0, L_0x7fffd33cba70;  1 drivers
v0x7fffd33c89a0_0 .net "_11_", 0 0, L_0x7fffd33cbbb0;  1 drivers
v0x7fffd33c8a90_0 .net "_12_", 0 0, L_0x7fffd33cbfd0;  1 drivers
v0x7fffd33c8b80_0 .net "_13_", 0 0, L_0x7fffd33cc180;  1 drivers
v0x7fffd33c8c70_0 .net "_14_", 0 0, L_0x7fffd33cc3e0;  1 drivers
v0x7fffd33c8d60_0 .net "_15_", 0 0, L_0x7fffd33cc620;  1 drivers
v0x7fffd33c8e50_0 .net "_16_", 0 0, L_0x7fffd33cc740;  1 drivers
v0x7fffd33c8f40_0 .net "_17_", 0 0, L_0x7fffd33cca50;  1 drivers
v0x7fffd33c9030_0 .net "_18_", 0 0, L_0x7fffd33ccdb0;  1 drivers
v0x7fffd33c9120_0 .net "_19_", 0 0, L_0x7fffd33cd120;  1 drivers
v0x7fffd33c9210_0 .net "_20_", 0 0, L_0x7fffd33cd2d0;  1 drivers
v0x7fffd33c9300_0 .net "_21_", 0 0, L_0x7fffd33cd530;  1 drivers
v0x7fffd33c93f0_0 .net "active", 0 0, v0x7fffd33c9be0_0;  alias, 1 drivers
v0x7fffd33c9490_0 .net "clk_32f", 0 0, v0x7fffd33c9c80_0;  alias, 1 drivers
v0x7fffd33c9530_0 .net "clk_4f", 0 0, v0x7fffd33c9d20_0;  alias, 1 drivers
v0x7fffd33c95d0_0 .net "reset", 0 0, v0x7fffd33c9dc0_0;  alias, 1 drivers
v0x7fffd33c9670_0 .net "selector", 2 0, L_0x7fffd33cd770;  1 drivers
E_0x7fffd3395840 .event edge, v0x7fffd33c5180_0;
L_0x7fffd33caaf0 .part L_0x7fffd33cd770, 0, 1;
L_0x7fffd33cabe0 .part L_0x7fffd33cd770, 1, 1;
L_0x7fffd33cae70 .part L_0x7fffd33cd770, 0, 1;
L_0x7fffd33caf60 .part L_0x7fffd33cd770, 1, 1;
L_0x7fffd33cb750 .part L_0x7fffd33cd770, 0, 1;
L_0x7fffd33cb940 .part L_0x7fffd33cd770, 0, 1;
L_0x7fffd33cbc20 .part L_0x7fffd33cd770, 2, 1;
L_0x7fffd33cbd10 .part L_0x7fffd33cd770, 1, 1;
L_0x7fffd33cc090 .part L_0x7fffd33cd770, 0, 1;
L_0x7fffd33cc7b0 .part L_0x7fffd33cd770, 2, 1;
L_0x7fffd33cc8b0 .part L_0x7fffd33cd770, 1, 1;
L_0x7fffd33cce20 .part L_0x7fffd33cd770, 2, 1;
L_0x7fffd33cd1e0 .part L_0x7fffd33cd770, 2, 1;
L_0x7fffd33cd770 .concat8 [ 1 1 1 0], v0x7fffd33c7250_0, v0x7fffd33c7750_0, v0x7fffd33c7c30_0;
S_0x7fffd33af6d0 .scope module, "_22_" "NOT" 5 42, 2 8 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffd33ca910 .functor NOT 1, v0x7fffd33c9dc0_0, C4<0>, C4<0>, C4<0>;
v0x7fffd33af890_0 .net "A", 0 0, v0x7fffd33c9dc0_0;  alias, 1 drivers
v0x7fffd33af950_0 .net "Y", 0 0, L_0x7fffd33ca910;  alias, 1 drivers
S_0x7fffd33bfc30 .scope module, "_23_" "NAND" 5 46, 2 14 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33ca9a0 .functor AND 1, L_0x7fffd33caaf0, L_0x7fffd33cabe0, C4<1>, C4<1>;
L_0x7fffd33caa30 .functor NOT 1, L_0x7fffd33ca9a0, C4<0>, C4<0>, C4<0>;
v0x7fffd33afaa0_0 .net "A", 0 0, L_0x7fffd33caaf0;  1 drivers
v0x7fffd33bfdb0_0 .net "B", 0 0, L_0x7fffd33cabe0;  1 drivers
v0x7fffd33bfe70_0 .net "Y", 0 0, L_0x7fffd33caa30;  alias, 1 drivers
v0x7fffd33bff40_0 .net *"_s0", 0 0, L_0x7fffd33ca9a0;  1 drivers
S_0x7fffd33c00a0 .scope module, "_24_" "NOR" 5 51, 2 20 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cad20 .functor OR 1, L_0x7fffd33cae70, L_0x7fffd33caf60, C4<0>, C4<0>;
L_0x7fffd33cadb0 .functor NOT 1, L_0x7fffd33cad20, C4<0>, C4<0>, C4<0>;
v0x7fffd33c02f0_0 .net "A", 0 0, L_0x7fffd33cae70;  1 drivers
v0x7fffd33c03b0_0 .net "B", 0 0, L_0x7fffd33caf60;  1 drivers
v0x7fffd33c0470_0 .net "Y", 0 0, L_0x7fffd33cadb0;  alias, 1 drivers
v0x7fffd33c0540_0 .net *"_s0", 0 0, L_0x7fffd33cad20;  1 drivers
S_0x7fffd33c06a0 .scope module, "_25_" "NOT" 5 56, 2 8 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffd33cb0e0 .functor NOT 1, L_0x7fffd33cadb0, C4<0>, C4<0>, C4<0>;
v0x7fffd33c08b0_0 .net "A", 0 0, L_0x7fffd33cadb0;  alias, 1 drivers
v0x7fffd33c09a0_0 .net "Y", 0 0, L_0x7fffd33cb0e0;  alias, 1 drivers
S_0x7fffd33c0aa0 .scope module, "_26_" "NAND" 5 60, 2 14 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cb1e0 .functor AND 1, L_0x7fffd33caa30, L_0x7fffd33cb0e0, C4<1>, C4<1>;
L_0x7fffd33cb300 .functor NOT 1, L_0x7fffd33cb1e0, C4<0>, C4<0>, C4<0>;
v0x7fffd33c0d10_0 .net "A", 0 0, L_0x7fffd33caa30;  alias, 1 drivers
v0x7fffd33c0dd0_0 .net "B", 0 0, L_0x7fffd33cb0e0;  alias, 1 drivers
v0x7fffd33c0ea0_0 .net "Y", 0 0, L_0x7fffd33cb300;  alias, 1 drivers
v0x7fffd33c0f70_0 .net *"_s0", 0 0, L_0x7fffd33cb1e0;  1 drivers
S_0x7fffd33c1090 .scope module, "_27_" "NAND" 5 65, 2 14 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cb390 .functor AND 1, L_0x7fffd33ca910, L_0x7fffd33cb300, C4<1>, C4<1>;
L_0x7fffd33cb4b0 .functor NOT 1, L_0x7fffd33cb390, C4<0>, C4<0>, C4<0>;
v0x7fffd33c12b0_0 .net "A", 0 0, L_0x7fffd33ca910;  alias, 1 drivers
v0x7fffd33c13a0_0 .net "B", 0 0, L_0x7fffd33cb300;  alias, 1 drivers
v0x7fffd33c1470_0 .net "Y", 0 0, L_0x7fffd33cb4b0;  alias, 1 drivers
v0x7fffd33c1540_0 .net *"_s0", 0 0, L_0x7fffd33cb390;  1 drivers
S_0x7fffd33c1660 .scope module, "_28_" "NAND" 5 70, 2 14 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cb540 .functor AND 1, L_0x7fffd33ca910, L_0x7fffd33cb750, C4<1>, C4<1>;
L_0x7fffd33cb6e0 .functor NOT 1, L_0x7fffd33cb540, C4<0>, C4<0>, C4<0>;
v0x7fffd33c1880_0 .net "A", 0 0, L_0x7fffd33ca910;  alias, 1 drivers
v0x7fffd33c1990_0 .net "B", 0 0, L_0x7fffd33cb750;  1 drivers
v0x7fffd33c1a50_0 .net "Y", 0 0, L_0x7fffd33cb6e0;  alias, 1 drivers
v0x7fffd33c1af0_0 .net *"_s0", 0 0, L_0x7fffd33cb540;  1 drivers
S_0x7fffd33c1c50 .scope module, "_29_" "NAND" 5 75, 2 14 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cb7f0 .functor AND 1, L_0x7fffd33cb940, v0x7fffd33c9be0_0, C4<1>, C4<1>;
L_0x7fffd33cb880 .functor NOT 1, L_0x7fffd33cb7f0, C4<0>, C4<0>, C4<0>;
v0x7fffd33c1e70_0 .net "A", 0 0, L_0x7fffd33cb940;  1 drivers
v0x7fffd33c1f50_0 .net "B", 0 0, v0x7fffd33c9be0_0;  alias, 1 drivers
v0x7fffd33c2040_0 .net "Y", 0 0, L_0x7fffd33cb880;  alias, 1 drivers
v0x7fffd33c2110_0 .net *"_s0", 0 0, L_0x7fffd33cb7f0;  1 drivers
S_0x7fffd33c2230 .scope module, "_30_" "NOT" 5 80, 2 8 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffd33cba70 .functor NOT 1, L_0x7fffd33cb880, C4<0>, C4<0>, C4<0>;
v0x7fffd33c24d0_0 .net "A", 0 0, L_0x7fffd33cb880;  alias, 1 drivers
v0x7fffd33c25c0_0 .net "Y", 0 0, L_0x7fffd33cba70;  alias, 1 drivers
S_0x7fffd33c26c0 .scope module, "_31_" "NOR" 5 84, 2 20 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cbb20 .functor OR 1, L_0x7fffd33cbc20, L_0x7fffd33cbd10, C4<0>, C4<0>;
L_0x7fffd33cbbb0 .functor NOT 1, L_0x7fffd33cbb20, C4<0>, C4<0>, C4<0>;
v0x7fffd33c2890_0 .net "A", 0 0, L_0x7fffd33cbc20;  1 drivers
v0x7fffd33c2970_0 .net "B", 0 0, L_0x7fffd33cbd10;  1 drivers
v0x7fffd33c2a30_0 .net "Y", 0 0, L_0x7fffd33cbbb0;  alias, 1 drivers
v0x7fffd33c2b00_0 .net *"_s0", 0 0, L_0x7fffd33cbb20;  1 drivers
S_0x7fffd33c2c60 .scope module, "_32_" "NOR" 5 89, 2 20 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cbf60 .functor OR 1, L_0x7fffd33cc090, v0x7fffd33c9be0_0, C4<0>, C4<0>;
L_0x7fffd33cbfd0 .functor NOT 1, L_0x7fffd33cbf60, C4<0>, C4<0>, C4<0>;
v0x7fffd33c2e80_0 .net "A", 0 0, L_0x7fffd33cc090;  1 drivers
v0x7fffd33c2f60_0 .net "B", 0 0, v0x7fffd33c9be0_0;  alias, 1 drivers
v0x7fffd33c3070_0 .net "Y", 0 0, L_0x7fffd33cbfd0;  alias, 1 drivers
v0x7fffd33c3110_0 .net *"_s0", 0 0, L_0x7fffd33cbf60;  1 drivers
S_0x7fffd33c3250 .scope module, "_33_" "NOT" 5 94, 2 8 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffd33cc180 .functor NOT 1, L_0x7fffd33cbfd0, C4<0>, C4<0>, C4<0>;
v0x7fffd33c3460_0 .net "A", 0 0, L_0x7fffd33cbfd0;  alias, 1 drivers
v0x7fffd33c3550_0 .net "Y", 0 0, L_0x7fffd33cc180;  alias, 1 drivers
S_0x7fffd33c3650 .scope module, "_34_" "NAND" 5 98, 2 14 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cc230 .functor AND 1, L_0x7fffd33cbbb0, L_0x7fffd33cc180, C4<1>, C4<1>;
L_0x7fffd33cc3e0 .functor NOT 1, L_0x7fffd33cc230, C4<0>, C4<0>, C4<0>;
v0x7fffd33c3870_0 .net "A", 0 0, L_0x7fffd33cbbb0;  alias, 1 drivers
v0x7fffd33c3960_0 .net "B", 0 0, L_0x7fffd33cc180;  alias, 1 drivers
v0x7fffd33c3a30_0 .net "Y", 0 0, L_0x7fffd33cc3e0;  alias, 1 drivers
v0x7fffd33c3b00_0 .net *"_s0", 0 0, L_0x7fffd33cc230;  1 drivers
S_0x7fffd33c3c20 .scope module, "_35_" "NOR" 5 103, 2 20 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cc470 .functor OR 1, L_0x7fffd33cba70, L_0x7fffd33cc3e0, C4<0>, C4<0>;
L_0x7fffd33cc620 .functor NOT 1, L_0x7fffd33cc470, C4<0>, C4<0>, C4<0>;
v0x7fffd33c3e40_0 .net "A", 0 0, L_0x7fffd33cba70;  alias, 1 drivers
v0x7fffd33c3f30_0 .net "B", 0 0, L_0x7fffd33cc3e0;  alias, 1 drivers
v0x7fffd33c4000_0 .net "Y", 0 0, L_0x7fffd33cc620;  alias, 1 drivers
v0x7fffd33c40d0_0 .net *"_s0", 0 0, L_0x7fffd33cc470;  1 drivers
S_0x7fffd33c41f0 .scope module, "_36_" "NAND" 5 108, 2 14 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cc6b0 .functor AND 1, L_0x7fffd33cc7b0, L_0x7fffd33cc8b0, C4<1>, C4<1>;
L_0x7fffd33cc740 .functor NOT 1, L_0x7fffd33cc6b0, C4<0>, C4<0>, C4<0>;
v0x7fffd33c4410_0 .net "A", 0 0, L_0x7fffd33cc7b0;  1 drivers
v0x7fffd33c44f0_0 .net "B", 0 0, L_0x7fffd33cc8b0;  1 drivers
v0x7fffd33c45b0_0 .net "Y", 0 0, L_0x7fffd33cc740;  alias, 1 drivers
v0x7fffd33c4680_0 .net *"_s0", 0 0, L_0x7fffd33cc6b0;  1 drivers
S_0x7fffd33c47e0 .scope module, "_37_" "NAND" 5 113, 2 14 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cc950 .functor AND 1, L_0x7fffd33ca910, L_0x7fffd33cc740, C4<1>, C4<1>;
L_0x7fffd33cca50 .functor NOT 1, L_0x7fffd33cc950, C4<0>, C4<0>, C4<0>;
v0x7fffd33c4a00_0 .net "A", 0 0, L_0x7fffd33ca910;  alias, 1 drivers
v0x7fffd33c4ac0_0 .net "B", 0 0, L_0x7fffd33cc740;  alias, 1 drivers
v0x7fffd33c4bb0_0 .net "Y", 0 0, L_0x7fffd33cca50;  alias, 1 drivers
v0x7fffd33c4c80_0 .net *"_s0", 0 0, L_0x7fffd33cc950;  1 drivers
S_0x7fffd33c4da0 .scope module, "_38_" "NOR" 5 118, 2 20 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33ccae0 .functor OR 1, L_0x7fffd33cc620, L_0x7fffd33cca50, C4<0>, C4<0>;
L_0x7fffd33ccc90 .functor NOT 1, L_0x7fffd33ccae0, C4<0>, C4<0>, C4<0>;
v0x7fffd33c4fc0_0 .net "A", 0 0, L_0x7fffd33cc620;  alias, 1 drivers
v0x7fffd33c50b0_0 .net "B", 0 0, L_0x7fffd33cca50;  alias, 1 drivers
v0x7fffd33c5180_0 .net "Y", 0 0, L_0x7fffd33ccc90;  alias, 1 drivers
v0x7fffd33c5250_0 .net *"_s0", 0 0, L_0x7fffd33ccae0;  1 drivers
S_0x7fffd33c5370 .scope module, "_39_" "NOR" 5 123, 2 20 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33ccd20 .functor OR 1, L_0x7fffd33cce20, L_0x7fffd33caa30, C4<0>, C4<0>;
L_0x7fffd33ccdb0 .functor NOT 1, L_0x7fffd33ccd20, C4<0>, C4<0>, C4<0>;
v0x7fffd33c5590_0 .net "A", 0 0, L_0x7fffd33cce20;  1 drivers
v0x7fffd33c5670_0 .net "B", 0 0, L_0x7fffd33caa30;  alias, 1 drivers
v0x7fffd33c5780_0 .net "Y", 0 0, L_0x7fffd33ccdb0;  alias, 1 drivers
v0x7fffd33c5820_0 .net *"_s0", 0 0, L_0x7fffd33ccd20;  1 drivers
S_0x7fffd33c5960 .scope module, "_40_" "NAND" 5 128, 2 14 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33ccf80 .functor AND 1, L_0x7fffd33cd1e0, L_0x7fffd33caa30, C4<1>, C4<1>;
L_0x7fffd33cd120 .functor NOT 1, L_0x7fffd33ccf80, C4<0>, C4<0>, C4<0>;
v0x7fffd33c5b80_0 .net "A", 0 0, L_0x7fffd33cd1e0;  1 drivers
v0x7fffd33c5c60_0 .net "B", 0 0, L_0x7fffd33caa30;  alias, 1 drivers
v0x7fffd33c5d20_0 .net "Y", 0 0, L_0x7fffd33cd120;  alias, 1 drivers
v0x7fffd33c5df0_0 .net *"_s0", 0 0, L_0x7fffd33ccf80;  1 drivers
S_0x7fffd33c5f30 .scope module, "_41_" "NOT" 5 133, 2 8 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffd33cd2d0 .functor NOT 1, L_0x7fffd33cd120, C4<0>, C4<0>, C4<0>;
v0x7fffd33c6140_0 .net "A", 0 0, L_0x7fffd33cd120;  alias, 1 drivers
v0x7fffd33c6230_0 .net "Y", 0 0, L_0x7fffd33cd2d0;  alias, 1 drivers
S_0x7fffd33c6330 .scope module, "_42_" "NOR" 5 137, 2 20 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cd380 .functor OR 1, L_0x7fffd33ccdb0, L_0x7fffd33cd2d0, C4<0>, C4<0>;
L_0x7fffd33cd530 .functor NOT 1, L_0x7fffd33cd380, C4<0>, C4<0>, C4<0>;
v0x7fffd33c6550_0 .net "A", 0 0, L_0x7fffd33ccdb0;  alias, 1 drivers
v0x7fffd33c6640_0 .net "B", 0 0, L_0x7fffd33cd2d0;  alias, 1 drivers
v0x7fffd33c6710_0 .net "Y", 0 0, L_0x7fffd33cd530;  alias, 1 drivers
v0x7fffd33c67e0_0 .net *"_s0", 0 0, L_0x7fffd33cd380;  1 drivers
S_0x7fffd33c6900 .scope module, "_43_" "NAND" 5 142, 2 14 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffd33cd5c0 .functor AND 1, L_0x7fffd33ca910, L_0x7fffd33cd530, C4<1>, C4<1>;
L_0x7fffd33cd6e0 .functor NOT 1, L_0x7fffd33cd5c0, C4<0>, C4<0>, C4<0>;
v0x7fffd33c6b20_0 .net "A", 0 0, L_0x7fffd33ca910;  alias, 1 drivers
v0x7fffd33c6be0_0 .net "B", 0 0, L_0x7fffd33cd530;  alias, 1 drivers
v0x7fffd33c6cd0_0 .net "Y", 0 0, L_0x7fffd33cd6e0;  alias, 1 drivers
v0x7fffd33c6da0_0 .net *"_s0", 0 0, L_0x7fffd33cd5c0;  1 drivers
S_0x7fffd33c6ec0 .scope module, "_44_" "DFF" 5 148, 2 26 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffd33c7090_0 .net "C", 0 0, v0x7fffd33c9c80_0;  alias, 1 drivers
v0x7fffd33c7180_0 .net "D", 0 0, L_0x7fffd33cb6e0;  alias, 1 drivers
v0x7fffd33c7250_0 .var "Q", 0 0;
S_0x7fffd33c7360 .scope module, "_45_" "DFF" 5 154, 2 26 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffd33c7580_0 .net "C", 0 0, v0x7fffd33c9c80_0;  alias, 1 drivers
v0x7fffd33c7690_0 .net "D", 0 0, L_0x7fffd33cb4b0;  alias, 1 drivers
v0x7fffd33c7750_0 .var "Q", 0 0;
S_0x7fffd33c7860 .scope module, "_46_" "DFF" 5 160, 2 26 0, S_0x7fffd33af4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffd33c7a80_0 .net "C", 0 0, v0x7fffd33c9c80_0;  alias, 1 drivers
v0x7fffd33c7b40_0 .net "D", 0 0, L_0x7fffd33cd6e0;  alias, 1 drivers
v0x7fffd33c7c30_0 .var "Q", 0 0;
S_0x7fffd33c9750 .scope module, "probador" "Probador_ParaleloSerial_IDL" 3 25, 6 1 0, S_0x7fffd338b0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "active"
    .port_info 1 /OUTPUT 1 "clk_32f"
    .port_info 2 /OUTPUT 1 "clk_4f"
    .port_info 3 /OUTPUT 1 "reset"
    .port_info 4 /INPUT 1 "IDL"
    .port_info 5 /INPUT 1 "IDL_estruct"
v0x7fffd33c9aa0_0 .net "IDL", 0 0, v0x7fffd33856b0_0;  alias, 1 drivers
v0x7fffd33c9b40_0 .net "IDL_estruct", 0 0, v0x7fffd33c7d40_0;  alias, 1 drivers
v0x7fffd33c9be0_0 .var "active", 0 0;
v0x7fffd33c9c80_0 .var "clk_32f", 0 0;
v0x7fffd33c9d20_0 .var "clk_4f", 0 0;
v0x7fffd33c9dc0_0 .var "reset", 0 0;
E_0x7fffd33c8350 .event posedge, v0x7fffd3394690_0;
S_0x7fffd338d200 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7ff56e161cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd33ca420_0 .net "C", 0 0, o0x7ff56e161cc8;  0 drivers
o0x7ff56e161cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd33ca500_0 .net "D", 0 0, o0x7ff56e161cf8;  0 drivers
v0x7fffd33ca5c0_0 .var "Q", 0 0;
o0x7ff56e161d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd33ca660_0 .net "R", 0 0, o0x7ff56e161d58;  0 drivers
o0x7ff56e161d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd33ca720_0 .net "S", 0 0, o0x7ff56e161d88;  0 drivers
E_0x7fffd33c8390 .event posedge, v0x7fffd33ca660_0, v0x7fffd33ca720_0, v0x7fffd33ca420_0;
    .scope S_0x7fffd3390360;
T_0 ;
    %wait E_0x7fffd3374220;
    %load/vec4 v0x7fffd3393f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd3385a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7fffd33af340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
T_0.2 ;
    %load/vec4 v0x7fffd3385a00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %load/vec4 v0x7fffd33af340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %jmp T_0.23;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.23;
T_0.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.23;
T_0.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.23;
T_0.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.23;
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.23;
T_0.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.23;
T_0.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd33856b0_0, 0, 1;
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
T_0.13 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd3390360;
T_1 ;
    %wait E_0x7fffd3374110;
    %load/vec4 v0x7fffd3393f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffd33af340_0, 0, 3;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffd33af340_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffd33af340_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffd33c9750;
T_2 ;
    %vpi_call 6 10 "$dumpfile", "SerialParalelo_IDL.vcd" {0 0 0};
    %vpi_call 6 11 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd33c9dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd33c9dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd33c9be0_0, 0;
    %wait E_0x7fffd3374110;
    %wait E_0x7fffd3374110;
    %wait E_0x7fffd3374110;
    %wait E_0x7fffd3374110;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd33c9dc0_0, 0, 1;
    %wait E_0x7fffd33c8350;
    %pushi/vec4 2, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffd33c8350;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd33c9be0_0, 0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffd33c8350;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd33c9be0_0, 0;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffd33c8350;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd33c9be0_0, 0;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %wait E_0x7fffd33c8350;
    %wait E_0x7fffd33c8350;
    %vpi_call 6 46 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffd33c9750;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd33c9d20_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fffd33c9750;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd33c9c80_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7fffd33c9750;
T_5 ;
    %delay 64, 0;
    %load/vec4 v0x7fffd33c9d20_0;
    %inv;
    %assign/vec4 v0x7fffd33c9d20_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd33c9750;
T_6 ;
    %delay 8, 0;
    %load/vec4 v0x7fffd33c9c80_0;
    %inv;
    %assign/vec4 v0x7fffd33c9c80_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffd33c6ec0;
T_7 ;
    %wait E_0x7fffd3374110;
    %load/vec4 v0x7fffd33c7180_0;
    %assign/vec4 v0x7fffd33c7250_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd33c7360;
T_8 ;
    %wait E_0x7fffd3374110;
    %load/vec4 v0x7fffd33c7690_0;
    %assign/vec4 v0x7fffd33c7750_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffd33c7860;
T_9 ;
    %wait E_0x7fffd3374110;
    %load/vec4 v0x7fffd33c7b40_0;
    %assign/vec4 v0x7fffd33c7c30_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffd33af4c0;
T_10 ;
    %wait E_0x7fffd3395840;
    %load/vec4 v0x7fffd33c7e00_0;
    %store/vec4 v0x7fffd33c7d40_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffd338d200;
T_11 ;
    %wait E_0x7fffd33c8390;
    %load/vec4 v0x7fffd33ca720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd33ca5c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffd33ca660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd33ca5c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fffd33ca500_0;
    %assign/vec4 v0x7fffd33ca5c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "BancoPruebas_ParaleloSerial_IDL.v";
    "./ParaleloSerial_IDL.v";
    "./ParaleloSerial_IDL_estruct.v";
    "./Probador_ParaleloSerial_IDL.v";
