Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1263
design__instance__area,9029.91
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.001454419456422329
power__switching__total,0.0024593069683760405
power__leakage__total,1.1065598215509453e-08
power__total,0.0039137378334999084
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.005693
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.005693
timing__hold__ws__corner:nom_tt_025C_1v80,0.352366
timing__setup__ws__corner:nom_tt_025C_1v80,6.969111
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.352366
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.616173
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,52
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.008343
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.008343
timing__hold__ws__corner:nom_ss_100C_1v60,0.91006
timing__setup__ws__corner:nom_ss_100C_1v60,-1.340595
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-8.037825
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.340595
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.91006
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,17.452675
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.004504
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.004504
timing__hold__ws__corner:nom_ff_n40C_1v95,0.124129
timing__setup__ws__corner:nom_ff_n40C_1v95,10.218952
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.124129
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,19.02791
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,67
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,0.008868
clock__skew__worst_setup,0.004419
timing__hold__ws,0.120208
timing__setup__ws,-1.566996
timing__hold__tns,0.0
timing__setup__tns,-9.394811
timing__hold__wns,0.0
timing__setup__wns,-1.566996
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120208
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,17.430763
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1263
design__instance__area__stdcell,9029.91
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.547489
design__instance__utilization__stdcell,0.547489
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,29714.5
design__violations,0
design__instance__count__setup_buffer,7
design__instance__count__hold_buffer,2
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1057
route__net__special,2
route__drc_errors__iter:1,1260
route__wirelength__iter:1,36474
route__drc_errors__iter:2,660
route__wirelength__iter:2,36041
route__drc_errors__iter:3,683
route__wirelength__iter:3,35948
route__drc_errors__iter:4,235
route__wirelength__iter:4,36025
route__drc_errors__iter:5,64
route__wirelength__iter:5,36003
route__drc_errors__iter:6,30
route__wirelength__iter:6,36004
route__drc_errors__iter:7,29
route__wirelength__iter:7,36005
route__drc_errors__iter:8,29
route__wirelength__iter:8,36005
route__drc_errors__iter:9,26
route__wirelength__iter:9,36004
route__drc_errors__iter:10,14
route__wirelength__iter:10,36011
route__drc_errors__iter:11,0
route__wirelength__iter:11,35998
route__drc_errors,0
route__wirelength,35998
route__vias,8827
route__vias__singlecut,8827
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,325.14
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.005629
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.005629
timing__hold__ws__corner:min_tt_025C_1v80,0.347876
timing__setup__ws__corner:min_tt_025C_1v80,7.121094
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.347876
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.631071
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,29
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.008868
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.008868
timing__hold__ws__corner:min_ss_100C_1v60,0.901947
timing__setup__ws__corner:min_ss_100C_1v60,-1.065835
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-6.389931
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-1.065835
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.901947
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,17.472122
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.004419
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.004419
timing__hold__ws__corner:min_ff_n40C_1v95,0.120208
timing__setup__ws__corner:min_ff_n40C_1v95,10.317918
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.120208
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.035633
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.006222
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.006222
timing__hold__ws__corner:max_tt_025C_1v80,0.357159
timing__setup__ws__corner:max_tt_025C_1v80,6.843198
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.357159
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.600958
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,67
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.00847
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.00847
timing__hold__ws__corner:max_ss_100C_1v60,0.920998
timing__setup__ws__corner:max_ss_100C_1v60,-1.566996
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-9.394811
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-1.566996
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.920998
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,17.430763
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.005038
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.005038
timing__hold__ws__corner:max_ff_n40C_1v95,0.128126
timing__setup__ws__corner:max_ff_n40C_1v95,10.134765
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.128126
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,19.020399
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79971
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000292608
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000238476
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000681193
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000238476
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00006810000000000000189466498046186870851670391857624053955078125
ir__drop__worst,0.0002930000000000000204107564183431122728507034480571746826171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
