//File?LFSR.v

`timescale 1ns/1ns

module LFSR(output reg [1:26] q,  // 26 bit data output.
            input clk,            // Clock input.
            input rst_n,          // Synchronous reset input
            input load,           // Synchronous load input.
            input [1:26] din      // 26 bit parallel data input.
            );
  reg tmp;        
    
  always @(posedge clk) begin
    if (!rst_n)  q = 26'b0;
    else begin
      if (load) q = |din? din : 26'b1;
      else begin
        if (q == 26'b0) q = 26'b1;
        else begin
         tmp = q[26]+q[8]+q[7]+q[1]+1'b1;
         q = q << 1;
         q[26] = tmp;
        end
      end
    end
  end

endmodule  
        