
*** Running vivado
    with args -log Controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Controller.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Controller.tcl -notrace
Command: synth_design -top Controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 404.781 ; gain = 99.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/Controller.vhd:17]
INFO: [Synth 8-3491] module 'ClockingWizard' declared at 'C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.runs/synth_1/.Xil/Vivado-8820-DESKTOP-3EC4Q02/realtime/ClockingWizard_stub.vhdl:5' bound to instance 'clk' of component 'ClockingWizard' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/Controller.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ClockingWizard' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.runs/synth_1/.Xil/Vivado-8820-DESKTOP-3EC4Q02/realtime/ClockingWizard_stub.vhdl:13]
INFO: [Synth 8-3491] module 'VPulse' declared at 'C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/VPulse.vhd:5' bound to instance 'VSync' of component 'VPulse' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/Controller.vhd:81]
INFO: [Synth 8-638] synthesizing module 'VPulse' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/VPulse.vhd:24]
	Parameter g_visible bound to: 480 - type: integer 
	Parameter g_front bound to: 10 - type: integer 
	Parameter g_back bound to: 33 - type: integer 
	Parameter g_sync bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'HPulse' declared at 'C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/HPulse.vhd:5' bound to instance 'HS' of component 'HPulse' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/VPulse.vhd:45]
INFO: [Synth 8-638] synthesizing module 'HPulse' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/HPulse.vhd:19]
	Parameter g_visible bound to: 640 - type: integer 
	Parameter g_front bound to: 16 - type: integer 
	Parameter g_sync bound to: 96 - type: integer 
	Parameter g_back bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HPulse' (1#1) [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/HPulse.vhd:19]
WARNING: [Synth 8-549] port width mismatch for port 'Hcounter_out': port width = 10, actual width = 32 [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/VPulse.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'VPulse' (2#1) [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/VPulse.vhd:24]
INFO: [Synth 8-3491] module 'VideoMemory' declared at 'C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.runs/synth_1/.Xil/Vivado-8820-DESKTOP-3EC4Q02/realtime/VideoMemory_stub.vhdl:5' bound to instance 'VideoMem' of component 'VideoMemory' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/Controller.vhd:90]
INFO: [Synth 8-638] synthesizing module 'VideoMemory' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.runs/synth_1/.Xil/Vivado-8820-DESKTOP-3EC4Q02/realtime/VideoMemory_stub.vhdl:21]
WARNING: [Synth 8-614] signal 'doutb' is read in the process but is not in the sensitivity list [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/Controller.vhd:105]
WARNING: [Synth 8-614] signal 'Write' is read in the process but is not in the sensitivity list [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/Controller.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'Controller' (3#1) [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/Controller.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 459.723 ; gain = 154.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 459.723 ; gain = 154.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 459.723 ; gain = 154.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Wout/Documents/School/3 digitale Elektronica/project1/clockingwiz/ClockingWizard/ClockingWizard_in_context.xdc] for cell 'clk'
Finished Parsing XDC File [c:/Users/Wout/Documents/School/3 digitale Elektronica/project1/clockingwiz/ClockingWizard/ClockingWizard_in_context.xdc] for cell 'clk'
Parsing XDC File [c:/Users/Wout/Documents/School/3 digitale Elektronica/project1/mem/VideoMemory/VideoMemory_in_context.xdc] for cell 'VideoMem'
Finished Parsing XDC File [c:/Users/Wout/Documents/School/3 digitale Elektronica/project1/mem/VideoMemory/VideoMemory_in_context.xdc] for cell 'VideoMem'
Parsing XDC File [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/constrs_1/new/Nexys-A7-100t-Master.xdc]
Finished Parsing XDC File [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/constrs_1/new/Nexys-A7-100t-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/constrs_1/new/Nexys-A7-100t-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 792.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 792.551 ; gain = 487.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 792.551 ; gain = 487.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  {c:/Users/Wout/Documents/School/3 digitale Elektronica/project1/clockingwiz/ClockingWizard/ClockingWizard_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  {c:/Users/Wout/Documents/School/3 digitale Elektronica/project1/clockingwiz/ClockingWizard/ClockingWizard_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VideoMem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 792.551 ; gain = 487.246
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'VGA_R_reg' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/Controller.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'VGA_G_reg' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/Controller.vhd:119]
WARNING: [Synth 8-327] inferring latch for variable 'VGA_B_reg' [C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.srcs/sources_1/new/Controller.vhd:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 792.551 ; gain = 487.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HPulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module VPulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'VGA_B_reg[0]' (LDC) to 'VGA_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_B_reg[1]' (LDC) to 'VGA_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_B_reg[2]' (LDC) to 'VGA_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_G_reg[0]' (LDC) to 'VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_G_reg[1]' (LDC) to 'VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_G_reg[2]' (LDC) to 'VGA_G_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_R_reg[0]' (LDC) to 'VGA_R_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_R_reg[1]' (LDC) to 'VGA_R_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA_R_reg[2]' (LDC) to 'VGA_R_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 792.551 ; gain = 487.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/pixelClock' to pin 'clk/bbstub_pixelClock/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 799.293 ; gain = 493.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 819.449 ; gain = 514.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 820.598 ; gain = 515.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 820.598 ; gain = 515.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 820.598 ; gain = 515.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 820.598 ; gain = 515.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 820.598 ; gain = 515.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 820.598 ; gain = 515.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 820.598 ; gain = 515.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |ClockingWizard |         1|
|2     |VideoMemory    |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |ClockingWizard_bbox_0 |     1|
|2     |VideoMemory_bbox_1    |     1|
|3     |CARRY4                |     6|
|4     |LUT1                  |     4|
|5     |LUT2                  |     6|
|6     |LUT3                  |    10|
|7     |LUT4                  |     5|
|8     |LUT5                  |     9|
|9     |LUT6                  |    11|
|10    |FDRE                  |    39|
|11    |LDC                   |     3|
|12    |OBUF                  |    14|
+------+----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   114|
|2     |  VSync  |VPulse |    64|
|3     |    HS   |HPulse |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 820.598 ; gain = 515.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 820.598 ; gain = 182.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 820.598 ; gain = 515.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 821.039 ; gain = 527.207
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Wout/Documents/School/3 digitale Elektronica/project1/project1.runs/synth_1/Controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Controller_utilization_synth.rpt -pb Controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 821.039 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  1 15:46:26 2019...
