
Oct20_Amit_Interfacing.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000025c4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  000025c4  00002638  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001c14  00000000  00000000  00002650  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      000011a5  00000000  00000000  00004264  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000160  00000000  00000000  00005409  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000018f  00000000  00000000  00005569  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002045  00000000  00000000  000056f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001101  00000000  00000000  0000773d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f82  00000000  00000000  0000883e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000180  00000000  00000000  000097c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002c2  00000000  00000000  00009940  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000088e  00000000  00000000  00009c02  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000a490  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 ec       	ldi	r30, 0xC4	; 196
      68:	f5 e2       	ldi	r31, 0x25	; 37
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 47 06 	call	0xc8e	; 0xc8e <main>
      7a:	0c 94 e0 12 	jmp	0x25c0	; 0x25c0 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 ed 03 	call	0x7da	; 0x7da <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 08 10 	jmp	0x2010	; 0x2010 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a8 e6       	ldi	r26, 0x68	; 104
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 24 10 	jmp	0x2048	; 0x2048 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 08 10 	jmp	0x2010	; 0x2010 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	88 e6       	ldi	r24, 0x68	; 104
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 24 10 	jmp	0x2048	; 0x2048 <__epilogue_restores__>

00000622 <__divsf3>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 10 10 	jmp	0x2020	; 0x2020 <__prologue_saves__+0x10>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	b9 e0       	ldi	r27, 0x09	; 9
     640:	eb 2e       	mov	r14, r27
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     662:	29 85       	ldd	r18, Y+9	; 0x09
     664:	22 30       	cpi	r18, 0x02	; 2
     666:	08 f4       	brcc	.+2      	; 0x66a <__divsf3+0x48>
     668:	7e c0       	rjmp	.+252    	; 0x766 <__divsf3+0x144>
     66a:	39 89       	ldd	r19, Y+17	; 0x11
     66c:	32 30       	cpi	r19, 0x02	; 2
     66e:	10 f4       	brcc	.+4      	; 0x674 <__divsf3+0x52>
     670:	b8 01       	movw	r22, r16
     672:	7c c0       	rjmp	.+248    	; 0x76c <__divsf3+0x14a>
     674:	8a 85       	ldd	r24, Y+10	; 0x0a
     676:	9a 89       	ldd	r25, Y+18	; 0x12
     678:	89 27       	eor	r24, r25
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	24 30       	cpi	r18, 0x04	; 4
     67e:	11 f0       	breq	.+4      	; 0x684 <__divsf3+0x62>
     680:	22 30       	cpi	r18, 0x02	; 2
     682:	31 f4       	brne	.+12     	; 0x690 <__divsf3+0x6e>
     684:	23 17       	cp	r18, r19
     686:	09 f0       	breq	.+2      	; 0x68a <__divsf3+0x68>
     688:	6e c0       	rjmp	.+220    	; 0x766 <__divsf3+0x144>
     68a:	68 e6       	ldi	r22, 0x68	; 104
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	6e c0       	rjmp	.+220    	; 0x76c <__divsf3+0x14a>
     690:	34 30       	cpi	r19, 0x04	; 4
     692:	39 f4       	brne	.+14     	; 0x6a2 <__divsf3+0x80>
     694:	1d 86       	std	Y+13, r1	; 0x0d
     696:	1e 86       	std	Y+14, r1	; 0x0e
     698:	1f 86       	std	Y+15, r1	; 0x0f
     69a:	18 8a       	std	Y+16, r1	; 0x10
     69c:	1c 86       	std	Y+12, r1	; 0x0c
     69e:	1b 86       	std	Y+11, r1	; 0x0b
     6a0:	04 c0       	rjmp	.+8      	; 0x6aa <__divsf3+0x88>
     6a2:	32 30       	cpi	r19, 0x02	; 2
     6a4:	21 f4       	brne	.+8      	; 0x6ae <__divsf3+0x8c>
     6a6:	84 e0       	ldi	r24, 0x04	; 4
     6a8:	89 87       	std	Y+9, r24	; 0x09
     6aa:	b7 01       	movw	r22, r14
     6ac:	5f c0       	rjmp	.+190    	; 0x76c <__divsf3+0x14a>
     6ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     6b0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6b2:	8b 89       	ldd	r24, Y+19	; 0x13
     6b4:	9c 89       	ldd	r25, Y+20	; 0x14
     6b6:	28 1b       	sub	r18, r24
     6b8:	39 0b       	sbc	r19, r25
     6ba:	3c 87       	std	Y+12, r19	; 0x0c
     6bc:	2b 87       	std	Y+11, r18	; 0x0b
     6be:	ed 84       	ldd	r14, Y+13	; 0x0d
     6c0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6c2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6c4:	18 89       	ldd	r17, Y+16	; 0x10
     6c6:	ad 88       	ldd	r10, Y+21	; 0x15
     6c8:	be 88       	ldd	r11, Y+22	; 0x16
     6ca:	cf 88       	ldd	r12, Y+23	; 0x17
     6cc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6ce:	ea 14       	cp	r14, r10
     6d0:	fb 04       	cpc	r15, r11
     6d2:	0c 05       	cpc	r16, r12
     6d4:	1d 05       	cpc	r17, r13
     6d6:	40 f4       	brcc	.+16     	; 0x6e8 <__divsf3+0xc6>
     6d8:	ee 0c       	add	r14, r14
     6da:	ff 1c       	adc	r15, r15
     6dc:	00 1f       	adc	r16, r16
     6de:	11 1f       	adc	r17, r17
     6e0:	21 50       	subi	r18, 0x01	; 1
     6e2:	30 40       	sbci	r19, 0x00	; 0
     6e4:	3c 87       	std	Y+12, r19	; 0x0c
     6e6:	2b 87       	std	Y+11, r18	; 0x0b
     6e8:	20 e0       	ldi	r18, 0x00	; 0
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e4       	ldi	r27, 0x40	; 64
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	70 e0       	ldi	r23, 0x00	; 0
     6fc:	ea 14       	cp	r14, r10
     6fe:	fb 04       	cpc	r15, r11
     700:	0c 05       	cpc	r16, r12
     702:	1d 05       	cpc	r17, r13
     704:	40 f0       	brcs	.+16     	; 0x716 <__divsf3+0xf4>
     706:	28 2b       	or	r18, r24
     708:	39 2b       	or	r19, r25
     70a:	4a 2b       	or	r20, r26
     70c:	5b 2b       	or	r21, r27
     70e:	ea 18       	sub	r14, r10
     710:	fb 08       	sbc	r15, r11
     712:	0c 09       	sbc	r16, r12
     714:	1d 09       	sbc	r17, r13
     716:	b6 95       	lsr	r27
     718:	a7 95       	ror	r26
     71a:	97 95       	ror	r25
     71c:	87 95       	ror	r24
     71e:	ee 0c       	add	r14, r14
     720:	ff 1c       	adc	r15, r15
     722:	00 1f       	adc	r16, r16
     724:	11 1f       	adc	r17, r17
     726:	6f 5f       	subi	r22, 0xFF	; 255
     728:	7f 4f       	sbci	r23, 0xFF	; 255
     72a:	6f 31       	cpi	r22, 0x1F	; 31
     72c:	71 05       	cpc	r23, r1
     72e:	31 f7       	brne	.-52     	; 0x6fc <__divsf3+0xda>
     730:	da 01       	movw	r26, r20
     732:	c9 01       	movw	r24, r18
     734:	8f 77       	andi	r24, 0x7F	; 127
     736:	90 70       	andi	r25, 0x00	; 0
     738:	a0 70       	andi	r26, 0x00	; 0
     73a:	b0 70       	andi	r27, 0x00	; 0
     73c:	80 34       	cpi	r24, 0x40	; 64
     73e:	91 05       	cpc	r25, r1
     740:	a1 05       	cpc	r26, r1
     742:	b1 05       	cpc	r27, r1
     744:	61 f4       	brne	.+24     	; 0x75e <__divsf3+0x13c>
     746:	27 fd       	sbrc	r18, 7
     748:	0a c0       	rjmp	.+20     	; 0x75e <__divsf3+0x13c>
     74a:	e1 14       	cp	r14, r1
     74c:	f1 04       	cpc	r15, r1
     74e:	01 05       	cpc	r16, r1
     750:	11 05       	cpc	r17, r1
     752:	29 f0       	breq	.+10     	; 0x75e <__divsf3+0x13c>
     754:	20 5c       	subi	r18, 0xC0	; 192
     756:	3f 4f       	sbci	r19, 0xFF	; 255
     758:	4f 4f       	sbci	r20, 0xFF	; 255
     75a:	5f 4f       	sbci	r21, 0xFF	; 255
     75c:	20 78       	andi	r18, 0x80	; 128
     75e:	2d 87       	std	Y+13, r18	; 0x0d
     760:	3e 87       	std	Y+14, r19	; 0x0e
     762:	4f 87       	std	Y+15, r20	; 0x0f
     764:	58 8b       	std	Y+16, r21	; 0x10
     766:	be 01       	movw	r22, r28
     768:	67 5f       	subi	r22, 0xF7	; 247
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	cb 01       	movw	r24, r22
     76e:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     772:	68 96       	adiw	r28, 0x18	; 24
     774:	ea e0       	ldi	r30, 0x0A	; 10
     776:	0c 94 2c 10 	jmp	0x2058	; 0x2058 <__epilogue_restores__+0x10>

0000077a <__gtsf2>:
     77a:	a8 e1       	ldi	r26, 0x18	; 24
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	e3 ec       	ldi	r30, 0xC3	; 195
     780:	f3 e0       	ldi	r31, 0x03	; 3
     782:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__prologue_saves__+0x18>
     786:	69 83       	std	Y+1, r22	; 0x01
     788:	7a 83       	std	Y+2, r23	; 0x02
     78a:	8b 83       	std	Y+3, r24	; 0x03
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	2d 83       	std	Y+5, r18	; 0x05
     790:	3e 83       	std	Y+6, r19	; 0x06
     792:	4f 83       	std	Y+7, r20	; 0x07
     794:	58 87       	std	Y+8, r21	; 0x08
     796:	89 e0       	ldi	r24, 0x09	; 9
     798:	e8 2e       	mov	r14, r24
     79a:	f1 2c       	mov	r15, r1
     79c:	ec 0e       	add	r14, r28
     79e:	fd 1e       	adc	r15, r29
     7a0:	ce 01       	movw	r24, r28
     7a2:	01 96       	adiw	r24, 0x01	; 1
     7a4:	b7 01       	movw	r22, r14
     7a6:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     7aa:	8e 01       	movw	r16, r28
     7ac:	0f 5e       	subi	r16, 0xEF	; 239
     7ae:	1f 4f       	sbci	r17, 0xFF	; 255
     7b0:	ce 01       	movw	r24, r28
     7b2:	05 96       	adiw	r24, 0x05	; 5
     7b4:	b8 01       	movw	r22, r16
     7b6:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     7ba:	89 85       	ldd	r24, Y+9	; 0x09
     7bc:	82 30       	cpi	r24, 0x02	; 2
     7be:	40 f0       	brcs	.+16     	; 0x7d0 <__gtsf2+0x56>
     7c0:	89 89       	ldd	r24, Y+17	; 0x11
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	28 f0       	brcs	.+10     	; 0x7d0 <__gtsf2+0x56>
     7c6:	c7 01       	movw	r24, r14
     7c8:	b8 01       	movw	r22, r16
     7ca:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     7ce:	01 c0       	rjmp	.+2      	; 0x7d2 <__gtsf2+0x58>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	68 96       	adiw	r28, 0x18	; 24
     7d4:	e6 e0       	ldi	r30, 0x06	; 6
     7d6:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__epilogue_restores__+0x18>

000007da <__gesf2>:
     7da:	a8 e1       	ldi	r26, 0x18	; 24
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	e3 ef       	ldi	r30, 0xF3	; 243
     7e0:	f3 e0       	ldi	r31, 0x03	; 3
     7e2:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__prologue_saves__+0x18>
     7e6:	69 83       	std	Y+1, r22	; 0x01
     7e8:	7a 83       	std	Y+2, r23	; 0x02
     7ea:	8b 83       	std	Y+3, r24	; 0x03
     7ec:	9c 83       	std	Y+4, r25	; 0x04
     7ee:	2d 83       	std	Y+5, r18	; 0x05
     7f0:	3e 83       	std	Y+6, r19	; 0x06
     7f2:	4f 83       	std	Y+7, r20	; 0x07
     7f4:	58 87       	std	Y+8, r21	; 0x08
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	e8 2e       	mov	r14, r24
     7fa:	f1 2c       	mov	r15, r1
     7fc:	ec 0e       	add	r14, r28
     7fe:	fd 1e       	adc	r15, r29
     800:	ce 01       	movw	r24, r28
     802:	01 96       	adiw	r24, 0x01	; 1
     804:	b7 01       	movw	r22, r14
     806:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     80a:	8e 01       	movw	r16, r28
     80c:	0f 5e       	subi	r16, 0xEF	; 239
     80e:	1f 4f       	sbci	r17, 0xFF	; 255
     810:	ce 01       	movw	r24, r28
     812:	05 96       	adiw	r24, 0x05	; 5
     814:	b8 01       	movw	r22, r16
     816:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     81a:	89 85       	ldd	r24, Y+9	; 0x09
     81c:	82 30       	cpi	r24, 0x02	; 2
     81e:	40 f0       	brcs	.+16     	; 0x830 <__gesf2+0x56>
     820:	89 89       	ldd	r24, Y+17	; 0x11
     822:	82 30       	cpi	r24, 0x02	; 2
     824:	28 f0       	brcs	.+10     	; 0x830 <__gesf2+0x56>
     826:	c7 01       	movw	r24, r14
     828:	b8 01       	movw	r22, r16
     82a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     82e:	01 c0       	rjmp	.+2      	; 0x832 <__gesf2+0x58>
     830:	8f ef       	ldi	r24, 0xFF	; 255
     832:	68 96       	adiw	r28, 0x18	; 24
     834:	e6 e0       	ldi	r30, 0x06	; 6
     836:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__epilogue_restores__+0x18>

0000083a <__ltsf2>:
     83a:	a8 e1       	ldi	r26, 0x18	; 24
     83c:	b0 e0       	ldi	r27, 0x00	; 0
     83e:	e3 e2       	ldi	r30, 0x23	; 35
     840:	f4 e0       	ldi	r31, 0x04	; 4
     842:	0c 94 14 10 	jmp	0x2028	; 0x2028 <__prologue_saves__+0x18>
     846:	69 83       	std	Y+1, r22	; 0x01
     848:	7a 83       	std	Y+2, r23	; 0x02
     84a:	8b 83       	std	Y+3, r24	; 0x03
     84c:	9c 83       	std	Y+4, r25	; 0x04
     84e:	2d 83       	std	Y+5, r18	; 0x05
     850:	3e 83       	std	Y+6, r19	; 0x06
     852:	4f 83       	std	Y+7, r20	; 0x07
     854:	58 87       	std	Y+8, r21	; 0x08
     856:	89 e0       	ldi	r24, 0x09	; 9
     858:	e8 2e       	mov	r14, r24
     85a:	f1 2c       	mov	r15, r1
     85c:	ec 0e       	add	r14, r28
     85e:	fd 1e       	adc	r15, r29
     860:	ce 01       	movw	r24, r28
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	b7 01       	movw	r22, r14
     866:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     86a:	8e 01       	movw	r16, r28
     86c:	0f 5e       	subi	r16, 0xEF	; 239
     86e:	1f 4f       	sbci	r17, 0xFF	; 255
     870:	ce 01       	movw	r24, r28
     872:	05 96       	adiw	r24, 0x05	; 5
     874:	b8 01       	movw	r22, r16
     876:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     87a:	89 85       	ldd	r24, Y+9	; 0x09
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	40 f0       	brcs	.+16     	; 0x890 <__stack+0x31>
     880:	89 89       	ldd	r24, Y+17	; 0x11
     882:	82 30       	cpi	r24, 0x02	; 2
     884:	28 f0       	brcs	.+10     	; 0x890 <__stack+0x31>
     886:	c7 01       	movw	r24, r14
     888:	b8 01       	movw	r22, r16
     88a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     88e:	01 c0       	rjmp	.+2      	; 0x892 <__stack+0x33>
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	68 96       	adiw	r28, 0x18	; 24
     894:	e6 e0       	ldi	r30, 0x06	; 6
     896:	0c 94 30 10 	jmp	0x2060	; 0x2060 <__epilogue_restores__+0x18>

0000089a <__fixsfsi>:
     89a:	ac e0       	ldi	r26, 0x0C	; 12
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e3 e5       	ldi	r30, 0x53	; 83
     8a0:	f4 e0       	ldi	r31, 0x04	; 4
     8a2:	0c 94 18 10 	jmp	0x2030	; 0x2030 <__prologue_saves__+0x20>
     8a6:	69 83       	std	Y+1, r22	; 0x01
     8a8:	7a 83       	std	Y+2, r23	; 0x02
     8aa:	8b 83       	std	Y+3, r24	; 0x03
     8ac:	9c 83       	std	Y+4, r25	; 0x04
     8ae:	ce 01       	movw	r24, r28
     8b0:	01 96       	adiw	r24, 0x01	; 1
     8b2:	be 01       	movw	r22, r28
     8b4:	6b 5f       	subi	r22, 0xFB	; 251
     8b6:	7f 4f       	sbci	r23, 0xFF	; 255
     8b8:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     8bc:	8d 81       	ldd	r24, Y+5	; 0x05
     8be:	82 30       	cpi	r24, 0x02	; 2
     8c0:	61 f1       	breq	.+88     	; 0x91a <__fixsfsi+0x80>
     8c2:	82 30       	cpi	r24, 0x02	; 2
     8c4:	50 f1       	brcs	.+84     	; 0x91a <__fixsfsi+0x80>
     8c6:	84 30       	cpi	r24, 0x04	; 4
     8c8:	21 f4       	brne	.+8      	; 0x8d2 <__fixsfsi+0x38>
     8ca:	8e 81       	ldd	r24, Y+6	; 0x06
     8cc:	88 23       	and	r24, r24
     8ce:	51 f1       	breq	.+84     	; 0x924 <__fixsfsi+0x8a>
     8d0:	2e c0       	rjmp	.+92     	; 0x92e <__fixsfsi+0x94>
     8d2:	2f 81       	ldd	r18, Y+7	; 0x07
     8d4:	38 85       	ldd	r19, Y+8	; 0x08
     8d6:	37 fd       	sbrc	r19, 7
     8d8:	20 c0       	rjmp	.+64     	; 0x91a <__fixsfsi+0x80>
     8da:	6e 81       	ldd	r22, Y+6	; 0x06
     8dc:	2f 31       	cpi	r18, 0x1F	; 31
     8de:	31 05       	cpc	r19, r1
     8e0:	1c f0       	brlt	.+6      	; 0x8e8 <__fixsfsi+0x4e>
     8e2:	66 23       	and	r22, r22
     8e4:	f9 f0       	breq	.+62     	; 0x924 <__fixsfsi+0x8a>
     8e6:	23 c0       	rjmp	.+70     	; 0x92e <__fixsfsi+0x94>
     8e8:	8e e1       	ldi	r24, 0x1E	; 30
     8ea:	90 e0       	ldi	r25, 0x00	; 0
     8ec:	82 1b       	sub	r24, r18
     8ee:	93 0b       	sbc	r25, r19
     8f0:	29 85       	ldd	r18, Y+9	; 0x09
     8f2:	3a 85       	ldd	r19, Y+10	; 0x0a
     8f4:	4b 85       	ldd	r20, Y+11	; 0x0b
     8f6:	5c 85       	ldd	r21, Y+12	; 0x0c
     8f8:	04 c0       	rjmp	.+8      	; 0x902 <__fixsfsi+0x68>
     8fa:	56 95       	lsr	r21
     8fc:	47 95       	ror	r20
     8fe:	37 95       	ror	r19
     900:	27 95       	ror	r18
     902:	8a 95       	dec	r24
     904:	d2 f7       	brpl	.-12     	; 0x8fa <__fixsfsi+0x60>
     906:	66 23       	and	r22, r22
     908:	b1 f0       	breq	.+44     	; 0x936 <__fixsfsi+0x9c>
     90a:	50 95       	com	r21
     90c:	40 95       	com	r20
     90e:	30 95       	com	r19
     910:	21 95       	neg	r18
     912:	3f 4f       	sbci	r19, 0xFF	; 255
     914:	4f 4f       	sbci	r20, 0xFF	; 255
     916:	5f 4f       	sbci	r21, 0xFF	; 255
     918:	0e c0       	rjmp	.+28     	; 0x936 <__fixsfsi+0x9c>
     91a:	20 e0       	ldi	r18, 0x00	; 0
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	09 c0       	rjmp	.+18     	; 0x936 <__fixsfsi+0x9c>
     924:	2f ef       	ldi	r18, 0xFF	; 255
     926:	3f ef       	ldi	r19, 0xFF	; 255
     928:	4f ef       	ldi	r20, 0xFF	; 255
     92a:	5f e7       	ldi	r21, 0x7F	; 127
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__fixsfsi+0x9c>
     92e:	20 e0       	ldi	r18, 0x00	; 0
     930:	30 e0       	ldi	r19, 0x00	; 0
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	50 e8       	ldi	r21, 0x80	; 128
     936:	b9 01       	movw	r22, r18
     938:	ca 01       	movw	r24, r20
     93a:	2c 96       	adiw	r28, 0x0c	; 12
     93c:	e2 e0       	ldi	r30, 0x02	; 2
     93e:	0c 94 34 10 	jmp	0x2068	; 0x2068 <__epilogue_restores__+0x20>

00000942 <__pack_f>:
     942:	df 92       	push	r13
     944:	ef 92       	push	r14
     946:	ff 92       	push	r15
     948:	0f 93       	push	r16
     94a:	1f 93       	push	r17
     94c:	fc 01       	movw	r30, r24
     94e:	e4 80       	ldd	r14, Z+4	; 0x04
     950:	f5 80       	ldd	r15, Z+5	; 0x05
     952:	06 81       	ldd	r16, Z+6	; 0x06
     954:	17 81       	ldd	r17, Z+7	; 0x07
     956:	d1 80       	ldd	r13, Z+1	; 0x01
     958:	80 81       	ld	r24, Z
     95a:	82 30       	cpi	r24, 0x02	; 2
     95c:	48 f4       	brcc	.+18     	; 0x970 <__pack_f+0x2e>
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	90 e0       	ldi	r25, 0x00	; 0
     962:	a0 e1       	ldi	r26, 0x10	; 16
     964:	b0 e0       	ldi	r27, 0x00	; 0
     966:	e8 2a       	or	r14, r24
     968:	f9 2a       	or	r15, r25
     96a:	0a 2b       	or	r16, r26
     96c:	1b 2b       	or	r17, r27
     96e:	a5 c0       	rjmp	.+330    	; 0xaba <__pack_f+0x178>
     970:	84 30       	cpi	r24, 0x04	; 4
     972:	09 f4       	brne	.+2      	; 0x976 <__pack_f+0x34>
     974:	9f c0       	rjmp	.+318    	; 0xab4 <__pack_f+0x172>
     976:	82 30       	cpi	r24, 0x02	; 2
     978:	21 f4       	brne	.+8      	; 0x982 <__pack_f+0x40>
     97a:	ee 24       	eor	r14, r14
     97c:	ff 24       	eor	r15, r15
     97e:	87 01       	movw	r16, r14
     980:	05 c0       	rjmp	.+10     	; 0x98c <__pack_f+0x4a>
     982:	e1 14       	cp	r14, r1
     984:	f1 04       	cpc	r15, r1
     986:	01 05       	cpc	r16, r1
     988:	11 05       	cpc	r17, r1
     98a:	19 f4       	brne	.+6      	; 0x992 <__pack_f+0x50>
     98c:	e0 e0       	ldi	r30, 0x00	; 0
     98e:	f0 e0       	ldi	r31, 0x00	; 0
     990:	96 c0       	rjmp	.+300    	; 0xabe <__pack_f+0x17c>
     992:	62 81       	ldd	r22, Z+2	; 0x02
     994:	73 81       	ldd	r23, Z+3	; 0x03
     996:	9f ef       	ldi	r25, 0xFF	; 255
     998:	62 38       	cpi	r22, 0x82	; 130
     99a:	79 07       	cpc	r23, r25
     99c:	0c f0       	brlt	.+2      	; 0x9a0 <__pack_f+0x5e>
     99e:	5b c0       	rjmp	.+182    	; 0xa56 <__pack_f+0x114>
     9a0:	22 e8       	ldi	r18, 0x82	; 130
     9a2:	3f ef       	ldi	r19, 0xFF	; 255
     9a4:	26 1b       	sub	r18, r22
     9a6:	37 0b       	sbc	r19, r23
     9a8:	2a 31       	cpi	r18, 0x1A	; 26
     9aa:	31 05       	cpc	r19, r1
     9ac:	2c f0       	brlt	.+10     	; 0x9b8 <__pack_f+0x76>
     9ae:	20 e0       	ldi	r18, 0x00	; 0
     9b0:	30 e0       	ldi	r19, 0x00	; 0
     9b2:	40 e0       	ldi	r20, 0x00	; 0
     9b4:	50 e0       	ldi	r21, 0x00	; 0
     9b6:	2a c0       	rjmp	.+84     	; 0xa0c <__pack_f+0xca>
     9b8:	b8 01       	movw	r22, r16
     9ba:	a7 01       	movw	r20, r14
     9bc:	02 2e       	mov	r0, r18
     9be:	04 c0       	rjmp	.+8      	; 0x9c8 <__pack_f+0x86>
     9c0:	76 95       	lsr	r23
     9c2:	67 95       	ror	r22
     9c4:	57 95       	ror	r21
     9c6:	47 95       	ror	r20
     9c8:	0a 94       	dec	r0
     9ca:	d2 f7       	brpl	.-12     	; 0x9c0 <__pack_f+0x7e>
     9cc:	81 e0       	ldi	r24, 0x01	; 1
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	a0 e0       	ldi	r26, 0x00	; 0
     9d2:	b0 e0       	ldi	r27, 0x00	; 0
     9d4:	04 c0       	rjmp	.+8      	; 0x9de <__pack_f+0x9c>
     9d6:	88 0f       	add	r24, r24
     9d8:	99 1f       	adc	r25, r25
     9da:	aa 1f       	adc	r26, r26
     9dc:	bb 1f       	adc	r27, r27
     9de:	2a 95       	dec	r18
     9e0:	d2 f7       	brpl	.-12     	; 0x9d6 <__pack_f+0x94>
     9e2:	01 97       	sbiw	r24, 0x01	; 1
     9e4:	a1 09       	sbc	r26, r1
     9e6:	b1 09       	sbc	r27, r1
     9e8:	8e 21       	and	r24, r14
     9ea:	9f 21       	and	r25, r15
     9ec:	a0 23       	and	r26, r16
     9ee:	b1 23       	and	r27, r17
     9f0:	00 97       	sbiw	r24, 0x00	; 0
     9f2:	a1 05       	cpc	r26, r1
     9f4:	b1 05       	cpc	r27, r1
     9f6:	21 f0       	breq	.+8      	; 0xa00 <__pack_f+0xbe>
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	a0 e0       	ldi	r26, 0x00	; 0
     9fe:	b0 e0       	ldi	r27, 0x00	; 0
     a00:	9a 01       	movw	r18, r20
     a02:	ab 01       	movw	r20, r22
     a04:	28 2b       	or	r18, r24
     a06:	39 2b       	or	r19, r25
     a08:	4a 2b       	or	r20, r26
     a0a:	5b 2b       	or	r21, r27
     a0c:	da 01       	movw	r26, r20
     a0e:	c9 01       	movw	r24, r18
     a10:	8f 77       	andi	r24, 0x7F	; 127
     a12:	90 70       	andi	r25, 0x00	; 0
     a14:	a0 70       	andi	r26, 0x00	; 0
     a16:	b0 70       	andi	r27, 0x00	; 0
     a18:	80 34       	cpi	r24, 0x40	; 64
     a1a:	91 05       	cpc	r25, r1
     a1c:	a1 05       	cpc	r26, r1
     a1e:	b1 05       	cpc	r27, r1
     a20:	39 f4       	brne	.+14     	; 0xa30 <__pack_f+0xee>
     a22:	27 ff       	sbrs	r18, 7
     a24:	09 c0       	rjmp	.+18     	; 0xa38 <__pack_f+0xf6>
     a26:	20 5c       	subi	r18, 0xC0	; 192
     a28:	3f 4f       	sbci	r19, 0xFF	; 255
     a2a:	4f 4f       	sbci	r20, 0xFF	; 255
     a2c:	5f 4f       	sbci	r21, 0xFF	; 255
     a2e:	04 c0       	rjmp	.+8      	; 0xa38 <__pack_f+0xf6>
     a30:	21 5c       	subi	r18, 0xC1	; 193
     a32:	3f 4f       	sbci	r19, 0xFF	; 255
     a34:	4f 4f       	sbci	r20, 0xFF	; 255
     a36:	5f 4f       	sbci	r21, 0xFF	; 255
     a38:	e0 e0       	ldi	r30, 0x00	; 0
     a3a:	f0 e0       	ldi	r31, 0x00	; 0
     a3c:	20 30       	cpi	r18, 0x00	; 0
     a3e:	a0 e0       	ldi	r26, 0x00	; 0
     a40:	3a 07       	cpc	r19, r26
     a42:	a0 e0       	ldi	r26, 0x00	; 0
     a44:	4a 07       	cpc	r20, r26
     a46:	a0 e4       	ldi	r26, 0x40	; 64
     a48:	5a 07       	cpc	r21, r26
     a4a:	10 f0       	brcs	.+4      	; 0xa50 <__pack_f+0x10e>
     a4c:	e1 e0       	ldi	r30, 0x01	; 1
     a4e:	f0 e0       	ldi	r31, 0x00	; 0
     a50:	79 01       	movw	r14, r18
     a52:	8a 01       	movw	r16, r20
     a54:	27 c0       	rjmp	.+78     	; 0xaa4 <__pack_f+0x162>
     a56:	60 38       	cpi	r22, 0x80	; 128
     a58:	71 05       	cpc	r23, r1
     a5a:	64 f5       	brge	.+88     	; 0xab4 <__pack_f+0x172>
     a5c:	fb 01       	movw	r30, r22
     a5e:	e1 58       	subi	r30, 0x81	; 129
     a60:	ff 4f       	sbci	r31, 0xFF	; 255
     a62:	d8 01       	movw	r26, r16
     a64:	c7 01       	movw	r24, r14
     a66:	8f 77       	andi	r24, 0x7F	; 127
     a68:	90 70       	andi	r25, 0x00	; 0
     a6a:	a0 70       	andi	r26, 0x00	; 0
     a6c:	b0 70       	andi	r27, 0x00	; 0
     a6e:	80 34       	cpi	r24, 0x40	; 64
     a70:	91 05       	cpc	r25, r1
     a72:	a1 05       	cpc	r26, r1
     a74:	b1 05       	cpc	r27, r1
     a76:	39 f4       	brne	.+14     	; 0xa86 <__pack_f+0x144>
     a78:	e7 fe       	sbrs	r14, 7
     a7a:	0d c0       	rjmp	.+26     	; 0xa96 <__pack_f+0x154>
     a7c:	80 e4       	ldi	r24, 0x40	; 64
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	a0 e0       	ldi	r26, 0x00	; 0
     a82:	b0 e0       	ldi	r27, 0x00	; 0
     a84:	04 c0       	rjmp	.+8      	; 0xa8e <__pack_f+0x14c>
     a86:	8f e3       	ldi	r24, 0x3F	; 63
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	b0 e0       	ldi	r27, 0x00	; 0
     a8e:	e8 0e       	add	r14, r24
     a90:	f9 1e       	adc	r15, r25
     a92:	0a 1f       	adc	r16, r26
     a94:	1b 1f       	adc	r17, r27
     a96:	17 ff       	sbrs	r17, 7
     a98:	05 c0       	rjmp	.+10     	; 0xaa4 <__pack_f+0x162>
     a9a:	16 95       	lsr	r17
     a9c:	07 95       	ror	r16
     a9e:	f7 94       	ror	r15
     aa0:	e7 94       	ror	r14
     aa2:	31 96       	adiw	r30, 0x01	; 1
     aa4:	87 e0       	ldi	r24, 0x07	; 7
     aa6:	16 95       	lsr	r17
     aa8:	07 95       	ror	r16
     aaa:	f7 94       	ror	r15
     aac:	e7 94       	ror	r14
     aae:	8a 95       	dec	r24
     ab0:	d1 f7       	brne	.-12     	; 0xaa6 <__pack_f+0x164>
     ab2:	05 c0       	rjmp	.+10     	; 0xabe <__pack_f+0x17c>
     ab4:	ee 24       	eor	r14, r14
     ab6:	ff 24       	eor	r15, r15
     ab8:	87 01       	movw	r16, r14
     aba:	ef ef       	ldi	r30, 0xFF	; 255
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	6e 2f       	mov	r22, r30
     ac0:	67 95       	ror	r22
     ac2:	66 27       	eor	r22, r22
     ac4:	67 95       	ror	r22
     ac6:	90 2f       	mov	r25, r16
     ac8:	9f 77       	andi	r25, 0x7F	; 127
     aca:	d7 94       	ror	r13
     acc:	dd 24       	eor	r13, r13
     ace:	d7 94       	ror	r13
     ad0:	8e 2f       	mov	r24, r30
     ad2:	86 95       	lsr	r24
     ad4:	49 2f       	mov	r20, r25
     ad6:	46 2b       	or	r20, r22
     ad8:	58 2f       	mov	r21, r24
     ada:	5d 29       	or	r21, r13
     adc:	b7 01       	movw	r22, r14
     ade:	ca 01       	movw	r24, r20
     ae0:	1f 91       	pop	r17
     ae2:	0f 91       	pop	r16
     ae4:	ff 90       	pop	r15
     ae6:	ef 90       	pop	r14
     ae8:	df 90       	pop	r13
     aea:	08 95       	ret

00000aec <__unpack_f>:
     aec:	fc 01       	movw	r30, r24
     aee:	db 01       	movw	r26, r22
     af0:	40 81       	ld	r20, Z
     af2:	51 81       	ldd	r21, Z+1	; 0x01
     af4:	22 81       	ldd	r18, Z+2	; 0x02
     af6:	62 2f       	mov	r22, r18
     af8:	6f 77       	andi	r22, 0x7F	; 127
     afa:	70 e0       	ldi	r23, 0x00	; 0
     afc:	22 1f       	adc	r18, r18
     afe:	22 27       	eor	r18, r18
     b00:	22 1f       	adc	r18, r18
     b02:	93 81       	ldd	r25, Z+3	; 0x03
     b04:	89 2f       	mov	r24, r25
     b06:	88 0f       	add	r24, r24
     b08:	82 2b       	or	r24, r18
     b0a:	28 2f       	mov	r18, r24
     b0c:	30 e0       	ldi	r19, 0x00	; 0
     b0e:	99 1f       	adc	r25, r25
     b10:	99 27       	eor	r25, r25
     b12:	99 1f       	adc	r25, r25
     b14:	11 96       	adiw	r26, 0x01	; 1
     b16:	9c 93       	st	X, r25
     b18:	11 97       	sbiw	r26, 0x01	; 1
     b1a:	21 15       	cp	r18, r1
     b1c:	31 05       	cpc	r19, r1
     b1e:	a9 f5       	brne	.+106    	; 0xb8a <__unpack_f+0x9e>
     b20:	41 15       	cp	r20, r1
     b22:	51 05       	cpc	r21, r1
     b24:	61 05       	cpc	r22, r1
     b26:	71 05       	cpc	r23, r1
     b28:	11 f4       	brne	.+4      	; 0xb2e <__unpack_f+0x42>
     b2a:	82 e0       	ldi	r24, 0x02	; 2
     b2c:	37 c0       	rjmp	.+110    	; 0xb9c <__unpack_f+0xb0>
     b2e:	82 e8       	ldi	r24, 0x82	; 130
     b30:	9f ef       	ldi	r25, 0xFF	; 255
     b32:	13 96       	adiw	r26, 0x03	; 3
     b34:	9c 93       	st	X, r25
     b36:	8e 93       	st	-X, r24
     b38:	12 97       	sbiw	r26, 0x02	; 2
     b3a:	9a 01       	movw	r18, r20
     b3c:	ab 01       	movw	r20, r22
     b3e:	67 e0       	ldi	r22, 0x07	; 7
     b40:	22 0f       	add	r18, r18
     b42:	33 1f       	adc	r19, r19
     b44:	44 1f       	adc	r20, r20
     b46:	55 1f       	adc	r21, r21
     b48:	6a 95       	dec	r22
     b4a:	d1 f7       	brne	.-12     	; 0xb40 <__unpack_f+0x54>
     b4c:	83 e0       	ldi	r24, 0x03	; 3
     b4e:	8c 93       	st	X, r24
     b50:	0d c0       	rjmp	.+26     	; 0xb6c <__unpack_f+0x80>
     b52:	22 0f       	add	r18, r18
     b54:	33 1f       	adc	r19, r19
     b56:	44 1f       	adc	r20, r20
     b58:	55 1f       	adc	r21, r21
     b5a:	12 96       	adiw	r26, 0x02	; 2
     b5c:	8d 91       	ld	r24, X+
     b5e:	9c 91       	ld	r25, X
     b60:	13 97       	sbiw	r26, 0x03	; 3
     b62:	01 97       	sbiw	r24, 0x01	; 1
     b64:	13 96       	adiw	r26, 0x03	; 3
     b66:	9c 93       	st	X, r25
     b68:	8e 93       	st	-X, r24
     b6a:	12 97       	sbiw	r26, 0x02	; 2
     b6c:	20 30       	cpi	r18, 0x00	; 0
     b6e:	80 e0       	ldi	r24, 0x00	; 0
     b70:	38 07       	cpc	r19, r24
     b72:	80 e0       	ldi	r24, 0x00	; 0
     b74:	48 07       	cpc	r20, r24
     b76:	80 e4       	ldi	r24, 0x40	; 64
     b78:	58 07       	cpc	r21, r24
     b7a:	58 f3       	brcs	.-42     	; 0xb52 <__unpack_f+0x66>
     b7c:	14 96       	adiw	r26, 0x04	; 4
     b7e:	2d 93       	st	X+, r18
     b80:	3d 93       	st	X+, r19
     b82:	4d 93       	st	X+, r20
     b84:	5c 93       	st	X, r21
     b86:	17 97       	sbiw	r26, 0x07	; 7
     b88:	08 95       	ret
     b8a:	2f 3f       	cpi	r18, 0xFF	; 255
     b8c:	31 05       	cpc	r19, r1
     b8e:	79 f4       	brne	.+30     	; 0xbae <__unpack_f+0xc2>
     b90:	41 15       	cp	r20, r1
     b92:	51 05       	cpc	r21, r1
     b94:	61 05       	cpc	r22, r1
     b96:	71 05       	cpc	r23, r1
     b98:	19 f4       	brne	.+6      	; 0xba0 <__unpack_f+0xb4>
     b9a:	84 e0       	ldi	r24, 0x04	; 4
     b9c:	8c 93       	st	X, r24
     b9e:	08 95       	ret
     ba0:	64 ff       	sbrs	r22, 4
     ba2:	03 c0       	rjmp	.+6      	; 0xbaa <__unpack_f+0xbe>
     ba4:	81 e0       	ldi	r24, 0x01	; 1
     ba6:	8c 93       	st	X, r24
     ba8:	12 c0       	rjmp	.+36     	; 0xbce <__unpack_f+0xe2>
     baa:	1c 92       	st	X, r1
     bac:	10 c0       	rjmp	.+32     	; 0xbce <__unpack_f+0xe2>
     bae:	2f 57       	subi	r18, 0x7F	; 127
     bb0:	30 40       	sbci	r19, 0x00	; 0
     bb2:	13 96       	adiw	r26, 0x03	; 3
     bb4:	3c 93       	st	X, r19
     bb6:	2e 93       	st	-X, r18
     bb8:	12 97       	sbiw	r26, 0x02	; 2
     bba:	83 e0       	ldi	r24, 0x03	; 3
     bbc:	8c 93       	st	X, r24
     bbe:	87 e0       	ldi	r24, 0x07	; 7
     bc0:	44 0f       	add	r20, r20
     bc2:	55 1f       	adc	r21, r21
     bc4:	66 1f       	adc	r22, r22
     bc6:	77 1f       	adc	r23, r23
     bc8:	8a 95       	dec	r24
     bca:	d1 f7       	brne	.-12     	; 0xbc0 <__unpack_f+0xd4>
     bcc:	70 64       	ori	r23, 0x40	; 64
     bce:	14 96       	adiw	r26, 0x04	; 4
     bd0:	4d 93       	st	X+, r20
     bd2:	5d 93       	st	X+, r21
     bd4:	6d 93       	st	X+, r22
     bd6:	7c 93       	st	X, r23
     bd8:	17 97       	sbiw	r26, 0x07	; 7
     bda:	08 95       	ret

00000bdc <__fpcmp_parts_f>:
     bdc:	1f 93       	push	r17
     bde:	dc 01       	movw	r26, r24
     be0:	fb 01       	movw	r30, r22
     be2:	9c 91       	ld	r25, X
     be4:	92 30       	cpi	r25, 0x02	; 2
     be6:	08 f4       	brcc	.+2      	; 0xbea <__fpcmp_parts_f+0xe>
     be8:	47 c0       	rjmp	.+142    	; 0xc78 <__fpcmp_parts_f+0x9c>
     bea:	80 81       	ld	r24, Z
     bec:	82 30       	cpi	r24, 0x02	; 2
     bee:	08 f4       	brcc	.+2      	; 0xbf2 <__fpcmp_parts_f+0x16>
     bf0:	43 c0       	rjmp	.+134    	; 0xc78 <__fpcmp_parts_f+0x9c>
     bf2:	94 30       	cpi	r25, 0x04	; 4
     bf4:	51 f4       	brne	.+20     	; 0xc0a <__fpcmp_parts_f+0x2e>
     bf6:	11 96       	adiw	r26, 0x01	; 1
     bf8:	1c 91       	ld	r17, X
     bfa:	84 30       	cpi	r24, 0x04	; 4
     bfc:	99 f5       	brne	.+102    	; 0xc64 <__fpcmp_parts_f+0x88>
     bfe:	81 81       	ldd	r24, Z+1	; 0x01
     c00:	68 2f       	mov	r22, r24
     c02:	70 e0       	ldi	r23, 0x00	; 0
     c04:	61 1b       	sub	r22, r17
     c06:	71 09       	sbc	r23, r1
     c08:	3f c0       	rjmp	.+126    	; 0xc88 <__fpcmp_parts_f+0xac>
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	21 f0       	breq	.+8      	; 0xc16 <__fpcmp_parts_f+0x3a>
     c0e:	92 30       	cpi	r25, 0x02	; 2
     c10:	31 f4       	brne	.+12     	; 0xc1e <__fpcmp_parts_f+0x42>
     c12:	82 30       	cpi	r24, 0x02	; 2
     c14:	b9 f1       	breq	.+110    	; 0xc84 <__fpcmp_parts_f+0xa8>
     c16:	81 81       	ldd	r24, Z+1	; 0x01
     c18:	88 23       	and	r24, r24
     c1a:	89 f1       	breq	.+98     	; 0xc7e <__fpcmp_parts_f+0xa2>
     c1c:	2d c0       	rjmp	.+90     	; 0xc78 <__fpcmp_parts_f+0x9c>
     c1e:	11 96       	adiw	r26, 0x01	; 1
     c20:	1c 91       	ld	r17, X
     c22:	11 97       	sbiw	r26, 0x01	; 1
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	f1 f0       	breq	.+60     	; 0xc64 <__fpcmp_parts_f+0x88>
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	18 17       	cp	r17, r24
     c2c:	d9 f4       	brne	.+54     	; 0xc64 <__fpcmp_parts_f+0x88>
     c2e:	12 96       	adiw	r26, 0x02	; 2
     c30:	2d 91       	ld	r18, X+
     c32:	3c 91       	ld	r19, X
     c34:	13 97       	sbiw	r26, 0x03	; 3
     c36:	82 81       	ldd	r24, Z+2	; 0x02
     c38:	93 81       	ldd	r25, Z+3	; 0x03
     c3a:	82 17       	cp	r24, r18
     c3c:	93 07       	cpc	r25, r19
     c3e:	94 f0       	brlt	.+36     	; 0xc64 <__fpcmp_parts_f+0x88>
     c40:	28 17       	cp	r18, r24
     c42:	39 07       	cpc	r19, r25
     c44:	bc f0       	brlt	.+46     	; 0xc74 <__fpcmp_parts_f+0x98>
     c46:	14 96       	adiw	r26, 0x04	; 4
     c48:	8d 91       	ld	r24, X+
     c4a:	9d 91       	ld	r25, X+
     c4c:	0d 90       	ld	r0, X+
     c4e:	bc 91       	ld	r27, X
     c50:	a0 2d       	mov	r26, r0
     c52:	24 81       	ldd	r18, Z+4	; 0x04
     c54:	35 81       	ldd	r19, Z+5	; 0x05
     c56:	46 81       	ldd	r20, Z+6	; 0x06
     c58:	57 81       	ldd	r21, Z+7	; 0x07
     c5a:	28 17       	cp	r18, r24
     c5c:	39 07       	cpc	r19, r25
     c5e:	4a 07       	cpc	r20, r26
     c60:	5b 07       	cpc	r21, r27
     c62:	18 f4       	brcc	.+6      	; 0xc6a <__fpcmp_parts_f+0x8e>
     c64:	11 23       	and	r17, r17
     c66:	41 f0       	breq	.+16     	; 0xc78 <__fpcmp_parts_f+0x9c>
     c68:	0a c0       	rjmp	.+20     	; 0xc7e <__fpcmp_parts_f+0xa2>
     c6a:	82 17       	cp	r24, r18
     c6c:	93 07       	cpc	r25, r19
     c6e:	a4 07       	cpc	r26, r20
     c70:	b5 07       	cpc	r27, r21
     c72:	40 f4       	brcc	.+16     	; 0xc84 <__fpcmp_parts_f+0xa8>
     c74:	11 23       	and	r17, r17
     c76:	19 f0       	breq	.+6      	; 0xc7e <__fpcmp_parts_f+0xa2>
     c78:	61 e0       	ldi	r22, 0x01	; 1
     c7a:	70 e0       	ldi	r23, 0x00	; 0
     c7c:	05 c0       	rjmp	.+10     	; 0xc88 <__fpcmp_parts_f+0xac>
     c7e:	6f ef       	ldi	r22, 0xFF	; 255
     c80:	7f ef       	ldi	r23, 0xFF	; 255
     c82:	02 c0       	rjmp	.+4      	; 0xc88 <__fpcmp_parts_f+0xac>
     c84:	60 e0       	ldi	r22, 0x00	; 0
     c86:	70 e0       	ldi	r23, 0x00	; 0
     c88:	cb 01       	movw	r24, r22
     c8a:	1f 91       	pop	r17
     c8c:	08 95       	ret

00000c8e <main>:
#include "SSD.h"
#include "Lcd.h"
#include <stdio.h>

int main()
{
     c8e:	df 93       	push	r29
     c90:	cf 93       	push	r28
     c92:	cd b7       	in	r28, 0x3d	; 61
     c94:	de b7       	in	r29, 0x3e	; 62
     c96:	2e 97       	sbiw	r28, 0x0e	; 14
     c98:	0f b6       	in	r0, 0x3f	; 63
     c9a:	f8 94       	cli
     c9c:	de bf       	out	0x3e, r29	; 62
     c9e:	0f be       	out	0x3f, r0	; 63
     ca0:	cd bf       	out	0x3d, r28	; 61
	u8 cntr =0;
     ca2:	19 82       	std	Y+1, r1	; 0x01
	  0b10001,
	  0b10001,
	  0b10001,
	  0b10001,
	  0b11111
	};
     ca4:	ce 01       	movw	r24, r28
     ca6:	02 96       	adiw	r24, 0x02	; 2
     ca8:	9b 87       	std	Y+11, r25	; 0x0b
     caa:	8a 87       	std	Y+10, r24	; 0x0a
     cac:	e0 e7       	ldi	r30, 0x70	; 112
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	fd 87       	std	Y+13, r31	; 0x0d
     cb2:	ec 87       	std	Y+12, r30	; 0x0c
     cb4:	f8 e0       	ldi	r31, 0x08	; 8
     cb6:	fe 87       	std	Y+14, r31	; 0x0e
     cb8:	ec 85       	ldd	r30, Y+12	; 0x0c
     cba:	fd 85       	ldd	r31, Y+13	; 0x0d
     cbc:	00 80       	ld	r0, Z
     cbe:	8c 85       	ldd	r24, Y+12	; 0x0c
     cc0:	9d 85       	ldd	r25, Y+13	; 0x0d
     cc2:	01 96       	adiw	r24, 0x01	; 1
     cc4:	9d 87       	std	Y+13, r25	; 0x0d
     cc6:	8c 87       	std	Y+12, r24	; 0x0c
     cc8:	ea 85       	ldd	r30, Y+10	; 0x0a
     cca:	fb 85       	ldd	r31, Y+11	; 0x0b
     ccc:	00 82       	st	Z, r0
     cce:	8a 85       	ldd	r24, Y+10	; 0x0a
     cd0:	9b 85       	ldd	r25, Y+11	; 0x0b
     cd2:	01 96       	adiw	r24, 0x01	; 1
     cd4:	9b 87       	std	Y+11, r25	; 0x0b
     cd6:	8a 87       	std	Y+10, r24	; 0x0a
     cd8:	9e 85       	ldd	r25, Y+14	; 0x0e
     cda:	91 50       	subi	r25, 0x01	; 1
     cdc:	9e 87       	std	Y+14, r25	; 0x0e
     cde:	ee 85       	ldd	r30, Y+14	; 0x0e
     ce0:	ee 23       	and	r30, r30
     ce2:	51 f7       	brne	.-44     	; 0xcb8 <main+0x2a>


	Lcd_vidinit();
     ce4:	0e 94 67 08 	call	0x10ce	; 0x10ce <Lcd_vidinit>
	for (cntr=0; cntr<8; cntr++)
     ce8:	19 82       	std	Y+1, r1	; 0x01
     cea:	12 c0       	rjmp	.+36     	; 0xd10 <main+0x82>
	{
		Lcd_vidCmd(0x40+cntr); /* */
     cec:	89 81       	ldd	r24, Y+1	; 0x01
     cee:	80 5c       	subi	r24, 0xC0	; 192
     cf0:	0e 94 c7 0b 	call	0x178e	; 0x178e <Lcd_vidCmd>
		Lcd_vidDisplayChar(customChar[cntr]);
     cf4:	89 81       	ldd	r24, Y+1	; 0x01
     cf6:	28 2f       	mov	r18, r24
     cf8:	30 e0       	ldi	r19, 0x00	; 0
     cfa:	ce 01       	movw	r24, r28
     cfc:	02 96       	adiw	r24, 0x02	; 2
     cfe:	fc 01       	movw	r30, r24
     d00:	e2 0f       	add	r30, r18
     d02:	f3 1f       	adc	r31, r19
     d04:	80 81       	ld	r24, Z
     d06:	0e 94 a0 0b 	call	0x1740	; 0x1740 <Lcd_vidDisplayChar>
	  0b11111
	};


	Lcd_vidinit();
	for (cntr=0; cntr<8; cntr++)
     d0a:	89 81       	ldd	r24, Y+1	; 0x01
     d0c:	8f 5f       	subi	r24, 0xFF	; 255
     d0e:	89 83       	std	Y+1, r24	; 0x01
     d10:	89 81       	ldd	r24, Y+1	; 0x01
     d12:	88 30       	cpi	r24, 0x08	; 8
     d14:	58 f3       	brcs	.-42     	; 0xcec <main+0x5e>
	{
		Lcd_vidCmd(0x40+cntr); /* */
		Lcd_vidDisplayChar(customChar[cntr]);
	}

	Lcd_vidRowColumn(0, 0);  /*DDRAM*/
     d16:	80 e0       	ldi	r24, 0x00	; 0
     d18:	60 e0       	ldi	r22, 0x00	; 0
     d1a:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <Lcd_vidRowColumn>
	Lcd_vidDisplayChar(0);
     d1e:	80 e0       	ldi	r24, 0x00	; 0
     d20:	0e 94 a0 0b 	call	0x1740	; 0x1740 <Lcd_vidDisplayChar>

	Led_vidledInit();
     d24:	0e 94 ef 07 	call	0xfde	; 0xfde <Led_vidledInit>
	SSD_vidinit();
     d28:	0e 94 a3 06 	call	0xd46	; 0xd46 <SSD_vidinit>
	Lcd_vidRowColumn(0, 0);
     d2c:	80 e0       	ldi	r24, 0x00	; 0
     d2e:	60 e0       	ldi	r22, 0x00	; 0
     d30:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <Lcd_vidRowColumn>
	Lcd_vidDisplyStr("    ");
     d34:	80 e6       	ldi	r24, 0x60	; 96
     d36:	90 e0       	ldi	r25, 0x00	; 0
     d38:	0e 94 15 0c 	call	0x182a	; 0x182a <Lcd_vidDisplyStr>
	Lcd_vidRowColumn(0, 0);
     d3c:	80 e0       	ldi	r24, 0x00	; 0
     d3e:	60 e0       	ldi	r22, 0x00	; 0
     d40:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <Lcd_vidRowColumn>
     d44:	ff cf       	rjmp	.-2      	; 0xd44 <main+0xb6>

00000d46 <SSD_vidinit>:
#include "SSD.h"
#include "Dio.h"
#include <util/delay.h>

void SSD_vidinit(void)
{
     d46:	df 93       	push	r29
     d48:	cf 93       	push	r28
     d4a:	cd b7       	in	r28, 0x3d	; 61
     d4c:	de b7       	in	r29, 0x3e	; 62
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN1, DIO_OUTPUT);
     d4e:	81 e0       	ldi	r24, 0x01	; 1
     d50:	61 e0       	ldi	r22, 0x01	; 1
     d52:	41 e0       	ldi	r20, 0x01	; 1
     d54:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN2, DIO_OUTPUT);
     d58:	81 e0       	ldi	r24, 0x01	; 1
     d5a:	62 e0       	ldi	r22, 0x02	; 2
     d5c:	41 e0       	ldi	r20, 0x01	; 1
     d5e:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>

	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN4, DIO_OUTPUT);
     d62:	80 e0       	ldi	r24, 0x00	; 0
     d64:	64 e0       	ldi	r22, 0x04	; 4
     d66:	41 e0       	ldi	r20, 0x01	; 1
     d68:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN5, DIO_OUTPUT);
     d6c:	80 e0       	ldi	r24, 0x00	; 0
     d6e:	65 e0       	ldi	r22, 0x05	; 5
     d70:	41 e0       	ldi	r20, 0x01	; 1
     d72:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN6, DIO_OUTPUT);
     d76:	80 e0       	ldi	r24, 0x00	; 0
     d78:	66 e0       	ldi	r22, 0x06	; 6
     d7a:	41 e0       	ldi	r20, 0x01	; 1
     d7c:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN7, DIO_OUTPUT);
     d80:	80 e0       	ldi	r24, 0x00	; 0
     d82:	67 e0       	ldi	r22, 0x07	; 7
     d84:	41 e0       	ldi	r20, 0x01	; 1
     d86:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
}
     d8a:	cf 91       	pop	r28
     d8c:	df 91       	pop	r29
     d8e:	08 95       	ret

00000d90 <SSD_viddisplyNum>:

void SSD_viddisplyNum(u8 num)
{
     d90:	df 93       	push	r29
     d92:	cf 93       	push	r28
     d94:	cd b7       	in	r28, 0x3d	; 61
     d96:	de b7       	in	r29, 0x3e	; 62
     d98:	6f 97       	sbiw	r28, 0x1f	; 31
     d9a:	0f b6       	in	r0, 0x3f	; 63
     d9c:	f8 94       	cli
     d9e:	de bf       	out	0x3e, r29	; 62
     da0:	0f be       	out	0x3f, r0	; 63
     da2:	cd bf       	out	0x3d, r28	; 61
     da4:	8f 8f       	std	Y+31, r24	; 0x1f
	u8 loc_secondDigit =  (num%10)<<4;
     da6:	8f 8d       	ldd	r24, Y+31	; 0x1f
     da8:	9a e0       	ldi	r25, 0x0A	; 10
     daa:	69 2f       	mov	r22, r25
     dac:	0e 94 fc 0f 	call	0x1ff8	; 0x1ff8 <__udivmodqi4>
     db0:	89 2f       	mov	r24, r25
     db2:	82 95       	swap	r24
     db4:	80 7f       	andi	r24, 0xF0	; 240
     db6:	8e 8f       	std	Y+30, r24	; 0x1e
	u8 loc_firstDigit = (num/10)<<4;
     db8:	8f 8d       	ldd	r24, Y+31	; 0x1f
     dba:	9a e0       	ldi	r25, 0x0A	; 10
     dbc:	69 2f       	mov	r22, r25
     dbe:	0e 94 fc 0f 	call	0x1ff8	; 0x1ff8 <__udivmodqi4>
     dc2:	82 95       	swap	r24
     dc4:	80 7f       	andi	r24, 0xF0	; 240
     dc6:	8d 8f       	std	Y+29, r24	; 0x1d

	/* Enable SSD 1	-> EN1 = High	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN2, DIO_HIGH);
     dc8:	81 e0       	ldi	r24, 0x01	; 1
     dca:	62 e0       	ldi	r22, 0x02	; 2
     dcc:	41 e0       	ldi	r20, 0x01	; 1
     dce:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
	/* Disable SSD 2 -> EN2 =Low	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_LOW);
     dd2:	81 e0       	ldi	r24, 0x01	; 1
     dd4:	61 e0       	ldi	r22, 0x01	; 1
     dd6:	40 e0       	ldi	r20, 0x00	; 0
     dd8:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
	/* Write first digit */
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_firstDigit, SSD_MASK);
     ddc:	80 e0       	ldi	r24, 0x00	; 0
     dde:	6d 8d       	ldd	r22, Y+29	; 0x1d
     de0:	4f e0       	ldi	r20, 0x0F	; 15
     de2:	0e 94 90 0e 	call	0x1d20	; 0x1d20 <Dio_vidWriteChanelGroup>
     de6:	80 e0       	ldi	r24, 0x00	; 0
     de8:	90 e0       	ldi	r25, 0x00	; 0
     dea:	a0 e8       	ldi	r26, 0x80	; 128
     dec:	bf e3       	ldi	r27, 0x3F	; 63
     dee:	89 8f       	std	Y+25, r24	; 0x19
     df0:	9a 8f       	std	Y+26, r25	; 0x1a
     df2:	ab 8f       	std	Y+27, r26	; 0x1b
     df4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     df6:	69 8d       	ldd	r22, Y+25	; 0x19
     df8:	7a 8d       	ldd	r23, Y+26	; 0x1a
     dfa:	8b 8d       	ldd	r24, Y+27	; 0x1b
     dfc:	9c 8d       	ldd	r25, Y+28	; 0x1c
     dfe:	20 e0       	ldi	r18, 0x00	; 0
     e00:	30 e0       	ldi	r19, 0x00	; 0
     e02:	4a e7       	ldi	r20, 0x7A	; 122
     e04:	55 e4       	ldi	r21, 0x45	; 69
     e06:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     e0a:	dc 01       	movw	r26, r24
     e0c:	cb 01       	movw	r24, r22
     e0e:	8d 8b       	std	Y+21, r24	; 0x15
     e10:	9e 8b       	std	Y+22, r25	; 0x16
     e12:	af 8b       	std	Y+23, r26	; 0x17
     e14:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     e16:	6d 89       	ldd	r22, Y+21	; 0x15
     e18:	7e 89       	ldd	r23, Y+22	; 0x16
     e1a:	8f 89       	ldd	r24, Y+23	; 0x17
     e1c:	98 8d       	ldd	r25, Y+24	; 0x18
     e1e:	20 e0       	ldi	r18, 0x00	; 0
     e20:	30 e0       	ldi	r19, 0x00	; 0
     e22:	40 e8       	ldi	r20, 0x80	; 128
     e24:	5f e3       	ldi	r21, 0x3F	; 63
     e26:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     e2a:	88 23       	and	r24, r24
     e2c:	2c f4       	brge	.+10     	; 0xe38 <SSD_viddisplyNum+0xa8>
		__ticks = 1;
     e2e:	81 e0       	ldi	r24, 0x01	; 1
     e30:	90 e0       	ldi	r25, 0x00	; 0
     e32:	9c 8b       	std	Y+20, r25	; 0x14
     e34:	8b 8b       	std	Y+19, r24	; 0x13
     e36:	3f c0       	rjmp	.+126    	; 0xeb6 <SSD_viddisplyNum+0x126>
	else if (__tmp > 65535)
     e38:	6d 89       	ldd	r22, Y+21	; 0x15
     e3a:	7e 89       	ldd	r23, Y+22	; 0x16
     e3c:	8f 89       	ldd	r24, Y+23	; 0x17
     e3e:	98 8d       	ldd	r25, Y+24	; 0x18
     e40:	20 e0       	ldi	r18, 0x00	; 0
     e42:	3f ef       	ldi	r19, 0xFF	; 255
     e44:	4f e7       	ldi	r20, 0x7F	; 127
     e46:	57 e4       	ldi	r21, 0x47	; 71
     e48:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     e4c:	18 16       	cp	r1, r24
     e4e:	4c f5       	brge	.+82     	; 0xea2 <SSD_viddisplyNum+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e50:	69 8d       	ldd	r22, Y+25	; 0x19
     e52:	7a 8d       	ldd	r23, Y+26	; 0x1a
     e54:	8b 8d       	ldd	r24, Y+27	; 0x1b
     e56:	9c 8d       	ldd	r25, Y+28	; 0x1c
     e58:	20 e0       	ldi	r18, 0x00	; 0
     e5a:	30 e0       	ldi	r19, 0x00	; 0
     e5c:	40 e2       	ldi	r20, 0x20	; 32
     e5e:	51 e4       	ldi	r21, 0x41	; 65
     e60:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     e64:	dc 01       	movw	r26, r24
     e66:	cb 01       	movw	r24, r22
     e68:	bc 01       	movw	r22, r24
     e6a:	cd 01       	movw	r24, r26
     e6c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e70:	dc 01       	movw	r26, r24
     e72:	cb 01       	movw	r24, r22
     e74:	9c 8b       	std	Y+20, r25	; 0x14
     e76:	8b 8b       	std	Y+19, r24	; 0x13
     e78:	0f c0       	rjmp	.+30     	; 0xe98 <SSD_viddisplyNum+0x108>
     e7a:	80 e9       	ldi	r24, 0x90	; 144
     e7c:	91 e0       	ldi	r25, 0x01	; 1
     e7e:	9a 8b       	std	Y+18, r25	; 0x12
     e80:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     e82:	89 89       	ldd	r24, Y+17	; 0x11
     e84:	9a 89       	ldd	r25, Y+18	; 0x12
     e86:	01 97       	sbiw	r24, 0x01	; 1
     e88:	f1 f7       	brne	.-4      	; 0xe86 <SSD_viddisplyNum+0xf6>
     e8a:	9a 8b       	std	Y+18, r25	; 0x12
     e8c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e8e:	8b 89       	ldd	r24, Y+19	; 0x13
     e90:	9c 89       	ldd	r25, Y+20	; 0x14
     e92:	01 97       	sbiw	r24, 0x01	; 1
     e94:	9c 8b       	std	Y+20, r25	; 0x14
     e96:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e98:	8b 89       	ldd	r24, Y+19	; 0x13
     e9a:	9c 89       	ldd	r25, Y+20	; 0x14
     e9c:	00 97       	sbiw	r24, 0x00	; 0
     e9e:	69 f7       	brne	.-38     	; 0xe7a <SSD_viddisplyNum+0xea>
     ea0:	14 c0       	rjmp	.+40     	; 0xeca <SSD_viddisplyNum+0x13a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ea2:	6d 89       	ldd	r22, Y+21	; 0x15
     ea4:	7e 89       	ldd	r23, Y+22	; 0x16
     ea6:	8f 89       	ldd	r24, Y+23	; 0x17
     ea8:	98 8d       	ldd	r25, Y+24	; 0x18
     eaa:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     eae:	dc 01       	movw	r26, r24
     eb0:	cb 01       	movw	r24, r22
     eb2:	9c 8b       	std	Y+20, r25	; 0x14
     eb4:	8b 8b       	std	Y+19, r24	; 0x13
     eb6:	8b 89       	ldd	r24, Y+19	; 0x13
     eb8:	9c 89       	ldd	r25, Y+20	; 0x14
     eba:	98 8b       	std	Y+16, r25	; 0x10
     ebc:	8f 87       	std	Y+15, r24	; 0x0f
     ebe:	8f 85       	ldd	r24, Y+15	; 0x0f
     ec0:	98 89       	ldd	r25, Y+16	; 0x10
     ec2:	01 97       	sbiw	r24, 0x01	; 1
     ec4:	f1 f7       	brne	.-4      	; 0xec2 <SSD_viddisplyNum+0x132>
     ec6:	98 8b       	std	Y+16, r25	; 0x10
     ec8:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(1);

	/* Disable SSD 1	-> EN1 = Low	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN2, DIO_LOW);
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	62 e0       	ldi	r22, 0x02	; 2
     ece:	40 e0       	ldi	r20, 0x00	; 0
     ed0:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
	/* Enable SSD 2 -> EN2 = High	*/
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_HIGH);
     ed4:	81 e0       	ldi	r24, 0x01	; 1
     ed6:	61 e0       	ldi	r22, 0x01	; 1
     ed8:	41 e0       	ldi	r20, 0x01	; 1
     eda:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
	/* Write second digit */
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_secondDigit, SSD_MASK);
     ede:	80 e0       	ldi	r24, 0x00	; 0
     ee0:	6e 8d       	ldd	r22, Y+30	; 0x1e
     ee2:	4f e0       	ldi	r20, 0x0F	; 15
     ee4:	0e 94 90 0e 	call	0x1d20	; 0x1d20 <Dio_vidWriteChanelGroup>
     ee8:	80 e0       	ldi	r24, 0x00	; 0
     eea:	90 e0       	ldi	r25, 0x00	; 0
     eec:	a0 e8       	ldi	r26, 0x80	; 128
     eee:	bf e3       	ldi	r27, 0x3F	; 63
     ef0:	8b 87       	std	Y+11, r24	; 0x0b
     ef2:	9c 87       	std	Y+12, r25	; 0x0c
     ef4:	ad 87       	std	Y+13, r26	; 0x0d
     ef6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     ef8:	6b 85       	ldd	r22, Y+11	; 0x0b
     efa:	7c 85       	ldd	r23, Y+12	; 0x0c
     efc:	8d 85       	ldd	r24, Y+13	; 0x0d
     efe:	9e 85       	ldd	r25, Y+14	; 0x0e
     f00:	20 e0       	ldi	r18, 0x00	; 0
     f02:	30 e0       	ldi	r19, 0x00	; 0
     f04:	4a e7       	ldi	r20, 0x7A	; 122
     f06:	55 e4       	ldi	r21, 0x45	; 69
     f08:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f0c:	dc 01       	movw	r26, r24
     f0e:	cb 01       	movw	r24, r22
     f10:	8f 83       	std	Y+7, r24	; 0x07
     f12:	98 87       	std	Y+8, r25	; 0x08
     f14:	a9 87       	std	Y+9, r26	; 0x09
     f16:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     f18:	6f 81       	ldd	r22, Y+7	; 0x07
     f1a:	78 85       	ldd	r23, Y+8	; 0x08
     f1c:	89 85       	ldd	r24, Y+9	; 0x09
     f1e:	9a 85       	ldd	r25, Y+10	; 0x0a
     f20:	20 e0       	ldi	r18, 0x00	; 0
     f22:	30 e0       	ldi	r19, 0x00	; 0
     f24:	40 e8       	ldi	r20, 0x80	; 128
     f26:	5f e3       	ldi	r21, 0x3F	; 63
     f28:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
     f2c:	88 23       	and	r24, r24
     f2e:	2c f4       	brge	.+10     	; 0xf3a <SSD_viddisplyNum+0x1aa>
		__ticks = 1;
     f30:	81 e0       	ldi	r24, 0x01	; 1
     f32:	90 e0       	ldi	r25, 0x00	; 0
     f34:	9e 83       	std	Y+6, r25	; 0x06
     f36:	8d 83       	std	Y+5, r24	; 0x05
     f38:	3f c0       	rjmp	.+126    	; 0xfb8 <SSD_viddisplyNum+0x228>
	else if (__tmp > 65535)
     f3a:	6f 81       	ldd	r22, Y+7	; 0x07
     f3c:	78 85       	ldd	r23, Y+8	; 0x08
     f3e:	89 85       	ldd	r24, Y+9	; 0x09
     f40:	9a 85       	ldd	r25, Y+10	; 0x0a
     f42:	20 e0       	ldi	r18, 0x00	; 0
     f44:	3f ef       	ldi	r19, 0xFF	; 255
     f46:	4f e7       	ldi	r20, 0x7F	; 127
     f48:	57 e4       	ldi	r21, 0x47	; 71
     f4a:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
     f4e:	18 16       	cp	r1, r24
     f50:	4c f5       	brge	.+82     	; 0xfa4 <SSD_viddisplyNum+0x214>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f52:	6b 85       	ldd	r22, Y+11	; 0x0b
     f54:	7c 85       	ldd	r23, Y+12	; 0x0c
     f56:	8d 85       	ldd	r24, Y+13	; 0x0d
     f58:	9e 85       	ldd	r25, Y+14	; 0x0e
     f5a:	20 e0       	ldi	r18, 0x00	; 0
     f5c:	30 e0       	ldi	r19, 0x00	; 0
     f5e:	40 e2       	ldi	r20, 0x20	; 32
     f60:	51 e4       	ldi	r21, 0x41	; 65
     f62:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f66:	dc 01       	movw	r26, r24
     f68:	cb 01       	movw	r24, r22
     f6a:	bc 01       	movw	r22, r24
     f6c:	cd 01       	movw	r24, r26
     f6e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     f72:	dc 01       	movw	r26, r24
     f74:	cb 01       	movw	r24, r22
     f76:	9e 83       	std	Y+6, r25	; 0x06
     f78:	8d 83       	std	Y+5, r24	; 0x05
     f7a:	0f c0       	rjmp	.+30     	; 0xf9a <SSD_viddisplyNum+0x20a>
     f7c:	80 e9       	ldi	r24, 0x90	; 144
     f7e:	91 e0       	ldi	r25, 0x01	; 1
     f80:	9c 83       	std	Y+4, r25	; 0x04
     f82:	8b 83       	std	Y+3, r24	; 0x03
     f84:	8b 81       	ldd	r24, Y+3	; 0x03
     f86:	9c 81       	ldd	r25, Y+4	; 0x04
     f88:	01 97       	sbiw	r24, 0x01	; 1
     f8a:	f1 f7       	brne	.-4      	; 0xf88 <SSD_viddisplyNum+0x1f8>
     f8c:	9c 83       	std	Y+4, r25	; 0x04
     f8e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f90:	8d 81       	ldd	r24, Y+5	; 0x05
     f92:	9e 81       	ldd	r25, Y+6	; 0x06
     f94:	01 97       	sbiw	r24, 0x01	; 1
     f96:	9e 83       	std	Y+6, r25	; 0x06
     f98:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f9a:	8d 81       	ldd	r24, Y+5	; 0x05
     f9c:	9e 81       	ldd	r25, Y+6	; 0x06
     f9e:	00 97       	sbiw	r24, 0x00	; 0
     fa0:	69 f7       	brne	.-38     	; 0xf7c <SSD_viddisplyNum+0x1ec>
     fa2:	14 c0       	rjmp	.+40     	; 0xfcc <SSD_viddisplyNum+0x23c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fa4:	6f 81       	ldd	r22, Y+7	; 0x07
     fa6:	78 85       	ldd	r23, Y+8	; 0x08
     fa8:	89 85       	ldd	r24, Y+9	; 0x09
     faa:	9a 85       	ldd	r25, Y+10	; 0x0a
     fac:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     fb0:	dc 01       	movw	r26, r24
     fb2:	cb 01       	movw	r24, r22
     fb4:	9e 83       	std	Y+6, r25	; 0x06
     fb6:	8d 83       	std	Y+5, r24	; 0x05
     fb8:	8d 81       	ldd	r24, Y+5	; 0x05
     fba:	9e 81       	ldd	r25, Y+6	; 0x06
     fbc:	9a 83       	std	Y+2, r25	; 0x02
     fbe:	89 83       	std	Y+1, r24	; 0x01
     fc0:	89 81       	ldd	r24, Y+1	; 0x01
     fc2:	9a 81       	ldd	r25, Y+2	; 0x02
     fc4:	01 97       	sbiw	r24, 0x01	; 1
     fc6:	f1 f7       	brne	.-4      	; 0xfc4 <SSD_viddisplyNum+0x234>
     fc8:	9a 83       	std	Y+2, r25	; 0x02
     fca:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(1);
}
     fcc:	6f 96       	adiw	r28, 0x1f	; 31
     fce:	0f b6       	in	r0, 0x3f	; 63
     fd0:	f8 94       	cli
     fd2:	de bf       	out	0x3e, r29	; 62
     fd4:	0f be       	out	0x3f, r0	; 63
     fd6:	cd bf       	out	0x3d, r28	; 61
     fd8:	cf 91       	pop	r28
     fda:	df 91       	pop	r29
     fdc:	08 95       	ret

00000fde <Led_vidledInit>:
#include "Led.h"
#include "Dio.h"


void Led_vidledInit(void)
{
     fde:	df 93       	push	r29
     fe0:	cf 93       	push	r28
     fe2:	cd b7       	in	r28, 0x3d	; 61
     fe4:	de b7       	in	r29, 0x3e	; 62
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN2, DIO_OUTPUT);
     fe6:	82 e0       	ldi	r24, 0x02	; 2
     fe8:	62 e0       	ldi	r22, 0x02	; 2
     fea:	41 e0       	ldi	r20, 0x01	; 1
     fec:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTC, DIO_PIN7, DIO_OUTPUT);
     ff0:	82 e0       	ldi	r24, 0x02	; 2
     ff2:	67 e0       	ldi	r22, 0x07	; 7
     ff4:	41 e0       	ldi	r20, 0x01	; 1
     ff6:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTD, DIO_PIN3, DIO_OUTPUT);
     ffa:	83 e0       	ldi	r24, 0x03	; 3
     ffc:	63 e0       	ldi	r22, 0x03	; 3
     ffe:	41 e0       	ldi	r20, 0x01	; 1
    1000:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
}
    1004:	cf 91       	pop	r28
    1006:	df 91       	pop	r29
    1008:	08 95       	ret

0000100a <Led_vidledOn>:

void Led_vidledOn(led_ledId_t led)
{
    100a:	df 93       	push	r29
    100c:	cf 93       	push	r28
    100e:	00 d0       	rcall	.+0      	; 0x1010 <Led_vidledOn+0x6>
    1010:	0f 92       	push	r0
    1012:	cd b7       	in	r28, 0x3d	; 61
    1014:	de b7       	in	r29, 0x3e	; 62
    1016:	89 83       	std	Y+1, r24	; 0x01
	switch (led)
    1018:	89 81       	ldd	r24, Y+1	; 0x01
    101a:	28 2f       	mov	r18, r24
    101c:	30 e0       	ldi	r19, 0x00	; 0
    101e:	3b 83       	std	Y+3, r19	; 0x03
    1020:	2a 83       	std	Y+2, r18	; 0x02
    1022:	8a 81       	ldd	r24, Y+2	; 0x02
    1024:	9b 81       	ldd	r25, Y+3	; 0x03
    1026:	81 30       	cpi	r24, 0x01	; 1
    1028:	91 05       	cpc	r25, r1
    102a:	79 f0       	breq	.+30     	; 0x104a <Led_vidledOn+0x40>
    102c:	2a 81       	ldd	r18, Y+2	; 0x02
    102e:	3b 81       	ldd	r19, Y+3	; 0x03
    1030:	22 30       	cpi	r18, 0x02	; 2
    1032:	31 05       	cpc	r19, r1
    1034:	81 f0       	breq	.+32     	; 0x1056 <Led_vidledOn+0x4c>
    1036:	8a 81       	ldd	r24, Y+2	; 0x02
    1038:	9b 81       	ldd	r25, Y+3	; 0x03
    103a:	00 97       	sbiw	r24, 0x00	; 0
    103c:	89 f4       	brne	.+34     	; 0x1060 <Led_vidledOn+0x56>
	{
	case LED0:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN2, DIO_HIGH);
    103e:	82 e0       	ldi	r24, 0x02	; 2
    1040:	62 e0       	ldi	r22, 0x02	; 2
    1042:	41 e0       	ldi	r20, 0x01	; 1
    1044:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
    1048:	0b c0       	rjmp	.+22     	; 0x1060 <Led_vidledOn+0x56>
		break;

	case LED1:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_HIGH);
    104a:	82 e0       	ldi	r24, 0x02	; 2
    104c:	67 e0       	ldi	r22, 0x07	; 7
    104e:	41 e0       	ldi	r20, 0x01	; 1
    1050:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
    1054:	05 c0       	rjmp	.+10     	; 0x1060 <Led_vidledOn+0x56>
		break;

	case LED2:
		Dio_vidwriteChanel(DIO_PORTD, DIO_PIN3, DIO_HIGH);
    1056:	83 e0       	ldi	r24, 0x03	; 3
    1058:	63 e0       	ldi	r22, 0x03	; 3
    105a:	41 e0       	ldi	r20, 0x01	; 1
    105c:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
		break;
	}
}
    1060:	0f 90       	pop	r0
    1062:	0f 90       	pop	r0
    1064:	0f 90       	pop	r0
    1066:	cf 91       	pop	r28
    1068:	df 91       	pop	r29
    106a:	08 95       	ret

0000106c <Led_vidledOff>:

void Led_vidledOff(led_ledId_t led)
{
    106c:	df 93       	push	r29
    106e:	cf 93       	push	r28
    1070:	00 d0       	rcall	.+0      	; 0x1072 <Led_vidledOff+0x6>
    1072:	0f 92       	push	r0
    1074:	cd b7       	in	r28, 0x3d	; 61
    1076:	de b7       	in	r29, 0x3e	; 62
    1078:	89 83       	std	Y+1, r24	; 0x01
	switch (led)
    107a:	89 81       	ldd	r24, Y+1	; 0x01
    107c:	28 2f       	mov	r18, r24
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	3b 83       	std	Y+3, r19	; 0x03
    1082:	2a 83       	std	Y+2, r18	; 0x02
    1084:	8a 81       	ldd	r24, Y+2	; 0x02
    1086:	9b 81       	ldd	r25, Y+3	; 0x03
    1088:	81 30       	cpi	r24, 0x01	; 1
    108a:	91 05       	cpc	r25, r1
    108c:	79 f0       	breq	.+30     	; 0x10ac <Led_vidledOff+0x40>
    108e:	2a 81       	ldd	r18, Y+2	; 0x02
    1090:	3b 81       	ldd	r19, Y+3	; 0x03
    1092:	22 30       	cpi	r18, 0x02	; 2
    1094:	31 05       	cpc	r19, r1
    1096:	81 f0       	breq	.+32     	; 0x10b8 <Led_vidledOff+0x4c>
    1098:	8a 81       	ldd	r24, Y+2	; 0x02
    109a:	9b 81       	ldd	r25, Y+3	; 0x03
    109c:	00 97       	sbiw	r24, 0x00	; 0
    109e:	89 f4       	brne	.+34     	; 0x10c2 <Led_vidledOff+0x56>
	{
	case LED0:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN2, DIO_LOW);
    10a0:	82 e0       	ldi	r24, 0x02	; 2
    10a2:	62 e0       	ldi	r22, 0x02	; 2
    10a4:	40 e0       	ldi	r20, 0x00	; 0
    10a6:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
    10aa:	0b c0       	rjmp	.+22     	; 0x10c2 <Led_vidledOff+0x56>
		break;

	case LED1:
		Dio_vidwriteChanel(DIO_PORTC, DIO_PIN7, DIO_LOW);
    10ac:	82 e0       	ldi	r24, 0x02	; 2
    10ae:	67 e0       	ldi	r22, 0x07	; 7
    10b0:	40 e0       	ldi	r20, 0x00	; 0
    10b2:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
    10b6:	05 c0       	rjmp	.+10     	; 0x10c2 <Led_vidledOff+0x56>
		break;

	case LED2:
		Dio_vidwriteChanel(DIO_PORTD, DIO_PIN3, DIO_LOW);
    10b8:	83 e0       	ldi	r24, 0x03	; 3
    10ba:	63 e0       	ldi	r22, 0x03	; 3
    10bc:	40 e0       	ldi	r20, 0x00	; 0
    10be:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
		break;
	}
}
    10c2:	0f 90       	pop	r0
    10c4:	0f 90       	pop	r0
    10c6:	0f 90       	pop	r0
    10c8:	cf 91       	pop	r28
    10ca:	df 91       	pop	r29
    10cc:	08 95       	ret

000010ce <Lcd_vidinit>:
#include "util/delay.h"
#include <stdio.h>


void Lcd_vidinit(void)
{
    10ce:	df 93       	push	r29
    10d0:	cf 93       	push	r28
    10d2:	cd b7       	in	r28, 0x3d	; 61
    10d4:	de b7       	in	r29, 0x3e	; 62
    10d6:	e4 97       	sbiw	r28, 0x34	; 52
    10d8:	0f b6       	in	r0, 0x3f	; 63
    10da:	f8 94       	cli
    10dc:	de bf       	out	0x3e, r29	; 62
    10de:	0f be       	out	0x3f, r0	; 63
    10e0:	cd bf       	out	0x3d, r28	; 61
	/*	configure control pins as output	*/
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN1, DIO_OUTPUT);
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	61 e0       	ldi	r22, 0x01	; 1
    10e6:	41 e0       	ldi	r20, 0x01	; 1
    10e8:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN2, DIO_OUTPUT);
    10ec:	81 e0       	ldi	r24, 0x01	; 1
    10ee:	62 e0       	ldi	r22, 0x02	; 2
    10f0:	41 e0       	ldi	r20, 0x01	; 1
    10f2:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB, DIO_PIN3, DIO_OUTPUT);
    10f6:	81 e0       	ldi	r24, 0x01	; 1
    10f8:	63 e0       	ldi	r22, 0x03	; 3
    10fa:	41 e0       	ldi	r20, 0x01	; 1
    10fc:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>

	/*	configure data pins as output	*/
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN4, DIO_OUTPUT);
    1100:	80 e0       	ldi	r24, 0x00	; 0
    1102:	64 e0       	ldi	r22, 0x04	; 4
    1104:	41 e0       	ldi	r20, 0x01	; 1
    1106:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN5, DIO_OUTPUT);
    110a:	80 e0       	ldi	r24, 0x00	; 0
    110c:	65 e0       	ldi	r22, 0x05	; 5
    110e:	41 e0       	ldi	r20, 0x01	; 1
    1110:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN6, DIO_OUTPUT);
    1114:	80 e0       	ldi	r24, 0x00	; 0
    1116:	66 e0       	ldi	r22, 0x06	; 6
    1118:	41 e0       	ldi	r20, 0x01	; 1
    111a:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTA, DIO_PIN7, DIO_OUTPUT);
    111e:	80 e0       	ldi	r24, 0x00	; 0
    1120:	67 e0       	ldi	r22, 0x07	; 7
    1122:	41 e0       	ldi	r20, 0x01	; 1
    1124:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>

	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN2, DIO_LOW);
    1128:	81 e0       	ldi	r24, 0x01	; 1
    112a:	62 e0       	ldi	r22, 0x02	; 2
    112c:	40 e0       	ldi	r20, 0x00	; 0
    112e:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
    1132:	80 e0       	ldi	r24, 0x00	; 0
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	a0 e7       	ldi	r26, 0x70	; 112
    1138:	b1 e4       	ldi	r27, 0x41	; 65
    113a:	89 ab       	std	Y+49, r24	; 0x31
    113c:	9a ab       	std	Y+50, r25	; 0x32
    113e:	ab ab       	std	Y+51, r26	; 0x33
    1140:	bc ab       	std	Y+52, r27	; 0x34
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1142:	69 a9       	ldd	r22, Y+49	; 0x31
    1144:	7a a9       	ldd	r23, Y+50	; 0x32
    1146:	8b a9       	ldd	r24, Y+51	; 0x33
    1148:	9c a9       	ldd	r25, Y+52	; 0x34
    114a:	20 e0       	ldi	r18, 0x00	; 0
    114c:	30 e0       	ldi	r19, 0x00	; 0
    114e:	4a e7       	ldi	r20, 0x7A	; 122
    1150:	55 e4       	ldi	r21, 0x45	; 69
    1152:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1156:	dc 01       	movw	r26, r24
    1158:	cb 01       	movw	r24, r22
    115a:	8d a7       	std	Y+45, r24	; 0x2d
    115c:	9e a7       	std	Y+46, r25	; 0x2e
    115e:	af a7       	std	Y+47, r26	; 0x2f
    1160:	b8 ab       	std	Y+48, r27	; 0x30
	if (__tmp < 1.0)
    1162:	6d a5       	ldd	r22, Y+45	; 0x2d
    1164:	7e a5       	ldd	r23, Y+46	; 0x2e
    1166:	8f a5       	ldd	r24, Y+47	; 0x2f
    1168:	98 a9       	ldd	r25, Y+48	; 0x30
    116a:	20 e0       	ldi	r18, 0x00	; 0
    116c:	30 e0       	ldi	r19, 0x00	; 0
    116e:	40 e8       	ldi	r20, 0x80	; 128
    1170:	5f e3       	ldi	r21, 0x3F	; 63
    1172:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1176:	88 23       	and	r24, r24
    1178:	2c f4       	brge	.+10     	; 0x1184 <Lcd_vidinit+0xb6>
		__ticks = 1;
    117a:	81 e0       	ldi	r24, 0x01	; 1
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	9c a7       	std	Y+44, r25	; 0x2c
    1180:	8b a7       	std	Y+43, r24	; 0x2b
    1182:	3f c0       	rjmp	.+126    	; 0x1202 <Lcd_vidinit+0x134>
	else if (__tmp > 65535)
    1184:	6d a5       	ldd	r22, Y+45	; 0x2d
    1186:	7e a5       	ldd	r23, Y+46	; 0x2e
    1188:	8f a5       	ldd	r24, Y+47	; 0x2f
    118a:	98 a9       	ldd	r25, Y+48	; 0x30
    118c:	20 e0       	ldi	r18, 0x00	; 0
    118e:	3f ef       	ldi	r19, 0xFF	; 255
    1190:	4f e7       	ldi	r20, 0x7F	; 127
    1192:	57 e4       	ldi	r21, 0x47	; 71
    1194:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1198:	18 16       	cp	r1, r24
    119a:	4c f5       	brge	.+82     	; 0x11ee <Lcd_vidinit+0x120>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    119c:	69 a9       	ldd	r22, Y+49	; 0x31
    119e:	7a a9       	ldd	r23, Y+50	; 0x32
    11a0:	8b a9       	ldd	r24, Y+51	; 0x33
    11a2:	9c a9       	ldd	r25, Y+52	; 0x34
    11a4:	20 e0       	ldi	r18, 0x00	; 0
    11a6:	30 e0       	ldi	r19, 0x00	; 0
    11a8:	40 e2       	ldi	r20, 0x20	; 32
    11aa:	51 e4       	ldi	r21, 0x41	; 65
    11ac:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    11b0:	dc 01       	movw	r26, r24
    11b2:	cb 01       	movw	r24, r22
    11b4:	bc 01       	movw	r22, r24
    11b6:	cd 01       	movw	r24, r26
    11b8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    11bc:	dc 01       	movw	r26, r24
    11be:	cb 01       	movw	r24, r22
    11c0:	9c a7       	std	Y+44, r25	; 0x2c
    11c2:	8b a7       	std	Y+43, r24	; 0x2b
    11c4:	0f c0       	rjmp	.+30     	; 0x11e4 <Lcd_vidinit+0x116>
    11c6:	80 e9       	ldi	r24, 0x90	; 144
    11c8:	91 e0       	ldi	r25, 0x01	; 1
    11ca:	9a a7       	std	Y+42, r25	; 0x2a
    11cc:	89 a7       	std	Y+41, r24	; 0x29
    11ce:	89 a5       	ldd	r24, Y+41	; 0x29
    11d0:	9a a5       	ldd	r25, Y+42	; 0x2a
    11d2:	01 97       	sbiw	r24, 0x01	; 1
    11d4:	f1 f7       	brne	.-4      	; 0x11d2 <Lcd_vidinit+0x104>
    11d6:	9a a7       	std	Y+42, r25	; 0x2a
    11d8:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11da:	8b a5       	ldd	r24, Y+43	; 0x2b
    11dc:	9c a5       	ldd	r25, Y+44	; 0x2c
    11de:	01 97       	sbiw	r24, 0x01	; 1
    11e0:	9c a7       	std	Y+44, r25	; 0x2c
    11e2:	8b a7       	std	Y+43, r24	; 0x2b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11e4:	8b a5       	ldd	r24, Y+43	; 0x2b
    11e6:	9c a5       	ldd	r25, Y+44	; 0x2c
    11e8:	00 97       	sbiw	r24, 0x00	; 0
    11ea:	69 f7       	brne	.-38     	; 0x11c6 <Lcd_vidinit+0xf8>
    11ec:	14 c0       	rjmp	.+40     	; 0x1216 <Lcd_vidinit+0x148>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11ee:	6d a5       	ldd	r22, Y+45	; 0x2d
    11f0:	7e a5       	ldd	r23, Y+46	; 0x2e
    11f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    11f4:	98 a9       	ldd	r25, Y+48	; 0x30
    11f6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    11fa:	dc 01       	movw	r26, r24
    11fc:	cb 01       	movw	r24, r22
    11fe:	9c a7       	std	Y+44, r25	; 0x2c
    1200:	8b a7       	std	Y+43, r24	; 0x2b
    1202:	8b a5       	ldd	r24, Y+43	; 0x2b
    1204:	9c a5       	ldd	r25, Y+44	; 0x2c
    1206:	98 a7       	std	Y+40, r25	; 0x28
    1208:	8f a3       	std	Y+39, r24	; 0x27
    120a:	8f a1       	ldd	r24, Y+39	; 0x27
    120c:	98 a5       	ldd	r25, Y+40	; 0x28
    120e:	01 97       	sbiw	r24, 0x01	; 1
    1210:	f1 f7       	brne	.-4      	; 0x120e <Lcd_vidinit+0x140>
    1212:	98 a7       	std	Y+40, r25	; 0x28
    1214:	8f a3       	std	Y+39, r24	; 0x27

	_delay_ms(15);

	Lcd_vidCmd(0x03);
    1216:	83 e0       	ldi	r24, 0x03	; 3
    1218:	0e 94 c7 0b 	call	0x178e	; 0x178e <Lcd_vidCmd>
    121c:	80 e0       	ldi	r24, 0x00	; 0
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	a0 ea       	ldi	r26, 0xA0	; 160
    1222:	b0 e4       	ldi	r27, 0x40	; 64
    1224:	8b a3       	std	Y+35, r24	; 0x23
    1226:	9c a3       	std	Y+36, r25	; 0x24
    1228:	ad a3       	std	Y+37, r26	; 0x25
    122a:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    122c:	6b a1       	ldd	r22, Y+35	; 0x23
    122e:	7c a1       	ldd	r23, Y+36	; 0x24
    1230:	8d a1       	ldd	r24, Y+37	; 0x25
    1232:	9e a1       	ldd	r25, Y+38	; 0x26
    1234:	20 e0       	ldi	r18, 0x00	; 0
    1236:	30 e0       	ldi	r19, 0x00	; 0
    1238:	4a e7       	ldi	r20, 0x7A	; 122
    123a:	55 e4       	ldi	r21, 0x45	; 69
    123c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1240:	dc 01       	movw	r26, r24
    1242:	cb 01       	movw	r24, r22
    1244:	8f 8f       	std	Y+31, r24	; 0x1f
    1246:	98 a3       	std	Y+32, r25	; 0x20
    1248:	a9 a3       	std	Y+33, r26	; 0x21
    124a:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    124c:	6f 8d       	ldd	r22, Y+31	; 0x1f
    124e:	78 a1       	ldd	r23, Y+32	; 0x20
    1250:	89 a1       	ldd	r24, Y+33	; 0x21
    1252:	9a a1       	ldd	r25, Y+34	; 0x22
    1254:	20 e0       	ldi	r18, 0x00	; 0
    1256:	30 e0       	ldi	r19, 0x00	; 0
    1258:	40 e8       	ldi	r20, 0x80	; 128
    125a:	5f e3       	ldi	r21, 0x3F	; 63
    125c:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1260:	88 23       	and	r24, r24
    1262:	2c f4       	brge	.+10     	; 0x126e <Lcd_vidinit+0x1a0>
		__ticks = 1;
    1264:	81 e0       	ldi	r24, 0x01	; 1
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	9e 8f       	std	Y+30, r25	; 0x1e
    126a:	8d 8f       	std	Y+29, r24	; 0x1d
    126c:	3f c0       	rjmp	.+126    	; 0x12ec <Lcd_vidinit+0x21e>
	else if (__tmp > 65535)
    126e:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1270:	78 a1       	ldd	r23, Y+32	; 0x20
    1272:	89 a1       	ldd	r24, Y+33	; 0x21
    1274:	9a a1       	ldd	r25, Y+34	; 0x22
    1276:	20 e0       	ldi	r18, 0x00	; 0
    1278:	3f ef       	ldi	r19, 0xFF	; 255
    127a:	4f e7       	ldi	r20, 0x7F	; 127
    127c:	57 e4       	ldi	r21, 0x47	; 71
    127e:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1282:	18 16       	cp	r1, r24
    1284:	4c f5       	brge	.+82     	; 0x12d8 <Lcd_vidinit+0x20a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1286:	6b a1       	ldd	r22, Y+35	; 0x23
    1288:	7c a1       	ldd	r23, Y+36	; 0x24
    128a:	8d a1       	ldd	r24, Y+37	; 0x25
    128c:	9e a1       	ldd	r25, Y+38	; 0x26
    128e:	20 e0       	ldi	r18, 0x00	; 0
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	40 e2       	ldi	r20, 0x20	; 32
    1294:	51 e4       	ldi	r21, 0x41	; 65
    1296:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    129a:	dc 01       	movw	r26, r24
    129c:	cb 01       	movw	r24, r22
    129e:	bc 01       	movw	r22, r24
    12a0:	cd 01       	movw	r24, r26
    12a2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    12a6:	dc 01       	movw	r26, r24
    12a8:	cb 01       	movw	r24, r22
    12aa:	9e 8f       	std	Y+30, r25	; 0x1e
    12ac:	8d 8f       	std	Y+29, r24	; 0x1d
    12ae:	0f c0       	rjmp	.+30     	; 0x12ce <Lcd_vidinit+0x200>
    12b0:	80 e9       	ldi	r24, 0x90	; 144
    12b2:	91 e0       	ldi	r25, 0x01	; 1
    12b4:	9c 8f       	std	Y+28, r25	; 0x1c
    12b6:	8b 8f       	std	Y+27, r24	; 0x1b
    12b8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    12ba:	9c 8d       	ldd	r25, Y+28	; 0x1c
    12bc:	01 97       	sbiw	r24, 0x01	; 1
    12be:	f1 f7       	brne	.-4      	; 0x12bc <Lcd_vidinit+0x1ee>
    12c0:	9c 8f       	std	Y+28, r25	; 0x1c
    12c2:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12c4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    12c6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    12c8:	01 97       	sbiw	r24, 0x01	; 1
    12ca:	9e 8f       	std	Y+30, r25	; 0x1e
    12cc:	8d 8f       	std	Y+29, r24	; 0x1d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12ce:	8d 8d       	ldd	r24, Y+29	; 0x1d
    12d0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    12d2:	00 97       	sbiw	r24, 0x00	; 0
    12d4:	69 f7       	brne	.-38     	; 0x12b0 <Lcd_vidinit+0x1e2>
    12d6:	14 c0       	rjmp	.+40     	; 0x1300 <Lcd_vidinit+0x232>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12d8:	6f 8d       	ldd	r22, Y+31	; 0x1f
    12da:	78 a1       	ldd	r23, Y+32	; 0x20
    12dc:	89 a1       	ldd	r24, Y+33	; 0x21
    12de:	9a a1       	ldd	r25, Y+34	; 0x22
    12e0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    12e4:	dc 01       	movw	r26, r24
    12e6:	cb 01       	movw	r24, r22
    12e8:	9e 8f       	std	Y+30, r25	; 0x1e
    12ea:	8d 8f       	std	Y+29, r24	; 0x1d
    12ec:	8d 8d       	ldd	r24, Y+29	; 0x1d
    12ee:	9e 8d       	ldd	r25, Y+30	; 0x1e
    12f0:	9a 8f       	std	Y+26, r25	; 0x1a
    12f2:	89 8f       	std	Y+25, r24	; 0x19
    12f4:	89 8d       	ldd	r24, Y+25	; 0x19
    12f6:	9a 8d       	ldd	r25, Y+26	; 0x1a
    12f8:	01 97       	sbiw	r24, 0x01	; 1
    12fa:	f1 f7       	brne	.-4      	; 0x12f8 <Lcd_vidinit+0x22a>
    12fc:	9a 8f       	std	Y+26, r25	; 0x1a
    12fe:	89 8f       	std	Y+25, r24	; 0x19
	_delay_ms(5);
	Lcd_vidCmd(0x03);
    1300:	83 e0       	ldi	r24, 0x03	; 3
    1302:	0e 94 c7 0b 	call	0x178e	; 0x178e <Lcd_vidCmd>
    1306:	80 e0       	ldi	r24, 0x00	; 0
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	a8 ec       	ldi	r26, 0xC8	; 200
    130c:	b2 e4       	ldi	r27, 0x42	; 66
    130e:	8d 8b       	std	Y+21, r24	; 0x15
    1310:	9e 8b       	std	Y+22, r25	; 0x16
    1312:	af 8b       	std	Y+23, r26	; 0x17
    1314:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1316:	6d 89       	ldd	r22, Y+21	; 0x15
    1318:	7e 89       	ldd	r23, Y+22	; 0x16
    131a:	8f 89       	ldd	r24, Y+23	; 0x17
    131c:	98 8d       	ldd	r25, Y+24	; 0x18
    131e:	2b ea       	ldi	r18, 0xAB	; 171
    1320:	3a ea       	ldi	r19, 0xAA	; 170
    1322:	4a ea       	ldi	r20, 0xAA	; 170
    1324:	50 e4       	ldi	r21, 0x40	; 64
    1326:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    132a:	dc 01       	movw	r26, r24
    132c:	cb 01       	movw	r24, r22
    132e:	89 8b       	std	Y+17, r24	; 0x11
    1330:	9a 8b       	std	Y+18, r25	; 0x12
    1332:	ab 8b       	std	Y+19, r26	; 0x13
    1334:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1336:	69 89       	ldd	r22, Y+17	; 0x11
    1338:	7a 89       	ldd	r23, Y+18	; 0x12
    133a:	8b 89       	ldd	r24, Y+19	; 0x13
    133c:	9c 89       	ldd	r25, Y+20	; 0x14
    133e:	20 e0       	ldi	r18, 0x00	; 0
    1340:	30 e0       	ldi	r19, 0x00	; 0
    1342:	40 e8       	ldi	r20, 0x80	; 128
    1344:	5f e3       	ldi	r21, 0x3F	; 63
    1346:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    134a:	88 23       	and	r24, r24
    134c:	1c f4       	brge	.+6      	; 0x1354 <Lcd_vidinit+0x286>
		__ticks = 1;
    134e:	81 e0       	ldi	r24, 0x01	; 1
    1350:	88 8b       	std	Y+16, r24	; 0x10
    1352:	91 c0       	rjmp	.+290    	; 0x1476 <Lcd_vidinit+0x3a8>
	else if (__tmp > 255)
    1354:	69 89       	ldd	r22, Y+17	; 0x11
    1356:	7a 89       	ldd	r23, Y+18	; 0x12
    1358:	8b 89       	ldd	r24, Y+19	; 0x13
    135a:	9c 89       	ldd	r25, Y+20	; 0x14
    135c:	20 e0       	ldi	r18, 0x00	; 0
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	4f e7       	ldi	r20, 0x7F	; 127
    1362:	53 e4       	ldi	r21, 0x43	; 67
    1364:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1368:	18 16       	cp	r1, r24
    136a:	0c f0       	brlt	.+2      	; 0x136e <Lcd_vidinit+0x2a0>
    136c:	7b c0       	rjmp	.+246    	; 0x1464 <Lcd_vidinit+0x396>
	{
		_delay_ms(__us / 1000.0);
    136e:	6d 89       	ldd	r22, Y+21	; 0x15
    1370:	7e 89       	ldd	r23, Y+22	; 0x16
    1372:	8f 89       	ldd	r24, Y+23	; 0x17
    1374:	98 8d       	ldd	r25, Y+24	; 0x18
    1376:	20 e0       	ldi	r18, 0x00	; 0
    1378:	30 e0       	ldi	r19, 0x00	; 0
    137a:	4a e7       	ldi	r20, 0x7A	; 122
    137c:	54 e4       	ldi	r21, 0x44	; 68
    137e:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1382:	dc 01       	movw	r26, r24
    1384:	cb 01       	movw	r24, r22
    1386:	8c 87       	std	Y+12, r24	; 0x0c
    1388:	9d 87       	std	Y+13, r25	; 0x0d
    138a:	ae 87       	std	Y+14, r26	; 0x0e
    138c:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    138e:	6c 85       	ldd	r22, Y+12	; 0x0c
    1390:	7d 85       	ldd	r23, Y+13	; 0x0d
    1392:	8e 85       	ldd	r24, Y+14	; 0x0e
    1394:	9f 85       	ldd	r25, Y+15	; 0x0f
    1396:	20 e0       	ldi	r18, 0x00	; 0
    1398:	30 e0       	ldi	r19, 0x00	; 0
    139a:	4a e7       	ldi	r20, 0x7A	; 122
    139c:	55 e4       	ldi	r21, 0x45	; 69
    139e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    13a2:	dc 01       	movw	r26, r24
    13a4:	cb 01       	movw	r24, r22
    13a6:	88 87       	std	Y+8, r24	; 0x08
    13a8:	99 87       	std	Y+9, r25	; 0x09
    13aa:	aa 87       	std	Y+10, r26	; 0x0a
    13ac:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    13ae:	68 85       	ldd	r22, Y+8	; 0x08
    13b0:	79 85       	ldd	r23, Y+9	; 0x09
    13b2:	8a 85       	ldd	r24, Y+10	; 0x0a
    13b4:	9b 85       	ldd	r25, Y+11	; 0x0b
    13b6:	20 e0       	ldi	r18, 0x00	; 0
    13b8:	30 e0       	ldi	r19, 0x00	; 0
    13ba:	40 e8       	ldi	r20, 0x80	; 128
    13bc:	5f e3       	ldi	r21, 0x3F	; 63
    13be:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    13c2:	88 23       	and	r24, r24
    13c4:	2c f4       	brge	.+10     	; 0x13d0 <Lcd_vidinit+0x302>
		__ticks = 1;
    13c6:	81 e0       	ldi	r24, 0x01	; 1
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	9f 83       	std	Y+7, r25	; 0x07
    13cc:	8e 83       	std	Y+6, r24	; 0x06
    13ce:	3f c0       	rjmp	.+126    	; 0x144e <Lcd_vidinit+0x380>
	else if (__tmp > 65535)
    13d0:	68 85       	ldd	r22, Y+8	; 0x08
    13d2:	79 85       	ldd	r23, Y+9	; 0x09
    13d4:	8a 85       	ldd	r24, Y+10	; 0x0a
    13d6:	9b 85       	ldd	r25, Y+11	; 0x0b
    13d8:	20 e0       	ldi	r18, 0x00	; 0
    13da:	3f ef       	ldi	r19, 0xFF	; 255
    13dc:	4f e7       	ldi	r20, 0x7F	; 127
    13de:	57 e4       	ldi	r21, 0x47	; 71
    13e0:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    13e4:	18 16       	cp	r1, r24
    13e6:	4c f5       	brge	.+82     	; 0x143a <Lcd_vidinit+0x36c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    13e8:	6c 85       	ldd	r22, Y+12	; 0x0c
    13ea:	7d 85       	ldd	r23, Y+13	; 0x0d
    13ec:	8e 85       	ldd	r24, Y+14	; 0x0e
    13ee:	9f 85       	ldd	r25, Y+15	; 0x0f
    13f0:	20 e0       	ldi	r18, 0x00	; 0
    13f2:	30 e0       	ldi	r19, 0x00	; 0
    13f4:	40 e2       	ldi	r20, 0x20	; 32
    13f6:	51 e4       	ldi	r21, 0x41	; 65
    13f8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    13fc:	dc 01       	movw	r26, r24
    13fe:	cb 01       	movw	r24, r22
    1400:	bc 01       	movw	r22, r24
    1402:	cd 01       	movw	r24, r26
    1404:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1408:	dc 01       	movw	r26, r24
    140a:	cb 01       	movw	r24, r22
    140c:	9f 83       	std	Y+7, r25	; 0x07
    140e:	8e 83       	std	Y+6, r24	; 0x06
    1410:	0f c0       	rjmp	.+30     	; 0x1430 <Lcd_vidinit+0x362>
    1412:	80 e9       	ldi	r24, 0x90	; 144
    1414:	91 e0       	ldi	r25, 0x01	; 1
    1416:	9d 83       	std	Y+5, r25	; 0x05
    1418:	8c 83       	std	Y+4, r24	; 0x04
    141a:	8c 81       	ldd	r24, Y+4	; 0x04
    141c:	9d 81       	ldd	r25, Y+5	; 0x05
    141e:	01 97       	sbiw	r24, 0x01	; 1
    1420:	f1 f7       	brne	.-4      	; 0x141e <Lcd_vidinit+0x350>
    1422:	9d 83       	std	Y+5, r25	; 0x05
    1424:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1426:	8e 81       	ldd	r24, Y+6	; 0x06
    1428:	9f 81       	ldd	r25, Y+7	; 0x07
    142a:	01 97       	sbiw	r24, 0x01	; 1
    142c:	9f 83       	std	Y+7, r25	; 0x07
    142e:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1430:	8e 81       	ldd	r24, Y+6	; 0x06
    1432:	9f 81       	ldd	r25, Y+7	; 0x07
    1434:	00 97       	sbiw	r24, 0x00	; 0
    1436:	69 f7       	brne	.-38     	; 0x1412 <Lcd_vidinit+0x344>
    1438:	24 c0       	rjmp	.+72     	; 0x1482 <Lcd_vidinit+0x3b4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    143a:	68 85       	ldd	r22, Y+8	; 0x08
    143c:	79 85       	ldd	r23, Y+9	; 0x09
    143e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1440:	9b 85       	ldd	r25, Y+11	; 0x0b
    1442:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1446:	dc 01       	movw	r26, r24
    1448:	cb 01       	movw	r24, r22
    144a:	9f 83       	std	Y+7, r25	; 0x07
    144c:	8e 83       	std	Y+6, r24	; 0x06
    144e:	8e 81       	ldd	r24, Y+6	; 0x06
    1450:	9f 81       	ldd	r25, Y+7	; 0x07
    1452:	9b 83       	std	Y+3, r25	; 0x03
    1454:	8a 83       	std	Y+2, r24	; 0x02
    1456:	8a 81       	ldd	r24, Y+2	; 0x02
    1458:	9b 81       	ldd	r25, Y+3	; 0x03
    145a:	01 97       	sbiw	r24, 0x01	; 1
    145c:	f1 f7       	brne	.-4      	; 0x145a <Lcd_vidinit+0x38c>
    145e:	9b 83       	std	Y+3, r25	; 0x03
    1460:	8a 83       	std	Y+2, r24	; 0x02
    1462:	0f c0       	rjmp	.+30     	; 0x1482 <Lcd_vidinit+0x3b4>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1464:	69 89       	ldd	r22, Y+17	; 0x11
    1466:	7a 89       	ldd	r23, Y+18	; 0x12
    1468:	8b 89       	ldd	r24, Y+19	; 0x13
    146a:	9c 89       	ldd	r25, Y+20	; 0x14
    146c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1470:	dc 01       	movw	r26, r24
    1472:	cb 01       	movw	r24, r22
    1474:	88 8b       	std	Y+16, r24	; 0x10
    1476:	88 89       	ldd	r24, Y+16	; 0x10
    1478:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    147a:	89 81       	ldd	r24, Y+1	; 0x01
    147c:	8a 95       	dec	r24
    147e:	f1 f7       	brne	.-4      	; 0x147c <Lcd_vidinit+0x3ae>
    1480:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(100);
	Lcd_vidCmd(0x03);
    1482:	83 e0       	ldi	r24, 0x03	; 3
    1484:	0e 94 c7 0b 	call	0x178e	; 0x178e <Lcd_vidCmd>
	Lcd_vidCmd(0x02);
    1488:	82 e0       	ldi	r24, 0x02	; 2
    148a:	0e 94 c7 0b 	call	0x178e	; 0x178e <Lcd_vidCmd>
	Lcd_vidCmd(_LCD_4BIT_MODE);
    148e:	88 e2       	ldi	r24, 0x28	; 40
    1490:	0e 94 c7 0b 	call	0x178e	; 0x178e <Lcd_vidCmd>
}
    1494:	e4 96       	adiw	r28, 0x34	; 52
    1496:	0f b6       	in	r0, 0x3f	; 63
    1498:	f8 94       	cli
    149a:	de bf       	out	0x3e, r29	; 62
    149c:	0f be       	out	0x3f, r0	; 63
    149e:	cd bf       	out	0x3d, r28	; 61
    14a0:	cf 91       	pop	r28
    14a2:	df 91       	pop	r29
    14a4:	08 95       	ret

000014a6 <Lcd_videnablePulse>:

static void Lcd_videnablePulse(void)
{
    14a6:	df 93       	push	r29
    14a8:	cf 93       	push	r28
    14aa:	cd b7       	in	r28, 0x3d	; 61
    14ac:	de b7       	in	r29, 0x3e	; 62
    14ae:	a6 97       	sbiw	r28, 0x26	; 38
    14b0:	0f b6       	in	r0, 0x3f	; 63
    14b2:	f8 94       	cli
    14b4:	de bf       	out	0x3e, r29	; 62
    14b6:	0f be       	out	0x3f, r0	; 63
    14b8:	cd bf       	out	0x3d, r28	; 61
	//send Enable pulse
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN3, DIO_HIGH);
    14ba:	81 e0       	ldi	r24, 0x01	; 1
    14bc:	63 e0       	ldi	r22, 0x03	; 3
    14be:	41 e0       	ldi	r20, 0x01	; 1
    14c0:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
    14c4:	80 e0       	ldi	r24, 0x00	; 0
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	a0 e8       	ldi	r26, 0x80	; 128
    14ca:	bf e3       	ldi	r27, 0x3F	; 63
    14cc:	8b a3       	std	Y+35, r24	; 0x23
    14ce:	9c a3       	std	Y+36, r25	; 0x24
    14d0:	ad a3       	std	Y+37, r26	; 0x25
    14d2:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    14d4:	6b a1       	ldd	r22, Y+35	; 0x23
    14d6:	7c a1       	ldd	r23, Y+36	; 0x24
    14d8:	8d a1       	ldd	r24, Y+37	; 0x25
    14da:	9e a1       	ldd	r25, Y+38	; 0x26
    14dc:	2b ea       	ldi	r18, 0xAB	; 171
    14de:	3a ea       	ldi	r19, 0xAA	; 170
    14e0:	4a ea       	ldi	r20, 0xAA	; 170
    14e2:	50 e4       	ldi	r21, 0x40	; 64
    14e4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    14e8:	dc 01       	movw	r26, r24
    14ea:	cb 01       	movw	r24, r22
    14ec:	8f 8f       	std	Y+31, r24	; 0x1f
    14ee:	98 a3       	std	Y+32, r25	; 0x20
    14f0:	a9 a3       	std	Y+33, r26	; 0x21
    14f2:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    14f4:	6f 8d       	ldd	r22, Y+31	; 0x1f
    14f6:	78 a1       	ldd	r23, Y+32	; 0x20
    14f8:	89 a1       	ldd	r24, Y+33	; 0x21
    14fa:	9a a1       	ldd	r25, Y+34	; 0x22
    14fc:	20 e0       	ldi	r18, 0x00	; 0
    14fe:	30 e0       	ldi	r19, 0x00	; 0
    1500:	40 e8       	ldi	r20, 0x80	; 128
    1502:	5f e3       	ldi	r21, 0x3F	; 63
    1504:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1508:	88 23       	and	r24, r24
    150a:	1c f4       	brge	.+6      	; 0x1512 <Lcd_videnablePulse+0x6c>
		__ticks = 1;
    150c:	81 e0       	ldi	r24, 0x01	; 1
    150e:	8e 8f       	std	Y+30, r24	; 0x1e
    1510:	91 c0       	rjmp	.+290    	; 0x1634 <Lcd_videnablePulse+0x18e>
	else if (__tmp > 255)
    1512:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1514:	78 a1       	ldd	r23, Y+32	; 0x20
    1516:	89 a1       	ldd	r24, Y+33	; 0x21
    1518:	9a a1       	ldd	r25, Y+34	; 0x22
    151a:	20 e0       	ldi	r18, 0x00	; 0
    151c:	30 e0       	ldi	r19, 0x00	; 0
    151e:	4f e7       	ldi	r20, 0x7F	; 127
    1520:	53 e4       	ldi	r21, 0x43	; 67
    1522:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1526:	18 16       	cp	r1, r24
    1528:	0c f0       	brlt	.+2      	; 0x152c <Lcd_videnablePulse+0x86>
    152a:	7b c0       	rjmp	.+246    	; 0x1622 <Lcd_videnablePulse+0x17c>
	{
		_delay_ms(__us / 1000.0);
    152c:	6b a1       	ldd	r22, Y+35	; 0x23
    152e:	7c a1       	ldd	r23, Y+36	; 0x24
    1530:	8d a1       	ldd	r24, Y+37	; 0x25
    1532:	9e a1       	ldd	r25, Y+38	; 0x26
    1534:	20 e0       	ldi	r18, 0x00	; 0
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	4a e7       	ldi	r20, 0x7A	; 122
    153a:	54 e4       	ldi	r21, 0x44	; 68
    153c:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1540:	dc 01       	movw	r26, r24
    1542:	cb 01       	movw	r24, r22
    1544:	8a 8f       	std	Y+26, r24	; 0x1a
    1546:	9b 8f       	std	Y+27, r25	; 0x1b
    1548:	ac 8f       	std	Y+28, r26	; 0x1c
    154a:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    154c:	6a 8d       	ldd	r22, Y+26	; 0x1a
    154e:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1550:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1552:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1554:	20 e0       	ldi	r18, 0x00	; 0
    1556:	30 e0       	ldi	r19, 0x00	; 0
    1558:	4a e7       	ldi	r20, 0x7A	; 122
    155a:	55 e4       	ldi	r21, 0x45	; 69
    155c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1560:	dc 01       	movw	r26, r24
    1562:	cb 01       	movw	r24, r22
    1564:	8e 8b       	std	Y+22, r24	; 0x16
    1566:	9f 8b       	std	Y+23, r25	; 0x17
    1568:	a8 8f       	std	Y+24, r26	; 0x18
    156a:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    156c:	6e 89       	ldd	r22, Y+22	; 0x16
    156e:	7f 89       	ldd	r23, Y+23	; 0x17
    1570:	88 8d       	ldd	r24, Y+24	; 0x18
    1572:	99 8d       	ldd	r25, Y+25	; 0x19
    1574:	20 e0       	ldi	r18, 0x00	; 0
    1576:	30 e0       	ldi	r19, 0x00	; 0
    1578:	40 e8       	ldi	r20, 0x80	; 128
    157a:	5f e3       	ldi	r21, 0x3F	; 63
    157c:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1580:	88 23       	and	r24, r24
    1582:	2c f4       	brge	.+10     	; 0x158e <Lcd_videnablePulse+0xe8>
		__ticks = 1;
    1584:	81 e0       	ldi	r24, 0x01	; 1
    1586:	90 e0       	ldi	r25, 0x00	; 0
    1588:	9d 8b       	std	Y+21, r25	; 0x15
    158a:	8c 8b       	std	Y+20, r24	; 0x14
    158c:	3f c0       	rjmp	.+126    	; 0x160c <Lcd_videnablePulse+0x166>
	else if (__tmp > 65535)
    158e:	6e 89       	ldd	r22, Y+22	; 0x16
    1590:	7f 89       	ldd	r23, Y+23	; 0x17
    1592:	88 8d       	ldd	r24, Y+24	; 0x18
    1594:	99 8d       	ldd	r25, Y+25	; 0x19
    1596:	20 e0       	ldi	r18, 0x00	; 0
    1598:	3f ef       	ldi	r19, 0xFF	; 255
    159a:	4f e7       	ldi	r20, 0x7F	; 127
    159c:	57 e4       	ldi	r21, 0x47	; 71
    159e:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    15a2:	18 16       	cp	r1, r24
    15a4:	4c f5       	brge	.+82     	; 0x15f8 <Lcd_videnablePulse+0x152>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15a6:	6a 8d       	ldd	r22, Y+26	; 0x1a
    15a8:	7b 8d       	ldd	r23, Y+27	; 0x1b
    15aa:	8c 8d       	ldd	r24, Y+28	; 0x1c
    15ac:	9d 8d       	ldd	r25, Y+29	; 0x1d
    15ae:	20 e0       	ldi	r18, 0x00	; 0
    15b0:	30 e0       	ldi	r19, 0x00	; 0
    15b2:	40 e2       	ldi	r20, 0x20	; 32
    15b4:	51 e4       	ldi	r21, 0x41	; 65
    15b6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    15ba:	dc 01       	movw	r26, r24
    15bc:	cb 01       	movw	r24, r22
    15be:	bc 01       	movw	r22, r24
    15c0:	cd 01       	movw	r24, r26
    15c2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    15c6:	dc 01       	movw	r26, r24
    15c8:	cb 01       	movw	r24, r22
    15ca:	9d 8b       	std	Y+21, r25	; 0x15
    15cc:	8c 8b       	std	Y+20, r24	; 0x14
    15ce:	0f c0       	rjmp	.+30     	; 0x15ee <Lcd_videnablePulse+0x148>
    15d0:	80 e9       	ldi	r24, 0x90	; 144
    15d2:	91 e0       	ldi	r25, 0x01	; 1
    15d4:	9b 8b       	std	Y+19, r25	; 0x13
    15d6:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    15d8:	8a 89       	ldd	r24, Y+18	; 0x12
    15da:	9b 89       	ldd	r25, Y+19	; 0x13
    15dc:	01 97       	sbiw	r24, 0x01	; 1
    15de:	f1 f7       	brne	.-4      	; 0x15dc <Lcd_videnablePulse+0x136>
    15e0:	9b 8b       	std	Y+19, r25	; 0x13
    15e2:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15e4:	8c 89       	ldd	r24, Y+20	; 0x14
    15e6:	9d 89       	ldd	r25, Y+21	; 0x15
    15e8:	01 97       	sbiw	r24, 0x01	; 1
    15ea:	9d 8b       	std	Y+21, r25	; 0x15
    15ec:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15ee:	8c 89       	ldd	r24, Y+20	; 0x14
    15f0:	9d 89       	ldd	r25, Y+21	; 0x15
    15f2:	00 97       	sbiw	r24, 0x00	; 0
    15f4:	69 f7       	brne	.-38     	; 0x15d0 <Lcd_videnablePulse+0x12a>
    15f6:	24 c0       	rjmp	.+72     	; 0x1640 <Lcd_videnablePulse+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15f8:	6e 89       	ldd	r22, Y+22	; 0x16
    15fa:	7f 89       	ldd	r23, Y+23	; 0x17
    15fc:	88 8d       	ldd	r24, Y+24	; 0x18
    15fe:	99 8d       	ldd	r25, Y+25	; 0x19
    1600:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1604:	dc 01       	movw	r26, r24
    1606:	cb 01       	movw	r24, r22
    1608:	9d 8b       	std	Y+21, r25	; 0x15
    160a:	8c 8b       	std	Y+20, r24	; 0x14
    160c:	8c 89       	ldd	r24, Y+20	; 0x14
    160e:	9d 89       	ldd	r25, Y+21	; 0x15
    1610:	99 8b       	std	Y+17, r25	; 0x11
    1612:	88 8b       	std	Y+16, r24	; 0x10
    1614:	88 89       	ldd	r24, Y+16	; 0x10
    1616:	99 89       	ldd	r25, Y+17	; 0x11
    1618:	01 97       	sbiw	r24, 0x01	; 1
    161a:	f1 f7       	brne	.-4      	; 0x1618 <Lcd_videnablePulse+0x172>
    161c:	99 8b       	std	Y+17, r25	; 0x11
    161e:	88 8b       	std	Y+16, r24	; 0x10
    1620:	0f c0       	rjmp	.+30     	; 0x1640 <Lcd_videnablePulse+0x19a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1622:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1624:	78 a1       	ldd	r23, Y+32	; 0x20
    1626:	89 a1       	ldd	r24, Y+33	; 0x21
    1628:	9a a1       	ldd	r25, Y+34	; 0x22
    162a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    162e:	dc 01       	movw	r26, r24
    1630:	cb 01       	movw	r24, r22
    1632:	8e 8f       	std	Y+30, r24	; 0x1e
    1634:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1636:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1638:	8f 85       	ldd	r24, Y+15	; 0x0f
    163a:	8a 95       	dec	r24
    163c:	f1 f7       	brne	.-4      	; 0x163a <Lcd_videnablePulse+0x194>
    163e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_us(1);
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN3, DIO_LOW);
    1640:	81 e0       	ldi	r24, 0x01	; 1
    1642:	63 e0       	ldi	r22, 0x03	; 3
    1644:	40 e0       	ldi	r20, 0x00	; 0
    1646:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>
    164a:	80 e0       	ldi	r24, 0x00	; 0
    164c:	90 e0       	ldi	r25, 0x00	; 0
    164e:	a0 e0       	ldi	r26, 0x00	; 0
    1650:	b0 e4       	ldi	r27, 0x40	; 64
    1652:	8b 87       	std	Y+11, r24	; 0x0b
    1654:	9c 87       	std	Y+12, r25	; 0x0c
    1656:	ad 87       	std	Y+13, r26	; 0x0d
    1658:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    165a:	6b 85       	ldd	r22, Y+11	; 0x0b
    165c:	7c 85       	ldd	r23, Y+12	; 0x0c
    165e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1660:	9e 85       	ldd	r25, Y+14	; 0x0e
    1662:	20 e0       	ldi	r18, 0x00	; 0
    1664:	30 e0       	ldi	r19, 0x00	; 0
    1666:	4a e7       	ldi	r20, 0x7A	; 122
    1668:	55 e4       	ldi	r21, 0x45	; 69
    166a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    166e:	dc 01       	movw	r26, r24
    1670:	cb 01       	movw	r24, r22
    1672:	8f 83       	std	Y+7, r24	; 0x07
    1674:	98 87       	std	Y+8, r25	; 0x08
    1676:	a9 87       	std	Y+9, r26	; 0x09
    1678:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    167a:	6f 81       	ldd	r22, Y+7	; 0x07
    167c:	78 85       	ldd	r23, Y+8	; 0x08
    167e:	89 85       	ldd	r24, Y+9	; 0x09
    1680:	9a 85       	ldd	r25, Y+10	; 0x0a
    1682:	20 e0       	ldi	r18, 0x00	; 0
    1684:	30 e0       	ldi	r19, 0x00	; 0
    1686:	40 e8       	ldi	r20, 0x80	; 128
    1688:	5f e3       	ldi	r21, 0x3F	; 63
    168a:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    168e:	88 23       	and	r24, r24
    1690:	2c f4       	brge	.+10     	; 0x169c <Lcd_videnablePulse+0x1f6>
		__ticks = 1;
    1692:	81 e0       	ldi	r24, 0x01	; 1
    1694:	90 e0       	ldi	r25, 0x00	; 0
    1696:	9e 83       	std	Y+6, r25	; 0x06
    1698:	8d 83       	std	Y+5, r24	; 0x05
    169a:	3f c0       	rjmp	.+126    	; 0x171a <Lcd_videnablePulse+0x274>
	else if (__tmp > 65535)
    169c:	6f 81       	ldd	r22, Y+7	; 0x07
    169e:	78 85       	ldd	r23, Y+8	; 0x08
    16a0:	89 85       	ldd	r24, Y+9	; 0x09
    16a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    16a4:	20 e0       	ldi	r18, 0x00	; 0
    16a6:	3f ef       	ldi	r19, 0xFF	; 255
    16a8:	4f e7       	ldi	r20, 0x7F	; 127
    16aa:	57 e4       	ldi	r21, 0x47	; 71
    16ac:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    16b0:	18 16       	cp	r1, r24
    16b2:	4c f5       	brge	.+82     	; 0x1706 <Lcd_videnablePulse+0x260>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16b4:	6b 85       	ldd	r22, Y+11	; 0x0b
    16b6:	7c 85       	ldd	r23, Y+12	; 0x0c
    16b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    16ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    16bc:	20 e0       	ldi	r18, 0x00	; 0
    16be:	30 e0       	ldi	r19, 0x00	; 0
    16c0:	40 e2       	ldi	r20, 0x20	; 32
    16c2:	51 e4       	ldi	r21, 0x41	; 65
    16c4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    16c8:	dc 01       	movw	r26, r24
    16ca:	cb 01       	movw	r24, r22
    16cc:	bc 01       	movw	r22, r24
    16ce:	cd 01       	movw	r24, r26
    16d0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    16d4:	dc 01       	movw	r26, r24
    16d6:	cb 01       	movw	r24, r22
    16d8:	9e 83       	std	Y+6, r25	; 0x06
    16da:	8d 83       	std	Y+5, r24	; 0x05
    16dc:	0f c0       	rjmp	.+30     	; 0x16fc <Lcd_videnablePulse+0x256>
    16de:	80 e9       	ldi	r24, 0x90	; 144
    16e0:	91 e0       	ldi	r25, 0x01	; 1
    16e2:	9c 83       	std	Y+4, r25	; 0x04
    16e4:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    16e6:	8b 81       	ldd	r24, Y+3	; 0x03
    16e8:	9c 81       	ldd	r25, Y+4	; 0x04
    16ea:	01 97       	sbiw	r24, 0x01	; 1
    16ec:	f1 f7       	brne	.-4      	; 0x16ea <Lcd_videnablePulse+0x244>
    16ee:	9c 83       	std	Y+4, r25	; 0x04
    16f0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16f2:	8d 81       	ldd	r24, Y+5	; 0x05
    16f4:	9e 81       	ldd	r25, Y+6	; 0x06
    16f6:	01 97       	sbiw	r24, 0x01	; 1
    16f8:	9e 83       	std	Y+6, r25	; 0x06
    16fa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16fc:	8d 81       	ldd	r24, Y+5	; 0x05
    16fe:	9e 81       	ldd	r25, Y+6	; 0x06
    1700:	00 97       	sbiw	r24, 0x00	; 0
    1702:	69 f7       	brne	.-38     	; 0x16de <Lcd_videnablePulse+0x238>
    1704:	14 c0       	rjmp	.+40     	; 0x172e <Lcd_videnablePulse+0x288>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1706:	6f 81       	ldd	r22, Y+7	; 0x07
    1708:	78 85       	ldd	r23, Y+8	; 0x08
    170a:	89 85       	ldd	r24, Y+9	; 0x09
    170c:	9a 85       	ldd	r25, Y+10	; 0x0a
    170e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1712:	dc 01       	movw	r26, r24
    1714:	cb 01       	movw	r24, r22
    1716:	9e 83       	std	Y+6, r25	; 0x06
    1718:	8d 83       	std	Y+5, r24	; 0x05
    171a:	8d 81       	ldd	r24, Y+5	; 0x05
    171c:	9e 81       	ldd	r25, Y+6	; 0x06
    171e:	9a 83       	std	Y+2, r25	; 0x02
    1720:	89 83       	std	Y+1, r24	; 0x01
    1722:	89 81       	ldd	r24, Y+1	; 0x01
    1724:	9a 81       	ldd	r25, Y+2	; 0x02
    1726:	01 97       	sbiw	r24, 0x01	; 1
    1728:	f1 f7       	brne	.-4      	; 0x1726 <Lcd_videnablePulse+0x280>
    172a:	9a 83       	std	Y+2, r25	; 0x02
    172c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    172e:	a6 96       	adiw	r28, 0x26	; 38
    1730:	0f b6       	in	r0, 0x3f	; 63
    1732:	f8 94       	cli
    1734:	de bf       	out	0x3e, r29	; 62
    1736:	0f be       	out	0x3f, r0	; 63
    1738:	cd bf       	out	0x3d, r28	; 61
    173a:	cf 91       	pop	r28
    173c:	df 91       	pop	r29
    173e:	08 95       	ret

00001740 <Lcd_vidDisplayChar>:
void Lcd_vidDisplayChar(u8 chr)
{
    1740:	df 93       	push	r29
    1742:	cf 93       	push	r28
    1744:	00 d0       	rcall	.+0      	; 0x1746 <Lcd_vidDisplayChar+0x6>
    1746:	0f 92       	push	r0
    1748:	cd b7       	in	r28, 0x3d	; 61
    174a:	de b7       	in	r29, 0x3e	; 62
    174c:	8b 83       	std	Y+3, r24	; 0x03
	0b1101  1001

	1101   0000
	1001   0000
*/
	u8 loc_MSB = (chr & ~LCD_MASK);
    174e:	8b 81       	ldd	r24, Y+3	; 0x03
    1750:	80 7f       	andi	r24, 0xF0	; 240
    1752:	8a 83       	std	Y+2, r24	; 0x02
	u8 loc_LSB = (chr<<4);
    1754:	8b 81       	ldd	r24, Y+3	; 0x03
    1756:	82 95       	swap	r24
    1758:	80 7f       	andi	r24, 0xF0	; 240
    175a:	89 83       	std	Y+1, r24	; 0x01
	//RS->1
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_HIGH);
    175c:	81 e0       	ldi	r24, 0x01	; 1
    175e:	61 e0       	ldi	r22, 0x01	; 1
    1760:	41 e0       	ldi	r20, 0x01	; 1
    1762:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>

	//write data MSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_MSB, LCD_MASK);
    1766:	80 e0       	ldi	r24, 0x00	; 0
    1768:	6a 81       	ldd	r22, Y+2	; 0x02
    176a:	4f e0       	ldi	r20, 0x0F	; 15
    176c:	0e 94 90 0e 	call	0x1d20	; 0x1d20 <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    1770:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <Lcd_videnablePulse>

	//write data LSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_LSB, LCD_MASK);
    1774:	80 e0       	ldi	r24, 0x00	; 0
    1776:	69 81       	ldd	r22, Y+1	; 0x01
    1778:	4f e0       	ldi	r20, 0x0F	; 15
    177a:	0e 94 90 0e 	call	0x1d20	; 0x1d20 <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    177e:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <Lcd_videnablePulse>
}
    1782:	0f 90       	pop	r0
    1784:	0f 90       	pop	r0
    1786:	0f 90       	pop	r0
    1788:	cf 91       	pop	r28
    178a:	df 91       	pop	r29
    178c:	08 95       	ret

0000178e <Lcd_vidCmd>:
void Lcd_vidCmd(lcd_Cmd_t cmd)
{
    178e:	df 93       	push	r29
    1790:	cf 93       	push	r28
    1792:	00 d0       	rcall	.+0      	; 0x1794 <Lcd_vidCmd+0x6>
    1794:	0f 92       	push	r0
    1796:	cd b7       	in	r28, 0x3d	; 61
    1798:	de b7       	in	r29, 0x3e	; 62
    179a:	8b 83       	std	Y+3, r24	; 0x03
	u8 loc_MSB = cmd & ~LCD_MASK;
    179c:	8b 81       	ldd	r24, Y+3	; 0x03
    179e:	80 7f       	andi	r24, 0xF0	; 240
    17a0:	8a 83       	std	Y+2, r24	; 0x02
	u8 loc_LSB = cmd<<4;
    17a2:	8b 81       	ldd	r24, Y+3	; 0x03
    17a4:	82 95       	swap	r24
    17a6:	80 7f       	andi	r24, 0xF0	; 240
    17a8:	89 83       	std	Y+1, r24	; 0x01
	//RS->0
	Dio_vidwriteChanel(DIO_PORTB, DIO_PIN1, DIO_LOW);
    17aa:	81 e0       	ldi	r24, 0x01	; 1
    17ac:	61 e0       	ldi	r22, 0x01	; 1
    17ae:	40 e0       	ldi	r20, 0x00	; 0
    17b0:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <Dio_vidwriteChanel>

	//write data MSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_MSB, LCD_MASK);
    17b4:	80 e0       	ldi	r24, 0x00	; 0
    17b6:	6a 81       	ldd	r22, Y+2	; 0x02
    17b8:	4f e0       	ldi	r20, 0x0F	; 15
    17ba:	0e 94 90 0e 	call	0x1d20	; 0x1d20 <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    17be:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <Lcd_videnablePulse>

	//write data LSB to LCD
	Dio_vidWriteChanelGroup(DIO_PORTA, loc_LSB, LCD_MASK);
    17c2:	80 e0       	ldi	r24, 0x00	; 0
    17c4:	69 81       	ldd	r22, Y+1	; 0x01
    17c6:	4f e0       	ldi	r20, 0x0F	; 15
    17c8:	0e 94 90 0e 	call	0x1d20	; 0x1d20 <Dio_vidWriteChanelGroup>
	//send Enable pulse
	Lcd_videnablePulse();
    17cc:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <Lcd_videnablePulse>
}
    17d0:	0f 90       	pop	r0
    17d2:	0f 90       	pop	r0
    17d4:	0f 90       	pop	r0
    17d6:	cf 91       	pop	r28
    17d8:	df 91       	pop	r29
    17da:	08 95       	ret

000017dc <Lcd_vidRowColumn>:

void Lcd_vidRowColumn(u8 row, u8 col)
{
    17dc:	df 93       	push	r29
    17de:	cf 93       	push	r28
    17e0:	00 d0       	rcall	.+0      	; 0x17e2 <Lcd_vidRowColumn+0x6>
    17e2:	00 d0       	rcall	.+0      	; 0x17e4 <Lcd_vidRowColumn+0x8>
    17e4:	cd b7       	in	r28, 0x3d	; 61
    17e6:	de b7       	in	r29, 0x3e	; 62
    17e8:	89 83       	std	Y+1, r24	; 0x01
    17ea:	6a 83       	std	Y+2, r22	; 0x02
	switch (row)
    17ec:	89 81       	ldd	r24, Y+1	; 0x01
    17ee:	28 2f       	mov	r18, r24
    17f0:	30 e0       	ldi	r19, 0x00	; 0
    17f2:	3c 83       	std	Y+4, r19	; 0x04
    17f4:	2b 83       	std	Y+3, r18	; 0x03
    17f6:	8b 81       	ldd	r24, Y+3	; 0x03
    17f8:	9c 81       	ldd	r25, Y+4	; 0x04
    17fa:	00 97       	sbiw	r24, 0x00	; 0
    17fc:	31 f0       	breq	.+12     	; 0x180a <Lcd_vidRowColumn+0x2e>
    17fe:	2b 81       	ldd	r18, Y+3	; 0x03
    1800:	3c 81       	ldd	r19, Y+4	; 0x04
    1802:	21 30       	cpi	r18, 0x01	; 1
    1804:	31 05       	cpc	r19, r1
    1806:	31 f0       	breq	.+12     	; 0x1814 <Lcd_vidRowColumn+0x38>
    1808:	09 c0       	rjmp	.+18     	; 0x181c <Lcd_vidRowColumn+0x40>
	{
	case 0:
		Lcd_vidCmd(0x80 + col);
    180a:	8a 81       	ldd	r24, Y+2	; 0x02
    180c:	80 58       	subi	r24, 0x80	; 128
    180e:	0e 94 c7 0b 	call	0x178e	; 0x178e <Lcd_vidCmd>
    1812:	04 c0       	rjmp	.+8      	; 0x181c <Lcd_vidRowColumn+0x40>
		break;

	case 1:
		Lcd_vidCmd(0xC0 + col);
    1814:	8a 81       	ldd	r24, Y+2	; 0x02
    1816:	80 54       	subi	r24, 0x40	; 64
    1818:	0e 94 c7 0b 	call	0x178e	; 0x178e <Lcd_vidCmd>
		break;
	}
}
    181c:	0f 90       	pop	r0
    181e:	0f 90       	pop	r0
    1820:	0f 90       	pop	r0
    1822:	0f 90       	pop	r0
    1824:	cf 91       	pop	r28
    1826:	df 91       	pop	r29
    1828:	08 95       	ret

0000182a <Lcd_vidDisplyStr>:
void Lcd_vidDisplyStr(u8* str)
{
    182a:	df 93       	push	r29
    182c:	cf 93       	push	r28
    182e:	00 d0       	rcall	.+0      	; 0x1830 <Lcd_vidDisplyStr+0x6>
    1830:	cd b7       	in	r28, 0x3d	; 61
    1832:	de b7       	in	r29, 0x3e	; 62
    1834:	9a 83       	std	Y+2, r25	; 0x02
    1836:	89 83       	std	Y+1, r24	; 0x01
    1838:	0a c0       	rjmp	.+20     	; 0x184e <Lcd_vidDisplyStr+0x24>
	while (*str != '\0')
	{
		Lcd_vidDisplayChar(*str);
    183a:	e9 81       	ldd	r30, Y+1	; 0x01
    183c:	fa 81       	ldd	r31, Y+2	; 0x02
    183e:	80 81       	ld	r24, Z
    1840:	0e 94 a0 0b 	call	0x1740	; 0x1740 <Lcd_vidDisplayChar>
		str++;
    1844:	89 81       	ldd	r24, Y+1	; 0x01
    1846:	9a 81       	ldd	r25, Y+2	; 0x02
    1848:	01 96       	adiw	r24, 0x01	; 1
    184a:	9a 83       	std	Y+2, r25	; 0x02
    184c:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
}
void Lcd_vidDisplyStr(u8* str)
{
	while (*str != '\0')
    184e:	e9 81       	ldd	r30, Y+1	; 0x01
    1850:	fa 81       	ldd	r31, Y+2	; 0x02
    1852:	80 81       	ld	r24, Z
    1854:	88 23       	and	r24, r24
    1856:	89 f7       	brne	.-30     	; 0x183a <Lcd_vidDisplyStr+0x10>
	{
		Lcd_vidDisplayChar(*str);
		str++;
	}
}
    1858:	0f 90       	pop	r0
    185a:	0f 90       	pop	r0
    185c:	cf 91       	pop	r28
    185e:	df 91       	pop	r29
    1860:	08 95       	ret

00001862 <Lcd_vidDisplyInt>:

void Lcd_vidDisplyInt(u32 num)
{
    1862:	df 93       	push	r29
    1864:	cf 93       	push	r28
    1866:	cd b7       	in	r28, 0x3d	; 61
    1868:	de b7       	in	r29, 0x3e	; 62
    186a:	29 97       	sbiw	r28, 0x09	; 9
    186c:	0f b6       	in	r0, 0x3f	; 63
    186e:	f8 94       	cli
    1870:	de bf       	out	0x3e, r29	; 62
    1872:	0f be       	out	0x3f, r0	; 63
    1874:	cd bf       	out	0x3d, r28	; 61
    1876:	6e 83       	std	Y+6, r22	; 0x06
    1878:	7f 83       	std	Y+7, r23	; 0x07
    187a:	88 87       	std	Y+8, r24	; 0x08
    187c:	99 87       	std	Y+9, r25	; 0x09
	u8 buffer[5];
	sprintf(buffer,"%d",num);
    187e:	8d b7       	in	r24, 0x3d	; 61
    1880:	9e b7       	in	r25, 0x3e	; 62
    1882:	08 97       	sbiw	r24, 0x08	; 8
    1884:	0f b6       	in	r0, 0x3f	; 63
    1886:	f8 94       	cli
    1888:	9e bf       	out	0x3e, r25	; 62
    188a:	0f be       	out	0x3f, r0	; 63
    188c:	8d bf       	out	0x3d, r24	; 61
    188e:	ed b7       	in	r30, 0x3d	; 61
    1890:	fe b7       	in	r31, 0x3e	; 62
    1892:	31 96       	adiw	r30, 0x01	; 1
    1894:	ce 01       	movw	r24, r28
    1896:	01 96       	adiw	r24, 0x01	; 1
    1898:	91 83       	std	Z+1, r25	; 0x01
    189a:	80 83       	st	Z, r24
    189c:	85 e6       	ldi	r24, 0x65	; 101
    189e:	90 e0       	ldi	r25, 0x00	; 0
    18a0:	93 83       	std	Z+3, r25	; 0x03
    18a2:	82 83       	std	Z+2, r24	; 0x02
    18a4:	8e 81       	ldd	r24, Y+6	; 0x06
    18a6:	9f 81       	ldd	r25, Y+7	; 0x07
    18a8:	a8 85       	ldd	r26, Y+8	; 0x08
    18aa:	b9 85       	ldd	r27, Y+9	; 0x09
    18ac:	84 83       	std	Z+4, r24	; 0x04
    18ae:	95 83       	std	Z+5, r25	; 0x05
    18b0:	a6 83       	std	Z+6, r26	; 0x06
    18b2:	b7 83       	std	Z+7, r27	; 0x07
    18b4:	0e 94 3f 10 	call	0x207e	; 0x207e <sprintf>
    18b8:	8d b7       	in	r24, 0x3d	; 61
    18ba:	9e b7       	in	r25, 0x3e	; 62
    18bc:	08 96       	adiw	r24, 0x08	; 8
    18be:	0f b6       	in	r0, 0x3f	; 63
    18c0:	f8 94       	cli
    18c2:	9e bf       	out	0x3e, r25	; 62
    18c4:	0f be       	out	0x3f, r0	; 63
    18c6:	8d bf       	out	0x3d, r24	; 61
	Lcd_vidDisplyStr(buffer);
    18c8:	ce 01       	movw	r24, r28
    18ca:	01 96       	adiw	r24, 0x01	; 1
    18cc:	0e 94 15 0c 	call	0x182a	; 0x182a <Lcd_vidDisplyStr>
}
    18d0:	29 96       	adiw	r28, 0x09	; 9
    18d2:	0f b6       	in	r0, 0x3f	; 63
    18d4:	f8 94       	cli
    18d6:	de bf       	out	0x3e, r29	; 62
    18d8:	0f be       	out	0x3f, r0	; 63
    18da:	cd bf       	out	0x3d, r28	; 61
    18dc:	cf 91       	pop	r28
    18de:	df 91       	pop	r29
    18e0:	08 95       	ret

000018e2 <Button_vidbuttonInit>:
 *      Author: Eng_Fawzi
 */
#include "Button.h"
#include "Dio.h"
void Button_vidbuttonInit(void)
{
    18e2:	df 93       	push	r29
    18e4:	cf 93       	push	r28
    18e6:	cd b7       	in	r28, 0x3d	; 61
    18e8:	de b7       	in	r29, 0x3e	; 62
	Dio_vidconfigChanel(DIO_PORTB,DIO_PIN0,DIO_INPUT);
    18ea:	81 e0       	ldi	r24, 0x01	; 1
    18ec:	60 e0       	ldi	r22, 0x00	; 0
    18ee:	40 e0       	ldi	r20, 0x00	; 0
    18f0:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTB,DIO_PIN4,DIO_INPUT);
    18f4:	81 e0       	ldi	r24, 0x01	; 1
    18f6:	64 e0       	ldi	r22, 0x04	; 4
    18f8:	40 e0       	ldi	r20, 0x00	; 0
    18fa:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
	Dio_vidconfigChanel(DIO_PORTD,DIO_PIN2,DIO_INPUT);
    18fe:	83 e0       	ldi	r24, 0x03	; 3
    1900:	62 e0       	ldi	r22, 0x02	; 2
    1902:	40 e0       	ldi	r20, 0x00	; 0
    1904:	0e 94 ca 0c 	call	0x1994	; 0x1994 <Dio_vidconfigChanel>
}
    1908:	cf 91       	pop	r28
    190a:	df 91       	pop	r29
    190c:	08 95       	ret

0000190e <Button_udtbuttonStatus>:

button_butStatus_t Button_udtbuttonStatus(button_buttonId_t butnId)
{
    190e:	df 93       	push	r29
    1910:	cf 93       	push	r28
    1912:	00 d0       	rcall	.+0      	; 0x1914 <Button_udtbuttonStatus+0x6>
    1914:	00 d0       	rcall	.+0      	; 0x1916 <Button_udtbuttonStatus+0x8>
    1916:	cd b7       	in	r28, 0x3d	; 61
    1918:	de b7       	in	r29, 0x3e	; 62
    191a:	8a 83       	std	Y+2, r24	; 0x02
	button_butStatus_t loc_btnStatus = RELEASED;
    191c:	19 82       	std	Y+1, r1	; 0x01

	switch (butnId)
    191e:	8a 81       	ldd	r24, Y+2	; 0x02
    1920:	28 2f       	mov	r18, r24
    1922:	30 e0       	ldi	r19, 0x00	; 0
    1924:	3c 83       	std	Y+4, r19	; 0x04
    1926:	2b 83       	std	Y+3, r18	; 0x03
    1928:	8b 81       	ldd	r24, Y+3	; 0x03
    192a:	9c 81       	ldd	r25, Y+4	; 0x04
    192c:	81 30       	cpi	r24, 0x01	; 1
    192e:	91 05       	cpc	r25, r1
    1930:	a1 f0       	breq	.+40     	; 0x195a <Button_udtbuttonStatus+0x4c>
    1932:	2b 81       	ldd	r18, Y+3	; 0x03
    1934:	3c 81       	ldd	r19, Y+4	; 0x04
    1936:	22 30       	cpi	r18, 0x02	; 2
    1938:	31 05       	cpc	r19, r1
    193a:	d1 f0       	breq	.+52     	; 0x1970 <Button_udtbuttonStatus+0x62>
    193c:	8b 81       	ldd	r24, Y+3	; 0x03
    193e:	9c 81       	ldd	r25, Y+4	; 0x04
    1940:	00 97       	sbiw	r24, 0x00	; 0
    1942:	01 f5       	brne	.+64     	; 0x1984 <Button_udtbuttonStatus+0x76>
	{
	case BUTTON0:
		if (Dio_udtreadChanel(DIO_PORTB, DIO_PIN0) == DIO_HIGH)
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	60 e0       	ldi	r22, 0x00	; 0
    1948:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <Dio_udtreadChanel>
    194c:	81 30       	cpi	r24, 0x01	; 1
    194e:	19 f4       	brne	.+6      	; 0x1956 <Button_udtbuttonStatus+0x48>
		{
			loc_btnStatus = PRESSED;
    1950:	81 e0       	ldi	r24, 0x01	; 1
    1952:	89 83       	std	Y+1, r24	; 0x01
    1954:	17 c0       	rjmp	.+46     	; 0x1984 <Button_udtbuttonStatus+0x76>
		}
		else
		{
			loc_btnStatus = RELEASED;
    1956:	19 82       	std	Y+1, r1	; 0x01
    1958:	15 c0       	rjmp	.+42     	; 0x1984 <Button_udtbuttonStatus+0x76>
		}
		break;

	case BUTTON1:
		if (Dio_udtreadChanel(DIO_PORTB, DIO_PIN4) == DIO_HIGH)
    195a:	81 e0       	ldi	r24, 0x01	; 1
    195c:	64 e0       	ldi	r22, 0x04	; 4
    195e:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <Dio_udtreadChanel>
    1962:	81 30       	cpi	r24, 0x01	; 1
    1964:	19 f4       	brne	.+6      	; 0x196c <Button_udtbuttonStatus+0x5e>
		{
			loc_btnStatus = PRESSED;
    1966:	81 e0       	ldi	r24, 0x01	; 1
    1968:	89 83       	std	Y+1, r24	; 0x01
    196a:	0c c0       	rjmp	.+24     	; 0x1984 <Button_udtbuttonStatus+0x76>
		}
		else
		{
			loc_btnStatus = RELEASED;
    196c:	19 82       	std	Y+1, r1	; 0x01
    196e:	0a c0       	rjmp	.+20     	; 0x1984 <Button_udtbuttonStatus+0x76>
		}
		break;

	case BUTTON2:
		if (Dio_udtreadChanel(DIO_PORTD, DIO_PIN2) == DIO_HIGH)
    1970:	83 e0       	ldi	r24, 0x03	; 3
    1972:	62 e0       	ldi	r22, 0x02	; 2
    1974:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <Dio_udtreadChanel>
    1978:	81 30       	cpi	r24, 0x01	; 1
    197a:	19 f4       	brne	.+6      	; 0x1982 <Button_udtbuttonStatus+0x74>
		{
			loc_btnStatus = PRESSED;
    197c:	81 e0       	ldi	r24, 0x01	; 1
    197e:	89 83       	std	Y+1, r24	; 0x01
    1980:	01 c0       	rjmp	.+2      	; 0x1984 <Button_udtbuttonStatus+0x76>
		}
		else
		{
			loc_btnStatus = RELEASED;
    1982:	19 82       	std	Y+1, r1	; 0x01
		}
		break;
	}
	return loc_btnStatus;
    1984:	89 81       	ldd	r24, Y+1	; 0x01
}
    1986:	0f 90       	pop	r0
    1988:	0f 90       	pop	r0
    198a:	0f 90       	pop	r0
    198c:	0f 90       	pop	r0
    198e:	cf 91       	pop	r28
    1990:	df 91       	pop	r29
    1992:	08 95       	ret

00001994 <Dio_vidconfigChanel>:
 */
#include "Dio.h"
#include "Bit_Math.h"

void Dio_vidconfigChanel(dio_port_t port, dio_pin_t pin,dio_dir_t dir)
{
    1994:	df 93       	push	r29
    1996:	cf 93       	push	r28
    1998:	00 d0       	rcall	.+0      	; 0x199a <Dio_vidconfigChanel+0x6>
    199a:	00 d0       	rcall	.+0      	; 0x199c <Dio_vidconfigChanel+0x8>
    199c:	0f 92       	push	r0
    199e:	cd b7       	in	r28, 0x3d	; 61
    19a0:	de b7       	in	r29, 0x3e	; 62
    19a2:	89 83       	std	Y+1, r24	; 0x01
    19a4:	6a 83       	std	Y+2, r22	; 0x02
    19a6:	4b 83       	std	Y+3, r20	; 0x03
	switch(port)
    19a8:	89 81       	ldd	r24, Y+1	; 0x01
    19aa:	28 2f       	mov	r18, r24
    19ac:	30 e0       	ldi	r19, 0x00	; 0
    19ae:	3d 83       	std	Y+5, r19	; 0x05
    19b0:	2c 83       	std	Y+4, r18	; 0x04
    19b2:	8c 81       	ldd	r24, Y+4	; 0x04
    19b4:	9d 81       	ldd	r25, Y+5	; 0x05
    19b6:	81 30       	cpi	r24, 0x01	; 1
    19b8:	91 05       	cpc	r25, r1
    19ba:	09 f4       	brne	.+2      	; 0x19be <Dio_vidconfigChanel+0x2a>
    19bc:	43 c0       	rjmp	.+134    	; 0x1a44 <Dio_vidconfigChanel+0xb0>
    19be:	2c 81       	ldd	r18, Y+4	; 0x04
    19c0:	3d 81       	ldd	r19, Y+5	; 0x05
    19c2:	22 30       	cpi	r18, 0x02	; 2
    19c4:	31 05       	cpc	r19, r1
    19c6:	2c f4       	brge	.+10     	; 0x19d2 <Dio_vidconfigChanel+0x3e>
    19c8:	8c 81       	ldd	r24, Y+4	; 0x04
    19ca:	9d 81       	ldd	r25, Y+5	; 0x05
    19cc:	00 97       	sbiw	r24, 0x00	; 0
    19ce:	71 f0       	breq	.+28     	; 0x19ec <Dio_vidconfigChanel+0x58>
    19d0:	bc c0       	rjmp	.+376    	; 0x1b4a <Dio_vidconfigChanel+0x1b6>
    19d2:	2c 81       	ldd	r18, Y+4	; 0x04
    19d4:	3d 81       	ldd	r19, Y+5	; 0x05
    19d6:	22 30       	cpi	r18, 0x02	; 2
    19d8:	31 05       	cpc	r19, r1
    19da:	09 f4       	brne	.+2      	; 0x19de <Dio_vidconfigChanel+0x4a>
    19dc:	5f c0       	rjmp	.+190    	; 0x1a9c <Dio_vidconfigChanel+0x108>
    19de:	8c 81       	ldd	r24, Y+4	; 0x04
    19e0:	9d 81       	ldd	r25, Y+5	; 0x05
    19e2:	83 30       	cpi	r24, 0x03	; 3
    19e4:	91 05       	cpc	r25, r1
    19e6:	09 f4       	brne	.+2      	; 0x19ea <Dio_vidconfigChanel+0x56>
    19e8:	85 c0       	rjmp	.+266    	; 0x1af4 <Dio_vidconfigChanel+0x160>
    19ea:	af c0       	rjmp	.+350    	; 0x1b4a <Dio_vidconfigChanel+0x1b6>
	{
	case DIO_PORTA:
		if (dir == DIO_INPUT)
    19ec:	8b 81       	ldd	r24, Y+3	; 0x03
    19ee:	88 23       	and	r24, r24
    19f0:	a9 f4       	brne	.+42     	; 0x1a1c <Dio_vidconfigChanel+0x88>
		{
			CLEAR_BIT(DIO_DDRA_REG,pin);
    19f2:	aa e3       	ldi	r26, 0x3A	; 58
    19f4:	b0 e0       	ldi	r27, 0x00	; 0
    19f6:	ea e3       	ldi	r30, 0x3A	; 58
    19f8:	f0 e0       	ldi	r31, 0x00	; 0
    19fa:	80 81       	ld	r24, Z
    19fc:	48 2f       	mov	r20, r24
    19fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1a00:	28 2f       	mov	r18, r24
    1a02:	30 e0       	ldi	r19, 0x00	; 0
    1a04:	81 e0       	ldi	r24, 0x01	; 1
    1a06:	90 e0       	ldi	r25, 0x00	; 0
    1a08:	02 2e       	mov	r0, r18
    1a0a:	02 c0       	rjmp	.+4      	; 0x1a10 <Dio_vidconfigChanel+0x7c>
    1a0c:	88 0f       	add	r24, r24
    1a0e:	99 1f       	adc	r25, r25
    1a10:	0a 94       	dec	r0
    1a12:	e2 f7       	brpl	.-8      	; 0x1a0c <Dio_vidconfigChanel+0x78>
    1a14:	80 95       	com	r24
    1a16:	84 23       	and	r24, r20
    1a18:	8c 93       	st	X, r24
    1a1a:	97 c0       	rjmp	.+302    	; 0x1b4a <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRA_REG,pin);
    1a1c:	aa e3       	ldi	r26, 0x3A	; 58
    1a1e:	b0 e0       	ldi	r27, 0x00	; 0
    1a20:	ea e3       	ldi	r30, 0x3A	; 58
    1a22:	f0 e0       	ldi	r31, 0x00	; 0
    1a24:	80 81       	ld	r24, Z
    1a26:	48 2f       	mov	r20, r24
    1a28:	8a 81       	ldd	r24, Y+2	; 0x02
    1a2a:	28 2f       	mov	r18, r24
    1a2c:	30 e0       	ldi	r19, 0x00	; 0
    1a2e:	81 e0       	ldi	r24, 0x01	; 1
    1a30:	90 e0       	ldi	r25, 0x00	; 0
    1a32:	02 2e       	mov	r0, r18
    1a34:	02 c0       	rjmp	.+4      	; 0x1a3a <Dio_vidconfigChanel+0xa6>
    1a36:	88 0f       	add	r24, r24
    1a38:	99 1f       	adc	r25, r25
    1a3a:	0a 94       	dec	r0
    1a3c:	e2 f7       	brpl	.-8      	; 0x1a36 <Dio_vidconfigChanel+0xa2>
    1a3e:	84 2b       	or	r24, r20
    1a40:	8c 93       	st	X, r24
    1a42:	83 c0       	rjmp	.+262    	; 0x1b4a <Dio_vidconfigChanel+0x1b6>
		}
		break;

	case DIO_PORTB:
		if (dir == DIO_INPUT)
    1a44:	8b 81       	ldd	r24, Y+3	; 0x03
    1a46:	88 23       	and	r24, r24
    1a48:	a9 f4       	brne	.+42     	; 0x1a74 <Dio_vidconfigChanel+0xe0>
		{
			CLEAR_BIT(DIO_DDRB_REG,pin);
    1a4a:	a7 e3       	ldi	r26, 0x37	; 55
    1a4c:	b0 e0       	ldi	r27, 0x00	; 0
    1a4e:	e7 e3       	ldi	r30, 0x37	; 55
    1a50:	f0 e0       	ldi	r31, 0x00	; 0
    1a52:	80 81       	ld	r24, Z
    1a54:	48 2f       	mov	r20, r24
    1a56:	8a 81       	ldd	r24, Y+2	; 0x02
    1a58:	28 2f       	mov	r18, r24
    1a5a:	30 e0       	ldi	r19, 0x00	; 0
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
    1a5e:	90 e0       	ldi	r25, 0x00	; 0
    1a60:	02 2e       	mov	r0, r18
    1a62:	02 c0       	rjmp	.+4      	; 0x1a68 <Dio_vidconfigChanel+0xd4>
    1a64:	88 0f       	add	r24, r24
    1a66:	99 1f       	adc	r25, r25
    1a68:	0a 94       	dec	r0
    1a6a:	e2 f7       	brpl	.-8      	; 0x1a64 <Dio_vidconfigChanel+0xd0>
    1a6c:	80 95       	com	r24
    1a6e:	84 23       	and	r24, r20
    1a70:	8c 93       	st	X, r24
    1a72:	6b c0       	rjmp	.+214    	; 0x1b4a <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRB_REG,pin);
    1a74:	a7 e3       	ldi	r26, 0x37	; 55
    1a76:	b0 e0       	ldi	r27, 0x00	; 0
    1a78:	e7 e3       	ldi	r30, 0x37	; 55
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	80 81       	ld	r24, Z
    1a7e:	48 2f       	mov	r20, r24
    1a80:	8a 81       	ldd	r24, Y+2	; 0x02
    1a82:	28 2f       	mov	r18, r24
    1a84:	30 e0       	ldi	r19, 0x00	; 0
    1a86:	81 e0       	ldi	r24, 0x01	; 1
    1a88:	90 e0       	ldi	r25, 0x00	; 0
    1a8a:	02 2e       	mov	r0, r18
    1a8c:	02 c0       	rjmp	.+4      	; 0x1a92 <Dio_vidconfigChanel+0xfe>
    1a8e:	88 0f       	add	r24, r24
    1a90:	99 1f       	adc	r25, r25
    1a92:	0a 94       	dec	r0
    1a94:	e2 f7       	brpl	.-8      	; 0x1a8e <Dio_vidconfigChanel+0xfa>
    1a96:	84 2b       	or	r24, r20
    1a98:	8c 93       	st	X, r24
    1a9a:	57 c0       	rjmp	.+174    	; 0x1b4a <Dio_vidconfigChanel+0x1b6>
		}
		break;

	case DIO_PORTC:
		if (dir == DIO_INPUT)
    1a9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9e:	88 23       	and	r24, r24
    1aa0:	a9 f4       	brne	.+42     	; 0x1acc <Dio_vidconfigChanel+0x138>
		{
			CLEAR_BIT(DIO_DDRC_REG,pin);
    1aa2:	a4 e3       	ldi	r26, 0x34	; 52
    1aa4:	b0 e0       	ldi	r27, 0x00	; 0
    1aa6:	e4 e3       	ldi	r30, 0x34	; 52
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	80 81       	ld	r24, Z
    1aac:	48 2f       	mov	r20, r24
    1aae:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab0:	28 2f       	mov	r18, r24
    1ab2:	30 e0       	ldi	r19, 0x00	; 0
    1ab4:	81 e0       	ldi	r24, 0x01	; 1
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	02 2e       	mov	r0, r18
    1aba:	02 c0       	rjmp	.+4      	; 0x1ac0 <Dio_vidconfigChanel+0x12c>
    1abc:	88 0f       	add	r24, r24
    1abe:	99 1f       	adc	r25, r25
    1ac0:	0a 94       	dec	r0
    1ac2:	e2 f7       	brpl	.-8      	; 0x1abc <Dio_vidconfigChanel+0x128>
    1ac4:	80 95       	com	r24
    1ac6:	84 23       	and	r24, r20
    1ac8:	8c 93       	st	X, r24
    1aca:	3f c0       	rjmp	.+126    	; 0x1b4a <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRC_REG,pin);
    1acc:	a4 e3       	ldi	r26, 0x34	; 52
    1ace:	b0 e0       	ldi	r27, 0x00	; 0
    1ad0:	e4 e3       	ldi	r30, 0x34	; 52
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	80 81       	ld	r24, Z
    1ad6:	48 2f       	mov	r20, r24
    1ad8:	8a 81       	ldd	r24, Y+2	; 0x02
    1ada:	28 2f       	mov	r18, r24
    1adc:	30 e0       	ldi	r19, 0x00	; 0
    1ade:	81 e0       	ldi	r24, 0x01	; 1
    1ae0:	90 e0       	ldi	r25, 0x00	; 0
    1ae2:	02 2e       	mov	r0, r18
    1ae4:	02 c0       	rjmp	.+4      	; 0x1aea <Dio_vidconfigChanel+0x156>
    1ae6:	88 0f       	add	r24, r24
    1ae8:	99 1f       	adc	r25, r25
    1aea:	0a 94       	dec	r0
    1aec:	e2 f7       	brpl	.-8      	; 0x1ae6 <Dio_vidconfigChanel+0x152>
    1aee:	84 2b       	or	r24, r20
    1af0:	8c 93       	st	X, r24
    1af2:	2b c0       	rjmp	.+86     	; 0x1b4a <Dio_vidconfigChanel+0x1b6>
		}
		break;

	case DIO_PORTD:
		if (dir == DIO_INPUT)
    1af4:	8b 81       	ldd	r24, Y+3	; 0x03
    1af6:	88 23       	and	r24, r24
    1af8:	a9 f4       	brne	.+42     	; 0x1b24 <Dio_vidconfigChanel+0x190>
		{
			CLEAR_BIT(DIO_DDRD_REG,pin);
    1afa:	a1 e3       	ldi	r26, 0x31	; 49
    1afc:	b0 e0       	ldi	r27, 0x00	; 0
    1afe:	e1 e3       	ldi	r30, 0x31	; 49
    1b00:	f0 e0       	ldi	r31, 0x00	; 0
    1b02:	80 81       	ld	r24, Z
    1b04:	48 2f       	mov	r20, r24
    1b06:	8a 81       	ldd	r24, Y+2	; 0x02
    1b08:	28 2f       	mov	r18, r24
    1b0a:	30 e0       	ldi	r19, 0x00	; 0
    1b0c:	81 e0       	ldi	r24, 0x01	; 1
    1b0e:	90 e0       	ldi	r25, 0x00	; 0
    1b10:	02 2e       	mov	r0, r18
    1b12:	02 c0       	rjmp	.+4      	; 0x1b18 <Dio_vidconfigChanel+0x184>
    1b14:	88 0f       	add	r24, r24
    1b16:	99 1f       	adc	r25, r25
    1b18:	0a 94       	dec	r0
    1b1a:	e2 f7       	brpl	.-8      	; 0x1b14 <Dio_vidconfigChanel+0x180>
    1b1c:	80 95       	com	r24
    1b1e:	84 23       	and	r24, r20
    1b20:	8c 93       	st	X, r24
    1b22:	13 c0       	rjmp	.+38     	; 0x1b4a <Dio_vidconfigChanel+0x1b6>
		}
		else
		{
			SET_BIT(DIO_DDRD_REG,pin);
    1b24:	a1 e3       	ldi	r26, 0x31	; 49
    1b26:	b0 e0       	ldi	r27, 0x00	; 0
    1b28:	e1 e3       	ldi	r30, 0x31	; 49
    1b2a:	f0 e0       	ldi	r31, 0x00	; 0
    1b2c:	80 81       	ld	r24, Z
    1b2e:	48 2f       	mov	r20, r24
    1b30:	8a 81       	ldd	r24, Y+2	; 0x02
    1b32:	28 2f       	mov	r18, r24
    1b34:	30 e0       	ldi	r19, 0x00	; 0
    1b36:	81 e0       	ldi	r24, 0x01	; 1
    1b38:	90 e0       	ldi	r25, 0x00	; 0
    1b3a:	02 2e       	mov	r0, r18
    1b3c:	02 c0       	rjmp	.+4      	; 0x1b42 <Dio_vidconfigChanel+0x1ae>
    1b3e:	88 0f       	add	r24, r24
    1b40:	99 1f       	adc	r25, r25
    1b42:	0a 94       	dec	r0
    1b44:	e2 f7       	brpl	.-8      	; 0x1b3e <Dio_vidconfigChanel+0x1aa>
    1b46:	84 2b       	or	r24, r20
    1b48:	8c 93       	st	X, r24
		}
		break;
	}
}
    1b4a:	0f 90       	pop	r0
    1b4c:	0f 90       	pop	r0
    1b4e:	0f 90       	pop	r0
    1b50:	0f 90       	pop	r0
    1b52:	0f 90       	pop	r0
    1b54:	cf 91       	pop	r28
    1b56:	df 91       	pop	r29
    1b58:	08 95       	ret

00001b5a <Dio_vidwriteChanel>:

void Dio_vidwriteChanel(dio_port_t port, dio_pin_t pin,dio_level_t level)
{
    1b5a:	df 93       	push	r29
    1b5c:	cf 93       	push	r28
    1b5e:	00 d0       	rcall	.+0      	; 0x1b60 <Dio_vidwriteChanel+0x6>
    1b60:	00 d0       	rcall	.+0      	; 0x1b62 <Dio_vidwriteChanel+0x8>
    1b62:	0f 92       	push	r0
    1b64:	cd b7       	in	r28, 0x3d	; 61
    1b66:	de b7       	in	r29, 0x3e	; 62
    1b68:	89 83       	std	Y+1, r24	; 0x01
    1b6a:	6a 83       	std	Y+2, r22	; 0x02
    1b6c:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
    1b6e:	89 81       	ldd	r24, Y+1	; 0x01
    1b70:	28 2f       	mov	r18, r24
    1b72:	30 e0       	ldi	r19, 0x00	; 0
    1b74:	3d 83       	std	Y+5, r19	; 0x05
    1b76:	2c 83       	std	Y+4, r18	; 0x04
    1b78:	8c 81       	ldd	r24, Y+4	; 0x04
    1b7a:	9d 81       	ldd	r25, Y+5	; 0x05
    1b7c:	81 30       	cpi	r24, 0x01	; 1
    1b7e:	91 05       	cpc	r25, r1
    1b80:	09 f4       	brne	.+2      	; 0x1b84 <Dio_vidwriteChanel+0x2a>
    1b82:	43 c0       	rjmp	.+134    	; 0x1c0a <Dio_vidwriteChanel+0xb0>
    1b84:	2c 81       	ldd	r18, Y+4	; 0x04
    1b86:	3d 81       	ldd	r19, Y+5	; 0x05
    1b88:	22 30       	cpi	r18, 0x02	; 2
    1b8a:	31 05       	cpc	r19, r1
    1b8c:	2c f4       	brge	.+10     	; 0x1b98 <Dio_vidwriteChanel+0x3e>
    1b8e:	8c 81       	ldd	r24, Y+4	; 0x04
    1b90:	9d 81       	ldd	r25, Y+5	; 0x05
    1b92:	00 97       	sbiw	r24, 0x00	; 0
    1b94:	71 f0       	breq	.+28     	; 0x1bb2 <Dio_vidwriteChanel+0x58>
    1b96:	bc c0       	rjmp	.+376    	; 0x1d10 <Dio_vidwriteChanel+0x1b6>
    1b98:	2c 81       	ldd	r18, Y+4	; 0x04
    1b9a:	3d 81       	ldd	r19, Y+5	; 0x05
    1b9c:	22 30       	cpi	r18, 0x02	; 2
    1b9e:	31 05       	cpc	r19, r1
    1ba0:	09 f4       	brne	.+2      	; 0x1ba4 <Dio_vidwriteChanel+0x4a>
    1ba2:	5f c0       	rjmp	.+190    	; 0x1c62 <Dio_vidwriteChanel+0x108>
    1ba4:	8c 81       	ldd	r24, Y+4	; 0x04
    1ba6:	9d 81       	ldd	r25, Y+5	; 0x05
    1ba8:	83 30       	cpi	r24, 0x03	; 3
    1baa:	91 05       	cpc	r25, r1
    1bac:	09 f4       	brne	.+2      	; 0x1bb0 <Dio_vidwriteChanel+0x56>
    1bae:	85 c0       	rjmp	.+266    	; 0x1cba <Dio_vidwriteChanel+0x160>
    1bb0:	af c0       	rjmp	.+350    	; 0x1d10 <Dio_vidwriteChanel+0x1b6>
	{
	case DIO_PORTA:
		if (level == DIO_HIGH)
    1bb2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb4:	81 30       	cpi	r24, 0x01	; 1
    1bb6:	a1 f4       	brne	.+40     	; 0x1be0 <Dio_vidwriteChanel+0x86>
		{
			SET_BIT(DIO_PORTA_REG,pin);
    1bb8:	ab e3       	ldi	r26, 0x3B	; 59
    1bba:	b0 e0       	ldi	r27, 0x00	; 0
    1bbc:	eb e3       	ldi	r30, 0x3B	; 59
    1bbe:	f0 e0       	ldi	r31, 0x00	; 0
    1bc0:	80 81       	ld	r24, Z
    1bc2:	48 2f       	mov	r20, r24
    1bc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc6:	28 2f       	mov	r18, r24
    1bc8:	30 e0       	ldi	r19, 0x00	; 0
    1bca:	81 e0       	ldi	r24, 0x01	; 1
    1bcc:	90 e0       	ldi	r25, 0x00	; 0
    1bce:	02 2e       	mov	r0, r18
    1bd0:	02 c0       	rjmp	.+4      	; 0x1bd6 <Dio_vidwriteChanel+0x7c>
    1bd2:	88 0f       	add	r24, r24
    1bd4:	99 1f       	adc	r25, r25
    1bd6:	0a 94       	dec	r0
    1bd8:	e2 f7       	brpl	.-8      	; 0x1bd2 <Dio_vidwriteChanel+0x78>
    1bda:	84 2b       	or	r24, r20
    1bdc:	8c 93       	st	X, r24
    1bde:	98 c0       	rjmp	.+304    	; 0x1d10 <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTA_REG,pin);
    1be0:	ab e3       	ldi	r26, 0x3B	; 59
    1be2:	b0 e0       	ldi	r27, 0x00	; 0
    1be4:	eb e3       	ldi	r30, 0x3B	; 59
    1be6:	f0 e0       	ldi	r31, 0x00	; 0
    1be8:	80 81       	ld	r24, Z
    1bea:	48 2f       	mov	r20, r24
    1bec:	8a 81       	ldd	r24, Y+2	; 0x02
    1bee:	28 2f       	mov	r18, r24
    1bf0:	30 e0       	ldi	r19, 0x00	; 0
    1bf2:	81 e0       	ldi	r24, 0x01	; 1
    1bf4:	90 e0       	ldi	r25, 0x00	; 0
    1bf6:	02 2e       	mov	r0, r18
    1bf8:	02 c0       	rjmp	.+4      	; 0x1bfe <Dio_vidwriteChanel+0xa4>
    1bfa:	88 0f       	add	r24, r24
    1bfc:	99 1f       	adc	r25, r25
    1bfe:	0a 94       	dec	r0
    1c00:	e2 f7       	brpl	.-8      	; 0x1bfa <Dio_vidwriteChanel+0xa0>
    1c02:	80 95       	com	r24
    1c04:	84 23       	and	r24, r20
    1c06:	8c 93       	st	X, r24
    1c08:	83 c0       	rjmp	.+262    	; 0x1d10 <Dio_vidwriteChanel+0x1b6>
		}
		break;

	case DIO_PORTB:
		if (level == DIO_HIGH)
    1c0a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c0c:	81 30       	cpi	r24, 0x01	; 1
    1c0e:	a1 f4       	brne	.+40     	; 0x1c38 <Dio_vidwriteChanel+0xde>
		{
			SET_BIT(DIO_PORTB_REG,pin);
    1c10:	a8 e3       	ldi	r26, 0x38	; 56
    1c12:	b0 e0       	ldi	r27, 0x00	; 0
    1c14:	e8 e3       	ldi	r30, 0x38	; 56
    1c16:	f0 e0       	ldi	r31, 0x00	; 0
    1c18:	80 81       	ld	r24, Z
    1c1a:	48 2f       	mov	r20, r24
    1c1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c1e:	28 2f       	mov	r18, r24
    1c20:	30 e0       	ldi	r19, 0x00	; 0
    1c22:	81 e0       	ldi	r24, 0x01	; 1
    1c24:	90 e0       	ldi	r25, 0x00	; 0
    1c26:	02 2e       	mov	r0, r18
    1c28:	02 c0       	rjmp	.+4      	; 0x1c2e <Dio_vidwriteChanel+0xd4>
    1c2a:	88 0f       	add	r24, r24
    1c2c:	99 1f       	adc	r25, r25
    1c2e:	0a 94       	dec	r0
    1c30:	e2 f7       	brpl	.-8      	; 0x1c2a <Dio_vidwriteChanel+0xd0>
    1c32:	84 2b       	or	r24, r20
    1c34:	8c 93       	st	X, r24
    1c36:	6c c0       	rjmp	.+216    	; 0x1d10 <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTB_REG,pin);
    1c38:	a8 e3       	ldi	r26, 0x38	; 56
    1c3a:	b0 e0       	ldi	r27, 0x00	; 0
    1c3c:	e8 e3       	ldi	r30, 0x38	; 56
    1c3e:	f0 e0       	ldi	r31, 0x00	; 0
    1c40:	80 81       	ld	r24, Z
    1c42:	48 2f       	mov	r20, r24
    1c44:	8a 81       	ldd	r24, Y+2	; 0x02
    1c46:	28 2f       	mov	r18, r24
    1c48:	30 e0       	ldi	r19, 0x00	; 0
    1c4a:	81 e0       	ldi	r24, 0x01	; 1
    1c4c:	90 e0       	ldi	r25, 0x00	; 0
    1c4e:	02 2e       	mov	r0, r18
    1c50:	02 c0       	rjmp	.+4      	; 0x1c56 <Dio_vidwriteChanel+0xfc>
    1c52:	88 0f       	add	r24, r24
    1c54:	99 1f       	adc	r25, r25
    1c56:	0a 94       	dec	r0
    1c58:	e2 f7       	brpl	.-8      	; 0x1c52 <Dio_vidwriteChanel+0xf8>
    1c5a:	80 95       	com	r24
    1c5c:	84 23       	and	r24, r20
    1c5e:	8c 93       	st	X, r24
    1c60:	57 c0       	rjmp	.+174    	; 0x1d10 <Dio_vidwriteChanel+0x1b6>
		}
		break;

	case DIO_PORTC:
		if (level == DIO_HIGH)
    1c62:	8b 81       	ldd	r24, Y+3	; 0x03
    1c64:	81 30       	cpi	r24, 0x01	; 1
    1c66:	a1 f4       	brne	.+40     	; 0x1c90 <Dio_vidwriteChanel+0x136>
		{
			SET_BIT(DIO_PORTC_REG,pin);
    1c68:	a5 e3       	ldi	r26, 0x35	; 53
    1c6a:	b0 e0       	ldi	r27, 0x00	; 0
    1c6c:	e5 e3       	ldi	r30, 0x35	; 53
    1c6e:	f0 e0       	ldi	r31, 0x00	; 0
    1c70:	80 81       	ld	r24, Z
    1c72:	48 2f       	mov	r20, r24
    1c74:	8a 81       	ldd	r24, Y+2	; 0x02
    1c76:	28 2f       	mov	r18, r24
    1c78:	30 e0       	ldi	r19, 0x00	; 0
    1c7a:	81 e0       	ldi	r24, 0x01	; 1
    1c7c:	90 e0       	ldi	r25, 0x00	; 0
    1c7e:	02 2e       	mov	r0, r18
    1c80:	02 c0       	rjmp	.+4      	; 0x1c86 <Dio_vidwriteChanel+0x12c>
    1c82:	88 0f       	add	r24, r24
    1c84:	99 1f       	adc	r25, r25
    1c86:	0a 94       	dec	r0
    1c88:	e2 f7       	brpl	.-8      	; 0x1c82 <Dio_vidwriteChanel+0x128>
    1c8a:	84 2b       	or	r24, r20
    1c8c:	8c 93       	st	X, r24
    1c8e:	40 c0       	rjmp	.+128    	; 0x1d10 <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTC_REG,pin);
    1c90:	a5 e3       	ldi	r26, 0x35	; 53
    1c92:	b0 e0       	ldi	r27, 0x00	; 0
    1c94:	e5 e3       	ldi	r30, 0x35	; 53
    1c96:	f0 e0       	ldi	r31, 0x00	; 0
    1c98:	80 81       	ld	r24, Z
    1c9a:	48 2f       	mov	r20, r24
    1c9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c9e:	28 2f       	mov	r18, r24
    1ca0:	30 e0       	ldi	r19, 0x00	; 0
    1ca2:	81 e0       	ldi	r24, 0x01	; 1
    1ca4:	90 e0       	ldi	r25, 0x00	; 0
    1ca6:	02 2e       	mov	r0, r18
    1ca8:	02 c0       	rjmp	.+4      	; 0x1cae <Dio_vidwriteChanel+0x154>
    1caa:	88 0f       	add	r24, r24
    1cac:	99 1f       	adc	r25, r25
    1cae:	0a 94       	dec	r0
    1cb0:	e2 f7       	brpl	.-8      	; 0x1caa <Dio_vidwriteChanel+0x150>
    1cb2:	80 95       	com	r24
    1cb4:	84 23       	and	r24, r20
    1cb6:	8c 93       	st	X, r24
    1cb8:	2b c0       	rjmp	.+86     	; 0x1d10 <Dio_vidwriteChanel+0x1b6>
		}
		break;

	case DIO_PORTD:
		if (level == DIO_HIGH)
    1cba:	8b 81       	ldd	r24, Y+3	; 0x03
    1cbc:	81 30       	cpi	r24, 0x01	; 1
    1cbe:	a1 f4       	brne	.+40     	; 0x1ce8 <Dio_vidwriteChanel+0x18e>
		{
			SET_BIT(DIO_PORTD_REG,pin);
    1cc0:	a2 e3       	ldi	r26, 0x32	; 50
    1cc2:	b0 e0       	ldi	r27, 0x00	; 0
    1cc4:	e2 e3       	ldi	r30, 0x32	; 50
    1cc6:	f0 e0       	ldi	r31, 0x00	; 0
    1cc8:	80 81       	ld	r24, Z
    1cca:	48 2f       	mov	r20, r24
    1ccc:	8a 81       	ldd	r24, Y+2	; 0x02
    1cce:	28 2f       	mov	r18, r24
    1cd0:	30 e0       	ldi	r19, 0x00	; 0
    1cd2:	81 e0       	ldi	r24, 0x01	; 1
    1cd4:	90 e0       	ldi	r25, 0x00	; 0
    1cd6:	02 2e       	mov	r0, r18
    1cd8:	02 c0       	rjmp	.+4      	; 0x1cde <Dio_vidwriteChanel+0x184>
    1cda:	88 0f       	add	r24, r24
    1cdc:	99 1f       	adc	r25, r25
    1cde:	0a 94       	dec	r0
    1ce0:	e2 f7       	brpl	.-8      	; 0x1cda <Dio_vidwriteChanel+0x180>
    1ce2:	84 2b       	or	r24, r20
    1ce4:	8c 93       	st	X, r24
    1ce6:	14 c0       	rjmp	.+40     	; 0x1d10 <Dio_vidwriteChanel+0x1b6>
		}
		else
		{
			CLEAR_BIT(DIO_PORTD_REG,pin);
    1ce8:	a2 e3       	ldi	r26, 0x32	; 50
    1cea:	b0 e0       	ldi	r27, 0x00	; 0
    1cec:	e2 e3       	ldi	r30, 0x32	; 50
    1cee:	f0 e0       	ldi	r31, 0x00	; 0
    1cf0:	80 81       	ld	r24, Z
    1cf2:	48 2f       	mov	r20, r24
    1cf4:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf6:	28 2f       	mov	r18, r24
    1cf8:	30 e0       	ldi	r19, 0x00	; 0
    1cfa:	81 e0       	ldi	r24, 0x01	; 1
    1cfc:	90 e0       	ldi	r25, 0x00	; 0
    1cfe:	02 2e       	mov	r0, r18
    1d00:	02 c0       	rjmp	.+4      	; 0x1d06 <Dio_vidwriteChanel+0x1ac>
    1d02:	88 0f       	add	r24, r24
    1d04:	99 1f       	adc	r25, r25
    1d06:	0a 94       	dec	r0
    1d08:	e2 f7       	brpl	.-8      	; 0x1d02 <Dio_vidwriteChanel+0x1a8>
    1d0a:	80 95       	com	r24
    1d0c:	84 23       	and	r24, r20
    1d0e:	8c 93       	st	X, r24
		}
		break;
	}
}
    1d10:	0f 90       	pop	r0
    1d12:	0f 90       	pop	r0
    1d14:	0f 90       	pop	r0
    1d16:	0f 90       	pop	r0
    1d18:	0f 90       	pop	r0
    1d1a:	cf 91       	pop	r28
    1d1c:	df 91       	pop	r29
    1d1e:	08 95       	ret

00001d20 <Dio_vidWriteChanelGroup>:

void Dio_vidWriteChanelGroup(dio_port_t port, u8 data, u8 mask)
{
    1d20:	df 93       	push	r29
    1d22:	cf 93       	push	r28
    1d24:	00 d0       	rcall	.+0      	; 0x1d26 <Dio_vidWriteChanelGroup+0x6>
    1d26:	00 d0       	rcall	.+0      	; 0x1d28 <Dio_vidWriteChanelGroup+0x8>
    1d28:	0f 92       	push	r0
    1d2a:	cd b7       	in	r28, 0x3d	; 61
    1d2c:	de b7       	in	r29, 0x3e	; 62
    1d2e:	89 83       	std	Y+1, r24	; 0x01
    1d30:	6a 83       	std	Y+2, r22	; 0x02
    1d32:	4b 83       	std	Y+3, r20	; 0x03
	switch(port)
    1d34:	89 81       	ldd	r24, Y+1	; 0x01
    1d36:	28 2f       	mov	r18, r24
    1d38:	30 e0       	ldi	r19, 0x00	; 0
    1d3a:	3d 83       	std	Y+5, r19	; 0x05
    1d3c:	2c 83       	std	Y+4, r18	; 0x04
    1d3e:	8c 81       	ldd	r24, Y+4	; 0x04
    1d40:	9d 81       	ldd	r25, Y+5	; 0x05
    1d42:	81 30       	cpi	r24, 0x01	; 1
    1d44:	91 05       	cpc	r25, r1
    1d46:	01 f1       	breq	.+64     	; 0x1d88 <Dio_vidWriteChanelGroup+0x68>
    1d48:	2c 81       	ldd	r18, Y+4	; 0x04
    1d4a:	3d 81       	ldd	r19, Y+5	; 0x05
    1d4c:	22 30       	cpi	r18, 0x02	; 2
    1d4e:	31 05       	cpc	r19, r1
    1d50:	2c f4       	brge	.+10     	; 0x1d5c <Dio_vidWriteChanelGroup+0x3c>
    1d52:	8c 81       	ldd	r24, Y+4	; 0x04
    1d54:	9d 81       	ldd	r25, Y+5	; 0x05
    1d56:	00 97       	sbiw	r24, 0x00	; 0
    1d58:	61 f0       	breq	.+24     	; 0x1d72 <Dio_vidWriteChanelGroup+0x52>
    1d5a:	36 c0       	rjmp	.+108    	; 0x1dc8 <Dio_vidWriteChanelGroup+0xa8>
    1d5c:	2c 81       	ldd	r18, Y+4	; 0x04
    1d5e:	3d 81       	ldd	r19, Y+5	; 0x05
    1d60:	22 30       	cpi	r18, 0x02	; 2
    1d62:	31 05       	cpc	r19, r1
    1d64:	e1 f0       	breq	.+56     	; 0x1d9e <Dio_vidWriteChanelGroup+0x7e>
    1d66:	8c 81       	ldd	r24, Y+4	; 0x04
    1d68:	9d 81       	ldd	r25, Y+5	; 0x05
    1d6a:	83 30       	cpi	r24, 0x03	; 3
    1d6c:	91 05       	cpc	r25, r1
    1d6e:	11 f1       	breq	.+68     	; 0x1db4 <Dio_vidWriteChanelGroup+0x94>
    1d70:	2b c0       	rjmp	.+86     	; 0x1dc8 <Dio_vidWriteChanelGroup+0xa8>
	{
	case DIO_PORTA:
		DIO_PORTA_REG = (DIO_PORTA_REG & mask)|(data);
    1d72:	ab e3       	ldi	r26, 0x3B	; 59
    1d74:	b0 e0       	ldi	r27, 0x00	; 0
    1d76:	eb e3       	ldi	r30, 0x3B	; 59
    1d78:	f0 e0       	ldi	r31, 0x00	; 0
    1d7a:	90 81       	ld	r25, Z
    1d7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d7e:	98 23       	and	r25, r24
    1d80:	8a 81       	ldd	r24, Y+2	; 0x02
    1d82:	89 2b       	or	r24, r25
    1d84:	8c 93       	st	X, r24
    1d86:	20 c0       	rjmp	.+64     	; 0x1dc8 <Dio_vidWriteChanelGroup+0xa8>
		break;

	case DIO_PORTB:
		DIO_PORTB_REG = (DIO_PORTB_REG & mask)|(data);
    1d88:	a8 e3       	ldi	r26, 0x38	; 56
    1d8a:	b0 e0       	ldi	r27, 0x00	; 0
    1d8c:	e8 e3       	ldi	r30, 0x38	; 56
    1d8e:	f0 e0       	ldi	r31, 0x00	; 0
    1d90:	90 81       	ld	r25, Z
    1d92:	8b 81       	ldd	r24, Y+3	; 0x03
    1d94:	98 23       	and	r25, r24
    1d96:	8a 81       	ldd	r24, Y+2	; 0x02
    1d98:	89 2b       	or	r24, r25
    1d9a:	8c 93       	st	X, r24
    1d9c:	15 c0       	rjmp	.+42     	; 0x1dc8 <Dio_vidWriteChanelGroup+0xa8>
		break;

	case DIO_PORTC:
		DIO_PORTC_REG = (DIO_PORTC_REG & mask)|(data);
    1d9e:	a5 e3       	ldi	r26, 0x35	; 53
    1da0:	b0 e0       	ldi	r27, 0x00	; 0
    1da2:	e5 e3       	ldi	r30, 0x35	; 53
    1da4:	f0 e0       	ldi	r31, 0x00	; 0
    1da6:	90 81       	ld	r25, Z
    1da8:	8b 81       	ldd	r24, Y+3	; 0x03
    1daa:	98 23       	and	r25, r24
    1dac:	8a 81       	ldd	r24, Y+2	; 0x02
    1dae:	89 2b       	or	r24, r25
    1db0:	8c 93       	st	X, r24
    1db2:	0a c0       	rjmp	.+20     	; 0x1dc8 <Dio_vidWriteChanelGroup+0xa8>
		break;

	case DIO_PORTD:
		DIO_PORTD_REG = (DIO_PORTD_REG & mask)|(data);
    1db4:	a2 e3       	ldi	r26, 0x32	; 50
    1db6:	b0 e0       	ldi	r27, 0x00	; 0
    1db8:	e2 e3       	ldi	r30, 0x32	; 50
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
    1dbc:	90 81       	ld	r25, Z
    1dbe:	8b 81       	ldd	r24, Y+3	; 0x03
    1dc0:	98 23       	and	r25, r24
    1dc2:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc4:	89 2b       	or	r24, r25
    1dc6:	8c 93       	st	X, r24
		break;
	}
}
    1dc8:	0f 90       	pop	r0
    1dca:	0f 90       	pop	r0
    1dcc:	0f 90       	pop	r0
    1dce:	0f 90       	pop	r0
    1dd0:	0f 90       	pop	r0
    1dd2:	cf 91       	pop	r28
    1dd4:	df 91       	pop	r29
    1dd6:	08 95       	ret

00001dd8 <Dio_udtreadChanel>:

dio_level_t Dio_udtreadChanel(dio_port_t port, dio_pin_t pin)
{
    1dd8:	df 93       	push	r29
    1dda:	cf 93       	push	r28
    1ddc:	00 d0       	rcall	.+0      	; 0x1dde <Dio_udtreadChanel+0x6>
    1dde:	00 d0       	rcall	.+0      	; 0x1de0 <Dio_udtreadChanel+0x8>
    1de0:	0f 92       	push	r0
    1de2:	cd b7       	in	r28, 0x3d	; 61
    1de4:	de b7       	in	r29, 0x3e	; 62
    1de6:	8a 83       	std	Y+2, r24	; 0x02
    1de8:	6b 83       	std	Y+3, r22	; 0x03
	dio_level_t loc_result = DIO_LOW;
    1dea:	19 82       	std	Y+1, r1	; 0x01

	switch (port)
    1dec:	8a 81       	ldd	r24, Y+2	; 0x02
    1dee:	28 2f       	mov	r18, r24
    1df0:	30 e0       	ldi	r19, 0x00	; 0
    1df2:	3d 83       	std	Y+5, r19	; 0x05
    1df4:	2c 83       	std	Y+4, r18	; 0x04
    1df6:	4c 81       	ldd	r20, Y+4	; 0x04
    1df8:	5d 81       	ldd	r21, Y+5	; 0x05
    1dfa:	41 30       	cpi	r20, 0x01	; 1
    1dfc:	51 05       	cpc	r21, r1
    1dfe:	79 f1       	breq	.+94     	; 0x1e5e <Dio_udtreadChanel+0x86>
    1e00:	8c 81       	ldd	r24, Y+4	; 0x04
    1e02:	9d 81       	ldd	r25, Y+5	; 0x05
    1e04:	82 30       	cpi	r24, 0x02	; 2
    1e06:	91 05       	cpc	r25, r1
    1e08:	34 f4       	brge	.+12     	; 0x1e16 <Dio_udtreadChanel+0x3e>
    1e0a:	2c 81       	ldd	r18, Y+4	; 0x04
    1e0c:	3d 81       	ldd	r19, Y+5	; 0x05
    1e0e:	21 15       	cp	r18, r1
    1e10:	31 05       	cpc	r19, r1
    1e12:	69 f0       	breq	.+26     	; 0x1e2e <Dio_udtreadChanel+0x56>
    1e14:	6b c0       	rjmp	.+214    	; 0x1eec <Dio_udtreadChanel+0x114>
    1e16:	4c 81       	ldd	r20, Y+4	; 0x04
    1e18:	5d 81       	ldd	r21, Y+5	; 0x05
    1e1a:	42 30       	cpi	r20, 0x02	; 2
    1e1c:	51 05       	cpc	r21, r1
    1e1e:	b9 f1       	breq	.+110    	; 0x1e8e <Dio_udtreadChanel+0xb6>
    1e20:	8c 81       	ldd	r24, Y+4	; 0x04
    1e22:	9d 81       	ldd	r25, Y+5	; 0x05
    1e24:	83 30       	cpi	r24, 0x03	; 3
    1e26:	91 05       	cpc	r25, r1
    1e28:	09 f4       	brne	.+2      	; 0x1e2c <Dio_udtreadChanel+0x54>
    1e2a:	49 c0       	rjmp	.+146    	; 0x1ebe <Dio_udtreadChanel+0xe6>
    1e2c:	5f c0       	rjmp	.+190    	; 0x1eec <Dio_udtreadChanel+0x114>
	{
	case DIO_PORTA:
		if (CHECK_BIT(DIO_PINA_REG,pin) == 1)
    1e2e:	e9 e3       	ldi	r30, 0x39	; 57
    1e30:	f0 e0       	ldi	r31, 0x00	; 0
    1e32:	80 81       	ld	r24, Z
    1e34:	28 2f       	mov	r18, r24
    1e36:	30 e0       	ldi	r19, 0x00	; 0
    1e38:	8b 81       	ldd	r24, Y+3	; 0x03
    1e3a:	88 2f       	mov	r24, r24
    1e3c:	90 e0       	ldi	r25, 0x00	; 0
    1e3e:	a9 01       	movw	r20, r18
    1e40:	02 c0       	rjmp	.+4      	; 0x1e46 <Dio_udtreadChanel+0x6e>
    1e42:	55 95       	asr	r21
    1e44:	47 95       	ror	r20
    1e46:	8a 95       	dec	r24
    1e48:	e2 f7       	brpl	.-8      	; 0x1e42 <Dio_udtreadChanel+0x6a>
    1e4a:	ca 01       	movw	r24, r20
    1e4c:	81 70       	andi	r24, 0x01	; 1
    1e4e:	90 70       	andi	r25, 0x00	; 0
    1e50:	88 23       	and	r24, r24
    1e52:	19 f0       	breq	.+6      	; 0x1e5a <Dio_udtreadChanel+0x82>
		{
			loc_result = DIO_HIGH;
    1e54:	81 e0       	ldi	r24, 0x01	; 1
    1e56:	89 83       	std	Y+1, r24	; 0x01
    1e58:	49 c0       	rjmp	.+146    	; 0x1eec <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    1e5a:	19 82       	std	Y+1, r1	; 0x01
    1e5c:	47 c0       	rjmp	.+142    	; 0x1eec <Dio_udtreadChanel+0x114>
		}
		break;

	case DIO_PORTB:
		if (CHECK_BIT(DIO_PINB_REG,pin) == 1)
    1e5e:	e6 e3       	ldi	r30, 0x36	; 54
    1e60:	f0 e0       	ldi	r31, 0x00	; 0
    1e62:	80 81       	ld	r24, Z
    1e64:	28 2f       	mov	r18, r24
    1e66:	30 e0       	ldi	r19, 0x00	; 0
    1e68:	8b 81       	ldd	r24, Y+3	; 0x03
    1e6a:	88 2f       	mov	r24, r24
    1e6c:	90 e0       	ldi	r25, 0x00	; 0
    1e6e:	a9 01       	movw	r20, r18
    1e70:	02 c0       	rjmp	.+4      	; 0x1e76 <Dio_udtreadChanel+0x9e>
    1e72:	55 95       	asr	r21
    1e74:	47 95       	ror	r20
    1e76:	8a 95       	dec	r24
    1e78:	e2 f7       	brpl	.-8      	; 0x1e72 <Dio_udtreadChanel+0x9a>
    1e7a:	ca 01       	movw	r24, r20
    1e7c:	81 70       	andi	r24, 0x01	; 1
    1e7e:	90 70       	andi	r25, 0x00	; 0
    1e80:	88 23       	and	r24, r24
    1e82:	19 f0       	breq	.+6      	; 0x1e8a <Dio_udtreadChanel+0xb2>
		{
			loc_result = DIO_HIGH;
    1e84:	81 e0       	ldi	r24, 0x01	; 1
    1e86:	89 83       	std	Y+1, r24	; 0x01
    1e88:	31 c0       	rjmp	.+98     	; 0x1eec <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    1e8a:	19 82       	std	Y+1, r1	; 0x01
    1e8c:	2f c0       	rjmp	.+94     	; 0x1eec <Dio_udtreadChanel+0x114>
		}
		break;

	case DIO_PORTC:
		if (CHECK_BIT(DIO_PINC_REG,pin) == 1)
    1e8e:	e3 e3       	ldi	r30, 0x33	; 51
    1e90:	f0 e0       	ldi	r31, 0x00	; 0
    1e92:	80 81       	ld	r24, Z
    1e94:	28 2f       	mov	r18, r24
    1e96:	30 e0       	ldi	r19, 0x00	; 0
    1e98:	8b 81       	ldd	r24, Y+3	; 0x03
    1e9a:	88 2f       	mov	r24, r24
    1e9c:	90 e0       	ldi	r25, 0x00	; 0
    1e9e:	a9 01       	movw	r20, r18
    1ea0:	02 c0       	rjmp	.+4      	; 0x1ea6 <Dio_udtreadChanel+0xce>
    1ea2:	55 95       	asr	r21
    1ea4:	47 95       	ror	r20
    1ea6:	8a 95       	dec	r24
    1ea8:	e2 f7       	brpl	.-8      	; 0x1ea2 <Dio_udtreadChanel+0xca>
    1eaa:	ca 01       	movw	r24, r20
    1eac:	81 70       	andi	r24, 0x01	; 1
    1eae:	90 70       	andi	r25, 0x00	; 0
    1eb0:	88 23       	and	r24, r24
    1eb2:	19 f0       	breq	.+6      	; 0x1eba <Dio_udtreadChanel+0xe2>
		{
			loc_result = DIO_HIGH;
    1eb4:	81 e0       	ldi	r24, 0x01	; 1
    1eb6:	89 83       	std	Y+1, r24	; 0x01
    1eb8:	19 c0       	rjmp	.+50     	; 0x1eec <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    1eba:	19 82       	std	Y+1, r1	; 0x01
    1ebc:	17 c0       	rjmp	.+46     	; 0x1eec <Dio_udtreadChanel+0x114>
		}
		break;

	case DIO_PORTD:
		if (CHECK_BIT(DIO_PIND_REG,pin) == 1)
    1ebe:	e0 e3       	ldi	r30, 0x30	; 48
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	80 81       	ld	r24, Z
    1ec4:	28 2f       	mov	r18, r24
    1ec6:	30 e0       	ldi	r19, 0x00	; 0
    1ec8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eca:	88 2f       	mov	r24, r24
    1ecc:	90 e0       	ldi	r25, 0x00	; 0
    1ece:	a9 01       	movw	r20, r18
    1ed0:	02 c0       	rjmp	.+4      	; 0x1ed6 <Dio_udtreadChanel+0xfe>
    1ed2:	55 95       	asr	r21
    1ed4:	47 95       	ror	r20
    1ed6:	8a 95       	dec	r24
    1ed8:	e2 f7       	brpl	.-8      	; 0x1ed2 <Dio_udtreadChanel+0xfa>
    1eda:	ca 01       	movw	r24, r20
    1edc:	81 70       	andi	r24, 0x01	; 1
    1ede:	90 70       	andi	r25, 0x00	; 0
    1ee0:	88 23       	and	r24, r24
    1ee2:	19 f0       	breq	.+6      	; 0x1eea <Dio_udtreadChanel+0x112>
		{
			loc_result = DIO_HIGH;
    1ee4:	81 e0       	ldi	r24, 0x01	; 1
    1ee6:	89 83       	std	Y+1, r24	; 0x01
    1ee8:	01 c0       	rjmp	.+2      	; 0x1eec <Dio_udtreadChanel+0x114>
		}
		else
		{
			loc_result = DIO_LOW;
    1eea:	19 82       	std	Y+1, r1	; 0x01
		}
		break;
	}
	return loc_result;
    1eec:	89 81       	ldd	r24, Y+1	; 0x01
}
    1eee:	0f 90       	pop	r0
    1ef0:	0f 90       	pop	r0
    1ef2:	0f 90       	pop	r0
    1ef4:	0f 90       	pop	r0
    1ef6:	0f 90       	pop	r0
    1ef8:	cf 91       	pop	r28
    1efa:	df 91       	pop	r29
    1efc:	08 95       	ret

00001efe <Dio_vidflipChanel>:

void Dio_vidflipChanel(dio_port_t port, dio_pin_t pin)
{
    1efe:	df 93       	push	r29
    1f00:	cf 93       	push	r28
    1f02:	00 d0       	rcall	.+0      	; 0x1f04 <Dio_vidflipChanel+0x6>
    1f04:	00 d0       	rcall	.+0      	; 0x1f06 <Dio_vidflipChanel+0x8>
    1f06:	cd b7       	in	r28, 0x3d	; 61
    1f08:	de b7       	in	r29, 0x3e	; 62
    1f0a:	89 83       	std	Y+1, r24	; 0x01
    1f0c:	6a 83       	std	Y+2, r22	; 0x02
	switch (port)
    1f0e:	89 81       	ldd	r24, Y+1	; 0x01
    1f10:	28 2f       	mov	r18, r24
    1f12:	30 e0       	ldi	r19, 0x00	; 0
    1f14:	3c 83       	std	Y+4, r19	; 0x04
    1f16:	2b 83       	std	Y+3, r18	; 0x03
    1f18:	8b 81       	ldd	r24, Y+3	; 0x03
    1f1a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f1c:	81 30       	cpi	r24, 0x01	; 1
    1f1e:	91 05       	cpc	r25, r1
    1f20:	49 f1       	breq	.+82     	; 0x1f74 <Dio_vidflipChanel+0x76>
    1f22:	2b 81       	ldd	r18, Y+3	; 0x03
    1f24:	3c 81       	ldd	r19, Y+4	; 0x04
    1f26:	22 30       	cpi	r18, 0x02	; 2
    1f28:	31 05       	cpc	r19, r1
    1f2a:	2c f4       	brge	.+10     	; 0x1f36 <Dio_vidflipChanel+0x38>
    1f2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f2e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f30:	00 97       	sbiw	r24, 0x00	; 0
    1f32:	61 f0       	breq	.+24     	; 0x1f4c <Dio_vidflipChanel+0x4e>
    1f34:	5a c0       	rjmp	.+180    	; 0x1fea <Dio_vidflipChanel+0xec>
    1f36:	2b 81       	ldd	r18, Y+3	; 0x03
    1f38:	3c 81       	ldd	r19, Y+4	; 0x04
    1f3a:	22 30       	cpi	r18, 0x02	; 2
    1f3c:	31 05       	cpc	r19, r1
    1f3e:	71 f1       	breq	.+92     	; 0x1f9c <Dio_vidflipChanel+0x9e>
    1f40:	8b 81       	ldd	r24, Y+3	; 0x03
    1f42:	9c 81       	ldd	r25, Y+4	; 0x04
    1f44:	83 30       	cpi	r24, 0x03	; 3
    1f46:	91 05       	cpc	r25, r1
    1f48:	e9 f1       	breq	.+122    	; 0x1fc4 <Dio_vidflipChanel+0xc6>
    1f4a:	4f c0       	rjmp	.+158    	; 0x1fea <Dio_vidflipChanel+0xec>
	{
	case DIO_PORTA:
		FLIP_BIT(DIO_PORTA_REG,pin);
    1f4c:	ab e3       	ldi	r26, 0x3B	; 59
    1f4e:	b0 e0       	ldi	r27, 0x00	; 0
    1f50:	eb e3       	ldi	r30, 0x3B	; 59
    1f52:	f0 e0       	ldi	r31, 0x00	; 0
    1f54:	80 81       	ld	r24, Z
    1f56:	48 2f       	mov	r20, r24
    1f58:	8a 81       	ldd	r24, Y+2	; 0x02
    1f5a:	28 2f       	mov	r18, r24
    1f5c:	30 e0       	ldi	r19, 0x00	; 0
    1f5e:	81 e0       	ldi	r24, 0x01	; 1
    1f60:	90 e0       	ldi	r25, 0x00	; 0
    1f62:	02 2e       	mov	r0, r18
    1f64:	02 c0       	rjmp	.+4      	; 0x1f6a <Dio_vidflipChanel+0x6c>
    1f66:	88 0f       	add	r24, r24
    1f68:	99 1f       	adc	r25, r25
    1f6a:	0a 94       	dec	r0
    1f6c:	e2 f7       	brpl	.-8      	; 0x1f66 <Dio_vidflipChanel+0x68>
    1f6e:	84 27       	eor	r24, r20
    1f70:	8c 93       	st	X, r24
    1f72:	3b c0       	rjmp	.+118    	; 0x1fea <Dio_vidflipChanel+0xec>
		break;

	case DIO_PORTB:
		FLIP_BIT(DIO_PORTB_REG,pin);
    1f74:	a8 e3       	ldi	r26, 0x38	; 56
    1f76:	b0 e0       	ldi	r27, 0x00	; 0
    1f78:	e8 e3       	ldi	r30, 0x38	; 56
    1f7a:	f0 e0       	ldi	r31, 0x00	; 0
    1f7c:	80 81       	ld	r24, Z
    1f7e:	48 2f       	mov	r20, r24
    1f80:	8a 81       	ldd	r24, Y+2	; 0x02
    1f82:	28 2f       	mov	r18, r24
    1f84:	30 e0       	ldi	r19, 0x00	; 0
    1f86:	81 e0       	ldi	r24, 0x01	; 1
    1f88:	90 e0       	ldi	r25, 0x00	; 0
    1f8a:	02 2e       	mov	r0, r18
    1f8c:	02 c0       	rjmp	.+4      	; 0x1f92 <Dio_vidflipChanel+0x94>
    1f8e:	88 0f       	add	r24, r24
    1f90:	99 1f       	adc	r25, r25
    1f92:	0a 94       	dec	r0
    1f94:	e2 f7       	brpl	.-8      	; 0x1f8e <Dio_vidflipChanel+0x90>
    1f96:	84 27       	eor	r24, r20
    1f98:	8c 93       	st	X, r24
    1f9a:	27 c0       	rjmp	.+78     	; 0x1fea <Dio_vidflipChanel+0xec>
		break;

	case DIO_PORTC:
		FLIP_BIT(DIO_PORTC_REG,pin);
    1f9c:	a5 e3       	ldi	r26, 0x35	; 53
    1f9e:	b0 e0       	ldi	r27, 0x00	; 0
    1fa0:	e5 e3       	ldi	r30, 0x35	; 53
    1fa2:	f0 e0       	ldi	r31, 0x00	; 0
    1fa4:	80 81       	ld	r24, Z
    1fa6:	48 2f       	mov	r20, r24
    1fa8:	8a 81       	ldd	r24, Y+2	; 0x02
    1faa:	28 2f       	mov	r18, r24
    1fac:	30 e0       	ldi	r19, 0x00	; 0
    1fae:	81 e0       	ldi	r24, 0x01	; 1
    1fb0:	90 e0       	ldi	r25, 0x00	; 0
    1fb2:	02 2e       	mov	r0, r18
    1fb4:	02 c0       	rjmp	.+4      	; 0x1fba <Dio_vidflipChanel+0xbc>
    1fb6:	88 0f       	add	r24, r24
    1fb8:	99 1f       	adc	r25, r25
    1fba:	0a 94       	dec	r0
    1fbc:	e2 f7       	brpl	.-8      	; 0x1fb6 <Dio_vidflipChanel+0xb8>
    1fbe:	84 27       	eor	r24, r20
    1fc0:	8c 93       	st	X, r24
    1fc2:	13 c0       	rjmp	.+38     	; 0x1fea <Dio_vidflipChanel+0xec>
		break;

	case DIO_PORTD:
		FLIP_BIT(DIO_PORTD_REG,pin);
    1fc4:	a2 e3       	ldi	r26, 0x32	; 50
    1fc6:	b0 e0       	ldi	r27, 0x00	; 0
    1fc8:	e2 e3       	ldi	r30, 0x32	; 50
    1fca:	f0 e0       	ldi	r31, 0x00	; 0
    1fcc:	80 81       	ld	r24, Z
    1fce:	48 2f       	mov	r20, r24
    1fd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd2:	28 2f       	mov	r18, r24
    1fd4:	30 e0       	ldi	r19, 0x00	; 0
    1fd6:	81 e0       	ldi	r24, 0x01	; 1
    1fd8:	90 e0       	ldi	r25, 0x00	; 0
    1fda:	02 2e       	mov	r0, r18
    1fdc:	02 c0       	rjmp	.+4      	; 0x1fe2 <Dio_vidflipChanel+0xe4>
    1fde:	88 0f       	add	r24, r24
    1fe0:	99 1f       	adc	r25, r25
    1fe2:	0a 94       	dec	r0
    1fe4:	e2 f7       	brpl	.-8      	; 0x1fde <Dio_vidflipChanel+0xe0>
    1fe6:	84 27       	eor	r24, r20
    1fe8:	8c 93       	st	X, r24
		break;
	}
}
    1fea:	0f 90       	pop	r0
    1fec:	0f 90       	pop	r0
    1fee:	0f 90       	pop	r0
    1ff0:	0f 90       	pop	r0
    1ff2:	cf 91       	pop	r28
    1ff4:	df 91       	pop	r29
    1ff6:	08 95       	ret

00001ff8 <__udivmodqi4>:
    1ff8:	99 1b       	sub	r25, r25
    1ffa:	79 e0       	ldi	r23, 0x09	; 9
    1ffc:	04 c0       	rjmp	.+8      	; 0x2006 <__udivmodqi4_ep>

00001ffe <__udivmodqi4_loop>:
    1ffe:	99 1f       	adc	r25, r25
    2000:	96 17       	cp	r25, r22
    2002:	08 f0       	brcs	.+2      	; 0x2006 <__udivmodqi4_ep>
    2004:	96 1b       	sub	r25, r22

00002006 <__udivmodqi4_ep>:
    2006:	88 1f       	adc	r24, r24
    2008:	7a 95       	dec	r23
    200a:	c9 f7       	brne	.-14     	; 0x1ffe <__udivmodqi4_loop>
    200c:	80 95       	com	r24
    200e:	08 95       	ret

00002010 <__prologue_saves__>:
    2010:	2f 92       	push	r2
    2012:	3f 92       	push	r3
    2014:	4f 92       	push	r4
    2016:	5f 92       	push	r5
    2018:	6f 92       	push	r6
    201a:	7f 92       	push	r7
    201c:	8f 92       	push	r8
    201e:	9f 92       	push	r9
    2020:	af 92       	push	r10
    2022:	bf 92       	push	r11
    2024:	cf 92       	push	r12
    2026:	df 92       	push	r13
    2028:	ef 92       	push	r14
    202a:	ff 92       	push	r15
    202c:	0f 93       	push	r16
    202e:	1f 93       	push	r17
    2030:	cf 93       	push	r28
    2032:	df 93       	push	r29
    2034:	cd b7       	in	r28, 0x3d	; 61
    2036:	de b7       	in	r29, 0x3e	; 62
    2038:	ca 1b       	sub	r28, r26
    203a:	db 0b       	sbc	r29, r27
    203c:	0f b6       	in	r0, 0x3f	; 63
    203e:	f8 94       	cli
    2040:	de bf       	out	0x3e, r29	; 62
    2042:	0f be       	out	0x3f, r0	; 63
    2044:	cd bf       	out	0x3d, r28	; 61
    2046:	09 94       	ijmp

00002048 <__epilogue_restores__>:
    2048:	2a 88       	ldd	r2, Y+18	; 0x12
    204a:	39 88       	ldd	r3, Y+17	; 0x11
    204c:	48 88       	ldd	r4, Y+16	; 0x10
    204e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2050:	6e 84       	ldd	r6, Y+14	; 0x0e
    2052:	7d 84       	ldd	r7, Y+13	; 0x0d
    2054:	8c 84       	ldd	r8, Y+12	; 0x0c
    2056:	9b 84       	ldd	r9, Y+11	; 0x0b
    2058:	aa 84       	ldd	r10, Y+10	; 0x0a
    205a:	b9 84       	ldd	r11, Y+9	; 0x09
    205c:	c8 84       	ldd	r12, Y+8	; 0x08
    205e:	df 80       	ldd	r13, Y+7	; 0x07
    2060:	ee 80       	ldd	r14, Y+6	; 0x06
    2062:	fd 80       	ldd	r15, Y+5	; 0x05
    2064:	0c 81       	ldd	r16, Y+4	; 0x04
    2066:	1b 81       	ldd	r17, Y+3	; 0x03
    2068:	aa 81       	ldd	r26, Y+2	; 0x02
    206a:	b9 81       	ldd	r27, Y+1	; 0x01
    206c:	ce 0f       	add	r28, r30
    206e:	d1 1d       	adc	r29, r1
    2070:	0f b6       	in	r0, 0x3f	; 63
    2072:	f8 94       	cli
    2074:	de bf       	out	0x3e, r29	; 62
    2076:	0f be       	out	0x3f, r0	; 63
    2078:	cd bf       	out	0x3d, r28	; 61
    207a:	ed 01       	movw	r28, r26
    207c:	08 95       	ret

0000207e <sprintf>:
    207e:	ae e0       	ldi	r26, 0x0E	; 14
    2080:	b0 e0       	ldi	r27, 0x00	; 0
    2082:	e5 e4       	ldi	r30, 0x45	; 69
    2084:	f0 e1       	ldi	r31, 0x10	; 16
    2086:	0c 94 16 10 	jmp	0x202c	; 0x202c <__prologue_saves__+0x1c>
    208a:	0d 89       	ldd	r16, Y+21	; 0x15
    208c:	1e 89       	ldd	r17, Y+22	; 0x16
    208e:	86 e0       	ldi	r24, 0x06	; 6
    2090:	8c 83       	std	Y+4, r24	; 0x04
    2092:	1a 83       	std	Y+2, r17	; 0x02
    2094:	09 83       	std	Y+1, r16	; 0x01
    2096:	8f ef       	ldi	r24, 0xFF	; 255
    2098:	9f e7       	ldi	r25, 0x7F	; 127
    209a:	9e 83       	std	Y+6, r25	; 0x06
    209c:	8d 83       	std	Y+5, r24	; 0x05
    209e:	9e 01       	movw	r18, r28
    20a0:	27 5e       	subi	r18, 0xE7	; 231
    20a2:	3f 4f       	sbci	r19, 0xFF	; 255
    20a4:	ce 01       	movw	r24, r28
    20a6:	01 96       	adiw	r24, 0x01	; 1
    20a8:	6f 89       	ldd	r22, Y+23	; 0x17
    20aa:	78 8d       	ldd	r23, Y+24	; 0x18
    20ac:	a9 01       	movw	r20, r18
    20ae:	0e 94 63 10 	call	0x20c6	; 0x20c6 <vfprintf>
    20b2:	2f 81       	ldd	r18, Y+7	; 0x07
    20b4:	38 85       	ldd	r19, Y+8	; 0x08
    20b6:	02 0f       	add	r16, r18
    20b8:	13 1f       	adc	r17, r19
    20ba:	f8 01       	movw	r30, r16
    20bc:	10 82       	st	Z, r1
    20be:	2e 96       	adiw	r28, 0x0e	; 14
    20c0:	e4 e0       	ldi	r30, 0x04	; 4
    20c2:	0c 94 32 10 	jmp	0x2064	; 0x2064 <__epilogue_restores__+0x1c>

000020c6 <vfprintf>:
    20c6:	ab e0       	ldi	r26, 0x0B	; 11
    20c8:	b0 e0       	ldi	r27, 0x00	; 0
    20ca:	e9 e6       	ldi	r30, 0x69	; 105
    20cc:	f0 e1       	ldi	r31, 0x10	; 16
    20ce:	0c 94 08 10 	jmp	0x2010	; 0x2010 <__prologue_saves__>
    20d2:	3c 01       	movw	r6, r24
    20d4:	2b 01       	movw	r4, r22
    20d6:	5a 01       	movw	r10, r20
    20d8:	fc 01       	movw	r30, r24
    20da:	17 82       	std	Z+7, r1	; 0x07
    20dc:	16 82       	std	Z+6, r1	; 0x06
    20de:	83 81       	ldd	r24, Z+3	; 0x03
    20e0:	81 fd       	sbrc	r24, 1
    20e2:	03 c0       	rjmp	.+6      	; 0x20ea <vfprintf+0x24>
    20e4:	6f ef       	ldi	r22, 0xFF	; 255
    20e6:	7f ef       	ldi	r23, 0xFF	; 255
    20e8:	c6 c1       	rjmp	.+908    	; 0x2476 <vfprintf+0x3b0>
    20ea:	9a e0       	ldi	r25, 0x0A	; 10
    20ec:	89 2e       	mov	r8, r25
    20ee:	1e 01       	movw	r2, r28
    20f0:	08 94       	sec
    20f2:	21 1c       	adc	r2, r1
    20f4:	31 1c       	adc	r3, r1
    20f6:	f3 01       	movw	r30, r6
    20f8:	23 81       	ldd	r18, Z+3	; 0x03
    20fa:	f2 01       	movw	r30, r4
    20fc:	23 fd       	sbrc	r18, 3
    20fe:	85 91       	lpm	r24, Z+
    2100:	23 ff       	sbrs	r18, 3
    2102:	81 91       	ld	r24, Z+
    2104:	2f 01       	movw	r4, r30
    2106:	88 23       	and	r24, r24
    2108:	09 f4       	brne	.+2      	; 0x210c <vfprintf+0x46>
    210a:	b2 c1       	rjmp	.+868    	; 0x2470 <vfprintf+0x3aa>
    210c:	85 32       	cpi	r24, 0x25	; 37
    210e:	39 f4       	brne	.+14     	; 0x211e <vfprintf+0x58>
    2110:	23 fd       	sbrc	r18, 3
    2112:	85 91       	lpm	r24, Z+
    2114:	23 ff       	sbrs	r18, 3
    2116:	81 91       	ld	r24, Z+
    2118:	2f 01       	movw	r4, r30
    211a:	85 32       	cpi	r24, 0x25	; 37
    211c:	29 f4       	brne	.+10     	; 0x2128 <vfprintf+0x62>
    211e:	90 e0       	ldi	r25, 0x00	; 0
    2120:	b3 01       	movw	r22, r6
    2122:	0e 94 56 12 	call	0x24ac	; 0x24ac <fputc>
    2126:	e7 cf       	rjmp	.-50     	; 0x20f6 <vfprintf+0x30>
    2128:	98 2f       	mov	r25, r24
    212a:	ff 24       	eor	r15, r15
    212c:	ee 24       	eor	r14, r14
    212e:	99 24       	eor	r9, r9
    2130:	ff e1       	ldi	r31, 0x1F	; 31
    2132:	ff 15       	cp	r31, r15
    2134:	d0 f0       	brcs	.+52     	; 0x216a <vfprintf+0xa4>
    2136:	9b 32       	cpi	r25, 0x2B	; 43
    2138:	69 f0       	breq	.+26     	; 0x2154 <vfprintf+0x8e>
    213a:	9c 32       	cpi	r25, 0x2C	; 44
    213c:	28 f4       	brcc	.+10     	; 0x2148 <vfprintf+0x82>
    213e:	90 32       	cpi	r25, 0x20	; 32
    2140:	59 f0       	breq	.+22     	; 0x2158 <vfprintf+0x92>
    2142:	93 32       	cpi	r25, 0x23	; 35
    2144:	91 f4       	brne	.+36     	; 0x216a <vfprintf+0xa4>
    2146:	0e c0       	rjmp	.+28     	; 0x2164 <vfprintf+0x9e>
    2148:	9d 32       	cpi	r25, 0x2D	; 45
    214a:	49 f0       	breq	.+18     	; 0x215e <vfprintf+0x98>
    214c:	90 33       	cpi	r25, 0x30	; 48
    214e:	69 f4       	brne	.+26     	; 0x216a <vfprintf+0xa4>
    2150:	41 e0       	ldi	r20, 0x01	; 1
    2152:	24 c0       	rjmp	.+72     	; 0x219c <vfprintf+0xd6>
    2154:	52 e0       	ldi	r21, 0x02	; 2
    2156:	f5 2a       	or	r15, r21
    2158:	84 e0       	ldi	r24, 0x04	; 4
    215a:	f8 2a       	or	r15, r24
    215c:	28 c0       	rjmp	.+80     	; 0x21ae <vfprintf+0xe8>
    215e:	98 e0       	ldi	r25, 0x08	; 8
    2160:	f9 2a       	or	r15, r25
    2162:	25 c0       	rjmp	.+74     	; 0x21ae <vfprintf+0xe8>
    2164:	e0 e1       	ldi	r30, 0x10	; 16
    2166:	fe 2a       	or	r15, r30
    2168:	22 c0       	rjmp	.+68     	; 0x21ae <vfprintf+0xe8>
    216a:	f7 fc       	sbrc	r15, 7
    216c:	29 c0       	rjmp	.+82     	; 0x21c0 <vfprintf+0xfa>
    216e:	89 2f       	mov	r24, r25
    2170:	80 53       	subi	r24, 0x30	; 48
    2172:	8a 30       	cpi	r24, 0x0A	; 10
    2174:	70 f4       	brcc	.+28     	; 0x2192 <vfprintf+0xcc>
    2176:	f6 fe       	sbrs	r15, 6
    2178:	05 c0       	rjmp	.+10     	; 0x2184 <vfprintf+0xbe>
    217a:	98 9c       	mul	r9, r8
    217c:	90 2c       	mov	r9, r0
    217e:	11 24       	eor	r1, r1
    2180:	98 0e       	add	r9, r24
    2182:	15 c0       	rjmp	.+42     	; 0x21ae <vfprintf+0xe8>
    2184:	e8 9c       	mul	r14, r8
    2186:	e0 2c       	mov	r14, r0
    2188:	11 24       	eor	r1, r1
    218a:	e8 0e       	add	r14, r24
    218c:	f0 e2       	ldi	r31, 0x20	; 32
    218e:	ff 2a       	or	r15, r31
    2190:	0e c0       	rjmp	.+28     	; 0x21ae <vfprintf+0xe8>
    2192:	9e 32       	cpi	r25, 0x2E	; 46
    2194:	29 f4       	brne	.+10     	; 0x21a0 <vfprintf+0xda>
    2196:	f6 fc       	sbrc	r15, 6
    2198:	6b c1       	rjmp	.+726    	; 0x2470 <vfprintf+0x3aa>
    219a:	40 e4       	ldi	r20, 0x40	; 64
    219c:	f4 2a       	or	r15, r20
    219e:	07 c0       	rjmp	.+14     	; 0x21ae <vfprintf+0xe8>
    21a0:	9c 36       	cpi	r25, 0x6C	; 108
    21a2:	19 f4       	brne	.+6      	; 0x21aa <vfprintf+0xe4>
    21a4:	50 e8       	ldi	r21, 0x80	; 128
    21a6:	f5 2a       	or	r15, r21
    21a8:	02 c0       	rjmp	.+4      	; 0x21ae <vfprintf+0xe8>
    21aa:	98 36       	cpi	r25, 0x68	; 104
    21ac:	49 f4       	brne	.+18     	; 0x21c0 <vfprintf+0xfa>
    21ae:	f2 01       	movw	r30, r4
    21b0:	23 fd       	sbrc	r18, 3
    21b2:	95 91       	lpm	r25, Z+
    21b4:	23 ff       	sbrs	r18, 3
    21b6:	91 91       	ld	r25, Z+
    21b8:	2f 01       	movw	r4, r30
    21ba:	99 23       	and	r25, r25
    21bc:	09 f0       	breq	.+2      	; 0x21c0 <vfprintf+0xfa>
    21be:	b8 cf       	rjmp	.-144    	; 0x2130 <vfprintf+0x6a>
    21c0:	89 2f       	mov	r24, r25
    21c2:	85 54       	subi	r24, 0x45	; 69
    21c4:	83 30       	cpi	r24, 0x03	; 3
    21c6:	18 f0       	brcs	.+6      	; 0x21ce <vfprintf+0x108>
    21c8:	80 52       	subi	r24, 0x20	; 32
    21ca:	83 30       	cpi	r24, 0x03	; 3
    21cc:	38 f4       	brcc	.+14     	; 0x21dc <vfprintf+0x116>
    21ce:	44 e0       	ldi	r20, 0x04	; 4
    21d0:	50 e0       	ldi	r21, 0x00	; 0
    21d2:	a4 0e       	add	r10, r20
    21d4:	b5 1e       	adc	r11, r21
    21d6:	5f e3       	ldi	r21, 0x3F	; 63
    21d8:	59 83       	std	Y+1, r21	; 0x01
    21da:	0f c0       	rjmp	.+30     	; 0x21fa <vfprintf+0x134>
    21dc:	93 36       	cpi	r25, 0x63	; 99
    21de:	31 f0       	breq	.+12     	; 0x21ec <vfprintf+0x126>
    21e0:	93 37       	cpi	r25, 0x73	; 115
    21e2:	79 f0       	breq	.+30     	; 0x2202 <vfprintf+0x13c>
    21e4:	93 35       	cpi	r25, 0x53	; 83
    21e6:	09 f0       	breq	.+2      	; 0x21ea <vfprintf+0x124>
    21e8:	56 c0       	rjmp	.+172    	; 0x2296 <vfprintf+0x1d0>
    21ea:	20 c0       	rjmp	.+64     	; 0x222c <vfprintf+0x166>
    21ec:	f5 01       	movw	r30, r10
    21ee:	80 81       	ld	r24, Z
    21f0:	89 83       	std	Y+1, r24	; 0x01
    21f2:	42 e0       	ldi	r20, 0x02	; 2
    21f4:	50 e0       	ldi	r21, 0x00	; 0
    21f6:	a4 0e       	add	r10, r20
    21f8:	b5 1e       	adc	r11, r21
    21fa:	61 01       	movw	r12, r2
    21fc:	01 e0       	ldi	r16, 0x01	; 1
    21fe:	10 e0       	ldi	r17, 0x00	; 0
    2200:	12 c0       	rjmp	.+36     	; 0x2226 <vfprintf+0x160>
    2202:	f5 01       	movw	r30, r10
    2204:	c0 80       	ld	r12, Z
    2206:	d1 80       	ldd	r13, Z+1	; 0x01
    2208:	f6 fc       	sbrc	r15, 6
    220a:	03 c0       	rjmp	.+6      	; 0x2212 <vfprintf+0x14c>
    220c:	6f ef       	ldi	r22, 0xFF	; 255
    220e:	7f ef       	ldi	r23, 0xFF	; 255
    2210:	02 c0       	rjmp	.+4      	; 0x2216 <vfprintf+0x150>
    2212:	69 2d       	mov	r22, r9
    2214:	70 e0       	ldi	r23, 0x00	; 0
    2216:	42 e0       	ldi	r20, 0x02	; 2
    2218:	50 e0       	ldi	r21, 0x00	; 0
    221a:	a4 0e       	add	r10, r20
    221c:	b5 1e       	adc	r11, r21
    221e:	c6 01       	movw	r24, r12
    2220:	0e 94 4b 12 	call	0x2496	; 0x2496 <strnlen>
    2224:	8c 01       	movw	r16, r24
    2226:	5f e7       	ldi	r21, 0x7F	; 127
    2228:	f5 22       	and	r15, r21
    222a:	14 c0       	rjmp	.+40     	; 0x2254 <vfprintf+0x18e>
    222c:	f5 01       	movw	r30, r10
    222e:	c0 80       	ld	r12, Z
    2230:	d1 80       	ldd	r13, Z+1	; 0x01
    2232:	f6 fc       	sbrc	r15, 6
    2234:	03 c0       	rjmp	.+6      	; 0x223c <vfprintf+0x176>
    2236:	6f ef       	ldi	r22, 0xFF	; 255
    2238:	7f ef       	ldi	r23, 0xFF	; 255
    223a:	02 c0       	rjmp	.+4      	; 0x2240 <vfprintf+0x17a>
    223c:	69 2d       	mov	r22, r9
    223e:	70 e0       	ldi	r23, 0x00	; 0
    2240:	42 e0       	ldi	r20, 0x02	; 2
    2242:	50 e0       	ldi	r21, 0x00	; 0
    2244:	a4 0e       	add	r10, r20
    2246:	b5 1e       	adc	r11, r21
    2248:	c6 01       	movw	r24, r12
    224a:	0e 94 40 12 	call	0x2480	; 0x2480 <strnlen_P>
    224e:	8c 01       	movw	r16, r24
    2250:	50 e8       	ldi	r21, 0x80	; 128
    2252:	f5 2a       	or	r15, r21
    2254:	f3 fe       	sbrs	r15, 3
    2256:	07 c0       	rjmp	.+14     	; 0x2266 <vfprintf+0x1a0>
    2258:	1a c0       	rjmp	.+52     	; 0x228e <vfprintf+0x1c8>
    225a:	80 e2       	ldi	r24, 0x20	; 32
    225c:	90 e0       	ldi	r25, 0x00	; 0
    225e:	b3 01       	movw	r22, r6
    2260:	0e 94 56 12 	call	0x24ac	; 0x24ac <fputc>
    2264:	ea 94       	dec	r14
    2266:	8e 2d       	mov	r24, r14
    2268:	90 e0       	ldi	r25, 0x00	; 0
    226a:	08 17       	cp	r16, r24
    226c:	19 07       	cpc	r17, r25
    226e:	a8 f3       	brcs	.-22     	; 0x225a <vfprintf+0x194>
    2270:	0e c0       	rjmp	.+28     	; 0x228e <vfprintf+0x1c8>
    2272:	f6 01       	movw	r30, r12
    2274:	f7 fc       	sbrc	r15, 7
    2276:	85 91       	lpm	r24, Z+
    2278:	f7 fe       	sbrs	r15, 7
    227a:	81 91       	ld	r24, Z+
    227c:	6f 01       	movw	r12, r30
    227e:	90 e0       	ldi	r25, 0x00	; 0
    2280:	b3 01       	movw	r22, r6
    2282:	0e 94 56 12 	call	0x24ac	; 0x24ac <fputc>
    2286:	e1 10       	cpse	r14, r1
    2288:	ea 94       	dec	r14
    228a:	01 50       	subi	r16, 0x01	; 1
    228c:	10 40       	sbci	r17, 0x00	; 0
    228e:	01 15       	cp	r16, r1
    2290:	11 05       	cpc	r17, r1
    2292:	79 f7       	brne	.-34     	; 0x2272 <vfprintf+0x1ac>
    2294:	ea c0       	rjmp	.+468    	; 0x246a <vfprintf+0x3a4>
    2296:	94 36       	cpi	r25, 0x64	; 100
    2298:	11 f0       	breq	.+4      	; 0x229e <vfprintf+0x1d8>
    229a:	99 36       	cpi	r25, 0x69	; 105
    229c:	69 f5       	brne	.+90     	; 0x22f8 <vfprintf+0x232>
    229e:	f7 fe       	sbrs	r15, 7
    22a0:	08 c0       	rjmp	.+16     	; 0x22b2 <vfprintf+0x1ec>
    22a2:	f5 01       	movw	r30, r10
    22a4:	20 81       	ld	r18, Z
    22a6:	31 81       	ldd	r19, Z+1	; 0x01
    22a8:	42 81       	ldd	r20, Z+2	; 0x02
    22aa:	53 81       	ldd	r21, Z+3	; 0x03
    22ac:	84 e0       	ldi	r24, 0x04	; 4
    22ae:	90 e0       	ldi	r25, 0x00	; 0
    22b0:	0a c0       	rjmp	.+20     	; 0x22c6 <vfprintf+0x200>
    22b2:	f5 01       	movw	r30, r10
    22b4:	80 81       	ld	r24, Z
    22b6:	91 81       	ldd	r25, Z+1	; 0x01
    22b8:	9c 01       	movw	r18, r24
    22ba:	44 27       	eor	r20, r20
    22bc:	37 fd       	sbrc	r19, 7
    22be:	40 95       	com	r20
    22c0:	54 2f       	mov	r21, r20
    22c2:	82 e0       	ldi	r24, 0x02	; 2
    22c4:	90 e0       	ldi	r25, 0x00	; 0
    22c6:	a8 0e       	add	r10, r24
    22c8:	b9 1e       	adc	r11, r25
    22ca:	9f e6       	ldi	r25, 0x6F	; 111
    22cc:	f9 22       	and	r15, r25
    22ce:	57 ff       	sbrs	r21, 7
    22d0:	09 c0       	rjmp	.+18     	; 0x22e4 <vfprintf+0x21e>
    22d2:	50 95       	com	r21
    22d4:	40 95       	com	r20
    22d6:	30 95       	com	r19
    22d8:	21 95       	neg	r18
    22da:	3f 4f       	sbci	r19, 0xFF	; 255
    22dc:	4f 4f       	sbci	r20, 0xFF	; 255
    22de:	5f 4f       	sbci	r21, 0xFF	; 255
    22e0:	e0 e8       	ldi	r30, 0x80	; 128
    22e2:	fe 2a       	or	r15, r30
    22e4:	ca 01       	movw	r24, r20
    22e6:	b9 01       	movw	r22, r18
    22e8:	a1 01       	movw	r20, r2
    22ea:	2a e0       	ldi	r18, 0x0A	; 10
    22ec:	30 e0       	ldi	r19, 0x00	; 0
    22ee:	0e 94 82 12 	call	0x2504	; 0x2504 <__ultoa_invert>
    22f2:	d8 2e       	mov	r13, r24
    22f4:	d2 18       	sub	r13, r2
    22f6:	40 c0       	rjmp	.+128    	; 0x2378 <vfprintf+0x2b2>
    22f8:	95 37       	cpi	r25, 0x75	; 117
    22fa:	29 f4       	brne	.+10     	; 0x2306 <vfprintf+0x240>
    22fc:	1f 2d       	mov	r17, r15
    22fe:	1f 7e       	andi	r17, 0xEF	; 239
    2300:	2a e0       	ldi	r18, 0x0A	; 10
    2302:	30 e0       	ldi	r19, 0x00	; 0
    2304:	1d c0       	rjmp	.+58     	; 0x2340 <vfprintf+0x27a>
    2306:	1f 2d       	mov	r17, r15
    2308:	19 7f       	andi	r17, 0xF9	; 249
    230a:	9f 36       	cpi	r25, 0x6F	; 111
    230c:	61 f0       	breq	.+24     	; 0x2326 <vfprintf+0x260>
    230e:	90 37       	cpi	r25, 0x70	; 112
    2310:	20 f4       	brcc	.+8      	; 0x231a <vfprintf+0x254>
    2312:	98 35       	cpi	r25, 0x58	; 88
    2314:	09 f0       	breq	.+2      	; 0x2318 <vfprintf+0x252>
    2316:	ac c0       	rjmp	.+344    	; 0x2470 <vfprintf+0x3aa>
    2318:	0f c0       	rjmp	.+30     	; 0x2338 <vfprintf+0x272>
    231a:	90 37       	cpi	r25, 0x70	; 112
    231c:	39 f0       	breq	.+14     	; 0x232c <vfprintf+0x266>
    231e:	98 37       	cpi	r25, 0x78	; 120
    2320:	09 f0       	breq	.+2      	; 0x2324 <vfprintf+0x25e>
    2322:	a6 c0       	rjmp	.+332    	; 0x2470 <vfprintf+0x3aa>
    2324:	04 c0       	rjmp	.+8      	; 0x232e <vfprintf+0x268>
    2326:	28 e0       	ldi	r18, 0x08	; 8
    2328:	30 e0       	ldi	r19, 0x00	; 0
    232a:	0a c0       	rjmp	.+20     	; 0x2340 <vfprintf+0x27a>
    232c:	10 61       	ori	r17, 0x10	; 16
    232e:	14 fd       	sbrc	r17, 4
    2330:	14 60       	ori	r17, 0x04	; 4
    2332:	20 e1       	ldi	r18, 0x10	; 16
    2334:	30 e0       	ldi	r19, 0x00	; 0
    2336:	04 c0       	rjmp	.+8      	; 0x2340 <vfprintf+0x27a>
    2338:	14 fd       	sbrc	r17, 4
    233a:	16 60       	ori	r17, 0x06	; 6
    233c:	20 e1       	ldi	r18, 0x10	; 16
    233e:	32 e0       	ldi	r19, 0x02	; 2
    2340:	17 ff       	sbrs	r17, 7
    2342:	08 c0       	rjmp	.+16     	; 0x2354 <vfprintf+0x28e>
    2344:	f5 01       	movw	r30, r10
    2346:	60 81       	ld	r22, Z
    2348:	71 81       	ldd	r23, Z+1	; 0x01
    234a:	82 81       	ldd	r24, Z+2	; 0x02
    234c:	93 81       	ldd	r25, Z+3	; 0x03
    234e:	44 e0       	ldi	r20, 0x04	; 4
    2350:	50 e0       	ldi	r21, 0x00	; 0
    2352:	08 c0       	rjmp	.+16     	; 0x2364 <vfprintf+0x29e>
    2354:	f5 01       	movw	r30, r10
    2356:	80 81       	ld	r24, Z
    2358:	91 81       	ldd	r25, Z+1	; 0x01
    235a:	bc 01       	movw	r22, r24
    235c:	80 e0       	ldi	r24, 0x00	; 0
    235e:	90 e0       	ldi	r25, 0x00	; 0
    2360:	42 e0       	ldi	r20, 0x02	; 2
    2362:	50 e0       	ldi	r21, 0x00	; 0
    2364:	a4 0e       	add	r10, r20
    2366:	b5 1e       	adc	r11, r21
    2368:	a1 01       	movw	r20, r2
    236a:	0e 94 82 12 	call	0x2504	; 0x2504 <__ultoa_invert>
    236e:	d8 2e       	mov	r13, r24
    2370:	d2 18       	sub	r13, r2
    2372:	8f e7       	ldi	r24, 0x7F	; 127
    2374:	f8 2e       	mov	r15, r24
    2376:	f1 22       	and	r15, r17
    2378:	f6 fe       	sbrs	r15, 6
    237a:	0b c0       	rjmp	.+22     	; 0x2392 <vfprintf+0x2cc>
    237c:	5e ef       	ldi	r21, 0xFE	; 254
    237e:	f5 22       	and	r15, r21
    2380:	d9 14       	cp	r13, r9
    2382:	38 f4       	brcc	.+14     	; 0x2392 <vfprintf+0x2cc>
    2384:	f4 fe       	sbrs	r15, 4
    2386:	07 c0       	rjmp	.+14     	; 0x2396 <vfprintf+0x2d0>
    2388:	f2 fc       	sbrc	r15, 2
    238a:	05 c0       	rjmp	.+10     	; 0x2396 <vfprintf+0x2d0>
    238c:	8f ee       	ldi	r24, 0xEF	; 239
    238e:	f8 22       	and	r15, r24
    2390:	02 c0       	rjmp	.+4      	; 0x2396 <vfprintf+0x2d0>
    2392:	1d 2d       	mov	r17, r13
    2394:	01 c0       	rjmp	.+2      	; 0x2398 <vfprintf+0x2d2>
    2396:	19 2d       	mov	r17, r9
    2398:	f4 fe       	sbrs	r15, 4
    239a:	0d c0       	rjmp	.+26     	; 0x23b6 <vfprintf+0x2f0>
    239c:	fe 01       	movw	r30, r28
    239e:	ed 0d       	add	r30, r13
    23a0:	f1 1d       	adc	r31, r1
    23a2:	80 81       	ld	r24, Z
    23a4:	80 33       	cpi	r24, 0x30	; 48
    23a6:	19 f4       	brne	.+6      	; 0x23ae <vfprintf+0x2e8>
    23a8:	99 ee       	ldi	r25, 0xE9	; 233
    23aa:	f9 22       	and	r15, r25
    23ac:	08 c0       	rjmp	.+16     	; 0x23be <vfprintf+0x2f8>
    23ae:	1f 5f       	subi	r17, 0xFF	; 255
    23b0:	f2 fe       	sbrs	r15, 2
    23b2:	05 c0       	rjmp	.+10     	; 0x23be <vfprintf+0x2f8>
    23b4:	03 c0       	rjmp	.+6      	; 0x23bc <vfprintf+0x2f6>
    23b6:	8f 2d       	mov	r24, r15
    23b8:	86 78       	andi	r24, 0x86	; 134
    23ba:	09 f0       	breq	.+2      	; 0x23be <vfprintf+0x2f8>
    23bc:	1f 5f       	subi	r17, 0xFF	; 255
    23be:	0f 2d       	mov	r16, r15
    23c0:	f3 fc       	sbrc	r15, 3
    23c2:	14 c0       	rjmp	.+40     	; 0x23ec <vfprintf+0x326>
    23c4:	f0 fe       	sbrs	r15, 0
    23c6:	0f c0       	rjmp	.+30     	; 0x23e6 <vfprintf+0x320>
    23c8:	1e 15       	cp	r17, r14
    23ca:	10 f0       	brcs	.+4      	; 0x23d0 <vfprintf+0x30a>
    23cc:	9d 2c       	mov	r9, r13
    23ce:	0b c0       	rjmp	.+22     	; 0x23e6 <vfprintf+0x320>
    23d0:	9d 2c       	mov	r9, r13
    23d2:	9e 0c       	add	r9, r14
    23d4:	91 1a       	sub	r9, r17
    23d6:	1e 2d       	mov	r17, r14
    23d8:	06 c0       	rjmp	.+12     	; 0x23e6 <vfprintf+0x320>
    23da:	80 e2       	ldi	r24, 0x20	; 32
    23dc:	90 e0       	ldi	r25, 0x00	; 0
    23de:	b3 01       	movw	r22, r6
    23e0:	0e 94 56 12 	call	0x24ac	; 0x24ac <fputc>
    23e4:	1f 5f       	subi	r17, 0xFF	; 255
    23e6:	1e 15       	cp	r17, r14
    23e8:	c0 f3       	brcs	.-16     	; 0x23da <vfprintf+0x314>
    23ea:	04 c0       	rjmp	.+8      	; 0x23f4 <vfprintf+0x32e>
    23ec:	1e 15       	cp	r17, r14
    23ee:	10 f4       	brcc	.+4      	; 0x23f4 <vfprintf+0x32e>
    23f0:	e1 1a       	sub	r14, r17
    23f2:	01 c0       	rjmp	.+2      	; 0x23f6 <vfprintf+0x330>
    23f4:	ee 24       	eor	r14, r14
    23f6:	04 ff       	sbrs	r16, 4
    23f8:	0f c0       	rjmp	.+30     	; 0x2418 <vfprintf+0x352>
    23fa:	80 e3       	ldi	r24, 0x30	; 48
    23fc:	90 e0       	ldi	r25, 0x00	; 0
    23fe:	b3 01       	movw	r22, r6
    2400:	0e 94 56 12 	call	0x24ac	; 0x24ac <fputc>
    2404:	02 ff       	sbrs	r16, 2
    2406:	1d c0       	rjmp	.+58     	; 0x2442 <vfprintf+0x37c>
    2408:	01 fd       	sbrc	r16, 1
    240a:	03 c0       	rjmp	.+6      	; 0x2412 <vfprintf+0x34c>
    240c:	88 e7       	ldi	r24, 0x78	; 120
    240e:	90 e0       	ldi	r25, 0x00	; 0
    2410:	0e c0       	rjmp	.+28     	; 0x242e <vfprintf+0x368>
    2412:	88 e5       	ldi	r24, 0x58	; 88
    2414:	90 e0       	ldi	r25, 0x00	; 0
    2416:	0b c0       	rjmp	.+22     	; 0x242e <vfprintf+0x368>
    2418:	80 2f       	mov	r24, r16
    241a:	86 78       	andi	r24, 0x86	; 134
    241c:	91 f0       	breq	.+36     	; 0x2442 <vfprintf+0x37c>
    241e:	01 ff       	sbrs	r16, 1
    2420:	02 c0       	rjmp	.+4      	; 0x2426 <vfprintf+0x360>
    2422:	8b e2       	ldi	r24, 0x2B	; 43
    2424:	01 c0       	rjmp	.+2      	; 0x2428 <vfprintf+0x362>
    2426:	80 e2       	ldi	r24, 0x20	; 32
    2428:	f7 fc       	sbrc	r15, 7
    242a:	8d e2       	ldi	r24, 0x2D	; 45
    242c:	90 e0       	ldi	r25, 0x00	; 0
    242e:	b3 01       	movw	r22, r6
    2430:	0e 94 56 12 	call	0x24ac	; 0x24ac <fputc>
    2434:	06 c0       	rjmp	.+12     	; 0x2442 <vfprintf+0x37c>
    2436:	80 e3       	ldi	r24, 0x30	; 48
    2438:	90 e0       	ldi	r25, 0x00	; 0
    243a:	b3 01       	movw	r22, r6
    243c:	0e 94 56 12 	call	0x24ac	; 0x24ac <fputc>
    2440:	9a 94       	dec	r9
    2442:	d9 14       	cp	r13, r9
    2444:	c0 f3       	brcs	.-16     	; 0x2436 <vfprintf+0x370>
    2446:	da 94       	dec	r13
    2448:	f1 01       	movw	r30, r2
    244a:	ed 0d       	add	r30, r13
    244c:	f1 1d       	adc	r31, r1
    244e:	80 81       	ld	r24, Z
    2450:	90 e0       	ldi	r25, 0x00	; 0
    2452:	b3 01       	movw	r22, r6
    2454:	0e 94 56 12 	call	0x24ac	; 0x24ac <fputc>
    2458:	dd 20       	and	r13, r13
    245a:	a9 f7       	brne	.-22     	; 0x2446 <vfprintf+0x380>
    245c:	06 c0       	rjmp	.+12     	; 0x246a <vfprintf+0x3a4>
    245e:	80 e2       	ldi	r24, 0x20	; 32
    2460:	90 e0       	ldi	r25, 0x00	; 0
    2462:	b3 01       	movw	r22, r6
    2464:	0e 94 56 12 	call	0x24ac	; 0x24ac <fputc>
    2468:	ea 94       	dec	r14
    246a:	ee 20       	and	r14, r14
    246c:	c1 f7       	brne	.-16     	; 0x245e <vfprintf+0x398>
    246e:	43 ce       	rjmp	.-890    	; 0x20f6 <vfprintf+0x30>
    2470:	f3 01       	movw	r30, r6
    2472:	66 81       	ldd	r22, Z+6	; 0x06
    2474:	77 81       	ldd	r23, Z+7	; 0x07
    2476:	cb 01       	movw	r24, r22
    2478:	2b 96       	adiw	r28, 0x0b	; 11
    247a:	e2 e1       	ldi	r30, 0x12	; 18
    247c:	0c 94 24 10 	jmp	0x2048	; 0x2048 <__epilogue_restores__>

00002480 <strnlen_P>:
    2480:	fc 01       	movw	r30, r24
    2482:	05 90       	lpm	r0, Z+
    2484:	61 50       	subi	r22, 0x01	; 1
    2486:	70 40       	sbci	r23, 0x00	; 0
    2488:	01 10       	cpse	r0, r1
    248a:	d8 f7       	brcc	.-10     	; 0x2482 <strnlen_P+0x2>
    248c:	80 95       	com	r24
    248e:	90 95       	com	r25
    2490:	8e 0f       	add	r24, r30
    2492:	9f 1f       	adc	r25, r31
    2494:	08 95       	ret

00002496 <strnlen>:
    2496:	fc 01       	movw	r30, r24
    2498:	61 50       	subi	r22, 0x01	; 1
    249a:	70 40       	sbci	r23, 0x00	; 0
    249c:	01 90       	ld	r0, Z+
    249e:	01 10       	cpse	r0, r1
    24a0:	d8 f7       	brcc	.-10     	; 0x2498 <strnlen+0x2>
    24a2:	80 95       	com	r24
    24a4:	90 95       	com	r25
    24a6:	8e 0f       	add	r24, r30
    24a8:	9f 1f       	adc	r25, r31
    24aa:	08 95       	ret

000024ac <fputc>:
    24ac:	0f 93       	push	r16
    24ae:	1f 93       	push	r17
    24b0:	cf 93       	push	r28
    24b2:	df 93       	push	r29
    24b4:	8c 01       	movw	r16, r24
    24b6:	eb 01       	movw	r28, r22
    24b8:	8b 81       	ldd	r24, Y+3	; 0x03
    24ba:	81 ff       	sbrs	r24, 1
    24bc:	1b c0       	rjmp	.+54     	; 0x24f4 <fputc+0x48>
    24be:	82 ff       	sbrs	r24, 2
    24c0:	0d c0       	rjmp	.+26     	; 0x24dc <fputc+0x30>
    24c2:	2e 81       	ldd	r18, Y+6	; 0x06
    24c4:	3f 81       	ldd	r19, Y+7	; 0x07
    24c6:	8c 81       	ldd	r24, Y+4	; 0x04
    24c8:	9d 81       	ldd	r25, Y+5	; 0x05
    24ca:	28 17       	cp	r18, r24
    24cc:	39 07       	cpc	r19, r25
    24ce:	64 f4       	brge	.+24     	; 0x24e8 <fputc+0x3c>
    24d0:	e8 81       	ld	r30, Y
    24d2:	f9 81       	ldd	r31, Y+1	; 0x01
    24d4:	01 93       	st	Z+, r16
    24d6:	f9 83       	std	Y+1, r31	; 0x01
    24d8:	e8 83       	st	Y, r30
    24da:	06 c0       	rjmp	.+12     	; 0x24e8 <fputc+0x3c>
    24dc:	e8 85       	ldd	r30, Y+8	; 0x08
    24de:	f9 85       	ldd	r31, Y+9	; 0x09
    24e0:	80 2f       	mov	r24, r16
    24e2:	09 95       	icall
    24e4:	89 2b       	or	r24, r25
    24e6:	31 f4       	brne	.+12     	; 0x24f4 <fputc+0x48>
    24e8:	8e 81       	ldd	r24, Y+6	; 0x06
    24ea:	9f 81       	ldd	r25, Y+7	; 0x07
    24ec:	01 96       	adiw	r24, 0x01	; 1
    24ee:	9f 83       	std	Y+7, r25	; 0x07
    24f0:	8e 83       	std	Y+6, r24	; 0x06
    24f2:	02 c0       	rjmp	.+4      	; 0x24f8 <fputc+0x4c>
    24f4:	0f ef       	ldi	r16, 0xFF	; 255
    24f6:	1f ef       	ldi	r17, 0xFF	; 255
    24f8:	c8 01       	movw	r24, r16
    24fa:	df 91       	pop	r29
    24fc:	cf 91       	pop	r28
    24fe:	1f 91       	pop	r17
    2500:	0f 91       	pop	r16
    2502:	08 95       	ret

00002504 <__ultoa_invert>:
    2504:	fa 01       	movw	r30, r20
    2506:	aa 27       	eor	r26, r26
    2508:	28 30       	cpi	r18, 0x08	; 8
    250a:	51 f1       	breq	.+84     	; 0x2560 <__ultoa_invert+0x5c>
    250c:	20 31       	cpi	r18, 0x10	; 16
    250e:	81 f1       	breq	.+96     	; 0x2570 <__ultoa_invert+0x6c>
    2510:	e8 94       	clt
    2512:	6f 93       	push	r22
    2514:	6e 7f       	andi	r22, 0xFE	; 254
    2516:	6e 5f       	subi	r22, 0xFE	; 254
    2518:	7f 4f       	sbci	r23, 0xFF	; 255
    251a:	8f 4f       	sbci	r24, 0xFF	; 255
    251c:	9f 4f       	sbci	r25, 0xFF	; 255
    251e:	af 4f       	sbci	r26, 0xFF	; 255
    2520:	b1 e0       	ldi	r27, 0x01	; 1
    2522:	3e d0       	rcall	.+124    	; 0x25a0 <__ultoa_invert+0x9c>
    2524:	b4 e0       	ldi	r27, 0x04	; 4
    2526:	3c d0       	rcall	.+120    	; 0x25a0 <__ultoa_invert+0x9c>
    2528:	67 0f       	add	r22, r23
    252a:	78 1f       	adc	r23, r24
    252c:	89 1f       	adc	r24, r25
    252e:	9a 1f       	adc	r25, r26
    2530:	a1 1d       	adc	r26, r1
    2532:	68 0f       	add	r22, r24
    2534:	79 1f       	adc	r23, r25
    2536:	8a 1f       	adc	r24, r26
    2538:	91 1d       	adc	r25, r1
    253a:	a1 1d       	adc	r26, r1
    253c:	6a 0f       	add	r22, r26
    253e:	71 1d       	adc	r23, r1
    2540:	81 1d       	adc	r24, r1
    2542:	91 1d       	adc	r25, r1
    2544:	a1 1d       	adc	r26, r1
    2546:	20 d0       	rcall	.+64     	; 0x2588 <__ultoa_invert+0x84>
    2548:	09 f4       	brne	.+2      	; 0x254c <__ultoa_invert+0x48>
    254a:	68 94       	set
    254c:	3f 91       	pop	r19
    254e:	2a e0       	ldi	r18, 0x0A	; 10
    2550:	26 9f       	mul	r18, r22
    2552:	11 24       	eor	r1, r1
    2554:	30 19       	sub	r19, r0
    2556:	30 5d       	subi	r19, 0xD0	; 208
    2558:	31 93       	st	Z+, r19
    255a:	de f6       	brtc	.-74     	; 0x2512 <__ultoa_invert+0xe>
    255c:	cf 01       	movw	r24, r30
    255e:	08 95       	ret
    2560:	46 2f       	mov	r20, r22
    2562:	47 70       	andi	r20, 0x07	; 7
    2564:	40 5d       	subi	r20, 0xD0	; 208
    2566:	41 93       	st	Z+, r20
    2568:	b3 e0       	ldi	r27, 0x03	; 3
    256a:	0f d0       	rcall	.+30     	; 0x258a <__ultoa_invert+0x86>
    256c:	c9 f7       	brne	.-14     	; 0x2560 <__ultoa_invert+0x5c>
    256e:	f6 cf       	rjmp	.-20     	; 0x255c <__ultoa_invert+0x58>
    2570:	46 2f       	mov	r20, r22
    2572:	4f 70       	andi	r20, 0x0F	; 15
    2574:	40 5d       	subi	r20, 0xD0	; 208
    2576:	4a 33       	cpi	r20, 0x3A	; 58
    2578:	18 f0       	brcs	.+6      	; 0x2580 <__ultoa_invert+0x7c>
    257a:	49 5d       	subi	r20, 0xD9	; 217
    257c:	31 fd       	sbrc	r19, 1
    257e:	40 52       	subi	r20, 0x20	; 32
    2580:	41 93       	st	Z+, r20
    2582:	02 d0       	rcall	.+4      	; 0x2588 <__ultoa_invert+0x84>
    2584:	a9 f7       	brne	.-22     	; 0x2570 <__ultoa_invert+0x6c>
    2586:	ea cf       	rjmp	.-44     	; 0x255c <__ultoa_invert+0x58>
    2588:	b4 e0       	ldi	r27, 0x04	; 4
    258a:	a6 95       	lsr	r26
    258c:	97 95       	ror	r25
    258e:	87 95       	ror	r24
    2590:	77 95       	ror	r23
    2592:	67 95       	ror	r22
    2594:	ba 95       	dec	r27
    2596:	c9 f7       	brne	.-14     	; 0x258a <__ultoa_invert+0x86>
    2598:	00 97       	sbiw	r24, 0x00	; 0
    259a:	61 05       	cpc	r22, r1
    259c:	71 05       	cpc	r23, r1
    259e:	08 95       	ret
    25a0:	9b 01       	movw	r18, r22
    25a2:	ac 01       	movw	r20, r24
    25a4:	0a 2e       	mov	r0, r26
    25a6:	06 94       	lsr	r0
    25a8:	57 95       	ror	r21
    25aa:	47 95       	ror	r20
    25ac:	37 95       	ror	r19
    25ae:	27 95       	ror	r18
    25b0:	ba 95       	dec	r27
    25b2:	c9 f7       	brne	.-14     	; 0x25a6 <__ultoa_invert+0xa2>
    25b4:	62 0f       	add	r22, r18
    25b6:	73 1f       	adc	r23, r19
    25b8:	84 1f       	adc	r24, r20
    25ba:	95 1f       	adc	r25, r21
    25bc:	a0 1d       	adc	r26, r0
    25be:	08 95       	ret

000025c0 <_exit>:
    25c0:	f8 94       	cli

000025c2 <__stop_program>:
    25c2:	ff cf       	rjmp	.-2      	; 0x25c2 <__stop_program>
