<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'regc' is power-on initialization." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.934+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.751+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_BREADY' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.560+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWUSER' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.543+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWREGION' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.520+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWQOS' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.497+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWPROT' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.486+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWCACHE' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.475+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLOCK' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.459+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWBURST' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.450+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWSIZE' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.437+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWLEN' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.415+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWID' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.398+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWADDR' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.386+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_37_6/m_axi_gmem_AWVALID' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:20.358+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARUSER' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.836+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARREGION' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.826+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARQOS' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.813+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARPROT' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.806+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARCACHE' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.795+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLOCK' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.782+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARBURST' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.764+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARSIZE' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.754+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARLEN' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.737+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARID' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.727+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARADDR' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.707+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_24_2/m_axi_gmem_ARVALID' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.696+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARUSER' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.445+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARREGION' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.425+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARQOS' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.406+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARPROT' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.398+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARCACHE' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.387+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLOCK' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.379+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARBURST' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.363+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARSIZE' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.347+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARLEN' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.337+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARID' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.327+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARADDR' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.299+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'matprod_Pipeline_VITIS_LOOP_23_1/m_axi_gmem_ARVALID' to 0." projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:19.285+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:18.191+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matprod_Pipeline_VITIS_LOOP_28_5' (loop 'VITIS_LOOP_28_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('regc_write_ln30', first_accel/matprod.cpp:30) of variable 'select_ln30', first_accel/matprod.cpp:30 on static variable 'regc' and 'load' operation ('regc_load', first_accel/matprod.cpp:31) on static variable 'regc'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:18.170+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_4' (first_accel/matprod.cpp:27:29) in function 'matprod' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html" projectName="first_accel" solutionName="solution1" date="2024-01-31T01:06:17.299+0000" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set m1__m2__m3_group [add_wave_group m1__m2__m3(axi_master) -into $cinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $m1__m2__m3_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $m1__m2__m3_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $m1__m2__m3_group]&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set m1__m2__m3__N1__N2__N3__return_group [add_wave_group m1__m2__m3__N1__N2__N3__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/interrupt -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_BRESP -into $m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_BREADY -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_BVALID -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_RRESP -into $m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_RDATA -into $m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_RREADY -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_RVALID -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_ARREADY -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_ARVALID -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_ARADDR -into $m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_WSTRB -into $m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_WDATA -into $m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_WREADY -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_WVALID -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_AWREADY -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_AWVALID -into $m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/s_axi_BUS1_AWADDR -into $m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matprod_top/AESL_inst_matprod/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matprod_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/LENGTH_N1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/LENGTH_N2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/LENGTH_N3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/LENGTH_gmem -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/LENGTH_m1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/LENGTH_m2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/LENGTH_m3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_m1__m2__m3_group [add_wave_group m1__m2__m3(axi_master) -into $tbcinoutgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_m1__m2__m3_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_m1__m2__m3_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_m1__m2__m3_group]&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set tb_m1__m2__m3__N1__N2__N3__return_group [add_wave_group m1__m2__m3__N1__N2__N3__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_INTERRUPT -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_BRESP -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_BREADY -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_BVALID -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_RRESP -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_RDATA -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_RREADY -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_RVALID -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_ARREADY -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_ARVALID -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_ARADDR -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_WSTRB -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_WDATA -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_WREADY -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_WVALID -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_AWREADY -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_AWVALID -into $tb_m1__m2__m3__N1__N2__N3__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matprod_top/BUS1_AWADDR -into $tb_m1__m2__m3__N1__N2__N3__return_group -radix hex&#xD;&#xA;## save_wave_config matprod.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;150000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;10350000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 10470 ns : File &quot;C:/Users/MSI/Rui/MSc_Dissertation/SoC/accelerator/first_accel/solution1/sim/verilog/matprod.autotb.v&quot; Line 448&#xD;&#xA;## quit" projectName="first_accel" solutionName="solution1" date="2024-01-31T01:07:26.530+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="first_accel" solutionName="solution1" date="2024-01-31T01:07:11.666+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="first_accel" solutionName="solution1" date="2024-01-31T01:07:10.131+0000" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="first_accel" solutionName="solution1" date="2024-01-31T16:00:07.602+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="first_accel" solutionName="solution1" date="2024-01-31T16:00:03.583+0000" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
