INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/sutech-fpga-1402/WSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WSystem'
