// Generated by CIRCT unknown git version
module DataBusBit(	// file.cleaned.mlir:2:3
  input PHI1,	// file.cleaned.mlir:2:28
        PHI2,	// file.cleaned.mlir:2:43
  inout ADL,	// file.cleaned.mlir:2:61
        ADH,	// file.cleaned.mlir:2:78
        DB,	// file.cleaned.mlir:2:95
        DB_Ext,	// file.cleaned.mlir:2:111
  input DL_ADL,	// file.cleaned.mlir:2:128
        DL_ADH,	// file.cleaned.mlir:2:145
        DL_DB,	// file.cleaned.mlir:2:162
        RD	// file.cleaned.mlir:2:178
);

endmodule

module WRLatch(	// file.cleaned.mlir:5:3
  input  PHI1,	// file.cleaned.mlir:5:25
         PHI2,	// file.cleaned.mlir:5:40
         WR,	// file.cleaned.mlir:5:55
  output RD	// file.cleaned.mlir:5:69
);

  assign RD = 1'h0;	// file.cleaned.mlir:6:14, :7:5
endmodule

