module edge_detector(
    input  wire clk,
    input  wire rst_n,
    input  wire signal_in, 
    output  reg event_out
);
    reg signal_d;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            signal_d <= 1'b0;
            event_out    <= 1'b0;
        end 
        else begin
            event_out    <= signal_in & ~signal_d;
            signal_d <= signal_in;
        end
    end
endmodule
