Info: Starting: Create simulation model
Info: qsys-generate C:\Development\Altera\LatheNew\Proj\SystemClk.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Development\Altera\LatheNew\Proj\SystemClk\simulation --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Proj/SystemClk.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 22.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: SystemClk.altclkctrl_0: Targeting device family: Cyclone IV E.
: SystemClk.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: SystemClk: Generating SystemClk "SystemClk" for SIM_VHDL
Info: altclkctrl_0: Generating top-level entity SystemClk_altclkctrl_0.
Info: altclkctrl_0: "SystemClk" instantiated altclkctrl "altclkctrl_0"
Info: SystemClk: Done "SystemClk" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Development\Altera\LatheNew\Proj\SystemClk\SystemClk.spd --output-directory=C:/Development/Altera/LatheNew/Proj/SystemClk/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Development\Altera\LatheNew\Proj\SystemClk\SystemClk.spd --output-directory=C:/Development/Altera/LatheNew/Proj/SystemClk/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Development/Altera/LatheNew/Proj/SystemClk/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Development/Altera/LatheNew/Proj/SystemClk/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Development/Altera/LatheNew/Proj/SystemClk/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Development\Altera\LatheNew\Proj\SystemClk.qsys --block-symbol-file --output-directory=C:\Development\Altera\LatheNew\Proj\SystemClk --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Proj/SystemClk.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 22.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: SystemClk.altclkctrl_0: Targeting device family: Cyclone IV E.
: SystemClk.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Development\Altera\LatheNew\Proj\SystemClk.qsys --synthesis=VHDL --output-directory=C:\Development\Altera\LatheNew\Proj\SystemClk\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Proj/SystemClk.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 22.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: SystemClk.altclkctrl_0: Targeting device family: Cyclone IV E.
: SystemClk.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: SystemClk: Generating SystemClk "SystemClk" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity SystemClk_altclkctrl_0.
Info: altclkctrl_0: "SystemClk" instantiated altclkctrl "altclkctrl_0"
Info: SystemClk: Done "SystemClk" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
