Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Najafi, M.H., Li, P., Lilja, D.J., Qian, W., Bazargan, K., Riedel, M.","A reconfigurable architecture with sequential logic-based stochastic computing",2017,"ACM Journal on Emerging Technologies in Computing Systems","13","4", 57,"","",,,10.1145/3060537,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022218554&doi=10.1145%2f3060537&partnerID=40&md5=55687a9a17543c8d12a1eabe6582e545",Article,Scopus,2-s2.0-85022218554
"Najafi, M.H., Jamali-Zavareh, S., Lilja, D.J., Riedel, M.D., Bazargan, K., Harjani, R.","Time-Encoded Values for Highly Efficient Stochastic Circuits",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","25","5", 7822930,"1644","1657",,1,10.1109/TVLSI.2016.2645902,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009960843&doi=10.1109%2fTVLSI.2016.2645902&partnerID=40&md5=33c5655e09711db68526ade9c1a97ca5",Article,Scopus,2-s2.0-85009960843
"Wang, Z., Goh, R., Bazargan, K., Scheel, A., Saraf, N.","Stochastic Implementation and Analysis of Dynamical Systems Similar to the Logistic Map",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","PP","99", 7559738,"","",,,10.1109/TVLSI.2016.2598359,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84986237929&doi=10.1109%2fTVLSI.2016.2598359&partnerID=40&md5=c9d7de4a6eab0918c6de2ed1e3bd82dc",Article,Scopus,2-s2.0-84986237929
"Saraf, N., Bazargan, K.","Polynomial arithmetic using sequential stochastic logic",2016,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","18-20-May-2016",,,"245","250",,3,10.1145/2902961.2902981,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84974678894&doi=10.1145%2f2902961.2902981&partnerID=40&md5=60e27c8f1e82cdaff6906341a6fd1356",Conference Paper,Scopus,2-s2.0-84974678894
"Najafi, M.H., Lilja, D.J., Riedel, M., Bazargan, K.","Polysynchronous stochastic circuits",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7428060,"492","498",,5,10.1109/ASPDAC.2016.7428060,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996720578&doi=10.1109%2fASPDAC.2016.7428060&partnerID=40&md5=055b930d1204d099d6229c4f5c645c8a",Conference Paper,Scopus,2-s2.0-84996720578
"Saraf, N., Bazargan, K.","Improving linear feedback shift registers using similarity transformations",2015,"2015 IEEE Dallas Circuits and Systems Conference: Enabling Technologies for a Connected World, DCAS 2015",,, 7356604,"","",,,10.1109/DCAS.2015.7356604,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962349056&doi=10.1109%2fDCAS.2015.7356604&partnerID=40&md5=1ad3fb476c611117cd9d7441fc9eee99",Conference Paper,Scopus,2-s2.0-84962349056
"Mahajan, D., Ramkrishnan, K., Jariwala, R., Yazdanbakhsh, A., Park, J., Thwaites, B., Nagendrakumar, A., Rahimi, A., Esmaeilzadeh, H., Bazargan, K.","Axilog: Abstractions for Approximate Hardware Design and Reuse",2015,"IEEE Micro","35","5", 7310928,"16","30",,1,10.1109/MM.2015.108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946549130&doi=10.1109%2fMM.2015.108&partnerID=40&md5=5733efd5ce31d7a8d5a3aa73c911a6e7",Article,Scopus,2-s2.0-84946549130
"Wang, Z., Saraf, N., Bazargan, K., Scheel, A.","Randomness meets feedback: Stochastic implementation of logistic map dynamical system",2015,"Proceedings - Design Automation Conference","2015-July",, 7167317,"","",,4,10.1145/2744769.2744898,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088591&doi=10.1145%2f2744769.2744898&partnerID=40&md5=ff002d88cc1ca6fa6730ab9ba555976d",Conference Paper,Scopus,2-s2.0-84944088591
"Mahajan, D., Ramakrishnan, K., Jariwala, R., Yazdanbakhsh, A., Park, J., Thwaites, B., Nagendrakumar, A., Rahimi, A., Esmaeilzadeh, H., Bazargan, K.","Axilog: Abstractions for approximate hardware design and reuse",2015,"IEEE Micro","PP","99", 7325201,"","",,,10.1109/MM.2015.126,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84990982093&doi=10.1109%2fMM.2015.126&partnerID=40&md5=ec1bd2adad831515019b6a06ddb352dc",Article,Scopus,2-s2.0-84990982093
"Yazdanbakhsh, A., Mahajan, D., Thwaites, B., Park, J., Nagendrakumar, A., Sethuraman, S., Ramkrishnan, K., Ravindran, N., Jariwala, R., Rahimi, A., Esmaeilzadeh, H., Bazargan, K.","Axilog: Language support for approximate hardware design",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092497,"812","817",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945965935&partnerID=40&md5=ea626afd1a3dbd30746ea4f1b59c6962",Conference Paper,Scopus,2-s2.0-84945965935
"Saraf, N., Bazargan, K., Lilja, D.J., Riedel, M.D.","IIR filters using stochastic arithmetic",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800287,"","",,14,10.7873/DATE2014.086,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903852121&doi=10.7873%2fDATE2014.086&partnerID=40&md5=71ba67e640701d880d0a866f54dedb25",Conference Paper,Scopus,2-s2.0-84903852121
"Li, P., Lilja, D.J., Qian, W., Bazargan, K., Riedel, M.D.","Computation on stochastic bit streams digital image processing case studies",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","3", 6502263,"449","462",,42,10.1109/TVLSI.2013.2247429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84895925997&doi=10.1109%2fTVLSI.2013.2247429&partnerID=40&md5=4864bb4e35dee0dee430c1c0c9fd2c3e",Article,Scopus,2-s2.0-84895925997
"Li, P., Lilja, D.J., Qian, W., Riedel, M.D., Bazargan, K.","Logical computation on stochastic bit streams with linear finite-state machines",2014,"IEEE Transactions on Computers","63","6", 6307798,"1473","1485",,9,10.1109/TC.2012.231,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903167033&doi=10.1109%2fTC.2012.231&partnerID=40&md5=43743e9a2ca1e0f9bdc193dcc6095a81",Article,Scopus,2-s2.0-84903167033
"Saraf, N., Bazargan, K.","Sequential logic to transform probabilities",2013,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6691196,"732","738",,2,10.1109/ICCAD.2013.6691196,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893347358&doi=10.1109%2fICCAD.2013.6691196&partnerID=40&md5=1571031338230b95202ef93e70a424fa",Conference Paper,Scopus,2-s2.0-84893347358
"Li, P., Qian, W., Lilja, D.J., Bazargan, K., Riedel, M.D.","Case studies of logical computation on stochastic bit streams",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7606 LNCS",,,"235","244",,1,10.1007/978-3-642-36157-9_24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893352759&doi=10.1007%2f978-3-642-36157-9_24&partnerID=40&md5=69580c94231def681038b6b357d27c1d",Conference Paper,Scopus,2-s2.0-84893352759
"Saraf, N., Bazargan, K., Lilja, D.J., Riedel, M.D.","Stochastic functions using sequential logic",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657094,"507","510",,5,10.1109/ICCD.2013.6657094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892503789&doi=10.1109%2fICCD.2013.6657094&partnerID=40&md5=44d4e1d37bf9961d14904a41a88686e0",Conference Paper,Scopus,2-s2.0-84892503789
"Li, P., Lilja, D.J., Qian, W., Bazargan, K., Riedel, M.","The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386710,"480","487",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872293536&partnerID=40&md5=2bed9fd5dbfd70d283a3649b030ff3cb",Conference Paper,Scopus,2-s2.0-84872293536
"Qian, W., Wang, C., Li, P., Lilja, D.J., Bazargan, K., Riedel, M.D.","An efficient implementation of numerical integration using logical computation on stochastic bit streams",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386603,"156","162",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872292463&partnerID=40&md5=f507d0b3de319eb42526abf804681e2d",Conference Paper,Scopus,2-s2.0-84872292463
"Tahghighi, M., Mousavi, M., Khadivi, P., Bazargan, K.","A new hybrid topology for network on chip",2012,"ICEE 2012 - 20th Iranian Conference on Electrical Engineering",,, 6292457,"769","774",,2,10.1109/IranianCEE.2012.6292457,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84867338549&doi=10.1109%2fIranianCEE.2012.6292457&partnerID=40&md5=aef63379f0b57739b8b81d0a38bad85c",Conference Paper,Scopus,2-s2.0-84867338549
"Li, P., Qian, W., Riedel, M.D., Bazargan, K., Lilja, D.J.","The synthesis of linear finite state machine-based stochastic computational elements",2012,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6165056,"757","762",,18,10.1109/ASPDAC.2012.6165056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859989188&doi=10.1109%2fASPDAC.2012.6165056&partnerID=40&md5=562fee79919ebdedb3ad371cbecc532d",Conference Paper,Scopus,2-s2.0-84859989188
"Qian, W., Riedel, M.D., Bazargan, K., Lilja, D.J.","Synthesizing combinational logic to generate probabilities: Theories and algorithms",2011,"Advanced Techniques in Logic Synthesis, Optimizations and Applications",,,,"337","357",,,10.1007/978-1-4419-7518-8_18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885728139&doi=10.1007%2f978-1-4419-7518-8_18&partnerID=40&md5=17c36b372d783abf2898d0193376a042",Book Chapter,Scopus,2-s2.0-84885728139
"Qian, W., Li, X., Riedel, M.D., Bazargan, K., Lilja, D.J.","An architecture for fault-tolerant computation with stochastic logic",2011,"IEEE Transactions on Computers","60","1", 5601694,"93","105",,122,10.1109/TC.2010.202,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649938802&doi=10.1109%2fTC.2010.202&partnerID=40&md5=ff03627201561b5d72110f36420d5bde",Article,Scopus,2-s2.0-78649938802
"Maidee, P., Bazargan, K.","Improvements on efficiency and efficacy of SPFD-based rewiring for LUT-based circuits",2010,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","29","12", 5621036,"1870","1883",,,10.1109/TCAD.2010.2061750,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649377475&doi=10.1109%2fTCAD.2010.2061750&partnerID=40&md5=8fd8a620cf034ba5c5bcb4f31bf01b4c",Article,Scopus,2-s2.0-78649377475
"Maidee, P., Bazargan, K.","A fast SPFD-based rewiring technique",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419920,"55","60",,1,10.1109/ASPDAC.2010.5419920,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951228245&doi=10.1109%2fASPDAC.2010.5419920&partnerID=40&md5=63686afd3feb15938717160f2b35f6ce",Conference Paper,Scopus,2-s2.0-77951228245
"Qian, W., Riedel, M.D., Bazargan, K., Lilja, D.J.","The synthesis of combinational logic to generate probabilities",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361265,"367","374",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349102306&partnerID=40&md5=e704f561a96114870978d76e4bf8d867",Conference Paper,Scopus,2-s2.0-76349102306
"Razavi, S.A., Zamani, M.S., Bazargan, K.","A tileable switch module architecture for homogeneous 3D FPGAs",2009,"2009 IEEE International Conference on 3D System Integration, 3DIC 2009",,, 5306586,"","",,9,10.1109/3DIC.2009.5306586,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70549086028&doi=10.1109%2f3DIC.2009.5306586&partnerID=40&md5=b7ea974c47c96dc5d398a7f00de5f9dc",Conference Paper,Scopus,2-s2.0-70549086028
"Li, X., Qian, W., Riedel, M.D., Bazargan, K., Lilja, D.J.","A reconfigurable stochastic architecture for highly reliable computing",2009,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"315","320",,18,10.1145/1531542.1531615,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350584618&doi=10.1145%2f1531542.1531615&partnerID=40&md5=4606e46e5b6fa6ba9b0911b7d725472a",Conference Paper,Scopus,2-s2.0-70350584618
"Safizadeh, H., Tahghighi, M., Ardestani, E.K., Tavasoli, G., Bazargan, K.","Using randomization to cope with circuit uncertainty",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090775,"815","820",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350053130&partnerID=40&md5=c413046b6e48cd93e019d9b687154e56",Conference Paper,Scopus,2-s2.0-70350053130
"Sivaswamy, S., Bazargan, K., Riedel, M.","Estimation and optimization of reliability of noisy digital circuits",2009,"Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009",,, 4810296,"213","219",,17,10.1109/ISQED.2009.4810296,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649657520&doi=10.1109%2fISQED.2009.4810296&partnerID=40&md5=9a8a976242ac653f25edb52fee9174d5",Conference Paper,Scopus,2-s2.0-67649657520
"Mogal, H.D., Qian, H., Sapatnekar, S.S., Bazargan, K.","Fast and accurate statistical criticality computation under process variations",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","3", 7,"350","363",,12,10.1109/TCAD.2009.2013278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60749122839&doi=10.1109%2fTCAD.2009.2013278&partnerID=40&md5=d942af5ca3d52d6cbb01268c968382a7",Article,Scopus,2-s2.0-60749122839
"Mogal, H.D., Qian, H., Sapatnekar, S.S., Bazargan, K.","Fast and accurate statistical criticality computation under process variations",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"350","363",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955192510&partnerID=40&md5=ced76e702b1e6a776cd5a4b5eec9aeeb",Article,Scopus,2-s2.0-77955192510
"Mogal, H.D., Bazargan, K.","Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681590,"302","305",,9,10.1109/ICCAD.2008.4681590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849163128&doi=10.1109%2fICCAD.2008.4681590&partnerID=40&md5=ee00c1c1bbc859c5e3b6d5571b6ee8f2",Conference Paper,Scopus,2-s2.0-57849163128
"Sivaswamy, S., Bazargan, K.","Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs",2008,"ACM Transactions on Reconfigurable Technology and Systems","1","1",,"1","35",,13,10.1145/1331897.1331900,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013813444&doi=10.1145%2f1331897.1331900&partnerID=40&md5=ec6204a859ecb84cd3426896b77ea6c0",Article,Scopus,2-s2.0-85013813444
"Maidee, P., Bazargan, K.","A generalized and unified SPFD-based rewiring technique",2007,"Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL",,, 4380664,"305","310",,2,10.1109/FPL.2007.4380664,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48149113104&doi=10.1109%2fFPL.2007.4380664&partnerID=40&md5=9542b3a01a628ecdd5cd17d18d14eccc",Conference Paper,Scopus,2-s2.0-48149113104
"Sivaswamy, S., Bazargan, K.","Statistical generic and chip-specific skew assignment for improving timing yield of FPGAs",2007,"Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL",,, 4380684,"429","434",,5,10.1109/FPL.2007.4380684,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48149083627&doi=10.1109%2fFPL.2007.4380684&partnerID=40&md5=e3de91fd8dcbc852b40c0685fd3a9071",Conference Paper,Scopus,2-s2.0-48149083627
"Mogal, H.D., Haifeng, Q., Sapatnekar, S.S., Bazargan, K.","Clustering based pruning for statistical criticality computation under process variations",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397287,"340","343",,13,10.1109/ICCAD.2007.4397287,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249177742&doi=10.1109%2fICCAD.2007.4397287&partnerID=40&md5=0042e7b169eebeaabd6eaee483d65bdc",Conference Paper,Scopus,2-s2.0-50249177742
"Sivaswamy, S., Bazargan, K.","Variation-aware routing for FPGAs",2007,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,, 1216930,"71","79",,15,10.1145/1216919.1216930,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748860945&doi=10.1145%2f1216919.1216930&partnerID=40&md5=a16db255e496b07fd4d9316924ae43ba",Conference Paper,Scopus,2-s2.0-34748860945
"Mogal, H.D., Bazargan, K.","Microarchitecture floorplanning for sub-threshold leakage reduction",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211975,"1238","1243",,2,10.1109/DATE.2007.364465,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548311873&doi=10.1109%2fDATE.2007.364465&partnerID=40&md5=a59fcf9689d457e0f59a6cef3e11bf44",Conference Paper,Scopus,2-s2.0-34548311873
"Bazargan, K., DeHon, A.","IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems : Guest editorial",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","2",,"201","202",,,10.1109/TCAD.2007.891079,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846572847&doi=10.1109%2fTCAD.2007.891079&partnerID=40&md5=dec846783a93af3df94a9d19bda564a2",Editorial,Scopus,2-s2.0-33846572847
"Maidee, P., Bazargan, K.","Defect-tolerant FPGA architecture exploration",2006,"Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL",,, 4101015,"467","472",,3,10.1109/FPL.2006.311253,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46249114687&doi=10.1109%2fFPL.2006.311253&partnerID=40&md5=ed154853679d76019187fb1562f60a28",Conference Paper,Scopus,2-s2.0-46249114687
"Wang, G., Sivaswamy, S., Ababei, C., Bazargan, K., Kastner, R., Bozorgzadeh, E.","Statistical analysis and design of HARP FPGAs",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","10", 1677693,"2088","2101",,11,10.1109/TCAD.2005.859485,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748308927&doi=10.1109%2fTCAD.2005.859485&partnerID=40&md5=56bc7a2394f51f9db094d4a926990c28",Article,Scopus,2-s2.0-33748308927
"Ababei, C., Mogal, H., Bazargan, K.","Three-dimensional place and route for FPGAs",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","6",,"1132","1140",,54,10.1109/TCAD.2005.855945,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646720911&doi=10.1109%2fTCAD.2005.855945&partnerID=40&md5=aa700a348c09a12e37f0da286fce4a12",Article,Scopus,2-s2.0-33646720911
"Ababei, C., Bazargan, K.","Non-contiguous linear placement for reconfigurable fabrics",2006,"International Journal of Embedded Systems","2","1-2",,"86","94",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349136108&partnerID=40&md5=6ffdbc9334d8175699cb84cb874ce2bf",Article,Scopus,2-s2.0-70349136108
"Ababei, C., Mogal, H., Bazargan, K.","Three-dimensional place and route for FPGAs",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2",, 1466456,"773","778",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344456185&partnerID=40&md5=ea6eae403472b6b44195fbe6d9d6e764",Conference Paper,Scopus,2-s2.0-28344456185
"Ababei, C., Feng, Y., Goplen, B., Mogal, H., Zhang, T., Bazargan, K., Sapatnekar, S.","Placement and routing in 3D integrated circuits",2005,"IEEE Design and Test of Computers","22","6",,"520","531",,98,10.1109/MDT.2005.150,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28344432776&doi=10.1109%2fMDT.2005.150&partnerID=40&md5=e55656906de716a56c3503e66005dc6c",Article,Scopus,2-s2.0-28344432776
"Chen, Y., Ranganathan, K., Pai, V.V., Lilja, D.J., Bazargan, K.","A novel memory structure for embedded systems: Flexible sequential and random access memory",2005,"Journal of Computer Science and Technology","20","5",,"596","606",,,10.1007/s11390-005-0596-x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644609585&doi=10.1007%2fs11390-005-0596-x&partnerID=40&md5=3752678956c2af9885d6016125a4c446",Conference Paper,Scopus,2-s2.0-33644609585
"Ababei, C., Mogal, H., Bazargan, K.","3D FPGAs: Placement, routing, and architecture evaluation",2005,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"263","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344394203&partnerID=40&md5=16108a5c070ee83f52154596d4b9d785",Conference Paper,Scopus,2-s2.0-20344394203
"Sivaswamy, S., Wang, G., Ababei, C., Bazargan, K., Kastner, R., Bozorgzadeh, E.","HARP: Hard-wired routing pattern FPGAs",2005,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"21","29",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-20344386500&partnerID=40&md5=15b9a4e192aa55bccab9bfe6617ceb1f",Conference Paper,Scopus,2-s2.0-20344386500
"Maidee, P., Ababei, C., Bazargan, K.","Timing-driven partitioning-based placement for island style FPGAs",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","3",,"395","406",,26,10.1109/TCAD.2004.842812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15244346293&doi=10.1109%2fTCAD.2004.842812&partnerID=40&md5=5d31951a3d2c223ada27b0c4ff9e8598",Article,Scopus,2-s2.0-15244346293
"Ababei, C., Bazargan, K.","Non-contiguous linear placement for reconfigurable fabrics",2004,"Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)","18",,,"1931","1938",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12444324587&partnerID=40&md5=f526f857d82b567778e445875ae11ea9",Conference Paper,Scopus,2-s2.0-12444324587
"Chen, Y., Ranganathan, K., Pai, V.V., Lilja, D.J., Bazargan, K.","Enhancing the memory performance of embedded systems with the flexible sequential and random access memory",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3189",,,"88","101",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048877110&partnerID=40&md5=2bbe358c8da6348c9ca87df2bb8da0d9",Article,Scopus,2-s2.0-35048877110
"Lach, J., Bazargan, K.","Editorial Special Issue on Dynamically Adaptable Embedded Systems",2004,"ACM Transactions on Embedded Computing Systems","3","2",,"233","236",,,10.1145/993396.993397,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024282206&doi=10.1145%2f993396.993397&partnerID=40&md5=70afac09a4721a2105e26e460bf78fd2",Article,Scopus,2-s2.0-85024282206
"Chen, J., Moon, J., Bazargan, K.","Reconfigurable readback-signal generator based on a field-programmable gate array",2004,"IEEE Transactions on Magnetics","40","3",,"1744","1750",,11,10.1109/TMAG.2004.826913,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2642512480&doi=10.1109%2fTMAG.2004.826913&partnerID=40&md5=754d438028cd8270246377dbe299f1d4",Article,Scopus,2-s2.0-2642512480
"Ababei, C., Maidee, P., Bazargan, K.","Exploring potential benefits of 3D FPGA integration",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3203",,,"874","880",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889831892&partnerID=40&md5=a6e59c10899ed42c3cdafff59f032d1e",Conference Paper,Scopus,2-s2.0-84889831892
"Ababei, C., Bazargan, K.","Placement Method Targeting Predictability Robustness and Performance",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"81","85",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346778805&partnerID=40&md5=ecad98f56a719aed0c1d5eb52e74e7b6",Conference Paper,Scopus,2-s2.0-0346778805
"Choi, W., Bazargan, K.","Incremental Placement for Timing Optimization",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"463","466",,32,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348040118&partnerID=40&md5=485f76a0214b97687ec8f27d415fd8ca",Conference Paper,Scopus,2-s2.0-0348040118
"Choi, W., Bazargan, K.","Hierarchical global floorplacement using simulated annealing and network flow area migration",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253755,"1104","1105",,8,10.1109/DATE.2003.1253755,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872317029&doi=10.1109%2fDATE.2003.1253755&partnerID=40&md5=94319814f519a0183f95df9112c98a6c",Conference Paper,Scopus,2-s2.0-84872317029
"Maidee, P., Ababei, C., Bazargan, K.","Fast timing-driven partitioning-based placement for island style FPGAs",2003,"Proceedings - Design Automation Conference",,,,"598","603",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0042635650&partnerID=40&md5=f7b771ebe85b3f6c4d85377855732aac",Conference Paper,Scopus,2-s2.0-0042635650
"Bhasyam, K., Bazargan, K.","HW/SW codesign incorporating edge delays using dynamic programming",2003,"Proceedings - Euromicro Symposium on Digital System Design, DSD 2003",,,,"264","271",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81455143535&partnerID=40&md5=89d6c1d5e0de3ddd3ee46179177e5ac5",Conference Paper,Scopus,2-s2.0-81455143535
"Ababei, C., Bazargan, K.","Timing minimization by statistical timing hMetis-based partitioning",2003,"Proceedings of the IEEE International Conference on VLSI Design","2003-January",, 1183115,"58","63",,4,10.1109/ICVD.2003.1183115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-45449083656&doi=10.1109%2fICVD.2003.1183115&partnerID=40&md5=70d1b4fbf3a479d7906c8f44e48aae1f",Conference Paper,Scopus,2-s2.0-45449083656
"Marreddy, V.K., Noorbaloochi, S., Bazargan, K.","Linear placement for static/dynamic reconfiguration in JBits",2003,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2003-January",, 1227280,"300","301",,1,10.1109/FPGA.2003.1227280,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-30944459511&doi=10.1109%2fFPGA.2003.1227280&partnerID=40&md5=a1e4a4d82278fcd54ae6a27a5d754751",Conference Paper,Scopus,2-s2.0-30944459511
"Ababei, C., Bazargan, K.","Statistical timing driven partitioning for VLSI circuits",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998465,"1109","",,5,10.1109/DATE.2002.998465,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893771007&doi=10.1109%2fDATE.2002.998465&partnerID=40&md5=ab4af3e752f86e4954f53b37939fd455",Conference Paper,Scopus,2-s2.0-84893771007
"Ababei, C., Navaratnasothie, S., Bazargan, K., Karypis, G.","Multi-objective circuit partitioning for cutsize and path-based delay minimization",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"181","185",,33,10.1145/774572.774599,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036911943&doi=10.1145%2f774572.774599&partnerID=40&md5=04d479bb964ca491bc9976dc92afe50a",Conference Paper,Scopus,2-s2.0-0036911943
"Chen, J., Moon, J., Bazargan, K.","A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator",2002,"Proceedings - Design Automation Conference",,,,"349","354",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036059444&partnerID=40&md5=0aff9b21fb14072a48c812219843444d",Conference Paper,Scopus,2-s2.0-0036059444
"Ranjan, A., Bazargan, K., Ogrenci, S., Sarrafzadeh, M.","Fast floorplanning for effective prediction and construction",2001,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","9","2",,"341","350",,19,10.1109/92.924056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035301378&doi=10.1109%2f92.924056&partnerID=40&md5=15103d67967a226b7924a27c70547cc1",Article,Scopus,2-s2.0-0035301378
"Bazargan, K., Ogrenci, S., Sarrafzadeh, M.","Integrating scheduling and physical design into a coherent compilation cycle for reconfigurable computing architectures",2001,"Proceedings - Design Automation Conference",,,,"635","640",,17,10.1109/DAC.2001.156216,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034848108&doi=10.1109%2fDAC.2001.156216&partnerID=40&md5=6099546e53121538c91c77b2e41e59d6",Article,Scopus,2-s2.0-0034848108
"Ogrenci, S., Bazargan, K., Sarrafzadeh, M.","Image analysis and partitioning for FPGA implementation of image restoration",2000,"IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation",,,,"346","355",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034500534&partnerID=40&md5=93c4827799c48fa465d104bc3b7bca99",Conference Paper,Scopus,2-s2.0-0034500534
"Bazargan, K., Sarrafzadeh, M.","Fast scheduling and placement methods for C to hardware/software compilation",2000,"Proceedings of SPIE - The International Society for Optical Engineering","4212","1",,"57","68",,,10.1117/12.402528,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034428823&doi=10.1117%2f12.402528&partnerID=40&md5=5810ff3bb0a9a01fa4641e404f2ff211",Article,Scopus,2-s2.0-0034428823
"Bazargan, K., Kastner, R., Sarrafzadeh, M.","3-D floorplanning: Simulated annealing and greedy placement methods for reconfigurable computing systems",2000,"Design Automation for Embedded Systems","5","3",,"329","338",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034246195&partnerID=40&md5=18ddf9170f7356dc8c55ef6e8c4e18cc",Article,Scopus,2-s2.0-0034246195
"Bazargan, Kiarash, Ranjan, Abhishek, Sarrafzadeh, Majid","Fast and accurate estimation of floorplans in logic/high-level synthesis",2000,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"95","100",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033700489&partnerID=40&md5=5491fe9745a45dbe2043da3756915ac3",Conference Paper,Scopus,2-s2.0-0033700489
"Bazargan, K., Kastner, R., Sarrafzadeh, M.","Fast template placement for reconfigurable computing systems",2000,"IEEE Design and Test of Computers","17","1",,"68","83",,256,10.1109/54.825678,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033891806&doi=10.1109%2f54.825678&partnerID=40&md5=90279f949a780b9955538a44021df16c",Article,Scopus,2-s2.0-0033891806
"Ranjan, A., Bazargan, K., Sarrafzadeh, M.","Fast hierarchical floorplanning with congestion and timing control",2000,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"357","362",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033680671&partnerID=40&md5=cc16159e02881ceb332fa73df0c34565",Conference Paper,Scopus,2-s2.0-0033680671
"Bazargan, K., Kastner, R., Ogrenci, S., Sarrafzadeh, M.","A C to hardware/software compiler",2000,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2000-January",, 903440,"331","332",,6,10.1109/FPGA.2000.903440,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949809434&doi=10.1109%2fFPGA.2000.903440&partnerID=40&md5=939fd94c5b4ee5e487298b43ff36f8f9",Conference Paper,Scopus,2-s2.0-84949809434
"Bazargan, K., Sarrafzadeh, M.","Fast online placement for reconfigurable computing systems",1999,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"300","302",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033488508&partnerID=40&md5=a3f22d6301f3e4b62731b8ffcb1ba53f",Conference Paper,Scopus,2-s2.0-0033488508
"Bazargan, K., Kim, S., Sarrafzadeh, M.","Nostradamus: A floorplanner of uncertain designs",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","4",,"389","397",,6,10.1109/43.752923,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748206017&doi=10.1109%2f43.752923&partnerID=40&md5=71d2ef19db24c480c25aa403336ae28c",Article,Scopus,2-s2.0-33748206017
"Bazargan, Kiarash, Kim, Samjung, Sarrafzadeh, Majid","Nostradamus: a floorplanner of uncertain designs",1999,"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing","46","3",,"389","397",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032660346&partnerID=40&md5=f428c2914878d1ff26c3a6b10968ac51",Article,Scopus,2-s2.0-0032660346
"Bazargan, K., Kastner, R., Sarrafzadeh, M.","3-D floorplanning: simulated annealing and greedy placement methods for reconfigurable computing systems",1999,"Proceedings of the International Workshop on Rapid System Prototyping",,,,"38","43",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032593115&partnerID=40&md5=eb83697e367aa12352f57252f546da56",Article,Scopus,2-s2.0-0032593115
"Bazargan, K., Kim, S., Sarrafzadeh, M.","Nostradamus: A floorplanner of uncertain designs",1998,"Proceedings of the International Symposium on Physical Design",,,,"18","23",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031651862&partnerID=40&md5=e935605cf221f06e30bf1d6775b3a30e",Conference Paper,Scopus,2-s2.0-0031651862
