s3c2440_clk_add	,	F_7
parent	,	V_4
"pclk"	,	L_1
dev	,	V_22
clock_upll	,	V_25
ARRAY_SIZE	,	F_13
clk	,	V_1
s3c2440_clk_fclk_n	,	V_33
"hclk"	,	L_2
clk_get_rate	,	F_2
S3C2440_UCON1_DIVMASK	,	V_18
s3c2440_camif_upll_setrate	,	F_3
S3C2440_CAMDIVN	,	V_6
"S3C2440: Failed to get parent clocks\n"	,	L_4
s3c2440_clk_cam	,	V_30
S3C24XX_VA_UART2	,	V_16
S3C24XX_VA_UART0	,	V_13
S3C24XX_VA_UART1	,	V_15
clkdev_add_table	,	F_12
s3c2440_camif_upll_round	,	F_1
s3c2440_clk_ac97	,	V_31
S3C2440_CAMDIVN_CAMCLK_MASK	,	V_8
device	,	V_21
s3c24xx_register_clock	,	F_11
S3C2410_UCON	,	V_14
printk	,	F_10
s3c2440_clk_interface	,	V_35
s3c2440_fclk_n_getrate	,	F_6
sif	,	V_24
divisor	,	V_12
parent_rate	,	V_3
rate	,	V_2
__raw_writel	,	F_5
S3C2440_CAMDIVN_CAMCLK_SEL	,	V_7
s3c2440_clk_lookup	,	V_34
__raw_readl	,	F_4
clk_get	,	F_8
clock_p	,	V_27
S3C2440_UCON_DIVSHIFT	,	V_20
clock_h	,	V_26
s3c2440_clk_cam_upll	,	V_32
s3c24xx_clk_init	,	F_15
S3C2440_UCON0_DIVMASK	,	V_17
"upll"	,	L_3
EINVAL	,	V_29
camdivn	,	V_5
KERN_ERR	,	V_28
__init	,	T_1
subsys_interface_register	,	F_16
ucon2	,	V_11
ucon1	,	V_10
ucon0	,	V_9
subsys_interface	,	V_23
S3C2440_UCON2_DIVMASK	,	V_19
clk_disable	,	F_14
IS_ERR	,	F_9
