# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:12:32 on Sep 10,2025
# vlog -reportprogress 300 d_ff.v "+acc" 
# -- Compiling module d
# -- Compiling module d_tb
# -- Compiling module d_ff
# -- Compiling module d_ff_tb
# 
# Top level modules:
# 	d_tb
# 	d_ff_tb
# End time: 19:12:32 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim d_ff_tb 
# Start time: 19:12:32 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.d_ff_tb(fast)
# Loading work.d_ff(fast)
# Loading work.d(fast)
# clk=0 rst=0 d=x Q=0 Qbar=1 $time=0
# clk=1 rst=0 d=x Q=0 Qbar=1 $time=5
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=10
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=15
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=20
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=25
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=30
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=35
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=40
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=45
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=50
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=55
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=60
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=65
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=70
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=75
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=80
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=85
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=90
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=95
# ** Note: $stop    : d_ff.v(33)
#    Time: 100 ns  Iteration: 0  Instance: /d_ff_tb
# Break in Module d_ff_tb at d_ff.v line 33
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:13:20 on Sep 10,2025
# vlog -reportprogress 300 d_ff.v "+acc" 
# -- Compiling module d
# -- Compiling module d_tb
# -- Compiling module d_ff
# -- Compiling module d_ff_tb
# 
# Top level modules:
# 	d_tb
# 	d_ff_tb
# End time: 19:13:20 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:13:24 on Sep 10,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim d_ff_tb 
# Start time: 19:13:24 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.d_ff_tb(fast)
# Loading work.d_ff(fast)
# Loading work.d(fast)
# clk=0 rst=0 d=x Q=0 Qbar=1 $time=0
# clk=1 rst=0 d=x Q=0 Qbar=1 $time=5
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=10
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=15
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=20
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=25
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=30
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=35
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=40
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=45
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=50
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=55
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=60
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=65
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=70
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=75
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=80
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=85
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=90
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=95
# ** Note: $stop    : d_ff.v(33)
#    Time: 100 ns  Iteration: 0  Instance: /d_ff_tb
# Break in Module d_ff_tb at d_ff.v line 33
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:15:32 on Sep 10,2025
# vlog -reportprogress 300 d_ff.v "+acc" 
# -- Compiling module d
# -- Compiling module d_tb
# -- Compiling module d_ff
# -- Compiling module d_ff_tb
# 
# Top level modules:
# 	d_tb
# 	d_ff_tb
# End time: 19:15:32 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:15:34 on Sep 10,2025, Elapsed time: 0:02:10
# Errors: 0, Warnings: 0
# vsim d_ff_tb 
# Start time: 19:15:34 on Sep 10,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.d_ff_tb(fast)
# Loading work.d_ff(fast)
# Loading work.d(fast)
# clk=0 rst=0 d=x Q=0 Qbar=1 $time=0
# clk=1 rst=0 d=x Q=0 Qbar=1 $time=5
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=10
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=15
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=20
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=25
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=30
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=35
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=40
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=45
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=50
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=55
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=60
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=65
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=70
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=75
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=80
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=85
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=90
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=95
# ** Note: $stop    : d_ff.v(33)
#    Time: 100 ns  Iteration: 0  Instance: /d_ff_tb
# Break in Module d_ff_tb at d_ff.v line 33
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:16:54 on Sep 10,2025
# vlog -reportprogress 300 d_ff.v "+acc" 
# -- Compiling module d
# -- Compiling module d_tb
# -- Compiling module d_ff
# -- Compiling module d_ff_tb
# 
# Top level modules:
# 	d_tb
# 	d_ff_tb
# End time: 19:16:54 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:16:58 on Sep 10,2025, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
# vsim d_ff_tb 
# Start time: 19:16:58 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.d_ff_tb(fast)
# Loading work.d_ff(fast)
# Loading work.d(fast)
# clk=0 rst=0 d=x Q=0 Qbar=1 $time=0
# clk=1 rst=0 d=x Q=0 Qbar=1 $time=5
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=10
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=15
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=16
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=20
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=25
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=30
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=35
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=40
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=45
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=50
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=52
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=55
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=58
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=60
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=65
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=70
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=75
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=76
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=80
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=85
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=88
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=90
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=94
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=95
# ** Note: $stop    : d_ff.v(33)
#    Time: 100 ns  Iteration: 0  Instance: /d_ff_tb
# Break in Module d_ff_tb at d_ff.v line 33
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:18:09 on Sep 10,2025
# vlog -reportprogress 300 d_ff.v "+acc" 
# -- Compiling module d
# -- Compiling module d_tb
# -- Compiling module d_ff
# -- Compiling module d_ff_tb
# 
# Top level modules:
# 	d_tb
# 	d_ff_tb
# End time: 19:18:10 on Sep 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:18:13 on Sep 10,2025, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
# vsim d_ff_tb 
# Start time: 19:18:13 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.d_ff_tb(fast)
# Loading work.d_ff(fast)
# Loading work.d(fast)
# clk=0 rst=0 d=x Q=0 Qbar=1 $time=0
# clk=1 rst=0 d=x Q=0 Qbar=1 $time=5
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=10
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=13
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=15
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=20
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=25
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=30
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=31
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=34
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=35
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=40
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=43
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=45
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=49
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=50
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=52
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=55
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=58
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=60
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=61
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=64
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=65
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=70
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=75
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=80
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=85
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=90
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=95
# ** Note: $stop    : d_ff.v(33)
#    Time: 100 ns  Iteration: 0  Instance: /d_ff_tb
# Break in Module d_ff_tb at d_ff.v line 33
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:19:55 on Sep 10,2025
# vlog -reportprogress 300 d_ff.v "+acc" 
# -- Compiling module d
# -- Compiling module d_tb
# -- Compiling module d_ff
# -- Compiling module d_ff_tb
# 
# Top level modules:
# 	d_tb
# 	d_ff_tb
# End time: 19:19:55 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:19:58 on Sep 10,2025, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
# vsim d_ff_tb 
# Start time: 19:19:58 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.d_ff_tb(fast)
# Loading work.d_ff(fast)
# Loading work.d(fast)
# clk=0 rst=0 d=x Q=0 Qbar=1 $time=0
# clk=1 rst=0 d=x Q=0 Qbar=1 $time=5
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=10
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=13
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=15
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=20
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=25
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=30
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=31
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=34
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=35
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=40
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=43
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=45
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=49
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=50
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=52
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=55
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=58
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=60
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=61
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=64
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=65
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=70
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=75
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=80
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=85
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=90
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=95
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=100
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=105
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=110
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=115
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=120
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=125
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=130
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=135
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=140
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=145
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=150
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=155
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=160
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=165
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=170
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=175
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=180
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=185
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=190
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=195
# ** Note: $stop    : d_ff.v(33)
#    Time: 200 ns  Iteration: 0  Instance: /d_ff_tb
# Break in Module d_ff_tb at d_ff.v line 33
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:25:14 on Sep 10,2025
# vlog -reportprogress 300 d_ff.v "+acc" 
# -- Compiling module d
# -- Compiling module d_tb
# -- Compiling module d_ff
# -- Compiling module d_ff_tb
# 
# Top level modules:
# 	d_tb
# 	d_ff_tb
# End time: 19:25:14 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:25:18 on Sep 10,2025, Elapsed time: 0:05:20
# Errors: 0, Warnings: 0
# vsim d_ff_tb 
# Start time: 19:25:18 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.d_ff_tb(fast)
# Loading work.d_ff(fast)
# Loading work.d(fast)
# clk=0 rst=0 d=x Q=0 Qbar=1 $time=0
# clk=1 rst=0 d=x Q=0 Qbar=1 $time=5
# clk=0 rst=1 d=x Q=0 Qbar=1 $time=10
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=14
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=15
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=20
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=21
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=25
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=30
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=35
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=40
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=45
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=50
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=55
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=60
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=63
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=65
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=70
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=75
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=80
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=84
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=85
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=90
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=91
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=95
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=100
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=105
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=110
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=112
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=115
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=119
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=120
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=125
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=126
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=130
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=133
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=135
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=140
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=145
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=150
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=155
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=160
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=165
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=170
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=175
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=180
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=185
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=190
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=195
# ** Note: $stop    : d_ff.v(34)
#    Time: 200 ns  Iteration: 0  Instance: /d_ff_tb
# Break in Module d_ff_tb at d_ff.v line 34
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:31:39 on Sep 10,2025
# vlog -reportprogress 300 d_ff.v "+acc" 
# -- Compiling module d
# -- Compiling module d_tb
# -- Compiling module d_ff
# -- Compiling module d_ff_tb
# 
# Top level modules:
# 	d_tb
# 	d_ff_tb
# End time: 19:31:39 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:31:43 on Sep 10,2025, Elapsed time: 0:06:25
# Errors: 0, Warnings: 0
# vsim d_ff_tb 
# Start time: 19:31:43 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.d_ff_tb(fast)
# Loading work.d_ff(fast)
# Loading work.d(fast)
# clk=0 rst=0 d=x Q=0 Qbar=1 $time=0
# clk=0 rst=1 d=x Q=0 Qbar=1 $time=6
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=7
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=10
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=11
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=20
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=30
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=35
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=39
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=40
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=47
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=50
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=51
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=59
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=60
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=63
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=67
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=70
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=71
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=75
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=79
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=80
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=90
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=100
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=110
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=120
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=130
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=140
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=150
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=160
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=170
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=180
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=190
# ** Note: $stop    : d_ff.v(34)
#    Time: 200 ns  Iteration: 0  Instance: /d_ff_tb
# Break in Module d_ff_tb at d_ff.v line 34
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:34:25 on Sep 10,2025
# vlog -reportprogress 300 d_ff.v "+acc" 
# -- Compiling module d
# -- Compiling module d_tb
# -- Compiling module d_ff
# -- Compiling module d_ff_tb
# 
# Top level modules:
# 	d_tb
# 	d_ff_tb
# End time: 19:34:25 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:34:26 on Sep 10,2025, Elapsed time: 0:02:43
# Errors: 0, Warnings: 0
# vsim d_ff_tb 
# Start time: 19:34:26 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.d_ff_tb(fast)
# Loading work.d_ff(fast)
# Loading work.d(fast)
# clk=0 rst=0 d=x Q=0 Qbar=1 $time=0
# clk=0 rst=1 d=x Q=0 Qbar=1 $time=6
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=7
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=10
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=11
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=20
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=30
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=35
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=39
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=40
# clk=0 rst=1 d=0 Q=1 Qbar=0 $time=47
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=50
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=51
# clk=1 rst=1 d=0 Q=1 Qbar=0 $time=59
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=60
# clk=0 rst=1 d=1 Q=0 Qbar=1 $time=63
# clk=0 rst=1 d=0 Q=0 Qbar=1 $time=67
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=70
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=71
# clk=1 rst=1 d=0 Q=0 Qbar=1 $time=75
# clk=1 rst=1 d=1 Q=0 Qbar=1 $time=79
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=80
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=90
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=100
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=110
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=120
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=130
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=140
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=150
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=160
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=170
# clk=0 rst=1 d=1 Q=1 Qbar=0 $time=180
# clk=1 rst=1 d=1 Q=1 Qbar=0 $time=190
# ** Note: $stop    : d_ff.v(34)
#    Time: 200 ns  Iteration: 0  Instance: /d_ff_tb
# Break in Module d_ff_tb at d_ff.v line 34
# End time: 20:27:11 on Sep 10,2025, Elapsed time: 0:52:45
# Errors: 0, Warnings: 0
