
ice_ice_arduino.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000d2c  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080d2c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000088  20000434  00081160  00020434  2**2
                  ALLOC
  3 .stack        00000404  200004bc  000811e8  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008c0  000815ec  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00004965  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000ca1  00000000  00000000  00024e1b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001027  00000000  00000000  00025abc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000150  00000000  00000000  00026ae3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000128  00000000  00000000  00026c33  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011a29  00000000  00000000  00026d5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000030e2  00000000  00000000  00038784  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00054328  00000000  00000000  0003b866  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000484  00000000  00000000  0008fb90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 08 00 20 45 04 08 00 41 04 08 00 41 04 08 00     ... E...A...A...
   80010:	41 04 08 00 41 04 08 00 41 04 08 00 00 00 00 00     A...A...A.......
	...
   8002c:	41 04 08 00 41 04 08 00 00 00 00 00 41 04 08 00     A...A.......A...
   8003c:	41 04 08 00 41 04 08 00 41 04 08 00 41 04 08 00     A...A...A...A...
   8004c:	41 04 08 00 41 04 08 00 41 04 08 00 41 04 08 00     A...A...A...A...
   8005c:	41 04 08 00 f9 09 08 00 41 04 08 00 00 00 00 00     A.......A.......
   8006c:	41 04 08 00 41 04 08 00 41 04 08 00 41 04 08 00     A...A...A...A...
	...
   80084:	41 04 08 00 41 04 08 00 41 04 08 00 41 04 08 00     A...A...A...A...
   80094:	41 04 08 00 41 04 08 00 41 04 08 00 41 04 08 00     A...A...A...A...
   800a4:	00 00 00 00 41 04 08 00 41 04 08 00 41 04 08 00     ....A...A...A...
   800b4:	41 04 08 00 41 04 08 00 41 04 08 00 41 04 08 00     A...A...A...A...
   800c4:	41 04 08 00 41 04 08 00 41 04 08 00 41 04 08 00     A...A...A...A...
   800d4:	41 04 08 00 41 04 08 00 41 04 08 00 41 04 08 00     A...A...A...A...
   800e4:	41 04 08 00 41 04 08 00 e5 02 08 00 41 04 08 00     A...A.......A...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080d2c 	.word	0x00080d2c

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080d2c 	.word	0x00080d2c
   80154:	20000438 	.word	0x20000438
   80158:	00080d2c 	.word	0x00080d2c
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80164:	1855      	adds	r5, r2, r1
   80166:	2908      	cmp	r1, #8
   80168:	bf98      	it	ls
   8016a:	2a08      	cmpls	r2, #8
   8016c:	d864      	bhi.n	80238 <can_init+0xd8>
   8016e:	460e      	mov	r6, r1
   80170:	2d08      	cmp	r5, #8
   80172:	dc61      	bgt.n	80238 <can_init+0xd8>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   80174:	4a32      	ldr	r2, [pc, #200]	; (80240 <can_init+0xe0>)
   80176:	6813      	ldr	r3, [r2, #0]
   80178:	f023 0301 	bic.w	r3, r3, #1
   8017c:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   8017e:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80180:	4b30      	ldr	r3, [pc, #192]	; (80244 <can_init+0xe4>)
   80182:	f44f 7440 	mov.w	r4, #768	; 0x300
   80186:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   80188:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   8018a:	f024 0403 	bic.w	r4, r4, #3
   8018e:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80190:	2403      	movs	r4, #3
   80192:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   80194:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   80196:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8019a:	4c2b      	ldr	r4, [pc, #172]	; (80248 <can_init+0xe8>)
   8019c:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801a0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801a8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801ac:	6150      	str	r0, [r2, #20]
	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801ae:	42a9      	cmp	r1, r5
   801b0:	dc40      	bgt.n	80234 <can_init+0xd4>
   801b2:	460a      	mov	r2, r1
   801b4:	2400      	movs	r4, #0
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801b6:	46a1      	mov	r9, r4
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80240 <can_init+0xe0>
   801bc:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801c0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801c4:	2701      	movs	r7, #1
   801c6:	0153      	lsls	r3, r2, #5
   801c8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801cc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801d0:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801d4:	4443      	add	r3, r8
   801d6:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801da:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   801de:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   801e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   801e6:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801ea:	fa07 f302 	lsl.w	r3, r7, r2
   801ee:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801f0:	3201      	adds	r2, #1
   801f2:	4295      	cmp	r5, r2
   801f4:	dae7      	bge.n	801c6 <can_init+0x66>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
   801f6:	b181      	cbz	r1, 8021a <can_init+0xba>
   801f8:	2300      	movs	r3, #0
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801fa:	4911      	ldr	r1, [pc, #68]	; (80240 <can_init+0xe0>)
   801fc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80200:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80204:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80208:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   8020c:	f103 0210 	add.w	r2, r3, #16
   80210:	0152      	lsls	r2, r2, #5
   80212:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80214:	3301      	adds	r3, #1
   80216:	429e      	cmp	r6, r3
   80218:	d1f4      	bne.n	80204 <can_init+0xa4>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   8021a:	4b09      	ldr	r3, [pc, #36]	; (80240 <can_init+0xe0>)
   8021c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8021e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80222:	4a0a      	ldr	r2, [pc, #40]	; (8024c <can_init+0xec>)
   80224:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80226:	681a      	ldr	r2, [r3, #0]
   80228:	f042 0201 	orr.w	r2, r2, #1
   8022c:	601a      	str	r2, [r3, #0]

	return 0;
   8022e:	2000      	movs	r0, #0
   80230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint32_t can_ier = 0;
   80234:	2400      	movs	r4, #0
   80236:	e7de      	b.n	801f6 <can_init+0x96>
		return 1; //Too many mailboxes is configured
   80238:	2001      	movs	r0, #1
}
   8023a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8023e:	bf00      	nop
   80240:	400b4000 	.word	0x400b4000
   80244:	400e0e00 	.word	0x400e0e00
   80248:	1000102b 	.word	0x1000102b
   8024c:	e000e100 	.word	0xe000e100

00080250 <can_init_def_tx_rx_mb>:
{
   80250:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80252:	2202      	movs	r2, #2
   80254:	2101      	movs	r1, #1
   80256:	4b01      	ldr	r3, [pc, #4]	; (8025c <can_init_def_tx_rx_mb+0xc>)
   80258:	4798      	blx	r3
}
   8025a:	bd08      	pop	{r3, pc}
   8025c:	00080161 	.word	0x00080161

00080260 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80260:	014b      	lsls	r3, r1, #5
   80262:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80266:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8026a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8026e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80272:	d033      	beq.n	802dc <can_receive+0x7c>
{
   80274:	b430      	push	{r4, r5}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   80276:	014b      	lsls	r3, r1, #5
   80278:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80280:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80284:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80288:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8028c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80290:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80292:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80296:	f3c3 4303 	ubfx	r3, r3, #16, #4
   8029a:	7083      	strb	r3, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   8029c:	461d      	mov	r5, r3
   8029e:	b15b      	cbz	r3, 802b8 <can_receive+0x58>
   802a0:	3003      	adds	r0, #3
   802a2:	2300      	movs	r3, #0
		{
			if(i < 4)
   802a4:	2b03      	cmp	r3, #3
			{
				can_msg->data[i] = (char)(data_low & 0xff);
   802a6:	bfd9      	ittee	le
   802a8:	7002      	strble	r2, [r0, #0]
				data_low = data_low >> 8;
   802aa:	0a12      	lsrle	r2, r2, #8
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   802ac:	7004      	strbgt	r4, [r0, #0]
				data_high = data_high >> 8;
   802ae:	0a24      	lsrgt	r4, r4, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802b0:	3301      	adds	r3, #1
   802b2:	3001      	adds	r0, #1
   802b4:	42ab      	cmp	r3, r5
   802b6:	d1f5      	bne.n	802a4 <can_receive+0x44>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802b8:	4b09      	ldr	r3, [pc, #36]	; (802e0 <can_receive+0x80>)
   802ba:	f101 0210 	add.w	r2, r1, #16
   802be:	0152      	lsls	r2, r2, #5
   802c0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802c4:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   802c6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ca:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802d2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802d6:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   802d8:	bc30      	pop	{r4, r5}
   802da:	4770      	bx	lr
		return 1;
   802dc:	2001      	movs	r0, #1
   802de:	4770      	bx	lr
   802e0:	400b4000 	.word	0x400b4000

000802e4 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   802e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802e8:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
   802ea:	4845      	ldr	r0, [pc, #276]	; (80400 <CAN0_Handler+0x11c>)
   802ec:	4b45      	ldr	r3, [pc, #276]	; (80404 <CAN0_Handler+0x120>)
   802ee:	4798      	blx	r3
	char can_sr = CAN0->CAN_SR; 
   802f0:	4b45      	ldr	r3, [pc, #276]	; (80408 <CAN0_Handler+0x124>)
   802f2:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802f4:	f014 0f06 	tst.w	r4, #6
   802f8:	d049      	beq.n	8038e <CAN0_Handler+0xaa>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802fa:	f014 0f02 	tst.w	r4, #2
   802fe:	d151      	bne.n	803a4 <CAN0_Handler+0xc0>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   80300:	f014 0f04 	tst.w	r4, #4
   80304:	d053      	beq.n	803ae <CAN0_Handler+0xca>
		
		{
			can_receive(&message, 2);
   80306:	2102      	movs	r1, #2
   80308:	a801      	add	r0, sp, #4
   8030a:	4b40      	ldr	r3, [pc, #256]	; (8040c <CAN0_Handler+0x128>)
   8030c:	4798      	blx	r3
		else
		{
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}
		
		if(message.id < 0x00ff && message.id > 0x000f){
   8030e:	f8bd 1004 	ldrh.w	r1, [sp, #4]
   80312:	f1a1 0310 	sub.w	r3, r1, #16
   80316:	b29b      	uxth	r3, r3
   80318:	2bee      	cmp	r3, #238	; 0xee
   8031a:	d84c      	bhi.n	803b6 <CAN0_Handler+0xd2>
			//interpret_joystick
			joystick.x_val = (message.data[3] == 0x11) ? message.data[0] : message.data[0]*-1;
   8031c:	f89d 300a 	ldrb.w	r3, [sp, #10]
   80320:	2b11      	cmp	r3, #17
   80322:	bf0f      	iteee	eq
   80324:	f99d 3007 	ldrsbeq.w	r3, [sp, #7]
   80328:	f89d 3007 	ldrbne.w	r3, [sp, #7]
   8032c:	425b      	negne	r3, r3
   8032e:	b25b      	sxtbne	r3, r3
   80330:	4a37      	ldr	r2, [pc, #220]	; (80410 <CAN0_Handler+0x12c>)
   80332:	7013      	strb	r3, [r2, #0]
			joystick.y_val = (message.data[4] == 0x11) ? message.data[1] : message.data[1]*-1;
   80334:	f89d 300b 	ldrb.w	r3, [sp, #11]
   80338:	2b11      	cmp	r3, #17
   8033a:	bf0f      	iteee	eq
   8033c:	f99d 3008 	ldrsbeq.w	r3, [sp, #8]
   80340:	f89d 3008 	ldrbne.w	r3, [sp, #8]
   80344:	425b      	negne	r3, r3
   80346:	b25b      	sxtbne	r3, r3
   80348:	4e31      	ldr	r6, [pc, #196]	; (80410 <CAN0_Handler+0x12c>)
   8034a:	7073      	strb	r3, [r6, #1]
			joystick.butt_pressed = message.data[2];
   8034c:	f89d 3009 	ldrb.w	r3, [sp, #9]
   80350:	70b3      	strb	r3, [r6, #2]
			
			printf("Joystick message/data incoming: \n\r");
   80352:	4830      	ldr	r0, [pc, #192]	; (80414 <CAN0_Handler+0x130>)
   80354:	4d2b      	ldr	r5, [pc, #172]	; (80404 <CAN0_Handler+0x120>)
   80356:	47a8      	blx	r5
			if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
   80358:	f8bd 1004 	ldrh.w	r1, [sp, #4]
   8035c:	482e      	ldr	r0, [pc, #184]	; (80418 <CAN0_Handler+0x134>)
   8035e:	47a8      	blx	r5
			if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
   80360:	f89d 1006 	ldrb.w	r1, [sp, #6]
   80364:	482d      	ldr	r0, [pc, #180]	; (8041c <CAN0_Handler+0x138>)
   80366:	47a8      	blx	r5
			
			if(DEBUG_INTERRUPT)printf("joystick x-direction: %d ", joystick.x_val);
   80368:	f996 1000 	ldrsb.w	r1, [r6]
   8036c:	482c      	ldr	r0, [pc, #176]	; (80420 <CAN0_Handler+0x13c>)
   8036e:	47a8      	blx	r5
			if(DEBUG_INTERRUPT)printf("\n\r");
   80370:	4f2c      	ldr	r7, [pc, #176]	; (80424 <CAN0_Handler+0x140>)
   80372:	4638      	mov	r0, r7
   80374:	47a8      	blx	r5
			if(DEBUG_INTERRUPT)printf("joystick y-direction: %d ", joystick.y_val);
   80376:	f996 1001 	ldrsb.w	r1, [r6, #1]
   8037a:	482b      	ldr	r0, [pc, #172]	; (80428 <CAN0_Handler+0x144>)
   8037c:	47a8      	blx	r5
			if(DEBUG_INTERRUPT)printf("\n\r");
   8037e:	4638      	mov	r0, r7
   80380:	47a8      	blx	r5
			if(DEBUG_INTERRUPT)printf("joystick button: %d ", joystick.butt_pressed);
   80382:	f996 1002 	ldrsb.w	r1, [r6, #2]
   80386:	4829      	ldr	r0, [pc, #164]	; (8042c <CAN0_Handler+0x148>)
   80388:	47a8      	blx	r5
			if(DEBUG_INTERRUPT)printf("\n\r");
   8038a:	4638      	mov	r0, r7
   8038c:	47a8      	blx	r5
			if(DEBUG_INTERRUPT)printf("\n\r");
		}
		
	}
	
	if(can_sr & CAN_SR_MB0)
   8038e:	f014 0f01 	tst.w	r4, #1
   80392:	d12d      	bne.n	803f0 <CAN0_Handler+0x10c>
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80394:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80398:	4b25      	ldr	r3, [pc, #148]	; (80430 <CAN0_Handler+0x14c>)
   8039a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   8039e:	b004      	add	sp, #16
   803a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			can_receive(&message, 1);
   803a4:	2101      	movs	r1, #1
   803a6:	a801      	add	r0, sp, #4
   803a8:	4b18      	ldr	r3, [pc, #96]	; (8040c <CAN0_Handler+0x128>)
   803aa:	4798      	blx	r3
   803ac:	e7af      	b.n	8030e <CAN0_Handler+0x2a>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   803ae:	4821      	ldr	r0, [pc, #132]	; (80434 <CAN0_Handler+0x150>)
   803b0:	4b14      	ldr	r3, [pc, #80]	; (80404 <CAN0_Handler+0x120>)
   803b2:	4798      	blx	r3
   803b4:	e7ab      	b.n	8030e <CAN0_Handler+0x2a>
			if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
   803b6:	4818      	ldr	r0, [pc, #96]	; (80418 <CAN0_Handler+0x134>)
   803b8:	4d12      	ldr	r5, [pc, #72]	; (80404 <CAN0_Handler+0x120>)
   803ba:	47a8      	blx	r5
			if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
   803bc:	f89d 1006 	ldrb.w	r1, [sp, #6]
   803c0:	4816      	ldr	r0, [pc, #88]	; (8041c <CAN0_Handler+0x138>)
   803c2:	47a8      	blx	r5
			for (int i = 0; i < message.data_length; i++)
   803c4:	f89d 3006 	ldrb.w	r3, [sp, #6]
   803c8:	b173      	cbz	r3, 803e8 <CAN0_Handler+0x104>
   803ca:	f10d 0607 	add.w	r6, sp, #7
   803ce:	2500      	movs	r5, #0
				if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
   803d0:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8043c <CAN0_Handler+0x158>
   803d4:	4f0b      	ldr	r7, [pc, #44]	; (80404 <CAN0_Handler+0x120>)
   803d6:	f816 1b01 	ldrb.w	r1, [r6], #1
   803da:	4640      	mov	r0, r8
   803dc:	47b8      	blx	r7
			for (int i = 0; i < message.data_length; i++)
   803de:	3501      	adds	r5, #1
   803e0:	f89d 3006 	ldrb.w	r3, [sp, #6]
   803e4:	42ab      	cmp	r3, r5
   803e6:	dcf6      	bgt.n	803d6 <CAN0_Handler+0xf2>
			if(DEBUG_INTERRUPT)printf("\n\r");
   803e8:	480e      	ldr	r0, [pc, #56]	; (80424 <CAN0_Handler+0x140>)
   803ea:	4b06      	ldr	r3, [pc, #24]	; (80404 <CAN0_Handler+0x120>)
   803ec:	4798      	blx	r3
   803ee:	e7ce      	b.n	8038e <CAN0_Handler+0xaa>
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
   803f0:	4811      	ldr	r0, [pc, #68]	; (80438 <CAN0_Handler+0x154>)
   803f2:	4b04      	ldr	r3, [pc, #16]	; (80404 <CAN0_Handler+0x120>)
   803f4:	4798      	blx	r3
		CAN0->CAN_IDR = CAN_IER_MB0;
   803f6:	2201      	movs	r2, #1
   803f8:	4b03      	ldr	r3, [pc, #12]	; (80408 <CAN0_Handler+0x124>)
   803fa:	609a      	str	r2, [r3, #8]
   803fc:	e7ca      	b.n	80394 <CAN0_Handler+0xb0>
   803fe:	bf00      	nop
   80400:	00080bd0 	.word	0x00080bd0
   80404:	00080949 	.word	0x00080949
   80408:	400b4000 	.word	0x400b4000
   8040c:	00080261 	.word	0x00080261
   80410:	20000450 	.word	0x20000450
   80414:	00080c10 	.word	0x00080c10
   80418:	00080c34 	.word	0x00080c34
   8041c:	00080c48 	.word	0x00080c48
   80420:	00080c64 	.word	0x00080c64
   80424:	00080c30 	.word	0x00080c30
   80428:	00080c80 	.word	0x00080c80
   8042c:	00080c9c 	.word	0x00080c9c
   80430:	e000e100 	.word	0xe000e100
   80434:	00080be4 	.word	0x00080be4
   80438:	00080cb8 	.word	0x00080cb8
   8043c:	00080cb4 	.word	0x00080cb4

00080440 <Dummy_Handler>:
   80440:	e7fe      	b.n	80440 <Dummy_Handler>
	...

00080444 <Reset_Handler>:
   80444:	b508      	push	{r3, lr}
   80446:	4b18      	ldr	r3, [pc, #96]	; (804a8 <Reset_Handler+0x64>)
   80448:	4a18      	ldr	r2, [pc, #96]	; (804ac <Reset_Handler+0x68>)
   8044a:	429a      	cmp	r2, r3
   8044c:	d010      	beq.n	80470 <Reset_Handler+0x2c>
   8044e:	4b18      	ldr	r3, [pc, #96]	; (804b0 <Reset_Handler+0x6c>)
   80450:	4a15      	ldr	r2, [pc, #84]	; (804a8 <Reset_Handler+0x64>)
   80452:	429a      	cmp	r2, r3
   80454:	d20c      	bcs.n	80470 <Reset_Handler+0x2c>
   80456:	3b01      	subs	r3, #1
   80458:	1a9b      	subs	r3, r3, r2
   8045a:	f023 0303 	bic.w	r3, r3, #3
   8045e:	3304      	adds	r3, #4
   80460:	4413      	add	r3, r2
   80462:	4912      	ldr	r1, [pc, #72]	; (804ac <Reset_Handler+0x68>)
   80464:	f851 0b04 	ldr.w	r0, [r1], #4
   80468:	f842 0b04 	str.w	r0, [r2], #4
   8046c:	429a      	cmp	r2, r3
   8046e:	d1f9      	bne.n	80464 <Reset_Handler+0x20>
   80470:	4b10      	ldr	r3, [pc, #64]	; (804b4 <Reset_Handler+0x70>)
   80472:	4a11      	ldr	r2, [pc, #68]	; (804b8 <Reset_Handler+0x74>)
   80474:	429a      	cmp	r2, r3
   80476:	d20a      	bcs.n	8048e <Reset_Handler+0x4a>
   80478:	3b01      	subs	r3, #1
   8047a:	1a9b      	subs	r3, r3, r2
   8047c:	f023 0303 	bic.w	r3, r3, #3
   80480:	3304      	adds	r3, #4
   80482:	4413      	add	r3, r2
   80484:	2100      	movs	r1, #0
   80486:	f842 1b04 	str.w	r1, [r2], #4
   8048a:	4293      	cmp	r3, r2
   8048c:	d1fb      	bne.n	80486 <Reset_Handler+0x42>
   8048e:	4b0b      	ldr	r3, [pc, #44]	; (804bc <Reset_Handler+0x78>)
   80490:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80494:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80498:	4a09      	ldr	r2, [pc, #36]	; (804c0 <Reset_Handler+0x7c>)
   8049a:	6093      	str	r3, [r2, #8]
   8049c:	4b09      	ldr	r3, [pc, #36]	; (804c4 <Reset_Handler+0x80>)
   8049e:	4798      	blx	r3
   804a0:	4b09      	ldr	r3, [pc, #36]	; (804c8 <Reset_Handler+0x84>)
   804a2:	4798      	blx	r3
   804a4:	e7fe      	b.n	804a4 <Reset_Handler+0x60>
   804a6:	bf00      	nop
   804a8:	20000000 	.word	0x20000000
   804ac:	00080d2c 	.word	0x00080d2c
   804b0:	20000434 	.word	0x20000434
   804b4:	200004bc 	.word	0x200004bc
   804b8:	20000434 	.word	0x20000434
   804bc:	00080000 	.word	0x00080000
   804c0:	e000ed00 	.word	0xe000ed00
   804c4:	00080a61 	.word	0x00080a61
   804c8:	00080571 	.word	0x00080571

000804cc <SystemInit>:
   804cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
   804d0:	4a20      	ldr	r2, [pc, #128]	; (80554 <SystemInit+0x88>)
   804d2:	6013      	str	r3, [r2, #0]
   804d4:	f502 7200 	add.w	r2, r2, #512	; 0x200
   804d8:	6013      	str	r3, [r2, #0]
   804da:	4b1f      	ldr	r3, [pc, #124]	; (80558 <SystemInit+0x8c>)
   804dc:	6a1b      	ldr	r3, [r3, #32]
   804de:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   804e2:	d107      	bne.n	804f4 <SystemInit+0x28>
   804e4:	4a1d      	ldr	r2, [pc, #116]	; (8055c <SystemInit+0x90>)
   804e6:	4b1c      	ldr	r3, [pc, #112]	; (80558 <SystemInit+0x8c>)
   804e8:	621a      	str	r2, [r3, #32]
   804ea:	461a      	mov	r2, r3
   804ec:	6e93      	ldr	r3, [r2, #104]	; 0x68
   804ee:	f013 0f01 	tst.w	r3, #1
   804f2:	d0fb      	beq.n	804ec <SystemInit+0x20>
   804f4:	4a1a      	ldr	r2, [pc, #104]	; (80560 <SystemInit+0x94>)
   804f6:	4b18      	ldr	r3, [pc, #96]	; (80558 <SystemInit+0x8c>)
   804f8:	621a      	str	r2, [r3, #32]
   804fa:	461a      	mov	r2, r3
   804fc:	6e93      	ldr	r3, [r2, #104]	; 0x68
   804fe:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80502:	d0fb      	beq.n	804fc <SystemInit+0x30>
   80504:	4a14      	ldr	r2, [pc, #80]	; (80558 <SystemInit+0x8c>)
   80506:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80508:	f023 0303 	bic.w	r3, r3, #3
   8050c:	f043 0301 	orr.w	r3, r3, #1
   80510:	6313      	str	r3, [r2, #48]	; 0x30
   80512:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80514:	f013 0f08 	tst.w	r3, #8
   80518:	d0fb      	beq.n	80512 <SystemInit+0x46>
   8051a:	4a12      	ldr	r2, [pc, #72]	; (80564 <SystemInit+0x98>)
   8051c:	4b0e      	ldr	r3, [pc, #56]	; (80558 <SystemInit+0x8c>)
   8051e:	629a      	str	r2, [r3, #40]	; 0x28
   80520:	461a      	mov	r2, r3
   80522:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80524:	f013 0f02 	tst.w	r3, #2
   80528:	d0fb      	beq.n	80522 <SystemInit+0x56>
   8052a:	2211      	movs	r2, #17
   8052c:	4b0a      	ldr	r3, [pc, #40]	; (80558 <SystemInit+0x8c>)
   8052e:	631a      	str	r2, [r3, #48]	; 0x30
   80530:	461a      	mov	r2, r3
   80532:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80534:	f013 0f08 	tst.w	r3, #8
   80538:	d0fb      	beq.n	80532 <SystemInit+0x66>
   8053a:	2212      	movs	r2, #18
   8053c:	4b06      	ldr	r3, [pc, #24]	; (80558 <SystemInit+0x8c>)
   8053e:	631a      	str	r2, [r3, #48]	; 0x30
   80540:	461a      	mov	r2, r3
   80542:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80544:	f013 0f08 	tst.w	r3, #8
   80548:	d0fb      	beq.n	80542 <SystemInit+0x76>
   8054a:	4a07      	ldr	r2, [pc, #28]	; (80568 <SystemInit+0x9c>)
   8054c:	4b07      	ldr	r3, [pc, #28]	; (8056c <SystemInit+0xa0>)
   8054e:	601a      	str	r2, [r3, #0]
   80550:	4770      	bx	lr
   80552:	bf00      	nop
   80554:	400e0a00 	.word	0x400e0a00
   80558:	400e0600 	.word	0x400e0600
   8055c:	00370809 	.word	0x00370809
   80560:	01370809 	.word	0x01370809
   80564:	200d3f01 	.word	0x200d3f01
   80568:	0501bd00 	.word	0x0501bd00
   8056c:	20000000 	.word	0x20000000

00080570 <main>:
#include "uart.h"
#include "printf-stdarg.h"


int main(void)
{
   80570:	b508      	push	{r3, lr}
    /* Initialize the SAM system */
    SystemInit();
   80572:	4b39      	ldr	r3, [pc, #228]	; (80658 <main+0xe8>)
   80574:	4798      	blx	r3
	WDT->WDT_MR |= 1 << 15;
   80576:	4a39      	ldr	r2, [pc, #228]	; (8065c <main+0xec>)
   80578:	6853      	ldr	r3, [r2, #4]
   8057a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   8057e:	6053      	str	r3, [r2, #4]
	configure_uart();
   80580:	4b37      	ldr	r3, [pc, #220]	; (80660 <main+0xf0>)
   80582:	4798      	blx	r3
	can_init_def_tx_rx_mb(0x00290561); // 0x00290561 = 0b 00000000001010010000010101100001// 0b000000000000100100010001000100010
   80584:	4837      	ldr	r0, [pc, #220]	; (80664 <main+0xf4>)
   80586:	4b38      	ldr	r3, [pc, #224]	; (80668 <main+0xf8>)
   80588:	4798      	blx	r3
	
	printf("hello\n\r");
   8058a:	4838      	ldr	r0, [pc, #224]	; (8066c <main+0xfc>)
   8058c:	4b38      	ldr	r3, [pc, #224]	; (80670 <main+0x100>)
   8058e:	4798      	blx	r3
	//PMC->PMC_MCKR = 0b00000000000000000000000001110010;

	
	PMC->PMC_PCER0 |= PMC_PCER0_PID11; //Peripheral Clock Enable Register 0, Peripheral Clock 14 Enable
   80590:	4b38      	ldr	r3, [pc, #224]	; (80674 <main+0x104>)
   80592:	691a      	ldr	r2, [r3, #16]
   80594:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   80598:	611a      	str	r2, [r3, #16]
	//PIOA->PIO_WPMR &= ~PIO_WPMR_WPEN; //Write Protect Mode Register, Write Protect Enable
	
	PMC->PMC_PCER0 |= PMC_PCER1_PID36; //enable pwm controller
   8059a:	691a      	ldr	r2, [r3, #16]
   8059c:	f042 0210 	orr.w	r2, r2, #16
   805a0:	611a      	str	r2, [r3, #16]
	
	PWM->PWM_CLK |= 0x00010001; // select mck with noe dividers
   805a2:	4b35      	ldr	r3, [pc, #212]	; (80678 <main+0x108>)
   805a4:	681a      	ldr	r2, [r3, #0]
   805a6:	f042 1201 	orr.w	r2, r2, #65537	; 0x10001
   805aa:	601a      	str	r2, [r3, #0]
	PWM->PWM_ENA |= PWM_ENA_CHID0;
   805ac:	685a      	ldr	r2, [r3, #4]
   805ae:	f042 0201 	orr.w	r2, r2, #1
   805b2:	605a      	str	r2, [r3, #4]
	PWM->PWM_ENA |= PWM_ENA_CHID2;
   805b4:	685a      	ldr	r2, [r3, #4]
   805b6:	f042 0204 	orr.w	r2, r2, #4
   805ba:	605a      	str	r2, [r3, #4]
	PWM->PWM_CH_NUM[2].PWM_CPRD |= 0x00000400;
   805bc:	f8d3 224c 	ldr.w	r2, [r3, #588]	; 0x24c
   805c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   805c4:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
	PWM->PWM_CH_NUM[0].PWM_CPRD |= 0x00000200;
   805c8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
   805cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   805d0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	PWM->PWM_CH_NUM[2].PWM_CDTY |= 0x00000200;
   805d4:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
   805d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   805dc:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
	PWM->PWM_CH_NUM[0].PWM_CDTY |= 0x00000100;
   805e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
   805e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   805e8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	PWM->PWM_CH_NUM[0].PWM_CMR |= PWM_CMR_CPRE_MCK; //choose clock a?
   805ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   805f0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	PWM->PWM_CH_NUM[2].PWM_CMR |= PWM_CMR_CPRE_MCK; //choose clock a?
   805f4:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
   805f8:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	PWM->PWM_CH_NUM[0].PWM_CMR &= ~PWM_CMR_CPOL;
   805fc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   80600:	f422 7200 	bic.w	r2, r2, #512	; 0x200
   80604:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	PWM->PWM_CH_NUM[2].PWM_CMR &= ~PWM_CMR_CPOL;
   80608:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
   8060c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
   80610:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	
	
	PIOA->PIO_PER |= PIO_PER_P19; //PIO Enable Register, PIO Enable
   80614:	f503 2399 	add.w	r3, r3, #313344	; 0x4c800
   80618:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
   8061c:	681a      	ldr	r2, [r3, #0]
   8061e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80622:	601a      	str	r2, [r3, #0]
	PIOA->PIO_OER |= PIO_OER_P19; //Output Enable Register, Output Enable
   80624:	691a      	ldr	r2, [r3, #16]
   80626:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   8062a:	611a      	str	r2, [r3, #16]
	
	PIOA->PIO_PER |= PIO_PER_P20; //PIO Enable Register, PIO Enable
   8062c:	681a      	ldr	r2, [r3, #0]
   8062e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   80632:	601a      	str	r2, [r3, #0]
	PIOA->PIO_OER |= PIO_OER_P20; //Output Enable Register, Output Enable
   80634:	691a      	ldr	r2, [r3, #16]
   80636:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   8063a:	611a      	str	r2, [r3, #16]
	PIOA->PIO_PER |= PIO_PER_P9; //PIO Enable Register, PIO Enable
	PIOA->PIO_OER |= PIO_OER_P9; //Output Enable Register, Output Enable*/
	volatile CAN_MESSAGE msg;
    while (1) 
    {
		PIOA->PIO_SODR = PIO_SODR_P19; //Set Output Data Register, Set Output Data
   8063c:	461a      	mov	r2, r3
   8063e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
		for(int i = 0; i < 1600000; i++){
		}
		//PIOA->PIO_CODR = PIO_CODR_P19; //Clear Output Data Register, Set Output Data
		PIOA->PIO_SODR = PIO_SODR_P20; //Set Output Data Register, Set Output Data
   80642:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
		PIOA->PIO_SODR = PIO_SODR_P19; //Set Output Data Register, Set Output Data
   80646:	6310      	str	r0, [r2, #48]	; 0x30
   80648:	4b0c      	ldr	r3, [pc, #48]	; (8067c <main+0x10c>)
		for(int i = 0; i < 1600000; i++){
   8064a:	3b01      	subs	r3, #1
   8064c:	d1fd      	bne.n	8064a <main+0xda>
		PIOA->PIO_SODR = PIO_SODR_P20; //Set Output Data Register, Set Output Data
   8064e:	6311      	str	r1, [r2, #48]	; 0x30
   80650:	4b0a      	ldr	r3, [pc, #40]	; (8067c <main+0x10c>)
		for(int i = 0; i < 1600000; i++){
   80652:	3b01      	subs	r3, #1
   80654:	d1fd      	bne.n	80652 <main+0xe2>
   80656:	e7f6      	b.n	80646 <main+0xd6>
   80658:	000804cd 	.word	0x000804cd
   8065c:	400e1a50 	.word	0x400e1a50
   80660:	0008096d 	.word	0x0008096d
   80664:	00290561 	.word	0x00290561
   80668:	00080251 	.word	0x00080251
   8066c:	00080cd4 	.word	0x00080cd4
   80670:	00080949 	.word	0x00080949
   80674:	400e0600 	.word	0x400e0600
   80678:	40094000 	.word	0x40094000
   8067c:	00186a00 	.word	0x00186a00

00080680 <prints>:
   80680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80684:	460d      	mov	r5, r1
   80686:	1e16      	subs	r6, r2, #0
   80688:	dd48      	ble.n	8071c <prints+0x9c>
   8068a:	780a      	ldrb	r2, [r1, #0]
   8068c:	2a00      	cmp	r2, #0
   8068e:	d035      	beq.n	806fc <prints+0x7c>
   80690:	460a      	mov	r2, r1
   80692:	2400      	movs	r4, #0
   80694:	3401      	adds	r4, #1
   80696:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   8069a:	2900      	cmp	r1, #0
   8069c:	d1fa      	bne.n	80694 <prints+0x14>
   8069e:	42a6      	cmp	r6, r4
   806a0:	dc2d      	bgt.n	806fe <prints+0x7e>
   806a2:	2400      	movs	r4, #0
   806a4:	f003 0202 	and.w	r2, r3, #2
   806a8:	2a00      	cmp	r2, #0
   806aa:	bf0c      	ite	eq
   806ac:	f04f 0820 	moveq.w	r8, #32
   806b0:	f04f 0830 	movne.w	r8, #48	; 0x30
   806b4:	f013 0301 	ands.w	r3, r3, #1
   806b8:	d123      	bne.n	80702 <prints+0x82>
   806ba:	2c00      	cmp	r4, #0
   806bc:	dd28      	ble.n	80710 <prints+0x90>
   806be:	4626      	mov	r6, r4
   806c0:	fa5f f988 	uxtb.w	r9, r8
   806c4:	4f18      	ldr	r7, [pc, #96]	; (80728 <prints+0xa8>)
   806c6:	4648      	mov	r0, r9
   806c8:	47b8      	blx	r7
   806ca:	3e01      	subs	r6, #1
   806cc:	d1fb      	bne.n	806c6 <prints+0x46>
   806ce:	7828      	ldrb	r0, [r5, #0]
   806d0:	b188      	cbz	r0, 806f6 <prints+0x76>
   806d2:	4f15      	ldr	r7, [pc, #84]	; (80728 <prints+0xa8>)
   806d4:	47b8      	blx	r7
   806d6:	3401      	adds	r4, #1
   806d8:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   806dc:	2800      	cmp	r0, #0
   806de:	d1f9      	bne.n	806d4 <prints+0x54>
   806e0:	2e00      	cmp	r6, #0
   806e2:	dd08      	ble.n	806f6 <prints+0x76>
   806e4:	4635      	mov	r5, r6
   806e6:	fa5f f888 	uxtb.w	r8, r8
   806ea:	4f0f      	ldr	r7, [pc, #60]	; (80728 <prints+0xa8>)
   806ec:	4640      	mov	r0, r8
   806ee:	47b8      	blx	r7
   806f0:	3d01      	subs	r5, #1
   806f2:	d1fb      	bne.n	806ec <prints+0x6c>
   806f4:	4434      	add	r4, r6
   806f6:	4620      	mov	r0, r4
   806f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   806fc:	2400      	movs	r4, #0
   806fe:	1b34      	subs	r4, r6, r4
   80700:	e7d0      	b.n	806a4 <prints+0x24>
   80702:	4626      	mov	r6, r4
   80704:	7828      	ldrb	r0, [r5, #0]
   80706:	b108      	cbz	r0, 8070c <prints+0x8c>
   80708:	2400      	movs	r4, #0
   8070a:	e7e2      	b.n	806d2 <prints+0x52>
   8070c:	2400      	movs	r4, #0
   8070e:	e7e7      	b.n	806e0 <prints+0x60>
   80710:	4626      	mov	r6, r4
   80712:	461c      	mov	r4, r3
   80714:	e7db      	b.n	806ce <prints+0x4e>
   80716:	f04f 0820 	mov.w	r8, #32
   8071a:	e7d8      	b.n	806ce <prints+0x4e>
   8071c:	f013 0401 	ands.w	r4, r3, #1
   80720:	d0f9      	beq.n	80716 <prints+0x96>
   80722:	f04f 0820 	mov.w	r8, #32
   80726:	e7ed      	b.n	80704 <prints+0x84>
   80728:	000809d5 	.word	0x000809d5

0008072c <printi>:
   8072c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8072e:	b085      	sub	sp, #20
   80730:	4607      	mov	r7, r0
   80732:	b381      	cbz	r1, 80796 <printi+0x6a>
   80734:	460c      	mov	r4, r1
   80736:	b10b      	cbz	r3, 8073c <printi+0x10>
   80738:	2a0a      	cmp	r2, #10
   8073a:	d038      	beq.n	807ae <printi+0x82>
   8073c:	2300      	movs	r3, #0
   8073e:	f88d 300f 	strb.w	r3, [sp, #15]
   80742:	2600      	movs	r6, #0
   80744:	2900      	cmp	r1, #0
   80746:	d046      	beq.n	807d6 <printi+0xaa>
   80748:	f10d 050f 	add.w	r5, sp, #15
   8074c:	990c      	ldr	r1, [sp, #48]	; 0x30
   8074e:	393a      	subs	r1, #58	; 0x3a
   80750:	fbb4 f3f2 	udiv	r3, r4, r2
   80754:	fb02 4313 	mls	r3, r2, r3, r4
   80758:	2b09      	cmp	r3, #9
   8075a:	bfc8      	it	gt
   8075c:	185b      	addgt	r3, r3, r1
   8075e:	3330      	adds	r3, #48	; 0x30
   80760:	f805 3d01 	strb.w	r3, [r5, #-1]!
   80764:	fbb4 f4f2 	udiv	r4, r4, r2
   80768:	2c00      	cmp	r4, #0
   8076a:	d1f1      	bne.n	80750 <printi+0x24>
   8076c:	b156      	cbz	r6, 80784 <printi+0x58>
   8076e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80770:	b11b      	cbz	r3, 8077a <printi+0x4e>
   80772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80774:	f013 0f02 	tst.w	r3, #2
   80778:	d125      	bne.n	807c6 <printi+0x9a>
   8077a:	232d      	movs	r3, #45	; 0x2d
   8077c:	f805 3c01 	strb.w	r3, [r5, #-1]
   80780:	3d01      	subs	r5, #1
   80782:	2600      	movs	r6, #0
   80784:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80786:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80788:	4629      	mov	r1, r5
   8078a:	4638      	mov	r0, r7
   8078c:	4c14      	ldr	r4, [pc, #80]	; (807e0 <printi+0xb4>)
   8078e:	47a0      	blx	r4
   80790:	4430      	add	r0, r6
   80792:	b005      	add	sp, #20
   80794:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80796:	2330      	movs	r3, #48	; 0x30
   80798:	f88d 3004 	strb.w	r3, [sp, #4]
   8079c:	2300      	movs	r3, #0
   8079e:	f88d 3005 	strb.w	r3, [sp, #5]
   807a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   807a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   807a6:	a901      	add	r1, sp, #4
   807a8:	4c0d      	ldr	r4, [pc, #52]	; (807e0 <printi+0xb4>)
   807aa:	47a0      	blx	r4
   807ac:	e7f1      	b.n	80792 <printi+0x66>
   807ae:	2900      	cmp	r1, #0
   807b0:	dac4      	bge.n	8073c <printi+0x10>
   807b2:	424c      	negs	r4, r1
   807b4:	2300      	movs	r3, #0
   807b6:	f88d 300f 	strb.w	r3, [sp, #15]
   807ba:	f10d 050f 	add.w	r5, sp, #15
   807be:	2c00      	cmp	r4, #0
   807c0:	d0d5      	beq.n	8076e <printi+0x42>
   807c2:	2601      	movs	r6, #1
   807c4:	e7c0      	b.n	80748 <printi+0x1c>
   807c6:	202d      	movs	r0, #45	; 0x2d
   807c8:	4b06      	ldr	r3, [pc, #24]	; (807e4 <printi+0xb8>)
   807ca:	4798      	blx	r3
   807cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   807ce:	3b01      	subs	r3, #1
   807d0:	930a      	str	r3, [sp, #40]	; 0x28
   807d2:	2601      	movs	r6, #1
   807d4:	e7d6      	b.n	80784 <printi+0x58>
   807d6:	461e      	mov	r6, r3
   807d8:	f10d 050f 	add.w	r5, sp, #15
   807dc:	e7d2      	b.n	80784 <printi+0x58>
   807de:	bf00      	nop
   807e0:	00080681 	.word	0x00080681
   807e4:	000809d5 	.word	0x000809d5

000807e8 <print>:
   807e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   807ec:	b087      	sub	sp, #28
   807ee:	4680      	mov	r8, r0
   807f0:	780b      	ldrb	r3, [r1, #0]
   807f2:	2b00      	cmp	r3, #0
   807f4:	f000 8094 	beq.w	80920 <print+0x138>
   807f8:	468b      	mov	fp, r1
   807fa:	4617      	mov	r7, r2
   807fc:	2500      	movs	r5, #0
   807fe:	4e4e      	ldr	r6, [pc, #312]	; (80938 <print+0x150>)
   80800:	f8df a13c 	ldr.w	sl, [pc, #316]	; 80940 <print+0x158>
   80804:	f8df 913c 	ldr.w	r9, [pc, #316]	; 80944 <print+0x15c>
   80808:	e046      	b.n	80898 <print+0xb0>
   8080a:	2200      	movs	r2, #0
   8080c:	e070      	b.n	808f0 <print+0x108>
   8080e:	6839      	ldr	r1, [r7, #0]
   80810:	3704      	adds	r7, #4
   80812:	484a      	ldr	r0, [pc, #296]	; (8093c <print+0x154>)
   80814:	2900      	cmp	r1, #0
   80816:	bf08      	it	eq
   80818:	4601      	moveq	r1, r0
   8081a:	4640      	mov	r0, r8
   8081c:	47d0      	blx	sl
   8081e:	4405      	add	r5, r0
   80820:	e035      	b.n	8088e <print+0xa6>
   80822:	6839      	ldr	r1, [r7, #0]
   80824:	3704      	adds	r7, #4
   80826:	2061      	movs	r0, #97	; 0x61
   80828:	9002      	str	r0, [sp, #8]
   8082a:	9301      	str	r3, [sp, #4]
   8082c:	9200      	str	r2, [sp, #0]
   8082e:	2301      	movs	r3, #1
   80830:	220a      	movs	r2, #10
   80832:	4640      	mov	r0, r8
   80834:	47c8      	blx	r9
   80836:	4405      	add	r5, r0
   80838:	e029      	b.n	8088e <print+0xa6>
   8083a:	6839      	ldr	r1, [r7, #0]
   8083c:	3704      	adds	r7, #4
   8083e:	2061      	movs	r0, #97	; 0x61
   80840:	9002      	str	r0, [sp, #8]
   80842:	9301      	str	r3, [sp, #4]
   80844:	9200      	str	r2, [sp, #0]
   80846:	2300      	movs	r3, #0
   80848:	2210      	movs	r2, #16
   8084a:	4640      	mov	r0, r8
   8084c:	47c8      	blx	r9
   8084e:	4405      	add	r5, r0
   80850:	e01d      	b.n	8088e <print+0xa6>
   80852:	6839      	ldr	r1, [r7, #0]
   80854:	3704      	adds	r7, #4
   80856:	2041      	movs	r0, #65	; 0x41
   80858:	9002      	str	r0, [sp, #8]
   8085a:	9301      	str	r3, [sp, #4]
   8085c:	9200      	str	r2, [sp, #0]
   8085e:	2300      	movs	r3, #0
   80860:	2210      	movs	r2, #16
   80862:	4640      	mov	r0, r8
   80864:	47c8      	blx	r9
   80866:	4405      	add	r5, r0
   80868:	e011      	b.n	8088e <print+0xa6>
   8086a:	6839      	ldr	r1, [r7, #0]
   8086c:	3704      	adds	r7, #4
   8086e:	2061      	movs	r0, #97	; 0x61
   80870:	9002      	str	r0, [sp, #8]
   80872:	9301      	str	r3, [sp, #4]
   80874:	9200      	str	r2, [sp, #0]
   80876:	2300      	movs	r3, #0
   80878:	220a      	movs	r2, #10
   8087a:	4640      	mov	r0, r8
   8087c:	47c8      	blx	r9
   8087e:	4405      	add	r5, r0
   80880:	e005      	b.n	8088e <print+0xa6>
   80882:	46a3      	mov	fp, r4
   80884:	f89b 0000 	ldrb.w	r0, [fp]
   80888:	47b0      	blx	r6
   8088a:	3501      	adds	r5, #1
   8088c:	465c      	mov	r4, fp
   8088e:	f104 0b01 	add.w	fp, r4, #1
   80892:	7863      	ldrb	r3, [r4, #1]
   80894:	2b00      	cmp	r3, #0
   80896:	d044      	beq.n	80922 <print+0x13a>
   80898:	2b25      	cmp	r3, #37	; 0x25
   8089a:	d1f3      	bne.n	80884 <print+0x9c>
   8089c:	f10b 0401 	add.w	r4, fp, #1
   808a0:	f89b 3001 	ldrb.w	r3, [fp, #1]
   808a4:	2b00      	cmp	r3, #0
   808a6:	d03c      	beq.n	80922 <print+0x13a>
   808a8:	2b25      	cmp	r3, #37	; 0x25
   808aa:	d0ea      	beq.n	80882 <print+0x9a>
   808ac:	2b2d      	cmp	r3, #45	; 0x2d
   808ae:	bf06      	itte	eq
   808b0:	f10b 0402 	addeq.w	r4, fp, #2
   808b4:	2301      	moveq	r3, #1
   808b6:	2300      	movne	r3, #0
   808b8:	7822      	ldrb	r2, [r4, #0]
   808ba:	2a30      	cmp	r2, #48	; 0x30
   808bc:	d105      	bne.n	808ca <print+0xe2>
   808be:	f043 0302 	orr.w	r3, r3, #2
   808c2:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   808c6:	2a30      	cmp	r2, #48	; 0x30
   808c8:	d0f9      	beq.n	808be <print+0xd6>
   808ca:	7821      	ldrb	r1, [r4, #0]
   808cc:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   808d0:	b2d2      	uxtb	r2, r2
   808d2:	2a09      	cmp	r2, #9
   808d4:	d899      	bhi.n	8080a <print+0x22>
   808d6:	2200      	movs	r2, #0
   808d8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   808dc:	3930      	subs	r1, #48	; 0x30
   808de:	eb01 0242 	add.w	r2, r1, r2, lsl #1
   808e2:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   808e6:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   808ea:	b2c0      	uxtb	r0, r0
   808ec:	2809      	cmp	r0, #9
   808ee:	d9f3      	bls.n	808d8 <print+0xf0>
   808f0:	2973      	cmp	r1, #115	; 0x73
   808f2:	d08c      	beq.n	8080e <print+0x26>
   808f4:	2964      	cmp	r1, #100	; 0x64
   808f6:	d094      	beq.n	80822 <print+0x3a>
   808f8:	2978      	cmp	r1, #120	; 0x78
   808fa:	d09e      	beq.n	8083a <print+0x52>
   808fc:	2958      	cmp	r1, #88	; 0x58
   808fe:	d0a8      	beq.n	80852 <print+0x6a>
   80900:	2975      	cmp	r1, #117	; 0x75
   80902:	d0b2      	beq.n	8086a <print+0x82>
   80904:	2963      	cmp	r1, #99	; 0x63
   80906:	d1c2      	bne.n	8088e <print+0xa6>
   80908:	6839      	ldr	r1, [r7, #0]
   8090a:	3704      	adds	r7, #4
   8090c:	f88d 1014 	strb.w	r1, [sp, #20]
   80910:	2100      	movs	r1, #0
   80912:	f88d 1015 	strb.w	r1, [sp, #21]
   80916:	a905      	add	r1, sp, #20
   80918:	4640      	mov	r0, r8
   8091a:	47d0      	blx	sl
   8091c:	4405      	add	r5, r0
   8091e:	e7b6      	b.n	8088e <print+0xa6>
   80920:	2500      	movs	r5, #0
   80922:	f1b8 0f00 	cmp.w	r8, #0
   80926:	d003      	beq.n	80930 <print+0x148>
   80928:	f8d8 3000 	ldr.w	r3, [r8]
   8092c:	2200      	movs	r2, #0
   8092e:	701a      	strb	r2, [r3, #0]
   80930:	4628      	mov	r0, r5
   80932:	b007      	add	sp, #28
   80934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80938:	000809d5 	.word	0x000809d5
   8093c:	00080cdc 	.word	0x00080cdc
   80940:	00080681 	.word	0x00080681
   80944:	0008072d 	.word	0x0008072d

00080948 <printf>:
   80948:	b40f      	push	{r0, r1, r2, r3}
   8094a:	b500      	push	{lr}
   8094c:	b083      	sub	sp, #12
   8094e:	aa04      	add	r2, sp, #16
   80950:	f852 1b04 	ldr.w	r1, [r2], #4
   80954:	9201      	str	r2, [sp, #4]
   80956:	2000      	movs	r0, #0
   80958:	4b03      	ldr	r3, [pc, #12]	; (80968 <printf+0x20>)
   8095a:	4798      	blx	r3
   8095c:	b003      	add	sp, #12
   8095e:	f85d eb04 	ldr.w	lr, [sp], #4
   80962:	b004      	add	sp, #16
   80964:	4770      	bx	lr
   80966:	bf00      	nop
   80968:	000807e9 	.word	0x000807e9

0008096c <configure_uart>:
   8096c:	4b16      	ldr	r3, [pc, #88]	; (809c8 <configure_uart+0x5c>)
   8096e:	2200      	movs	r2, #0
   80970:	701a      	strb	r2, [r3, #0]
   80972:	705a      	strb	r2, [r3, #1]
   80974:	4b15      	ldr	r3, [pc, #84]	; (809cc <configure_uart+0x60>)
   80976:	f44f 7140 	mov.w	r1, #768	; 0x300
   8097a:	6459      	str	r1, [r3, #68]	; 0x44
   8097c:	6059      	str	r1, [r3, #4]
   8097e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80980:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80982:	4002      	ands	r2, r0
   80984:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80988:	671a      	str	r2, [r3, #112]	; 0x70
   8098a:	6659      	str	r1, [r3, #100]	; 0x64
   8098c:	f44f 7280 	mov.w	r2, #256	; 0x100
   80990:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80994:	611a      	str	r2, [r3, #16]
   80996:	f503 7300 	add.w	r3, r3, #512	; 0x200
   8099a:	21ac      	movs	r1, #172	; 0xac
   8099c:	6019      	str	r1, [r3, #0]
   8099e:	f240 2123 	movw	r1, #547	; 0x223
   809a2:	6219      	str	r1, [r3, #32]
   809a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
   809a8:	6059      	str	r1, [r3, #4]
   809aa:	f240 2102 	movw	r1, #514	; 0x202
   809ae:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   809b2:	f04f 31ff 	mov.w	r1, #4294967295
   809b6:	60d9      	str	r1, [r3, #12]
   809b8:	21e1      	movs	r1, #225	; 0xe1
   809ba:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   809bc:	4904      	ldr	r1, [pc, #16]	; (809d0 <configure_uart+0x64>)
   809be:	600a      	str	r2, [r1, #0]
   809c0:	2250      	movs	r2, #80	; 0x50
   809c2:	601a      	str	r2, [r3, #0]
   809c4:	4770      	bx	lr
   809c6:	bf00      	nop
   809c8:	20000454 	.word	0x20000454
   809cc:	400e0e00 	.word	0x400e0e00
   809d0:	e000e100 	.word	0xe000e100

000809d4 <uart_putchar>:
   809d4:	4b07      	ldr	r3, [pc, #28]	; (809f4 <uart_putchar+0x20>)
   809d6:	695b      	ldr	r3, [r3, #20]
   809d8:	f013 0f02 	tst.w	r3, #2
   809dc:	d008      	beq.n	809f0 <uart_putchar+0x1c>
   809de:	4b05      	ldr	r3, [pc, #20]	; (809f4 <uart_putchar+0x20>)
   809e0:	61d8      	str	r0, [r3, #28]
   809e2:	461a      	mov	r2, r3
   809e4:	6953      	ldr	r3, [r2, #20]
   809e6:	f413 7f00 	tst.w	r3, #512	; 0x200
   809ea:	d0fb      	beq.n	809e4 <uart_putchar+0x10>
   809ec:	2000      	movs	r0, #0
   809ee:	4770      	bx	lr
   809f0:	2001      	movs	r0, #1
   809f2:	4770      	bx	lr
   809f4:	400e0800 	.word	0x400e0800

000809f8 <UART_Handler>:
   809f8:	b508      	push	{r3, lr}
   809fa:	4b15      	ldr	r3, [pc, #84]	; (80a50 <UART_Handler+0x58>)
   809fc:	695b      	ldr	r3, [r3, #20]
   809fe:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80a02:	d003      	beq.n	80a0c <UART_Handler+0x14>
   80a04:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80a08:	4a11      	ldr	r2, [pc, #68]	; (80a50 <UART_Handler+0x58>)
   80a0a:	6011      	str	r1, [r2, #0]
   80a0c:	f013 0f01 	tst.w	r3, #1
   80a10:	d012      	beq.n	80a38 <UART_Handler+0x40>
   80a12:	4810      	ldr	r0, [pc, #64]	; (80a54 <UART_Handler+0x5c>)
   80a14:	7842      	ldrb	r2, [r0, #1]
   80a16:	1c53      	adds	r3, r2, #1
   80a18:	4259      	negs	r1, r3
   80a1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80a1e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80a22:	bf58      	it	pl
   80a24:	424b      	negpl	r3, r1
   80a26:	7801      	ldrb	r1, [r0, #0]
   80a28:	428b      	cmp	r3, r1
   80a2a:	d006      	beq.n	80a3a <UART_Handler+0x42>
   80a2c:	4908      	ldr	r1, [pc, #32]	; (80a50 <UART_Handler+0x58>)
   80a2e:	6988      	ldr	r0, [r1, #24]
   80a30:	4908      	ldr	r1, [pc, #32]	; (80a54 <UART_Handler+0x5c>)
   80a32:	440a      	add	r2, r1
   80a34:	7090      	strb	r0, [r2, #2]
   80a36:	704b      	strb	r3, [r1, #1]
   80a38:	bd08      	pop	{r3, pc}
   80a3a:	4807      	ldr	r0, [pc, #28]	; (80a58 <UART_Handler+0x60>)
   80a3c:	4b07      	ldr	r3, [pc, #28]	; (80a5c <UART_Handler+0x64>)
   80a3e:	4798      	blx	r3
   80a40:	4b03      	ldr	r3, [pc, #12]	; (80a50 <UART_Handler+0x58>)
   80a42:	699a      	ldr	r2, [r3, #24]
   80a44:	4b03      	ldr	r3, [pc, #12]	; (80a54 <UART_Handler+0x5c>)
   80a46:	7859      	ldrb	r1, [r3, #1]
   80a48:	440b      	add	r3, r1
   80a4a:	709a      	strb	r2, [r3, #2]
   80a4c:	bd08      	pop	{r3, pc}
   80a4e:	bf00      	nop
   80a50:	400e0800 	.word	0x400e0800
   80a54:	20000454 	.word	0x20000454
   80a58:	00080ce4 	.word	0x00080ce4
   80a5c:	00080949 	.word	0x00080949

00080a60 <__libc_init_array>:
   80a60:	b570      	push	{r4, r5, r6, lr}
   80a62:	4e0f      	ldr	r6, [pc, #60]	; (80aa0 <__libc_init_array+0x40>)
   80a64:	4d0f      	ldr	r5, [pc, #60]	; (80aa4 <__libc_init_array+0x44>)
   80a66:	1b76      	subs	r6, r6, r5
   80a68:	10b6      	asrs	r6, r6, #2
   80a6a:	bf18      	it	ne
   80a6c:	2400      	movne	r4, #0
   80a6e:	d005      	beq.n	80a7c <__libc_init_array+0x1c>
   80a70:	3401      	adds	r4, #1
   80a72:	f855 3b04 	ldr.w	r3, [r5], #4
   80a76:	4798      	blx	r3
   80a78:	42a6      	cmp	r6, r4
   80a7a:	d1f9      	bne.n	80a70 <__libc_init_array+0x10>
   80a7c:	4e0a      	ldr	r6, [pc, #40]	; (80aa8 <__libc_init_array+0x48>)
   80a7e:	4d0b      	ldr	r5, [pc, #44]	; (80aac <__libc_init_array+0x4c>)
   80a80:	f000 f942 	bl	80d08 <_init>
   80a84:	1b76      	subs	r6, r6, r5
   80a86:	10b6      	asrs	r6, r6, #2
   80a88:	bf18      	it	ne
   80a8a:	2400      	movne	r4, #0
   80a8c:	d006      	beq.n	80a9c <__libc_init_array+0x3c>
   80a8e:	3401      	adds	r4, #1
   80a90:	f855 3b04 	ldr.w	r3, [r5], #4
   80a94:	4798      	blx	r3
   80a96:	42a6      	cmp	r6, r4
   80a98:	d1f9      	bne.n	80a8e <__libc_init_array+0x2e>
   80a9a:	bd70      	pop	{r4, r5, r6, pc}
   80a9c:	bd70      	pop	{r4, r5, r6, pc}
   80a9e:	bf00      	nop
   80aa0:	00080d14 	.word	0x00080d14
   80aa4:	00080d14 	.word	0x00080d14
   80aa8:	00080d1c 	.word	0x00080d1c
   80aac:	00080d14 	.word	0x00080d14

00080ab0 <register_fini>:
   80ab0:	4b02      	ldr	r3, [pc, #8]	; (80abc <register_fini+0xc>)
   80ab2:	b113      	cbz	r3, 80aba <register_fini+0xa>
   80ab4:	4802      	ldr	r0, [pc, #8]	; (80ac0 <register_fini+0x10>)
   80ab6:	f000 b805 	b.w	80ac4 <atexit>
   80aba:	4770      	bx	lr
   80abc:	00000000 	.word	0x00000000
   80ac0:	00080ad1 	.word	0x00080ad1

00080ac4 <atexit>:
   80ac4:	2300      	movs	r3, #0
   80ac6:	4601      	mov	r1, r0
   80ac8:	461a      	mov	r2, r3
   80aca:	4618      	mov	r0, r3
   80acc:	f000 b81e 	b.w	80b0c <__register_exitproc>

00080ad0 <__libc_fini_array>:
   80ad0:	b538      	push	{r3, r4, r5, lr}
   80ad2:	4c0a      	ldr	r4, [pc, #40]	; (80afc <__libc_fini_array+0x2c>)
   80ad4:	4d0a      	ldr	r5, [pc, #40]	; (80b00 <__libc_fini_array+0x30>)
   80ad6:	1b64      	subs	r4, r4, r5
   80ad8:	10a4      	asrs	r4, r4, #2
   80ada:	d00a      	beq.n	80af2 <__libc_fini_array+0x22>
   80adc:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80ae0:	3b01      	subs	r3, #1
   80ae2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80ae6:	3c01      	subs	r4, #1
   80ae8:	f855 3904 	ldr.w	r3, [r5], #-4
   80aec:	4798      	blx	r3
   80aee:	2c00      	cmp	r4, #0
   80af0:	d1f9      	bne.n	80ae6 <__libc_fini_array+0x16>
   80af2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80af6:	f000 b911 	b.w	80d1c <_fini>
   80afa:	bf00      	nop
   80afc:	00080d2c 	.word	0x00080d2c
   80b00:	00080d28 	.word	0x00080d28

00080b04 <__retarget_lock_acquire_recursive>:
   80b04:	4770      	bx	lr
   80b06:	bf00      	nop

00080b08 <__retarget_lock_release_recursive>:
   80b08:	4770      	bx	lr
   80b0a:	bf00      	nop

00080b0c <__register_exitproc>:
   80b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80b10:	4d2c      	ldr	r5, [pc, #176]	; (80bc4 <__register_exitproc+0xb8>)
   80b12:	4606      	mov	r6, r0
   80b14:	6828      	ldr	r0, [r5, #0]
   80b16:	4698      	mov	r8, r3
   80b18:	460f      	mov	r7, r1
   80b1a:	4691      	mov	r9, r2
   80b1c:	f7ff fff2 	bl	80b04 <__retarget_lock_acquire_recursive>
   80b20:	4b29      	ldr	r3, [pc, #164]	; (80bc8 <__register_exitproc+0xbc>)
   80b22:	681c      	ldr	r4, [r3, #0]
   80b24:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80b28:	2b00      	cmp	r3, #0
   80b2a:	d03e      	beq.n	80baa <__register_exitproc+0x9e>
   80b2c:	685a      	ldr	r2, [r3, #4]
   80b2e:	2a1f      	cmp	r2, #31
   80b30:	dc1c      	bgt.n	80b6c <__register_exitproc+0x60>
   80b32:	f102 0e01 	add.w	lr, r2, #1
   80b36:	b176      	cbz	r6, 80b56 <__register_exitproc+0x4a>
   80b38:	2101      	movs	r1, #1
   80b3a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80b3e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80b42:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80b46:	4091      	lsls	r1, r2
   80b48:	4308      	orrs	r0, r1
   80b4a:	2e02      	cmp	r6, #2
   80b4c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80b50:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80b54:	d023      	beq.n	80b9e <__register_exitproc+0x92>
   80b56:	3202      	adds	r2, #2
   80b58:	f8c3 e004 	str.w	lr, [r3, #4]
   80b5c:	6828      	ldr	r0, [r5, #0]
   80b5e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80b62:	f7ff ffd1 	bl	80b08 <__retarget_lock_release_recursive>
   80b66:	2000      	movs	r0, #0
   80b68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80b6c:	4b17      	ldr	r3, [pc, #92]	; (80bcc <__register_exitproc+0xc0>)
   80b6e:	b30b      	cbz	r3, 80bb4 <__register_exitproc+0xa8>
   80b70:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80b74:	f3af 8000 	nop.w
   80b78:	4603      	mov	r3, r0
   80b7a:	b1d8      	cbz	r0, 80bb4 <__register_exitproc+0xa8>
   80b7c:	2000      	movs	r0, #0
   80b7e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80b82:	f04f 0e01 	mov.w	lr, #1
   80b86:	6058      	str	r0, [r3, #4]
   80b88:	6019      	str	r1, [r3, #0]
   80b8a:	4602      	mov	r2, r0
   80b8c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80b90:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80b94:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80b98:	2e00      	cmp	r6, #0
   80b9a:	d0dc      	beq.n	80b56 <__register_exitproc+0x4a>
   80b9c:	e7cc      	b.n	80b38 <__register_exitproc+0x2c>
   80b9e:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80ba2:	4301      	orrs	r1, r0
   80ba4:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80ba8:	e7d5      	b.n	80b56 <__register_exitproc+0x4a>
   80baa:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80bae:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80bb2:	e7bb      	b.n	80b2c <__register_exitproc+0x20>
   80bb4:	6828      	ldr	r0, [r5, #0]
   80bb6:	f7ff ffa7 	bl	80b08 <__retarget_lock_release_recursive>
   80bba:	f04f 30ff 	mov.w	r0, #4294967295
   80bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80bc2:	bf00      	nop
   80bc4:	20000430 	.word	0x20000430
   80bc8:	00080d04 	.word	0x00080d04
   80bcc:	00000000 	.word	0x00000000
   80bd0:	304e4143 	.word	0x304e4143
   80bd4:	746e6920 	.word	0x746e6920
   80bd8:	75727265 	.word	0x75727265
   80bdc:	0d0a7470 	.word	0x0d0a7470
   80be0:	00000000 	.word	0x00000000
   80be4:	304e4143 	.word	0x304e4143
   80be8:	73656d20 	.word	0x73656d20
   80bec:	65676173 	.word	0x65676173
   80bf0:	72726120 	.word	0x72726120
   80bf4:	64657669 	.word	0x64657669
   80bf8:	206e6920 	.word	0x206e6920
   80bfc:	2d6e6f6e 	.word	0x2d6e6f6e
   80c00:	64657375 	.word	0x64657375
   80c04:	69616d20 	.word	0x69616d20
   80c08:	786f626c 	.word	0x786f626c
   80c0c:	00000d0a 	.word	0x00000d0a
   80c10:	73796f4a 	.word	0x73796f4a
   80c14:	6b636974 	.word	0x6b636974
   80c18:	73656d20 	.word	0x73656d20
   80c1c:	65676173 	.word	0x65676173
   80c20:	7461642f 	.word	0x7461642f
   80c24:	6e692061 	.word	0x6e692061
   80c28:	696d6f63 	.word	0x696d6f63
   80c2c:	203a676e 	.word	0x203a676e
   80c30:	00000d0a 	.word	0x00000d0a
   80c34:	7373656d 	.word	0x7373656d
   80c38:	20656761 	.word	0x20656761
   80c3c:	203a6469 	.word	0x203a6469
   80c40:	0d0a6425 	.word	0x0d0a6425
   80c44:	00000000 	.word	0x00000000
   80c48:	7373656d 	.word	0x7373656d
   80c4c:	20656761 	.word	0x20656761
   80c50:	61746164 	.word	0x61746164
   80c54:	6e656c20 	.word	0x6e656c20
   80c58:	3a687467 	.word	0x3a687467
   80c5c:	0a642520 	.word	0x0a642520
   80c60:	0000000d 	.word	0x0000000d
   80c64:	73796f6a 	.word	0x73796f6a
   80c68:	6b636974 	.word	0x6b636974
   80c6c:	642d7820 	.word	0x642d7820
   80c70:	63657269 	.word	0x63657269
   80c74:	6e6f6974 	.word	0x6e6f6974
   80c78:	6425203a 	.word	0x6425203a
   80c7c:	00000020 	.word	0x00000020
   80c80:	73796f6a 	.word	0x73796f6a
   80c84:	6b636974 	.word	0x6b636974
   80c88:	642d7920 	.word	0x642d7920
   80c8c:	63657269 	.word	0x63657269
   80c90:	6e6f6974 	.word	0x6e6f6974
   80c94:	6425203a 	.word	0x6425203a
   80c98:	00000020 	.word	0x00000020
   80c9c:	73796f6a 	.word	0x73796f6a
   80ca0:	6b636974 	.word	0x6b636974
   80ca4:	74756220 	.word	0x74756220
   80ca8:	3a6e6f74 	.word	0x3a6e6f74
   80cac:	20642520 	.word	0x20642520
   80cb0:	00000000 	.word	0x00000000
   80cb4:	00206425 	.word	0x00206425
   80cb8:	304e4143 	.word	0x304e4143
   80cbc:	30424d20 	.word	0x30424d20
   80cc0:	61657220 	.word	0x61657220
   80cc4:	74207964 	.word	0x74207964
   80cc8:	6573206f 	.word	0x6573206f
   80ccc:	0a20646e 	.word	0x0a20646e
   80cd0:	0000000d 	.word	0x0000000d
   80cd4:	6c6c6568 	.word	0x6c6c6568
   80cd8:	000d0a6f 	.word	0x000d0a6f
   80cdc:	6c756e28 	.word	0x6c756e28
   80ce0:	0000296c 	.word	0x0000296c
   80ce4:	3a525245 	.word	0x3a525245
   80ce8:	52415520 	.word	0x52415520
   80cec:	58522054 	.word	0x58522054
   80cf0:	66756220 	.word	0x66756220
   80cf4:	20726566 	.word	0x20726566
   80cf8:	66207369 	.word	0x66207369
   80cfc:	0a6c6c75 	.word	0x0a6c6c75
   80d00:	0000000d 	.word	0x0000000d

00080d04 <_global_impure_ptr>:
   80d04:	20000008                                ... 

00080d08 <_init>:
   80d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d0a:	bf00      	nop
   80d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80d0e:	bc08      	pop	{r3}
   80d10:	469e      	mov	lr, r3
   80d12:	4770      	bx	lr

00080d14 <__init_array_start>:
   80d14:	00080ab1 	.word	0x00080ab1

00080d18 <__frame_dummy_init_array_entry>:
   80d18:	00080119                                ....

00080d1c <_fini>:
   80d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d1e:	bf00      	nop
   80d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80d22:	bc08      	pop	{r3}
   80d24:	469e      	mov	lr, r3
   80d26:	4770      	bx	lr

00080d28 <__fini_array_start>:
   80d28:	000800f5 	.word	0x000800f5
