#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 31 15:33:39 2025
# Process ID: 56593
# Current directory: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: gabriel-Inspiron-15-3511, OS: Linux, CPU Frequency: 3343.985 MHz, CPU Physical cores: 4, Host memory: 16492 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xcu50-fsvh2104-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56611
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3007.172 ; gain = 396.629 ; free physical = 2861 ; free virtual = 7333
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis.v:9]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R.v:45]
INFO: [Synth 8-3876] $readmem data file './Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R.dat' is read successfully [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R.v:46]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_Autocorrelation' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Autocorrelation.v:9]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_mul_16s_16s_32_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_mul_16s_16s_32_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v:55]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_Autocorrelation' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Autocorrelation.v:9]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_Reflection_coefficients' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Reflection_coefficients.v:9]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_Reflection_coefficients' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Reflection_coefficients.v:9]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_Transformation_to_Log_Area_Ratios' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Transformation_to_Log_Area_Ratios.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_Transformation_to_Log_Area_Ratios' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Transformation_to_Log_Area_Ratios.v:9]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_Quantization_and_coding' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Quantization_and_coding.v:9]
INFO: [Synth 8-6157] synthesizing module 'Gsm_LPC_Analysis_mul_16s_15ns_31_1_1' [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mul_16s_15ns_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_mul_16s_15ns_31_1_1' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mul_16s_15ns_31_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis_Quantization_and_coding' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Quantization_and_coding.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Gsm_LPC_Analysis' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port rst in module Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3110.141 ; gain = 499.598 ; free physical = 2731 ; free virtual = 7206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.984 ; gain = 514.441 ; free physical = 2731 ; free virtual = 7206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3124.984 ; gain = 514.441 ; free physical = 2731 ; free virtual = 7206
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3124.984 ; gain = 0.000 ; free physical = 2730 ; free virtual = 7205
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/Gsm_LPC_Analysis_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/Gsm_LPC_Analysis_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3288.641 ; gain = 0.000 ; free physical = 2701 ; free virtual = 7179
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3288.676 ; gain = 0.000 ; free physical = 2699 ; free virtual = 7177
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3288.676 ; gain = 678.133 ; free physical = 3644 ; free virtual = 7829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3288.676 ; gain = 678.133 ; free physical = 3644 ; free virtual = 7829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3288.676 ; gain = 678.133 ; free physical = 3644 ; free virtual = 7829
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'scalauto_2_reg_2042_reg' and it is trimmed from '6' to '3' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Autocorrelation.v:1354]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln204_reg_1690_reg' and it is trimmed from '4' to '3' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Reflection_coefficients.v:663]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W:/ram_reg" of size (depth=9 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3288.676 ; gain = 678.133 ; free physical = 3671 ; free virtual = 7858
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U10' (Gsm_LPC_Analysis_mul_16s_16s_32_1_1) to 'inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U19'
INFO: [Synth 8-223] decloning instance 'inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22' (Gsm_LPC_Analysis_mul_16s_16s_32_1_1) to 'inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U24'
INFO: [Synth 8-223] decloning instance 'inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U22' (Gsm_LPC_Analysis_mul_16s_16s_32_1_1) to 'inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U26'
INFO: [Synth 8-223] decloning instance 'inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U23' (Gsm_LPC_Analysis_mul_16s_16s_32_1_1) to 'inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U25'
INFO: [Synth 8-223] decloning instance 'inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U23' (Gsm_LPC_Analysis_mul_16s_16s_32_1_1) to 'inst/grp_Autocorrelation_fu_40/mul_16s_16s_32_1_1_U27'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 6     
	   2 Input   64 Bit       Adders := 1     
	   3 Input   63 Bit       Adders := 1     
	   2 Input   34 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 2     
	   3 Input   31 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 17    
	   2 Input   16 Bit       Adders := 9     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 13    
	   2 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     24 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 15    
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               29 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 12    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 24    
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 36    
+---RAMs : 
	              576 Bit	(9 X 64 bit)          RAMs := 1     
	              144 Bit	(9 X 16 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 7     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 4     
	   2 Input   38 Bit        Muxes := 5     
	   2 Input   37 Bit        Muxes := 5     
	   2 Input   29 Bit        Muxes := 1     
	  30 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 3     
	  23 Input   22 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 29    
	   3 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 33    
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 13    
	 257 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 13    
	   2 Input    3 Bit        Muxes := 10    
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 67    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1.v:34]
DSP Report: Generating DSP mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C:0x4000)+(A''*B2)'.
DSP Report: register mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '34' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '34' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '34' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln119_1_reg_2262_reg' and it is trimmed from '32' to '16' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Autocorrelation.v:1366]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '34' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '34' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '34' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln86_2_reg_2279_reg' and it is trimmed from '32' to '16' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_Autocorrelation.v:1309]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '33' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1.v:34]
DSP Report: Generating DSP mul_16s_16s_32_1_1_U23/tmp_product, operation Mode is: A*B''.
DSP Report: register reg_578_reg is absorbed into DSP mul_16s_16s_32_1_1_U23/tmp_product.
DSP Report: register sext_ln132_reg_2496_reg is absorbed into DSP mul_16s_16s_32_1_1_U23/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U23/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U23/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+A''*B2)'.
DSP Report: register reg_578_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register reg_583_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register sext_ln111_1_reg_2343_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U17/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register reg_583_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register sext_ln89_1_reg_2217_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register reg_583_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U6/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U37/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_ln102_reg_2394_reg, operation Mode is: (A''*B2)'.
DSP Report: register reg_578_reg is absorbed into DSP mul_ln102_reg_2394_reg.
DSP Report: register sl_4_reg_2172_reg is absorbed into DSP mul_ln102_reg_2394_reg.
DSP Report: register sext_ln98_2_reg_2304_reg is absorbed into DSP mul_ln102_reg_2394_reg.
DSP Report: register mul_ln102_reg_2394_reg is absorbed into DSP mul_ln102_reg_2394_reg.
DSP Report: operator mul_16s_16s_32_1_1_U14/tmp_product is absorbed into DSP mul_ln102_reg_2394_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg, operation Mode is: ((D+A2)*B'')'.
DSP Report: register ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register reg_583_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/ad is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register sl_5_reg_2179_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register sext_ln104_2_reg_2317_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register sext_ln119_1_reg_2262_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U9/tmp_product is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+((D'+A)*B'')')'.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register sl_5_reg_2179_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/m is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/ad is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U21/tmp_product, operation Mode is: (C or 0)+(0 or A*B2).
DSP Report: register reg_578_reg is absorbed into DSP mul_16s_16s_32_1_1_U21/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U21/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_ln91_reg_2384_reg, operation Mode is: (A''*B2)'.
DSP Report: register reg_578_reg is absorbed into DSP mul_ln91_reg_2384_reg.
DSP Report: register reg_583_reg is absorbed into DSP mul_ln91_reg_2384_reg.
DSP Report: register sext_ln89_1_reg_2217_reg is absorbed into DSP mul_ln91_reg_2384_reg.
DSP Report: register mul_ln91_reg_2384_reg is absorbed into DSP mul_ln91_reg_2384_reg.
DSP Report: operator mul_16s_16s_32_1_1_U12/tmp_product is absorbed into DSP mul_ln91_reg_2384_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U10/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_578_reg is absorbed into DSP mul_16s_16s_32_1_1_U10/tmp_product.
DSP Report: register reg_578_reg is absorbed into DSP mul_16s_16s_32_1_1_U10/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U10/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U10/tmp_product.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register reg_588_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register sext_ln93_1_reg_2239_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register reg_588_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register sext_ln93_1_reg_2239_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U13/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_583_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register reg_583_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U5/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16s_16s_33s_33_4_1_U36/Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sext_ln86_2_reg_2279_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register sext_ln86_2_reg_2279_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U11/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U22/tmp_product, operation Mode is: A*B''.
DSP Report: register reg_578_reg is absorbed into DSP mul_16s_16s_32_1_1_U22/tmp_product.
DSP Report: register sext_ln132_reg_2496_reg is absorbed into DSP mul_16s_16s_32_1_1_U22/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U22/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_ln126_reg_2439_reg, operation Mode is: (0 or C)+((A2*B2)' or 0).
DSP Report: register reg_578_reg is absorbed into DSP mul_ln126_reg_2439_reg.
DSP Report: register sext_ln119_1_reg_2262_reg is absorbed into DSP mul_ln126_reg_2439_reg.
DSP Report: register mul_ln126_reg_2439_reg is absorbed into DSP mul_ln126_reg_2439_reg.
DSP Report: operator mul_16s_16s_32_1_1_U18/tmp_product is absorbed into DSP mul_ln126_reg_2439_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sext_ln86_2_reg_2279_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register reg_583_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U7/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U16/tmp_product, operation Mode is: A''*B2.
DSP Report: register reg_578_reg is absorbed into DSP mul_16s_16s_32_1_1_U16/tmp_product.
DSP Report: register sl_5_reg_2179_reg is absorbed into DSP mul_16s_16s_32_1_1_U16/tmp_product.
DSP Report: register sext_ln104_2_reg_2317_reg is absorbed into DSP mul_16s_16s_32_1_1_U16/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U16/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U16/tmp_product.
DSP Report: Generating DSP am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: ((D+A2)*B'')'.
DSP Report: register reg_578_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/m is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/ad is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+((D'+A)*B'')')'.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register reg_588_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/m is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/ad is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_ln107_reg_2399_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_583_reg is absorbed into DSP mul_ln107_reg_2399_reg.
DSP Report: register sext_ln89_1_reg_2217_reg is absorbed into DSP mul_ln107_reg_2399_reg.
DSP Report: register sl_5_reg_2179_reg is absorbed into DSP mul_ln107_reg_2399_reg.
DSP Report: register sext_ln104_2_reg_2317_reg is absorbed into DSP mul_ln107_reg_2399_reg.
DSP Report: register mul_ln107_reg_2399_reg is absorbed into DSP mul_ln107_reg_2399_reg.
DSP Report: operator mul_16s_16s_32_1_1_U15/tmp_product is absorbed into DSP mul_ln107_reg_2399_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg, operation Mode is: ((D+A2)*B'')'.
DSP Report: register sl_4_reg_2172_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/ad is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_583_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register sext_ln119_1_reg_2262_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U8/tmp_product is absorbed into DSP ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+((D'+A'')*B'')')'.
DSP Report: register sext_ln89_1_reg_2217_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register sl_4_reg_2172_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register sext_ln98_1_reg_2252_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/m is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/ad is absorbed into DSP ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_16s_16s_32_1_1_U20/tmp_product, operation Mode is: (C or 0)+(0 or A*B2).
DSP Report: register reg_578_reg is absorbed into DSP mul_16s_16s_32_1_1_U20/tmp_product.
DSP Report: operator mul_16s_16s_32_1_1_U20/tmp_product is absorbed into DSP mul_16s_16s_32_1_1_U20/tmp_product.
DSP Report: Generating DSP am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg, operation Mode is: ((D'+A'')*B2)'.
DSP Report: register sext_ln84_reg_2196_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register reg_583_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register sext_ln89_1_reg_2217_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/ad_reg_reg is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/m is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/ad is absorbed into DSP am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/6f1b/hdl/verilog/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1.v:34]
DSP Report: Generating DSP mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C:0x4000)+(A2*B'')'.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "inst/grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" of size (depth=9 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C:0x4000)+(A''*B'')'.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "inst/grp_Reflection_coefficients_fu_50/K_U/ram_reg" of size (depth=9 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C:0x4000)+(A''*B'')'.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "inst/grp_Reflection_coefficients_fu_50/P_U/ram_reg" of size (depth=9 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U63/tmp_product, operation Mode is: A*(B:0x234c).
DSP Report: operator grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U63/tmp_product is absorbed into DSP grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U63/tmp_product.
DSP Report: Generating DSP grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U61/tmp_product, operation Mode is: A*(B:0x368c).
DSP Report: operator grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U61/tmp_product is absorbed into DSP grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U61/tmp_product.
DSP Report: Generating DSP grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U62/tmp_product, operation Mode is: A*(B:0x2156).
DSP Report: operator grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U62/tmp_product is absorbed into DSP grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U62/tmp_product.
RAM ("inst/L_ACF_U/ram_reg") is too shallow (depth = 9) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "inst/L_ACF_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "inst/L_ACF_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/L_ACF_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "inst/grp_Reflection_coefficients_fu_50/ACF_U/ram_reg" of size (depth=9 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_Reflection_coefficients_fu_50/K_U/ram_reg" of size (depth=9 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_Reflection_coefficients_fu_50/P_U/ram_reg" of size (depth=9 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3288.676 ; gain = 678.133 ; free physical = 3663 ; free virtual = 7850
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_16 : 0 0 : 2348 6945 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_16 : 0 1 : 2118 6945 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U32/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_16 : 0 2 : 2479 6945 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_7 : 0 0 : 2331 6929 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_7 : 0 1 : 2102 6929 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U31/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_7 : 0 2 : 2496 6929 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg_e : 0 0 : 2523 4641 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_16s_32s_33_4_1_U29/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg_e : 0 1 : 2118 4641 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg_1f : 0 0 : 2523 4625 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_16s_32s_33_4_1_U28/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U/m_reg_reg_1f : 0 1 : 2102 4625 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_a : 0 0 : 2365 4499 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U35/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_a : 0 1 : 2134 4499 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_2 : 0 0 : 2365 4467 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U34/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_2 : 0 1 : 2102 4467 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_1b : 0 0 : 2348 4466 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U42/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_1b : 0 1 : 2118 4466 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_2b : 0 0 : 2348 4450 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_33_4_1_U33/Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U/m_reg_reg_2b : 0 1 : 2102 4450 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_16s_33s_34_4_1_U38/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg_20 : 0 0 : 2693 2693 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_16s_33s_34_4_1_U40/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg_11 : 0 0 : 2661 2661 : Used 1 time 0
 Sort Area is  ama_addmuladd_16s_16s_16s_33s_34_4_1_U41/Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U/p_reg_reg_27 : 0 0 : 2661 2661 : Used 1 time 0
 Sort Area is  mac_muladd_16s_15ns_15ns_31_4_1_U1/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2574 2574 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_16s_33_4_1_U39/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg_1d : 0 0 : 2571 2571 : Used 1 time 0
 Sort Area is  am_addmul_16s_16s_16s_33_4_1_U30/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg_25 : 0 0 : 2556 2556 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_15ns_31_4_1_U53/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_31 : 0 0 : 2486 2486 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_15ns_31_4_1_U54/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_2f : 0 0 : 2486 2486 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_15ns_31_4_1_U52/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U/p_reg_reg_32 : 0 0 : 2469 2469 : Used 1 time 0
 Sort Area is  mul_ln126_reg_2439_reg_2d : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is  mul_ln107_reg_2399_reg_23 : 0 0 : 2033 2033 : Used 1 time 0
 Sort Area is  mul_ln102_reg_2394_reg_15 : 0 0 : 2017 2017 : Used 1 time 0
 Sort Area is  mul_ln91_reg_2384_reg_c : 0 0 : 2017 2017 : Used 1 time 0
 Sort Area is  mul_16s_16s_32_1_1_U20/tmp_product_22 : 0 0 : 1988 1988 : Used 1 time 0
 Sort Area is  mul_16s_16s_32_1_1_U21/tmp_product_13 : 0 0 : 1988 1988 : Used 1 time 0
 Sort Area is  mul_16s_16s_32_1_1_U16/tmp_product_29 : 0 0 : 1985 1985 : Used 1 time 0
 Sort Area is  mul_16s_16s_32_1_1_U10/tmp_product_5 : 0 0 : 1969 1969 : Used 1 time 0
 Sort Area is  mul_16s_16s_32_1_1_U22/tmp_product_28 : 0 0 : 1969 1969 : Used 1 time 0
 Sort Area is  mul_16s_16s_32_1_1_U23/tmp_product_19 : 0 0 : 1969 1969 : Used 1 time 0
 Sort Area is  grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U61/tmp_product_36 : 0 0 : 527 527 : Used 1 time 0
 Sort Area is  grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U62/tmp_product_37 : 0 0 : 527 527 : Used 1 time 0
 Sort Area is  grp_Quantization_and_coding_fu_65/mul_16s_15ns_31_1_1_U63/tmp_product_34 : 0 0 : 527 527 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | L_ACF_U/ram_reg | 9 x 64(READ_FIRST)     | W | R | 9 x 64(READ_FIRST)     | W | R | Port A and B     | 0      | 2      | 1,1             | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                      | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------------+-----------+----------------------+----------------+
|inst        | grp_Reflection_coefficients_fu_50/ACF_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst        | grp_Reflection_coefficients_fu_50/K_U/ram_reg   | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst        | grp_Reflection_coefficients_fu_50/P_U/ram_reg   | Implied   | 16 x 16              | RAM16X1S x 16  | 
+------------+-------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                              | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0 | (C:0x4000)+(A''*B2)'     | 18     | 17     | 16     | -      | 31     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | A*B''                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3   | (A''*B2)'                | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A''*B2)'           | 16     | 16     | -      | -      | 33     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3   | (A''*B2)'                | 17     | 17     | -      | -      | 34     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A2*B'')'           | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3   | (PCIN+(A''*B2)')'        | 17     | 17     | -      | -      | 33     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A''*B2)'                | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | ((D+A2)*B'')'            | 16     | 17     | -      | 16     | 35     | 1    | 2    | -    | 0    | 1     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A2*B'')'           | 16     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (C+((D'+A)*B'')')'       | 16     | 17     | 33     | 16     | 34     | 0    | 2    | 0    | 1    | 1     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (C or 0)+(0 or A*B2)     | 16     | 16     | 35     | -      | 32     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A''*B2)'                | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | A2*B2                    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A''*B'')'               | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A''*B'')'          | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3   | (A2*B2)'                 | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A2*B2)'            | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+(A''*B'')')'       | 17     | 17     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A''*B'')'               | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A2*B2)'            | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | A*B''                    | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (0 or C)+((A2*B2)' or 0) | 16     | 16     | 33     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A2*B'')'                | 17     | 17     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A2*B2)'            | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | A''*B2                   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | ((D+A2)*B'')'            | 16     | 17     | -      | 16     | 35     | 1    | 2    | -    | 0    | 1     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (C+((D'+A)*B'')')'       | 16     | 17     | 33     | 16     | 34     | 0    | 2    | 0    | 1    | 1     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A''*B'')'               | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | ((D+A2)*B'')'            | 16     | 17     | -      | 16     | 35     | 1    | 2    | -    | 0    | 1     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A2*B2)'            | 16     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (C+((D'+A'')*B'')')'     | 16     | 17     | 33     | 16     | 34     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (C or 0)+(0 or A*B2)     | 16     | 16     | 35     | -      | 32     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | ((D'+A'')*B2)'           | 16     | 17     | -      | 16     | 35     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|Gsm_LPC_Analysis_Reflection_coefficients                 | (C:0x4000)+(A2*B'')'     | 17     | 17     | 16     | -      | 31     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_Reflection_coefficients                 | (C:0x4000)+(A''*B'')'    | 17     | 17     | 16     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_Reflection_coefficients                 | (C:0x4000)+(A''*B'')'    | 17     | 17     | 16     | -      | 31     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_mul_16s_15ns_31_1_1                     | A*(B:0x234c)             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_mul_16s_15ns_31_1_1                     | A*(B:0x368c)             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_mul_16s_15ns_31_1_1                     | A*(B:0x2156)             | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 3563.406 ; gain = 952.863 ; free physical = 3339 ; free virtual = 7525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3684.164 ; gain = 1073.621 ; free physical = 3236 ; free virtual = 7411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | L_ACF_U/ram_reg | 9 x 64(READ_FIRST)     | W | R | 9 x 64(READ_FIRST)     | W | R | Port A and B     | 0      | 2      | 1,1             | 
+------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------+-------------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                      | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------------+-----------+----------------------+----------------+
|inst        | grp_Reflection_coefficients_fu_50/ACF_U/ram_reg | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst        | grp_Reflection_coefficients_fu_50/K_U/ram_reg   | Implied   | 16 x 16              | RAM16X1S x 16  | 
|inst        | grp_Reflection_coefficients_fu_50/P_U/ram_reg   | Implied   | 16 x 16              | RAM16X1S x 16  | 
+------------+-------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/L_ACF_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/L_ACF_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/L_ACF_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/L_ACF_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3684.164 ; gain = 1073.621 ; free physical = 3235 ; free virtual = 7410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3684.164 ; gain = 1073.621 ; free physical = 3231 ; free virtual = 7430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3684.164 ; gain = 1073.621 ; free physical = 3231 ; free virtual = 7430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3684.164 ; gain = 1073.621 ; free physical = 3222 ; free virtual = 7430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3684.164 ; gain = 1073.621 ; free physical = 3222 ; free virtual = 7429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3684.164 ; gain = 1073.621 ; free physical = 3222 ; free virtual = 7429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3684.164 ; gain = 1073.621 ; free physical = 3222 ; free virtual = 7429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Gsm_LPC_Analysis | grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter3_reg_reg[7] | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|Gsm_LPC_Analysis | grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/indata_addr_reg_143_pp0_iter3_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Gsm_LPC_Analysis | grp_Autocorrelation_fu_40/grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532/ap_loop_exit_ready_pp0_iter3_reg_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                              | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Gsm_LPC_Analysis_Autocorrelation                         | (A''*B')'             | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A''*B')'             | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | Dynamic               | -      | -      | -      | -      | 33     | -    | -    | -    | -    | -     | 1    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A''*B'')'            | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (((D+A')'*B'')')'     | 30     | 18     | -      | 27     | 33     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (((D'+A'')'*B')')'    | 30     | 18     | -      | 27     | 33     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | ((D+A')'*B'')'        | 30     | 18     | -      | 27     | 0      | 1    | 2    | -    | 2    | 1     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A'*B')'         | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | ((D+A')'*B'')'        | 30     | 18     | -      | 27     | 0      | 1    | 2    | -    | 2    | 1     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A'*B'')'        | 30     | 18     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (C+((D'+A'')'*B'')')' | 30     | 18     | 48     | 27     | 34     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (C+((D'+A)'*B'')')'   | 30     | 18     | 48     | 27     | 34     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (C+((D'+A)'*B'')')'   | 30     | 18     | 48     | 27     | 34     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0 | (C+(A''*B')')'        | 15     | 18     | 15     | -      | 31     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3   | (A'*B')'              | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A'*B')'         | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3   | (A''*B')'             | 30     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A'*B'')'        | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A'*B'')'             | 30     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A'*B')'         | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A''*B'')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A'*B')'         | 30     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (A''*B'')'            | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A''*B'')'       | 30     | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3   | (A''*B')'             | 30     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+A''*B')'        | 30     | 18     | -      | -      | 33     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | (PCIN+(A''*B'')')'    | 30     | 18     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3   | (PCIN+(A''*B')')'     | 30     | 18     | -      | -      | 33     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_Autocorrelation                         | A'*B'                 | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | A''*B'                | 30     | 18     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | Dynamic               | -      | -      | -      | -      | 35     | -    | -    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | Dynamic               | -      | -      | -      | -      | 35     | -    | -    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | A*B''                 | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Autocorrelation                         | A*B''                 | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_mul_16s_15ns_31_1_1                     | A*B                   | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_mul_16s_15ns_31_1_1                     | A*B                   | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_mul_16s_15ns_31_1_1                     | A*B                   | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gsm_LPC_Analysis_Reflection_coefficients                 | (C+(A'*B'')')'        | 30     | 18     | 15     | -      | 31     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_Reflection_coefficients                 | (C+(A''*B'')')'       | 30     | 18     | 15     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|Gsm_LPC_Analysis_Reflection_coefficients                 | (C+(A''*B'')')'       | 30     | 18     | 15     | -      | 31     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
+---------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   138|
|2     |DSP_ALU         |    40|
|4     |DSP_A_B_DATA    |    40|
|11    |DSP_C_DATA      |    40|
|13    |DSP_MULTIPLIER  |    40|
|15    |DSP_M_DATA      |    40|
|17    |DSP_OUTPUT      |    40|
|19    |DSP_PREADD      |    40|
|20    |DSP_PREADD_DATA |    40|
|23    |LUT1            |    49|
|24    |LUT2            |   456|
|25    |LUT3            |   779|
|26    |LUT4            |   418|
|27    |LUT5            |   745|
|28    |LUT6            |   885|
|29    |MUXF7           |     2|
|30    |RAM16X1S        |    48|
|31    |RAMB36E2        |     2|
|32    |SRL16E          |     9|
|33    |FDRE            |  1570|
|34    |FDSE            |    65|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3684.164 ; gain = 1073.621 ; free physical = 3222 ; free virtual = 7429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 3684.164 ; gain = 909.930 ; free physical = 3214 ; free virtual = 7429
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3684.172 ; gain = 1073.621 ; free physical = 3214 ; free virtual = 7429
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3692.164 ; gain = 0.000 ; free physical = 3507 ; free virtual = 7723
INFO: [Netlist 29-17] Analyzing 228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3752.930 ; gain = 0.000 ; free physical = 3490 ; free virtual = 7706
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  RAM16X1S => RAM32X1S (RAMS32): 48 instances

Synth Design complete | Checksum: 31480f97
INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 3752.965 ; gain = 2398.203 ; free physical = 3490 ; free virtual = 7706
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3318.319; main = 3009.297; forked = 377.677
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4665.668; main = 3752.934; forked = 981.500
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3776.941 ; gain = 0.000 ; free physical = 3489 ; free virtual = 7706
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = bd38b989b271f44c
INFO: [Coretcl 2-1174] Renamed 59 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3776.941 ; gain = 0.000 ; free physical = 3410 ; free virtual = 7641
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/GSM/solution0/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 15:34:39 2025...
