Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 18 20:34:52 2019
| Host         : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.713        0.000                      0                 5632        0.045        0.000                      0                 5632        4.020        0.000                       0                  2466  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.713        0.000                      0                 5632        0.045        0.000                      0                 5632        4.020        0.000                       0                  2466  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 2.177ns (26.885%)  route 5.920ns (73.115%))
  Logic Levels:           8  (LUT2=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.643     2.937    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          1.305     4.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1][0]
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.884 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.789     5.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X29Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.321     6.617 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=9, routed)           0.941     7.558    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/m_axi_UART_WREADY
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.332     7.890 f  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/bus_equal_gen.WLAST_Dummy_i_5/O
                         net (fo=1, routed)           0.799     8.689    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/dout_valid_reg
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.813 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.503     9.317    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.441 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3/O
                         net (fo=11, routed)          0.703    10.144    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0
    SLICE_X49Y78         LUT4 (Prop_lut4_I2_O)        0.152    10.296 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_3/O
                         net (fo=1, routed)           0.407    10.702    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_3_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I3_O)        0.332    11.034 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1/O
                         net (fo=1, routed)           0.000    11.034    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1_n_0
    SLICE_X49Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.465    12.644    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X49Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X49Y78         FDRE (Setup_fdre_C_D)        0.029    12.748    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 1.693ns (23.740%)  route 5.438ns (76.260%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.643     2.937    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          1.305     4.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1][0]
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.884 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.789     5.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X29Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.321     6.617 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=9, routed)           0.811     7.428    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/m_axi_UART_WREADY
    SLICE_X32Y72         LUT5 (Prop_lut5_I2_O)        0.332     7.760 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=45, routed)          0.702     8.463    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.587 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg_i_16/O
                         net (fo=3, routed)           0.470     9.057    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg_i_16_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.124     9.181 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.888    10.068    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.506    12.685    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.194    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 1.693ns (23.812%)  route 5.417ns (76.188%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.643     2.937    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          1.305     4.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1][0]
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.884 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.789     5.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X29Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.321     6.617 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=9, routed)           0.811     7.428    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/m_axi_UART_WREADY
    SLICE_X32Y72         LUT5 (Prop_lut5_I2_O)        0.332     7.760 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=45, routed)          0.702     8.463    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.587 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg_i_16/O
                         net (fo=3, routed)           0.466     9.053    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg_i_16_n_0
    SLICE_X32Y66         LUT2 (Prop_lut2_I1_O)        0.124     9.177 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg_i_3/O
                         net (fo=2, routed)           0.870    10.047    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/rnext[5]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.506    12.685    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.194    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 1.693ns (24.225%)  route 5.296ns (75.775%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.643     2.937    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          1.305     4.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1][0]
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.884 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.789     5.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X29Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.321     6.617 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=9, routed)           0.811     7.428    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/m_axi_UART_WREADY
    SLICE_X32Y72         LUT5 (Prop_lut5_I2_O)        0.332     7.760 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/dout_buf[35]_i_1/O
                         net (fo=45, routed)          0.702     8.463    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X32Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.587 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg_i_16/O
                         net (fo=3, routed)           0.443     9.030    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg_i_16_n_0
    SLICE_X32Y66         LUT3 (Prop_lut3_I1_O)        0.124     9.154 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, routed)           0.772     9.926    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/rnext[6]
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.506    12.685    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y29         RAMB18E1                                     r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.194    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 1.693ns (24.120%)  route 5.326ns (75.879%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.643     2.937    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          1.305     4.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1][0]
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.884 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.789     5.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X29Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.321     6.617 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=9, routed)           0.941     7.558    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/m_axi_UART_WREADY
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.332     7.890 f  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/bus_equal_gen.WLAST_Dummy_i_5/O
                         net (fo=1, routed)           0.799     8.689    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/dout_valid_reg
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.813 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.503     9.317    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.441 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3/O
                         net (fo=11, routed)          0.515     9.956    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0
    SLICE_X46Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.466    12.645    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X46Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X46Y78         FDRE (Setup_fdre_C_CE)      -0.169    12.551    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 1.693ns (24.120%)  route 5.326ns (75.879%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.643     2.937    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          1.305     4.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1][0]
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.884 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.789     5.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X29Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.321     6.617 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=9, routed)           0.941     7.558    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/m_axi_UART_WREADY
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.332     7.890 f  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/bus_equal_gen.WLAST_Dummy_i_5/O
                         net (fo=1, routed)           0.799     8.689    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/dout_valid_reg
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.813 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.503     9.317    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.441 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3/O
                         net (fo=11, routed)          0.515     9.956    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0
    SLICE_X46Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.466    12.645    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X46Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X46Y78         FDRE (Setup_fdre_C_CE)      -0.169    12.551    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 1.693ns (24.120%)  route 5.326ns (75.879%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.643     2.937    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          1.305     4.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1][0]
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.884 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.789     5.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X29Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.321     6.617 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=9, routed)           0.941     7.558    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/m_axi_UART_WREADY
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.332     7.890 f  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/bus_equal_gen.WLAST_Dummy_i_5/O
                         net (fo=1, routed)           0.799     8.689    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/dout_valid_reg
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.813 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.503     9.317    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.441 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3/O
                         net (fo=11, routed)          0.515     9.956    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0
    SLICE_X46Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.466    12.645    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X46Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X46Y78         FDRE (Setup_fdre_C_CE)      -0.169    12.551    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.019ns  (logic 1.693ns (24.120%)  route 5.326ns (75.879%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.643     2.937    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          1.305     4.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1][0]
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.884 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.789     5.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X29Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.321     6.617 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=9, routed)           0.941     7.558    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/m_axi_UART_WREADY
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.332     7.890 f  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/bus_equal_gen.WLAST_Dummy_i_5/O
                         net (fo=1, routed)           0.799     8.689    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/dout_valid_reg
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.813 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.503     9.317    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.441 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3/O
                         net (fo=11, routed)          0.515     9.956    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0
    SLICE_X46Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.466    12.645    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X46Y78         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[3]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X46Y78         FDRE (Setup_fdre_C_CE)      -0.169    12.551    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.693ns (24.439%)  route 5.234ns (75.561%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.643     2.937    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          1.305     4.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1][0]
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.884 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.789     5.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X29Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.321     6.617 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=9, routed)           0.941     7.558    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/m_axi_UART_WREADY
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.332     7.890 f  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/bus_equal_gen.WLAST_Dummy_i_5/O
                         net (fo=1, routed)           0.799     8.689    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/dout_valid_reg
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.813 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.503     9.317    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X47Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.441 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3/O
                         net (fo=11, routed)          0.424     9.864    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_0
    SLICE_X47Y77         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.464    12.643    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X47Y77         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X47Y77         FDRE (Setup_fdre_C_CE)      -0.205    12.513    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 1.693ns (25.275%)  route 5.005ns (74.725%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.643     2.937    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          1.305     4.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[1][0]
    SLICE_X30Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.884 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.789     5.673    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X29Y78         LUT4 (Prop_lut4_I3_O)        0.150     5.823 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=5, routed)           0.473     6.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_0
    SLICE_X29Y78         LUT2 (Prop_lut2_I1_O)        0.321     6.617 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=9, routed)           0.941     7.558    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/m_axi_UART_WREADY
    SLICE_X35Y72         LUT4 (Prop_lut4_I2_O)        0.332     7.890 f  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/bus_equal_gen.WLAST_Dummy_i_5/O
                         net (fo=1, routed)           0.799     8.689    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/dout_valid_reg
    SLICE_X43Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.813 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.166     8.979    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X43Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.103 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.532     9.635    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_7
    SLICE_X41Y77         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        1.465    12.644    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X41Y77         FDRE (Setup_fdre_C_R)       -0.429    12.290    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.156%)  route 0.186ns (56.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.186     1.304    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X34Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X34Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.259    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.212ns (48.886%)  route 0.222ns (51.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.547     0.883    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg[2]/Q
                         net (fo=2, routed)           0.222     1.268    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[2]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.048     1.316 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/awaddr_tmp[2]
    SLICE_X45Y83         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.817     1.183    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X45Y83         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.107     1.255    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/end_addr_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.886%)  route 0.238ns (56.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.549     0.885    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X49Y82         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/end_addr_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/end_addr_buf_reg[10]/Q
                         net (fo=1, routed)           0.238     1.263    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/end_addr_buf_reg_n_0_[10]
    SLICE_X51Y81         LUT4 (Prop_lut4_I0_O)        0.045     1.308 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf[8]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf[8]_i_1_n_0
    SLICE_X51Y81         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.811     1.177    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X51Y81         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf_reg[8]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y81         FDRE (Hold_fdre_C_D)         0.092     1.234    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.295%)  route 0.127ns (43.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.548     0.884    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=2, routed)           0.127     1.175    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X34Y77         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.812     1.178    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y77         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.914    
    SLICE_X34Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.097    design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.746%)  route 0.203ns (47.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.555     0.891    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X47Y91         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 f  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr_reg[4]/Q
                         net (fo=7, routed)           0.203     1.222    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Q[4]
    SLICE_X51Y92         LUT6 (Prop_lut6_I4_O)        0.099     1.321 r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/tx_parity_com
    SLICE_X51Y92         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.819     1.185    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/s_axi_aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/tx_parity_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.091     1.241    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.213ns (46.920%)  route 0.241ns (53.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.547     0.883    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg[3]/Q
                         net (fo=2, routed)           0.241     1.288    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[3]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.049     1.337 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/awaddr_tmp[3]
    SLICE_X45Y83         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.817     1.183    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X45Y83         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.107     1.255    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_wr_en_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.458%)  route 0.252ns (57.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.555     0.891    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X47Y90         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_wr_en_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_wr_en_d_reg/Q
                         net (fo=7, routed)           0.252     1.284    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/tx_fifo_wr_en_d
    SLICE_X52Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.329 r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X52Y89         FDSE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.818     1.184    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X52Y89         FDSE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X52Y89         FDSE (Hold_fdse_C_D)         0.091     1.240    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/start_addr_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.226ns (48.069%)  route 0.244ns (51.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.547     0.883    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X49Y80         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/start_addr_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.128     1.011 f  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/start_addr_buf_reg[4]/Q
                         net (fo=2, routed)           0.244     1.255    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/start_addr_buf[4]
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.098     1.353 r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf[2]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf[2]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.810     1.176    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/ap_clk
    SLICE_X50Y80         FDRE                                         r  design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf_reg[2]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.121     1.262    design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/sect_len_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/writing_thr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.332%)  route 0.253ns (57.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.554     0.890    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/writing_thr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/writing_thr_reg/Q
                         net (fo=4, routed)           0.253     1.284    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/writing_thr
    SLICE_X51Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.329 r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/next_state[0]
    SLICE_X51Y87         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.816     1.182    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/s_axi_aclk
    SLICE_X51Y87         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.091     1.238    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/writing_thr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/Thre_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.236%)  route 0.254ns (57.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.554     0.890    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X48Y90         FDRE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/writing_thr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/writing_thr_reg/Q
                         net (fo=4, routed)           0.254     1.285    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/writing_thr
    SLICE_X51Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.330 r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/Thre_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/thre_com
    SLICE_X51Y87         FDSE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/Thre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2466, routed)        0.816     1.182    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/s_axi_aclk
    SLICE_X51Y87         FDSE                                         r  design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/Thre_reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y87         FDSE (Hold_fdse_C_D)         0.092     1.239    design_1_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/Thre_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_TEST_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_TEST_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_TEST_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_TEST_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_TEST_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_TEST_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_TEST_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_TEST_s_axi_U/int_SBUS_data/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y29   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y29   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78   design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y78   design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y76   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y76   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y76   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y76   design_1_i/AXI_UART_DRIVER_0/inst/AXI_UART_DRIVER_UART_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y98   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y98   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK



