{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 23:49:48 2012 " "Info: Processing started: Wed May 16 23:49:48 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  Sobel.v(145) " "Error (10170): Verilog HDL syntax error at Sobel.v(145) near text \"end\"; \"end\" without \"begin\" " {  } { { "v/Sobel.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Sobel.v" 145 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X1 x1 Sobel.v(20) " "Info (10281): Verilog HDL Declaration information at Sobel.v(20): object \"X1\" differs only in case from object \"x1\" in the same scope" {  } { { "v/Sobel.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Sobel.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X2 x2 Sobel.v(20) " "Info (10281): Verilog HDL Declaration information at Sobel.v(20): object \"X2\" differs only in case from object \"x2\" in the same scope" {  } { { "v/Sobel.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Sobel.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y1 y1 Sobel.v(25) " "Info (10281): Verilog HDL Declaration information at Sobel.v(25): object \"Y1\" differs only in case from object \"y1\" in the same scope" {  } { { "v/Sobel.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Sobel.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y2 y2 Sobel.v(25) " "Info (10281): Verilog HDL Declaration information at Sobel.v(25): object \"Y2\" differs only in case from object \"y2\" in the same scope" {  } { { "v/Sobel.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Sobel.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Sobel Sobel.v(10) " "Error (10112): Ignored design unit \"Sobel\" at Sobel.v(10) due to previous errors" {  } { { "v/Sobel.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Sobel.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Sobel.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file v/Sobel.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SQRT.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/SQRT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Info (12023): Found entity 1: SQRT" {  } { { "v/SQRT.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/SQRT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/PA_3.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/PA_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PA_3 " "Info (12023): Found entity 1: PA_3" {  } { { "v/PA_3.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/PA_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/MAC_3.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/MAC_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Info (12023): Found entity 1: MAC_3" {  } { { "v/MAC_3.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/MAC_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/LineBuffer_3.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/LineBuffer_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LineBuffer_3 " "Info (12023): Found entity 1: LineBuffer_3" {  } { { "v/LineBuffer_3.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/LineBuffer_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/command.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info (12023): Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/control_interface.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info (12023): Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/sdr_data_path.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info (12023): Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Warning (10273): Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/Sdram_Control.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Info (12023): Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/Sdram_RD_FIFO.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Info (12023): Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control/Sdram_WR_FIFO.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Info (12023): Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/CCD_Capture.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Info (12023): Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_CCD_Config.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Info (12023): Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/I2C_Controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info (12023): Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Line_Buffer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info (12023): Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/RAW2RGB.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/RAW2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Info (12023): Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/RAW2RGB.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Reset_Delay.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info (12023): Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info (12023): Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/SEG7_LUT_8.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info (12023): Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/Stack_RAM.v " "Warning (12019): Can't analyze file -- file v/Stack_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/VGA_Controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info (12023): Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Info (12023): Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/touch_tcon.v " "Warning (12019): Can't analyze file -- file v/touch_tcon.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/VGA_Param.v " "Warning (12019): Can't analyze file -- file v/VGA_Param.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/Line_Buffer1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file v/Line_Buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Info (12023): Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_115_CAMERA.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file DE2_115_CAMERA.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_CAMERA " "Info (12023): Found entity 1: DE2_115_CAMERA" {  } { { "DE2_115_CAMERA.v" "" { Text "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg " "Info (144001): Generated suppressed messages file /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Error: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 16 23:49:50 2012 " "Error: Processing ended: Wed May 16 23:49:50 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
