// Seed: 4272646749
module module_0 #(
    parameter id_4 = 32'd17
) (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  output wire id_1;
  `define pp_3 0
  localparam id_4 = 1;
  function automatic reg id_5();
    id_2[`pp_3] <= 1 == 1;
    id_5 <= `pp_3;
  endfunction
  wire [id_4 : 1] id_6, id_7, id_8, id_9;
  initial begin
    id_5();
  end
endmodule
module module_1 #(
    parameter id_14 = 32'd26,
    parameter id_15 = 32'd91,
    parameter id_3  = 32'd80,
    parameter id_4  = 32'd56
) (
    id_1,
    id_2,
    _id_3,
    _id_4[id_14 : 1],
    id_5,
    id_6,
    id_7,
    id_8["" : id_3],
    id_9,
    id_10[id_4 :-1],
    id_11,
    id_12,
    id_13,
    _id_14,
    _id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  output wire _id_15;
  input wire _id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output logic [7:0] id_10;
  module_0 modCall_1 (
      id_12,
      id_8
  );
  assign modCall_1.id_5 = 0;
  output wire id_9;
  output logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout logic [7:0] _id_4;
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_18;
  logic id_19 [id_15 : 1];
endmodule
