WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2501990 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5004926 heartbeat IPC: 3.995 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6256045 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6256045 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 47012408 heartbeat IPC: 0.2381 cumulative IPC: 0.1227 (Simulation time: 00 hr 02 min 59 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_2.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 123637001 heartbeat IPC: 0.1305 cumulative IPC: 0.1278 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 219933097 heartbeat IPC: 0.1038 cumulative IPC: 0.117 (Simulation time: 00 hr 11 min 48 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 304851956 heartbeat IPC: 0.1178 cumulative IPC: 0.1172 (Simulation time: 00 hr 16 min 09 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_2.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 381526272 heartbeat IPC: 0.1304 cumulative IPC: 0.1199 (Simulation time: 00 hr 20 min 05 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 477371561 heartbeat IPC: 0.1043 cumulative IPC: 0.1167 (Simulation time: 00 hr 24 min 56 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 562699279 heartbeat IPC: 0.1172 cumulative IPC: 0.1168 (Simulation time: 00 hr 29 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_2.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 639377292 heartbeat IPC: 0.1304 cumulative IPC: 0.1185 (Simulation time: 00 hr 33 min 17 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 734857874 heartbeat IPC: 0.1047 cumulative IPC: 0.1167 (Simulation time: 00 hr 38 min 07 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 820530050 heartbeat IPC: 0.1167 cumulative IPC: 0.1167 (Simulation time: 00 hr 42 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_2.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 854308822 cumulative IPC: 0.1171 (Simulation time: 00 hr 44 min 34 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 854308822 cumulative IPC: 0.1171 (Simulation time: 00 hr 44 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_2.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1171 instructions: 100000002 cycles: 854308822
CPU 0 Branch Prediction Accuracy: 79.76% MPKI: 42.15 Average ROB Occupancy at Mispredict: 16.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 34.2
BRANCH_CONDITIONAL: 7.91
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0006
BRANCH_RETURN: 0.00016

LLC TOTAL        ACCESS:    9961739 HIT:    3000414 MISS:    6961325
LLC LOAD         ACCESS:    7280822 HIT:    1193891 MISS:    6086931
LLC RFO          ACCESS:     123413 HIT:      26357 MISS:      97056
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1728857 HIT:    1718614 MISS:      10243
LLC TRANSLATION  ACCESS:     828647 HIT:      61552 MISS:     767095
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 356.3 cycles
cpu0_DTLB TOTAL        ACCESS:   22784360 HIT:   12665834 MISS:   10118526
cpu0_DTLB LOAD         ACCESS:   22784360 HIT:   12665834 MISS:   10118526
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 41.51 cycles
cpu0_ITLB TOTAL        ACCESS:       5693 HIT:       5486 MISS:        207
cpu0_ITLB LOAD         ACCESS:       5693 HIT:       5486 MISS:        207
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 84.03 cycles
cpu0_L1D TOTAL        ACCESS:   27018471 HIT:   12698651 MISS:   14319820
cpu0_L1D LOAD         ACCESS:   21955473 HIT:    8903440 MISS:   13052033
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3762015 HIT:    3561152 MISS:     200863
cpu0_L1D TRANSLATION  ACCESS:    1300983 HIT:     234059 MISS:    1066924
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 193.5 cycles
cpu0_L1I TOTAL        ACCESS:       6485 HIT:       6352 MISS:        133
cpu0_L1I LOAD         ACCESS:       6485 HIT:       6352 MISS:        133
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 151.2 cycles
cpu0_L2C TOTAL        ACCESS:   13480574 HIT:    5247530 MISS:    8233044
cpu0_L2C LOAD         ACCESS:   10012717 HIT:    2731891 MISS:    7280826
cpu0_L2C RFO          ACCESS:     180918 HIT:      57505 MISS:     123413
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    2224472 HIT:    2224314 MISS:        158
cpu0_L2C TRANSLATION  ACCESS:    1062467 HIT:     233820 MISS:     828647
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 322.1 cycles
cpu0_STLB TOTAL        ACCESS:    7419847 HIT:    6502417 MISS:     917430
cpu0_STLB LOAD         ACCESS:    7419847 HIT:    6502417 MISS:     917430
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 401.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     249003
  ROW_BUFFER_MISS:    6700349
 AVG DBUS CONGESTED CYCLE: 3.96
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      45195
  FULL:    1589675
