

================================================================
== Vitis HLS Report for 'STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Tue Jul 25 02:51:29 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.919 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V_8 = alloca i32 1"   --->   Operation 5 'alloca' 'i_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 6 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %sum_V"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i_V_8"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V = load i12 %i_V_8"   --->   Operation 10 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.99ns)   --->   "%icmp_ln1072 = icmp_eq  i12 %i_V, i12 2048"   --->   Operation 12 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.54ns)   --->   "%i_V_18 = add i12 %i_V, i12 1"   --->   Operation 14 'add' 'i_V_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln1072, void %.split18.i, void %_Z14computeAverageP6ap_intILi16EES0_.exit.i.preheader.exitStub" [../include/stdCpt.hpp:21]   --->   Operation 15 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i12 %i_V"   --->   Operation 16 'zext' 'zext_ln587' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%RRi_V_addr = getelementptr i16 %RRi_V, i64 0, i64 %zext_ln587"   --->   Operation 17 'getelementptr' 'RRi_V_addr' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%RRi_V_load = load i11 %RRi_V_addr"   --->   Operation 18 'load' 'RRi_V_load' <Predicate = (!icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln885 = store i12 %i_V_18, i12 %i_V_8"   --->   Operation 19 'store' 'store_ln885' <Predicate = (!icmp_ln1072)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sum_V_load_3 = load i16 %sum_V"   --->   Operation 26 'load' 'sum_V_load_3' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_V_out, i16 %sum_V_load_3"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sum_V_load = load i16 %sum_V"   --->   Operation 20 'load' 'sum_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../include/stdCpt.hpp:21]   --->   Operation 21 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%RRi_V_load = load i11 %RRi_V_addr"   --->   Operation 22 'load' 'RRi_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 23 [1/1] (2.07ns)   --->   "%sum_V_3 = add i16 %RRi_V_load, i16 %sum_V_load"   --->   Operation 23 'add' 'sum_V_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln885 = store i16 %sum_V_3, i16 %sum_V"   --->   Operation 24 'store' 'store_ln885' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph.i.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('i.V') [3]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [9]  (0 ns)
	'getelementptr' operation ('RRi_V_addr') [19]  (0 ns)
	'load' operation ('RRi_V_load') on array 'RRi_V' [20]  (3.25 ns)
	blocking operation 0.324 ns on control path)

 <State 2>: 6.92ns
The critical path consists of the following:
	'load' operation ('RRi_V_load') on array 'RRi_V' [20]  (3.25 ns)
	'add' operation ('sum.V') [21]  (2.08 ns)
	'store' operation ('store_ln885') of variable 'sum.V' on local variable 'sum.V' [22]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
