Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  7 11:14:35 2024
| Host         : MaverickidPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (176)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1667)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (176)
--------------------------
 There are 176 register/latch pins with no clock driven by root clock pin: clkdiv_inst/clkdiv_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1667)
---------------------------------------------------
 There are 1667 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.767        0.000                      0                   32        0.239        0.000                      0                   32        4.600        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.767        0.000                      0                   32        0.239        0.000                      0                   32        4.600        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 cover_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.302ns (13.679%)  route 1.906ns (86.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 14.047 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.384     4.399    clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  cover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  cover_reg/Q
                         net (fo=15, routed)          1.906     6.564    v0/cover
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.043     6.607 r  v0/vga_data[8]_i_1/O
                         net (fo=1, routed)           0.000     6.607    v0_n_247
    SLICE_X24Y64         FDRE                                         r  vga_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.272    14.047    clk_IBUF_BUFG
    SLICE_X24Y64         FDRE                                         r  vga_data_reg[8]/C
                         clock pessimism              0.328    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X24Y64         FDRE (Setup_fdre_C_D)        0.034    14.374    vga_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.784ns  (required time - arrival time)
  Source:                 cover_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.302ns (15.443%)  route 1.654ns (84.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 14.047 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.384     4.399    clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  cover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  cover_reg/Q
                         net (fo=15, routed)          0.703     5.361    v0/cover
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.043     5.404 r  v0/vga_data[3]_i_1/O
                         net (fo=12, routed)          0.950     6.355    v0_n_237
    SLICE_X24Y64         FDRE                                         r  vga_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.272    14.047    clk_IBUF_BUFG
    SLICE_X24Y64         FDRE                                         r  vga_data_reg[11]/C
                         clock pessimism              0.328    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X24Y64         FDRE (Setup_fdre_C_CE)      -0.201    14.139    vga_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  7.784    

Slack (MET) :             7.784ns  (required time - arrival time)
  Source:                 cover_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.302ns (15.443%)  route 1.654ns (84.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 14.047 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.384     4.399    clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  cover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  cover_reg/Q
                         net (fo=15, routed)          0.703     5.361    v0/cover
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.043     5.404 r  v0/vga_data[3]_i_1/O
                         net (fo=12, routed)          0.950     6.355    v0_n_237
    SLICE_X24Y64         FDRE                                         r  vga_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.272    14.047    clk_IBUF_BUFG
    SLICE_X24Y64         FDRE                                         r  vga_data_reg[8]/C
                         clock pessimism              0.328    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X24Y64         FDRE (Setup_fdre_C_CE)      -0.201    14.139    vga_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  7.784    

Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 clkdiv_inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.468ns (21.085%)  route 1.752ns (78.915%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.222     4.237    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  clkdiv_inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.223     4.460 r  clkdiv_inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.427     4.887    clkdiv[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.980 r  clkdiv_BUFG[1]_inst/O
                         net (fo=281, routed)         1.324     6.305    clkdiv_inst/S[0]
    SLICE_X56Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.152     6.457 r  clkdiv_inst/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.457    clkdiv_inst/clkdiv_reg[0]_i_1_n_6
    SLICE_X56Y146        FDRE                                         r  clkdiv_inst/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.091    13.866    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  clkdiv_inst/clkdiv_reg[1]/C
                         clock pessimism              0.371    14.237    
                         clock uncertainty           -0.035    14.202    
    SLICE_X56Y146        FDRE (Setup_fdre_C_D)        0.049    14.251    clkdiv_inst/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 cover_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.302ns (15.574%)  route 1.637ns (84.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 14.046 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.384     4.399    clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  cover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  cover_reg/Q
                         net (fo=15, routed)          0.703     5.361    v0/cover
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.043     5.404 r  v0/vga_data[3]_i_1/O
                         net (fo=12, routed)          0.934     6.338    v0_n_237
    SLICE_X27Y65         FDRE                                         r  vga_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.271    14.046    clk_IBUF_BUFG
    SLICE_X27Y65         FDRE                                         r  vga_data_reg[3]/C
                         clock pessimism              0.328    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X27Y65         FDRE (Setup_fdre_C_CE)      -0.201    14.138    vga_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  7.800    

Slack (MET) :             7.855ns  (required time - arrival time)
  Source:                 cover_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.302ns (14.261%)  route 1.816ns (85.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 14.046 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.384     4.399    clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  cover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  cover_reg/Q
                         net (fo=15, routed)          1.816     6.474    v0/cover
    SLICE_X25Y65         LUT4 (Prop_lut4_I0_O)        0.043     6.517 r  v0/vga_data[6]_i_1/O
                         net (fo=1, routed)           0.000     6.517    v0_n_249
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.271    14.046    clk_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[6]/C
                         clock pessimism              0.328    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)        0.033    14.372    vga_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  7.855    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 cover_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.302ns (14.268%)  route 1.815ns (85.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 14.046 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.384     4.399    clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  cover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  cover_reg/Q
                         net (fo=15, routed)          1.815     6.473    v0/cover
    SLICE_X25Y65         LUT4 (Prop_lut4_I0_O)        0.043     6.516 r  v0/vga_data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.516    v0_n_251
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.271    14.046    clk_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[4]/C
                         clock pessimism              0.328    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)        0.034    14.373    vga_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 cover_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.313ns (14.704%)  route 1.816ns (85.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 14.046 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.384     4.399    clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  cover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  cover_reg/Q
                         net (fo=15, routed)          1.816     6.474    v0/cover
    SLICE_X25Y65         LUT4 (Prop_lut4_I0_O)        0.054     6.528 r  v0/vga_data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.528    v0_n_248
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.271    14.046    clk_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[7]/C
                         clock pessimism              0.328    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)        0.058    14.397    vga_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             7.873ns  (required time - arrival time)
  Source:                 cover_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.302ns (14.368%)  route 1.800ns (85.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns = ( 14.047 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.384     4.399    clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  cover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  cover_reg/Q
                         net (fo=15, routed)          1.800     6.458    v0/cover
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.043     6.501 r  v0/vga_data[11]_i_1/O
                         net (fo=1, routed)           0.000     6.501    v0_n_244
    SLICE_X24Y64         FDRE                                         r  vga_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.272    14.047    clk_IBUF_BUFG
    SLICE_X24Y64         FDRE                                         r  vga_data_reg[11]/C
                         clock pessimism              0.328    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X24Y64         FDRE (Setup_fdre_C_D)        0.034    14.374    vga_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  7.873    

Slack (MET) :             7.873ns  (required time - arrival time)
  Source:                 cover_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.310ns (14.590%)  route 1.815ns (85.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 14.046 - 10.000 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.384     4.399    clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  cover_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.259     4.658 r  cover_reg/Q
                         net (fo=15, routed)          1.815     6.473    v0/cover
    SLICE_X25Y65         LUT4 (Prop_lut4_I0_O)        0.051     6.524 r  v0/vga_data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.524    v0_n_250
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.271    14.046    clk_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[5]/C
                         clock pessimism              0.328    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)        0.058    14.397    vga_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  7.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.954%)  route 0.228ns (64.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.843    clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.100     1.943 f  j_reg[0]/Q
                         net (fo=12, routed)          0.228     2.171    v0/vga_data_reg[3]_0[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.028     2.199 r  v0/vga_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.199    vga_data0_in[1]
    SLICE_X42Y65         FDRE                                         r  vga_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.815     2.300    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  vga_data_reg[1]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.087     1.960    vga_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.753%)  route 0.230ns (64.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.843    clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.100     1.943 f  j_reg[0]/Q
                         net (fo=12, routed)          0.230     2.173    v0/vga_data_reg[3]_0[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.028     2.201 r  v0/vga_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.201    vga_data0_in[2]
    SLICE_X42Y65         FDRE                                         r  vga_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.815     2.300    clk_IBUF_BUFG
    SLICE_X42Y65         FDRE                                         r  vga_data_reg[2]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.087     1.960    vga_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clkdiv_inst/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.183ns (57.554%)  route 0.135ns (42.446%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.541     1.787    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  clkdiv_inst/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.887 f  clkdiv_inst/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.135     2.022    clkdiv_inst/clkdiv_reg_n_0_[0]
    SLICE_X56Y146        LUT1 (Prop_lut1_I0_O)        0.028     2.050 r  clkdiv_inst/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     2.050    clkdiv_inst/clkdiv[0]_i_2_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.105 r  clkdiv_inst/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.105    clkdiv_inst/clkdiv_reg[0]_i_1_n_7
    SLICE_X56Y146        FDRE                                         r  clkdiv_inst/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.740     2.225    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  clkdiv_inst/clkdiv_reg[0]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X56Y146        FDRE (Hold_fdre_C_D)         0.071     1.858    clkdiv_inst/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clkdiv_inst/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.210ns (60.877%)  route 0.135ns (39.124%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.541     1.787    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  clkdiv_inst/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y146        FDRE (Prop_fdre_C_Q)         0.100     1.887 f  clkdiv_inst/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.135     2.022    clkdiv_inst/clkdiv_reg_n_0_[0]
    SLICE_X56Y146        LUT1 (Prop_lut1_I0_O)        0.028     2.050 r  clkdiv_inst/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     2.050    clkdiv_inst/clkdiv[0]_i_2_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     2.132 r  clkdiv_inst/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.132    clkdiv_inst/clkdiv_reg[0]_i_1_n_6
    SLICE_X56Y146        FDRE                                         r  clkdiv_inst/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.740     2.225    clkdiv_inst/clk_IBUF_BUFG
    SLICE_X56Y146        FDRE                                         r  clkdiv_inst/clkdiv_reg[1]/C
                         clock pessimism             -0.438     1.787    
    SLICE_X56Y146        FDRE (Hold_fdre_C_D)         0.071     1.858    clkdiv_inst/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.128ns (27.768%)  route 0.333ns (72.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.843    clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.100     1.943 f  j_reg[0]/Q
                         net (fo=12, routed)          0.333     2.276    v0/vga_data_reg[3]_0[0]
    SLICE_X41Y66         LUT6 (Prop_lut6_I1_O)        0.028     2.304 r  v0/vga_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.304    vga_data0_in[0]
    SLICE_X41Y66         FDRE                                         r  vga_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.815     2.300    clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  vga_data_reg[0]/C
                         clock pessimism             -0.427     1.873    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.060     1.933    vga_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.128ns (20.516%)  route 0.496ns (79.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.843    clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  j_reg[0]/Q
                         net (fo=12, routed)          0.496     2.439    v0/vga_data_reg[3]_0[0]
    SLICE_X26Y66         LUT6 (Prop_lut6_I3_O)        0.028     2.467 r  v0/vga_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.467    v0_n_245
    SLICE_X26Y66         FDRE                                         r  vga_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.818     2.303    clk_IBUF_BUFG
    SLICE_X26Y66         FDRE                                         r  vga_data_reg[10]/C
                         clock pessimism             -0.427     1.876    
    SLICE_X26Y66         FDRE (Hold_fdre_C_D)         0.060     1.936    vga_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.282%)  route 0.536ns (80.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.843    clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.100     1.943 f  j_reg[0]/Q
                         net (fo=12, routed)          0.536     2.479    v0/vga_data_reg[3]_0[0]
    SLICE_X27Y65         LUT6 (Prop_lut6_I1_O)        0.028     2.507 r  v0/vga_data[3]_i_2/O
                         net (fo=1, routed)           0.000     2.507    vga_data0_in[3]
    SLICE_X27Y65         FDRE                                         r  vga_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.819     2.304    clk_IBUF_BUFG
    SLICE_X27Y65         FDRE                                         r  vga_data_reg[3]/C
                         clock pessimism             -0.427     1.877    
    SLICE_X27Y65         FDRE (Hold_fdre_C_D)         0.060     1.937    vga_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.129%)  route 0.578ns (81.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.843    clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  j_reg[0]/Q
                         net (fo=12, routed)          0.578     2.521    v0/vga_data_reg[3]_0[0]
    SLICE_X25Y65         LUT6 (Prop_lut6_I3_O)        0.028     2.549 r  v0/vga_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.549    v0_n_246
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.819     2.304    clk_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[9]/C
                         clock pessimism             -0.427     1.877    
    SLICE_X25Y65         FDRE (Hold_fdre_C_D)         0.061     1.938    vga_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.131ns (16.859%)  route 0.646ns (83.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.843    clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  j_reg[0]/Q
                         net (fo=12, routed)          0.646     2.589    v0/vga_data_reg[3]_0[0]
    SLICE_X25Y65         LUT4 (Prop_lut4_I2_O)        0.031     2.620 r  v0/vga_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.620    v0_n_250
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.819     2.304    clk_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[5]/C
                         clock pessimism             -0.427     1.877    
    SLICE_X25Y65         FDRE (Hold_fdre_C_D)         0.075     1.952    vga_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.133ns (17.072%)  route 0.646ns (82.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.597     1.843    clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  j_reg[0]/Q
                         net (fo=12, routed)          0.646     2.589    v0/vga_data_reg[3]_0[0]
    SLICE_X25Y65         LUT4 (Prop_lut4_I2_O)        0.033     2.622 r  v0/vga_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.622    v0_n_248
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.819     2.304    clk_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  vga_data_reg[7]/C
                         clock pessimism             -0.427     1.877    
    SLICE_X25Y65         FDRE (Hold_fdre_C_D)         0.075     1.952    vga_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.670    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X2Y24    pic1_addr_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X25Y65   vga_data_reg[5]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X25Y65   vga_data_reg[7]/C
Min Period        n/a     FDRE/C       n/a            0.700         10.000      9.300      SLICE_X56Y146  clkdiv_inst/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.700         10.000      9.300      SLICE_X56Y146  clkdiv_inst/clkdiv_reg[1]/C
Min Period        n/a     FDRE/C       n/a            0.700         10.000      9.300      SLICE_X54Y70   cover_reg/C
Min Period        n/a     FDRE/C       n/a            0.700         10.000      9.300      SLICE_X47Y64   i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.700         10.000      9.300      SLICE_X47Y64   i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            0.700         10.000      9.300      SLICE_X47Y64   i_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X25Y65   vga_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X25Y65   vga_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X25Y65   vga_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X25Y65   vga_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X47Y63   j_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X47Y63   j_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X47Y63   j_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X54Y70   cover_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X56Y146  clkdiv_inst/clkdiv_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X26Y66   vga_data_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X24Y64   vga_data_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X27Y65   vga_data_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X25Y65   vga_data_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X25Y65   vga_data_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X25Y65   vga_data_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X25Y65   vga_data_reg[7]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X24Y64   vga_data_reg[8]/C



