============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 18:43:27 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(53)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(57)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 28 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_hsync will be merged to another kept net u_image_process/frame_hsync
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_vsync will be merged to another kept net u_image_process/frame_vsync
SYN-5055 WARNING: The kept net Gray_img[7] will be merged to another kept net u_image_process/out_img_imy[7]
SYN-5055 WARNING: The kept net Gray_img[6] will be merged to another kept net u_image_process/out_img_imy[6]
SYN-5055 WARNING: The kept net Gray_img[5] will be merged to another kept net u_image_process/out_img_imy[5]
SYN-5055 WARNING: The kept net Gray_img[4] will be merged to another kept net u_image_process/out_img_imy[4]
SYN-5055 WARNING: The kept net Gray_img[3] will be merged to another kept net u_image_process/out_img_imy[3]
SYN-5055 WARNING: The kept net Gray_img[2] will be merged to another kept net u_image_process/out_img_imy[2]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3763 instances
RUN-0007 : 1536 luts, 1444 seqs, 447 mslices, 181 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 4428 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3057 nets have 2 pins
RUN-1001 : 878 nets have [3 - 5] pins
RUN-1001 : 388 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |     925     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     344     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  25   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3761 instances, 1536 luts, 1444 seqs, 628 slices, 122 macros(628 instances: 447 mslices 181 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1088 pins
PHY-0007 : Cell area utilization is 14%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 17067, tnet num: 4426, tinst num: 3761, tnode num: 21737, tedge num: 27405.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.009010s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (100.7%)

RUN-1004 : used memory is 199 MB, reserved memory is 174 MB, peak memory is 199 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4426 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.093265s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.10163e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 3761.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 769192, overlap = 33.75
PHY-3002 : Step(2): len = 655825, overlap = 36
PHY-3002 : Step(3): len = 395450, overlap = 31.5
PHY-3002 : Step(4): len = 363192, overlap = 31.5
PHY-3002 : Step(5): len = 289955, overlap = 27.25
PHY-3002 : Step(6): len = 263497, overlap = 32.25
PHY-3002 : Step(7): len = 239963, overlap = 33.5
PHY-3002 : Step(8): len = 225462, overlap = 55.375
PHY-3002 : Step(9): len = 191317, overlap = 66.2812
PHY-3002 : Step(10): len = 177897, overlap = 80.2188
PHY-3002 : Step(11): len = 173439, overlap = 80.9062
PHY-3002 : Step(12): len = 157313, overlap = 83.5625
PHY-3002 : Step(13): len = 147987, overlap = 83.5312
PHY-3002 : Step(14): len = 141400, overlap = 90.375
PHY-3002 : Step(15): len = 129254, overlap = 102.156
PHY-3002 : Step(16): len = 124313, overlap = 108.25
PHY-3002 : Step(17): len = 119700, overlap = 116.656
PHY-3002 : Step(18): len = 112664, overlap = 117.344
PHY-3002 : Step(19): len = 108092, overlap = 121.281
PHY-3002 : Step(20): len = 106630, overlap = 125.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.5904e-05
PHY-3002 : Step(21): len = 114134, overlap = 114.844
PHY-3002 : Step(22): len = 116703, overlap = 110.719
PHY-3002 : Step(23): len = 118816, overlap = 113.594
PHY-3002 : Step(24): len = 115782, overlap = 100.594
PHY-3002 : Step(25): len = 114119, overlap = 93.125
PHY-3002 : Step(26): len = 112024, overlap = 83.125
PHY-3002 : Step(27): len = 111932, overlap = 83.9062
PHY-3002 : Step(28): len = 112333, overlap = 82.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.1808e-05
PHY-3002 : Step(29): len = 114590, overlap = 82.5625
PHY-3002 : Step(30): len = 114668, overlap = 82.375
PHY-3002 : Step(31): len = 114828, overlap = 80.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000143616
PHY-3002 : Step(32): len = 115663, overlap = 71.875
PHY-3002 : Step(33): len = 115577, overlap = 71.875
PHY-3002 : Step(34): len = 115228, overlap = 71.8438
PHY-3002 : Step(35): len = 115082, overlap = 76.125
PHY-3002 : Step(36): len = 114783, overlap = 74.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000287232
PHY-3002 : Step(37): len = 115891, overlap = 69.0938
PHY-3002 : Step(38): len = 116430, overlap = 68.7812
PHY-3002 : Step(39): len = 116631, overlap = 68.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000574464
PHY-3002 : Step(40): len = 116464, overlap = 64.8125
PHY-3002 : Step(41): len = 116401, overlap = 64.8125
PHY-3002 : Step(42): len = 116711, overlap = 64.375
PHY-3002 : Step(43): len = 116963, overlap = 62.125
PHY-3002 : Step(44): len = 117147, overlap = 66.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00114893
PHY-3002 : Step(45): len = 117158, overlap = 64.125
PHY-3002 : Step(46): len = 117108, overlap = 63.125
PHY-3002 : Step(47): len = 116952, overlap = 58.8125
PHY-3002 : Step(48): len = 116872, overlap = 59.1875
PHY-3002 : Step(49): len = 116728, overlap = 62
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00229786
PHY-3002 : Step(50): len = 117338, overlap = 53.125
PHY-3002 : Step(51): len = 117440, overlap = 53.125
PHY-3002 : Step(52): len = 117726, overlap = 48.4062
PHY-3002 : Step(53): len = 117677, overlap = 46.8438
PHY-3002 : Step(54): len = 117535, overlap = 51.3438
PHY-3002 : Step(55): len = 117282, overlap = 51.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00459571
PHY-3002 : Step(56): len = 117256, overlap = 46.875
PHY-3002 : Step(57): len = 117213, overlap = 46.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00919143
PHY-3002 : Step(58): len = 117039, overlap = 46.8125
PHY-3002 : Step(59): len = 116895, overlap = 46.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0183829
PHY-3002 : Step(60): len = 116828, overlap = 46.5312
PHY-3002 : Step(61): len = 116737, overlap = 46.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0367657
PHY-3002 : Step(62): len = 116600, overlap = 46.3125
PHY-3002 : Step(63): len = 116481, overlap = 46.2188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0735314
PHY-3002 : Step(64): len = 116373, overlap = 47.4688
PHY-3002 : Step(65): len = 116373, overlap = 47.4688
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.147063
PHY-3002 : Step(66): len = 116373, overlap = 47.4688
PHY-3002 : Step(67): len = 116373, overlap = 47.4688
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.294126
PHY-3002 : Step(68): len = 116373, overlap = 47.4688
PHY-3002 : Step(69): len = 116373, overlap = 47.4688
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.475895
PHY-3002 : Step(70): len = 116373, overlap = 47.4688
PHY-3002 : Step(71): len = 116373, overlap = 47.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013686s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (342.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4426 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.089682s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.86385e-06
PHY-3002 : Step(72): len = 110121, overlap = 103.438
PHY-3002 : Step(73): len = 108975, overlap = 106
PHY-3002 : Step(74): len = 104646, overlap = 96.5
PHY-3002 : Step(75): len = 104811, overlap = 95.0938
PHY-3002 : Step(76): len = 101408, overlap = 99.3125
PHY-3002 : Step(77): len = 101531, overlap = 98.4062
PHY-3002 : Step(78): len = 100666, overlap = 98.1562
PHY-3002 : Step(79): len = 100535, overlap = 99.5312
PHY-3002 : Step(80): len = 100060, overlap = 96.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77277e-05
PHY-3002 : Step(81): len = 99024.8, overlap = 97.4688
PHY-3002 : Step(82): len = 98992.4, overlap = 97.4688
PHY-3002 : Step(83): len = 98938.7, overlap = 97.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.54554e-05
PHY-3002 : Step(84): len = 99004.2, overlap = 99.9062
PHY-3002 : Step(85): len = 99028.8, overlap = 99.6562
PHY-3002 : Step(86): len = 99897.6, overlap = 94.0312
PHY-3002 : Step(87): len = 100542, overlap = 92.0625
PHY-3002 : Step(88): len = 98756, overlap = 97.9375
PHY-3002 : Step(89): len = 98664.4, overlap = 98.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.09108e-05
PHY-3002 : Step(90): len = 98538, overlap = 97.1562
PHY-3002 : Step(91): len = 98594.1, overlap = 97.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000141822
PHY-3002 : Step(92): len = 99502, overlap = 92.3438
PHY-3002 : Step(93): len = 99721.2, overlap = 92.375
PHY-3002 : Step(94): len = 101186, overlap = 93.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000283643
PHY-3002 : Step(95): len = 100291, overlap = 94.75
PHY-3002 : Step(96): len = 100260, overlap = 96.8438
PHY-3002 : Step(97): len = 100099, overlap = 99.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000567287
PHY-3002 : Step(98): len = 100732, overlap = 92.0312
PHY-3002 : Step(99): len = 101756, overlap = 88.5938
PHY-3002 : Step(100): len = 102227, overlap = 86.875
PHY-3002 : Step(101): len = 101930, overlap = 71.875
PHY-3002 : Step(102): len = 100031, overlap = 73.1875
PHY-3002 : Step(103): len = 99928.3, overlap = 74.9688
PHY-3002 : Step(104): len = 98662, overlap = 72.9375
PHY-3002 : Step(105): len = 98653.7, overlap = 73.1875
PHY-3002 : Step(106): len = 97964.1, overlap = 76.2812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00113457
PHY-3002 : Step(107): len = 97633.8, overlap = 76.4375
PHY-3002 : Step(108): len = 97365.9, overlap = 72.7812
PHY-3002 : Step(109): len = 97228.4, overlap = 72.2812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00226915
PHY-3002 : Step(110): len = 97216.3, overlap = 72.25
PHY-3002 : Step(111): len = 97105.5, overlap = 72.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4426 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.088574s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (105.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.63846e-05
PHY-3002 : Step(112): len = 99028.3, overlap = 194.969
PHY-3002 : Step(113): len = 99291.5, overlap = 192.875
PHY-3002 : Step(114): len = 98751.8, overlap = 194.188
PHY-3002 : Step(115): len = 98751.8, overlap = 194.188
PHY-3002 : Step(116): len = 97948.1, overlap = 192.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.27693e-05
PHY-3002 : Step(117): len = 98565.9, overlap = 180.75
PHY-3002 : Step(118): len = 98713.3, overlap = 180.281
PHY-3002 : Step(119): len = 100967, overlap = 171.094
PHY-3002 : Step(120): len = 101477, overlap = 167.938
PHY-3002 : Step(121): len = 102385, overlap = 160.562
PHY-3002 : Step(122): len = 102982, overlap = 151.656
PHY-3002 : Step(123): len = 103736, overlap = 136.719
PHY-3002 : Step(124): len = 103166, overlap = 129.781
PHY-3002 : Step(125): len = 103169, overlap = 128.75
PHY-3002 : Step(126): len = 102694, overlap = 127.094
PHY-3002 : Step(127): len = 101272, overlap = 126.406
PHY-3002 : Step(128): len = 101272, overlap = 126.406
PHY-3002 : Step(129): len = 100476, overlap = 125.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.55386e-05
PHY-3002 : Step(130): len = 100892, overlap = 125.406
PHY-3002 : Step(131): len = 100892, overlap = 125.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000131077
PHY-3002 : Step(132): len = 102733, overlap = 122.031
PHY-3002 : Step(133): len = 103119, overlap = 120.531
PHY-3002 : Step(134): len = 104590, overlap = 111.781
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000262154
PHY-3002 : Step(135): len = 105002, overlap = 103.531
PHY-3002 : Step(136): len = 105447, overlap = 101.531
PHY-3002 : Step(137): len = 105909, overlap = 102.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000524309
PHY-3002 : Step(138): len = 107066, overlap = 97.9062
PHY-3002 : Step(139): len = 108359, overlap = 86.25
PHY-3002 : Step(140): len = 109251, overlap = 85.5312
PHY-3002 : Step(141): len = 109600, overlap = 88.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00104862
PHY-3002 : Step(142): len = 109630, overlap = 88.0625
PHY-3002 : Step(143): len = 109578, overlap = 86.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00209723
PHY-3002 : Step(144): len = 109810, overlap = 87.9688
PHY-3002 : Step(145): len = 109905, overlap = 87.2812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00339333
PHY-3002 : Step(146): len = 110075, overlap = 88.2188
PHY-3002 : Step(147): len = 110229, overlap = 88.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0054904
PHY-3002 : Step(148): len = 110399, overlap = 87.8438
PHY-3002 : Step(149): len = 110514, overlap = 88.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 17067, tnet num: 4426, tinst num: 3761, tnode num: 21737, tedge num: 27405.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.005604s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (101.0%)

RUN-1004 : used memory is 197 MB, reserved memory is 173 MB, peak memory is 206 MB
OPT-1001 : Total overflow 264.16 peak overflow 5.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/4428.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 125016, over cnt = 477(1%), over = 1795, worst = 34
PHY-1001 : End global iterations;  0.261020s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (149.7%)

PHY-1001 : Congestion index: top1 = 42.41, top5 = 31.03, top10 = 24.74, top15 = 20.46.
PHY-1001 : End incremental global routing;  0.340038s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (137.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4426 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.101356s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.513080s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (124.9%)

OPT-1001 : Current memory(MB): used = 231, reserve = 207, peak = 231.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3260/4428.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 125016, over cnt = 477(1%), over = 1795, worst = 34
PHY-1002 : len = 134304, over cnt = 355(1%), over = 972, worst = 15
PHY-1002 : len = 142848, over cnt = 132(0%), over = 247, worst = 9
PHY-1002 : len = 145832, over cnt = 22(0%), over = 46, worst = 8
PHY-1002 : len = 146416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.272220s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (109.1%)

PHY-1001 : Congestion index: top1 = 37.44, top5 = 29.81, top10 = 24.95, top15 = 21.39.
OPT-1001 : End congestion update;  0.346566s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (108.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4426 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.079974s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.7%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.426678s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (106.2%)

OPT-1001 : Current memory(MB): used = 234, reserve = 210, peak = 234.
OPT-1001 : End physical optimization;  1.979854s wall, 2.109375s user + 0.031250s system = 2.140625s CPU (108.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1536 LUT to BLE ...
SYN-4008 : Packed 1536 LUT and 639 SEQ to BLE.
SYN-4003 : Packing 805 remaining SEQ's ...
SYN-4005 : Packed 449 SEQ with LUT/SLICE
SYN-4006 : 560 single LUT's are left
SYN-4006 : 356 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1892/3445 primitive instances ...
PHY-3001 : End packing;  0.173724s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1876 instances
RUN-1001 : 861 mslices, 860 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3842 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2485 nets have 2 pins
RUN-1001 : 865 nets have [3 - 5] pins
RUN-1001 : 392 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 1874 instances, 1721 slices, 122 macros(628 instances: 447 mslices 181 lslices)
PHY-3001 : Cell area utilization is 22%
PHY-3001 : After packing: Len = 112675, Over = 129.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14816, tnet num: 3840, tinst num: 1874, tnode num: 18248, tedge num: 24744.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.064199s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (99.8%)

RUN-1004 : used memory is 238 MB, reserved memory is 215 MB, peak memory is 238 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.143795s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.79148e-05
PHY-3002 : Step(150): len = 110227, overlap = 131.75
PHY-3002 : Step(151): len = 109513, overlap = 131
PHY-3002 : Step(152): len = 107019, overlap = 132.25
PHY-3002 : Step(153): len = 105869, overlap = 132.75
PHY-3002 : Step(154): len = 105191, overlap = 135.75
PHY-3002 : Step(155): len = 104153, overlap = 138
PHY-3002 : Step(156): len = 103346, overlap = 140.5
PHY-3002 : Step(157): len = 103010, overlap = 142
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.58295e-05
PHY-3002 : Step(158): len = 104370, overlap = 138.75
PHY-3002 : Step(159): len = 104793, overlap = 137.25
PHY-3002 : Step(160): len = 105644, overlap = 129.75
PHY-3002 : Step(161): len = 105973, overlap = 126.75
PHY-3002 : Step(162): len = 107204, overlap = 122.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.16591e-05
PHY-3002 : Step(163): len = 108946, overlap = 121
PHY-3002 : Step(164): len = 109520, overlap = 120
PHY-3002 : Step(165): len = 112530, overlap = 113.75
PHY-3002 : Step(166): len = 113467, overlap = 107.75
PHY-3002 : Step(167): len = 113797, overlap = 110
PHY-3002 : Step(168): len = 113543, overlap = 112
PHY-3002 : Step(169): len = 113439, overlap = 111.25
PHY-3002 : Step(170): len = 112832, overlap = 112.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.208361s wall, 0.109375s user + 0.406250s system = 0.515625s CPU (247.5%)

PHY-3001 : Trial Legalized: Len = 139841
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070674s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000181742
PHY-3002 : Step(171): len = 130948, overlap = 11.75
PHY-3002 : Step(172): len = 125600, overlap = 28
PHY-3002 : Step(173): len = 122342, overlap = 35.5
PHY-3002 : Step(174): len = 121300, overlap = 40
PHY-3002 : Step(175): len = 120484, overlap = 41.75
PHY-3002 : Step(176): len = 120397, overlap = 44.5
PHY-3002 : Step(177): len = 120247, overlap = 46.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000363485
PHY-3002 : Step(178): len = 120842, overlap = 42
PHY-3002 : Step(179): len = 121169, overlap = 41.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00072697
PHY-3002 : Step(180): len = 121715, overlap = 40.25
PHY-3002 : Step(181): len = 121715, overlap = 40.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 131551, Over = 0
PHY-3001 : Spreading special nets. 54 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016936s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.3%)

PHY-3001 : 70 instances has been re-located, deltaX = 30, deltaY = 50, maxDist = 2.
PHY-3001 : Final: Len = 133141, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14816, tnet num: 3840, tinst num: 1874, tnode num: 18248, tedge num: 24744.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.034893s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.6%)

RUN-1004 : used memory is 236 MB, reserved memory is 213 MB, peak memory is 241 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 243/3842.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 157768, over cnt = 360(1%), over = 601, worst = 5
PHY-1002 : len = 159896, over cnt = 225(0%), over = 318, worst = 5
PHY-1002 : len = 162104, over cnt = 71(0%), over = 95, worst = 4
PHY-1002 : len = 163136, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 163392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.436164s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (143.3%)

PHY-1001 : Congestion index: top1 = 33.64, top5 = 27.17, top10 = 23.24, top15 = 20.63.
PHY-1001 : End incremental global routing;  0.535894s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (134.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.096772s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.704093s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (126.5%)

OPT-1001 : Current memory(MB): used = 242, reserve = 219, peak = 242.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3248/3842.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 163392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019206s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.4%)

PHY-1001 : Congestion index: top1 = 33.64, top5 = 27.17, top10 = 23.24, top15 = 20.63.
OPT-1001 : End congestion update;  0.099427s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.069823s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.9%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.169405s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.5%)

OPT-1001 : Current memory(MB): used = 244, reserve = 221, peak = 244.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.069643s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3248/3842.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 163392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018660s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (167.5%)

PHY-1001 : Congestion index: top1 = 33.64, top5 = 27.17, top10 = 23.24, top15 = 20.63.
PHY-1001 : End incremental global routing;  0.099523s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.093021s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3248/3842.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 163392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019784s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.0%)

PHY-1001 : Congestion index: top1 = 33.64, top5 = 27.17, top10 = 23.24, top15 = 20.63.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.071550s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (109.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.379505s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (118.2%)

RUN-1003 : finish command "place" in  13.322604s wall, 19.703125s user + 6.515625s system = 26.218750s CPU (196.8%)

RUN-1004 : used memory is 219 MB, reserved memory is 195 MB, peak memory is 246 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1876 instances
RUN-1001 : 861 mslices, 860 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3842 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2485 nets have 2 pins
RUN-1001 : 865 nets have [3 - 5] pins
RUN-1001 : 392 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14816, tnet num: 3840, tinst num: 1874, tnode num: 18248, tedge num: 24744.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.018721s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (99.7%)

RUN-1004 : used memory is 238 MB, reserved memory is 216 MB, peak memory is 269 MB
PHY-1001 : 861 mslices, 860 lslices, 132 pads, 10 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 154880, over cnt = 390(1%), over = 659, worst = 8
PHY-1002 : len = 157104, over cnt = 252(0%), over = 380, worst = 6
PHY-1002 : len = 160640, over cnt = 60(0%), over = 81, worst = 5
PHY-1002 : len = 161624, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 161672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.461655s wall, 0.593750s user + 0.062500s system = 0.656250s CPU (142.2%)

PHY-1001 : Congestion index: top1 = 33.00, top5 = 26.90, top10 = 23.16, top15 = 20.56.
PHY-1001 : End global routing;  0.553755s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (135.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 273, reserve = 250, peak = 278.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 530, reserve = 512, peak = 530.
PHY-1001 : End build detailed router design. 3.902499s wall, 3.890625s user + 0.015625s system = 3.906250s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 48480, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.420076s wall, 4.421875s user + 0.000000s system = 4.421875s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 563, reserve = 546, peak = 563.
PHY-1001 : End phase 1; 4.426399s wall, 4.421875s user + 0.000000s system = 4.421875s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 1762 net; 2.037354s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (99.7%)

PHY-1022 : len = 405680, over cnt = 124(0%), over = 124, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 565, reserve = 548, peak = 565.
PHY-1001 : End initial routed; 5.184690s wall, 7.078125s user + 0.031250s system = 7.109375s CPU (137.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3264(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.194884s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (100.7%)

PHY-1001 : Current memory(MB): used = 569, reserve = 551, peak = 569.
PHY-1001 : End phase 2; 6.379643s wall, 8.281250s user + 0.031250s system = 8.312500s CPU (130.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 405680, over cnt = 124(0%), over = 124, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.014834s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 404584, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.104410s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (164.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 404768, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.044581s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (140.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 404808, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.036019s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (130.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3264(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.211646s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 21 feed throughs used by 19 nets
PHY-1001 : End commit to database; 0.418847s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.7%)

PHY-1001 : Current memory(MB): used = 587, reserve = 570, peak = 587.
PHY-1001 : End phase 3; 1.991091s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (103.6%)

PHY-1003 : Routed, final wirelength = 404808
PHY-1001 : Current memory(MB): used = 588, reserve = 571, peak = 588.
PHY-1001 : End export database. 0.017390s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.8%)

PHY-1001 : End detail routing;  17.003861s wall, 18.921875s user + 0.078125s system = 19.000000s CPU (111.7%)

RUN-1003 : finish command "route" in  18.759050s wall, 20.765625s user + 0.171875s system = 20.937500s CPU (111.6%)

RUN-1004 : used memory is 110 MB, reserved memory is 545 MB, peak memory is 588 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     2845   out of  19600   14.52%
#reg                     1447   out of  19600    7.38%
#le                      3201
  #lut only              1754   out of   3201   54.80%
  #reg only               356   out of   3201   11.12%
  #lut&reg               1091   out of   3201   34.08%
#dsp                        4   out of     29   13.79%
#bram                       8   out of     64   12.50%
  #bram9k                   0
  #fifo9k                   8
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                 Type               DriverType         Driver                                                         Fanout
#1        u_image_process/u_Median_Gray/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_5.di                                              566
#2        u_pll/clk0_buf                                           GCLK               pll                u_pll/pll_inst.clkc0                                           178
#3        vga_clk_dup_1                                            GCLK               pll                u_pll/pll_inst.clkc2                                           43
#4        u_camera_init/divider2[8]                                GCLK               lslice             u_camera_init/add2_syn_56.q1                                   22
#5        u_camera_init/u_i2c_write/clk                            GCLK               pll                u_pll/pll_inst.clkc4                                           20
#6        u_camera_init/divider2[7]                                GCLK               lslice             u_camera_init/add2_syn_56.q0                                   17
#7        u_image_select/mode[3]_syn_26                            GCLK               lslice             u_image_process/u_Median_Gray/u_three_martix/reg6_syn_33.f0    10
#8        u_image_process/wrreq                                    GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0                      9
#9        clk_24m_dup_1                                            GCLK               io                 clk_24m_syn_2.di                                               7
#10       Sdram_Control_4Port/SDRAM_CLK                            GCLK               pll                u_pll/pll_inst.clkc1                                           0
#11       clk_cam                                                  GCLK               pll                u_pll/pll_inst.clkc3                                           0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |3201   |2217    |628     |1447    |10      |4       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |644    |419     |108     |396     |2       |0       |
|    command1                          |command                                    |54     |54      |0       |45      |0       |0       |
|    control1                          |control_interface                          |97     |61      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |74      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |74      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |23      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |23      |0       |30      |0       |0       |
|    sdram1                            |sdram                                      |3      |3       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |130    |58      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |58      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |19      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |19      |0       |30      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |113    |69      |44      |23      |0       |0       |
|  u_camera_init                       |camera_init                                |560    |523     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |168    |146     |0       |47      |0       |0       |
|  u_camera_reader                     |camera_reader                              |89     |62      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |1728   |1077    |450     |845     |8       |4       |
|    u_Dilation_Detector               |Dilation_Detector                          |171    |114     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |159    |105     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |168    |100     |45      |83      |2       |0       |
|      u_three_martix_3                |three_martix                               |157    |94      |45      |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray                     |Median_Gray                                |727    |437     |235     |277     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |302     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |233    |135     |45      |143     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |114    |70      |33      |59      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |379    |210     |92      |193     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |152    |102     |47      |58      |0       |0       |
|      u_three_martix_2                |three_martix                               |227    |108     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |37     |37      |0       |26      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2416  
    #2          2       484   
    #3          3       183   
    #4          4       145   
    #5        5-10      396   
    #6        11-50      72   
    #7       51-100      6    
    #8       101-500     3    
    #9        >500       1    
  Average     2.68            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1874
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 3842, pip num: 32633
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 21
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1901 valid insts, and 98365 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.694227s wall, 35.906250s user + 0.562500s system = 36.468750s CPU (987.2%)

RUN-1004 : used memory is 212 MB, reserved memory is 539 MB, peak memory is 588 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_184327.log"
