// Seed: 2026177754
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    output wor id_7,
    input supply0 id_8,
    output wand id_9,
    input uwire id_10,
    input tri1 id_11
);
  assign id_9 = id_3++;
endmodule
module module_1 (
    output wor   id_0,
    output tri1  id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  tri1  id_4,
    output tri0  id_5,
    input  wor   id_6,
    input  wor   id_7,
    input  uwire id_8,
    input  tri1  id_9
);
  assign id_5 = id_9;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_8,
      id_1,
      id_9,
      id_6,
      id_7,
      id_1,
      id_2,
      id_1,
      id_8,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
