verilog work "halfadder.v"
verilog work "fulladder.vf"
