/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [9:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [19:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [16:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  reg [7:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire [15:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_2z : celloutsig_0_0z;
  assign celloutsig_1_11z = celloutsig_1_0z ? celloutsig_1_2z[0] : celloutsig_1_9z[3];
  assign celloutsig_1_18z = celloutsig_1_12z[0] ? celloutsig_1_16z[0] : celloutsig_1_8z;
  assign celloutsig_0_21z = celloutsig_0_3z ? celloutsig_0_18z[1] : celloutsig_0_0z;
  assign celloutsig_1_0z = ~(in_data[157] & in_data[173]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & in_data[14]);
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_5z[4:1], celloutsig_0_0z, celloutsig_0_5z[4:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[103:98] > { in_data[180:176], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_8z[1], celloutsig_0_12z } > { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[73:70] <= in_data[80:77];
  assign celloutsig_1_5z = celloutsig_1_2z[6:4] <= { celloutsig_1_2z[5:4], celloutsig_1_1z };
  assign celloutsig_0_24z = { celloutsig_0_9z[5:0], celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_11z } <= { celloutsig_0_5z[4:1], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_1_8z = celloutsig_1_7z[8:1] < { celloutsig_1_6z[14:9], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_14z = { in_data[8:4], celloutsig_0_11z } < celloutsig_0_9z[6:1];
  assign celloutsig_0_30z = celloutsig_0_10z[15] ? celloutsig_0_12z[8:5] : { celloutsig_0_15z[6], celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_31z = celloutsig_0_29z[4] ? { celloutsig_0_8z[9:6], celloutsig_0_0z } : { celloutsig_0_23z[8:5], celloutsig_0_17z };
  assign { celloutsig_1_2z[6:2], celloutsig_1_2z[0] } = celloutsig_1_0z ? { in_data[103:101], celloutsig_1_1z, 1'h1, celloutsig_1_1z } : { in_data[107:104], celloutsig_1_1z, 1'h0 };
  assign celloutsig_1_10z = celloutsig_1_1z ? { celloutsig_1_3z[2:0], celloutsig_1_3z } : { celloutsig_1_2z[4], celloutsig_1_2z[6:2], celloutsig_1_2z[2], celloutsig_1_2z[0] };
  assign celloutsig_1_14z = celloutsig_1_4z ? { in_data[166:159], celloutsig_1_10z } : { celloutsig_1_13z[4], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_5z[4:1] = celloutsig_0_4z[7] ? { celloutsig_0_4z[8], 1'h1, celloutsig_0_2z, celloutsig_0_0z } : in_data[41:38];
  assign celloutsig_0_9z = celloutsig_0_4z[3] ? { celloutsig_0_4z[8:4], 1'h1, celloutsig_0_4z[2:1] } : { celloutsig_0_4z[7:4], 1'h0, celloutsig_0_4z[2:1], celloutsig_0_0z };
  assign celloutsig_0_16z = _00_[1] ? { celloutsig_0_15z[6:1], celloutsig_0_3z, celloutsig_0_15z } : { _00_[9:5], celloutsig_0_5z[4:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_23z = celloutsig_0_9z[1] ? { celloutsig_0_22z, celloutsig_0_4z } : { celloutsig_0_5z[4:2], celloutsig_0_18z };
  assign celloutsig_1_9z = { celloutsig_1_3z[0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } | { celloutsig_1_7z[5:4], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_3z & celloutsig_0_4z[1];
  assign celloutsig_0_20z = celloutsig_0_12z[0] & celloutsig_0_0z;
  assign celloutsig_0_29z = { celloutsig_0_26z[6:5], celloutsig_0_11z, celloutsig_0_5z[4:1], celloutsig_0_0z, celloutsig_0_20z } >> { in_data[82:75], celloutsig_0_20z };
  assign celloutsig_0_26z = { celloutsig_0_9z[5:4], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_24z } >> { celloutsig_0_16z[17:13], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_1_16z = celloutsig_1_14z[13:6] << { celloutsig_1_14z[12:11], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_9z[3:1], celloutsig_1_2z[6:2], celloutsig_1_2z[2], celloutsig_1_2z[0] } << celloutsig_1_6z[14:5];
  assign celloutsig_0_8z = { celloutsig_0_6z[6:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } << { _00_[8:6], celloutsig_0_5z[4:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_8z[5:1], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z[4:1], celloutsig_0_0z } << { in_data[89:88], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[126:123], celloutsig_1_0z } <<< { celloutsig_1_2z[5:2], celloutsig_1_2z[2] };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z[6:2], celloutsig_1_2z[2], celloutsig_1_2z[0], celloutsig_1_4z, celloutsig_1_2z[6:2], celloutsig_1_2z[2], celloutsig_1_2z[0], celloutsig_1_0z } <<< { in_data[128:112], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[181:171] <<< { celloutsig_1_2z[2], celloutsig_1_2z[0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_4z = in_data[39:31] <<< { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_7z[4:1], celloutsig_1_0z } <<< { celloutsig_1_6z[6:4], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_9z[2:1], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_11z } <<< { celloutsig_1_3z[1:0], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_13z = { _00_[10:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< { celloutsig_0_0z, _00_, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_5z[4:1], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_2z } <<< { celloutsig_0_5z[4:1], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_8z[9], celloutsig_0_5z[4:1], celloutsig_0_0z, celloutsig_0_8z } >>> { celloutsig_0_4z[7:1], celloutsig_0_6z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_6z = in_data[83:76];
  always_latch
    if (clkin_data[96]) celloutsig_0_12z = 10'h000;
    else if (clkin_data[32]) celloutsig_0_12z = _00_[10:1];
  assign celloutsig_1_15z = ~((celloutsig_1_11z & celloutsig_1_11z) | (celloutsig_1_5z & celloutsig_1_9z[3]));
  assign celloutsig_0_22z = ~((celloutsig_0_18z[3] & celloutsig_0_20z) | (celloutsig_0_3z & celloutsig_0_9z[2]));
  assign celloutsig_0_5z[0] = celloutsig_0_0z;
  assign celloutsig_1_2z[1] = celloutsig_1_2z[2];
  assign { out_data[128], out_data[105:96], out_data[35:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
