Running: G:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o G:/FPGA/Modules/D-flip-flop/dff_test_isim_beh.exe -prj G:/FPGA/Modules/D-flip-flop/dff_test_beh.prj work.dff_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "G:/FPGA/Modules/D-flip-flop/D_flip_flop.v" into library work
Analyzing Verilog file "G:/FPGA/Modules/D-flip-flop/dff_test.v" into library work
Analyzing Verilog file "G:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "G:/FPGA/Modules/D-flip-flop/dff_test.v" Line 35: Target <q> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "G:/FPGA/Modules/D-flip-flop/dff_test.v" Line 36: Target <q_bar> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module dff
Compiling module dff_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable G:/FPGA/Modules/D-flip-flop/dff_test_isim_beh.exe
Fuse Memory Usage: 27276 KB
Fuse CPU Usage: 499 ms
