// Seed: 683876831
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  module_2 modCall_1 ();
  wire id_6, id_7;
endmodule
module module_1;
  wire id_1;
  wire id_3;
  tri0 id_4 = -1, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 ();
  wire id_1 = id_1;
endmodule
module module_3 ();
  always if (id_1) id_2 = id_1;
  assign id_1 = 1;
  module_2 modCall_1 ();
  assign id_1 = id_2;
endmodule
