$comment
	File created using the following command:
		vcd file RAM.msim.vcd -direction
$end
$date
	Thu Apr 18 17:32:46 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module RAM_vlg_vec_tst $end
$var reg 4 ! address [3:0] $end
$var reg 1 " clock $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ WE $end
$var wire 1 % data_out [7] $end
$var wire 1 & data_out [6] $end
$var wire 1 ' data_out [5] $end
$var wire 1 ( data_out [4] $end
$var wire 1 ) data_out [3] $end
$var wire 1 * data_out [2] $end
$var wire 1 + data_out [1] $end
$var wire 1 , data_out [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 data_out[0]~output_o $end
$var wire 1 5 data_out[1]~output_o $end
$var wire 1 6 data_out[2]~output_o $end
$var wire 1 7 data_out[3]~output_o $end
$var wire 1 8 data_out[4]~output_o $end
$var wire 1 9 data_out[5]~output_o $end
$var wire 1 : data_out[6]~output_o $end
$var wire 1 ; data_out[7]~output_o $end
$var wire 1 < WE~input_o $end
$var wire 1 = clock~input_o $end
$var wire 1 > clock~inputclkctrl_outclk $end
$var wire 1 ? data_in[0]~input_o $end
$var wire 1 @ address[0]~input_o $end
$var wire 1 A address[1]~input_o $end
$var wire 1 B address[2]~input_o $end
$var wire 1 C address[3]~input_o $end
$var wire 1 D data_in[1]~input_o $end
$var wire 1 E data_in[2]~input_o $end
$var wire 1 F data_in[3]~input_o $end
$var wire 1 G data_in[4]~input_o $end
$var wire 1 H data_in[5]~input_o $end
$var wire 1 I data_in[6]~input_o $end
$var wire 1 J data_in[7]~input_o $end
$var wire 1 K RAM_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 L RAM_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 M RAM_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 N RAM_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 O RAM_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 P RAM_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 Q RAM_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 R RAM_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 S RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 T RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 U RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 V RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 W RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 X RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 Y RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 Z RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 [ RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 \ RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 ] RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 ^ RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 _ RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 ` RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 a RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 b RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 c RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 d RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 e RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 f RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 g RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 h RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 i RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 j RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 k RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 l RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 m RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 n RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 o RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 p RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 q RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 r RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 s RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 t RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 u RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 v RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
0"
b11111110 #
1$
0,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
1<
0=
0>
0?
1@
1A
1B
0C
1D
1E
1F
1G
1H
1I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
$end
#5000
1"
1=
1>
0-
#10000
0"
0=
0>
1-
#15000
1"
1=
1>
0-
#20000
0"
0=
0>
1-
#25000
1"
1=
1>
0-
#30000
0$
b1111110 #
b111110 #
b11110 #
b1110 #
b110 #
b10 #
b0 #
0"
0<
0D
0E
0F
0G
0H
0I
0J
0=
0>
1-
#35000
1"
1=
1>
0-
#35001
1u
1t
1s
1r
1q
1p
1o
1L
1M
1N
1O
1P
1Q
1R
15
16
17
18
19
1:
1;
1+
1*
1)
1(
1'
1&
1%
#40000
0"
0=
0>
1-
#45000
1"
1=
1>
0-
#50000
0"
0=
0>
1-
#55000
1"
1=
1>
0-
#60000
b11 !
b1 !
b0 !
0"
0@
0A
0B
0=
0>
1-
#65000
1"
1=
1>
0-
#65001
0u
0t
0s
0r
0q
0p
0o
0L
0M
0N
0O
0P
0Q
0R
05
06
07
08
09
0:
0;
0+
0*
0)
0(
0'
0&
0%
#70000
0"
0=
0>
1-
#75000
1"
1=
1>
0-
#80000
0"
0=
0>
1-
#85000
1"
1=
1>
0-
#90000
0"
0=
0>
1-
#95000
1"
1=
1>
0-
#100000
0"
0=
0>
1-
#105000
1"
1=
1>
0-
#110000
0"
0=
0>
1-
#115000
1"
1=
1>
0-
#120000
0"
0=
0>
1-
#125000
1"
1=
1>
0-
#130000
0"
0=
0>
1-
#135000
1"
1=
1>
0-
#140000
0"
0=
0>
1-
#145000
1"
1=
1>
0-
#150000
0"
0=
0>
1-
#155000
1"
1=
1>
0-
#160000
0"
0=
0>
1-
#165000
1"
1=
1>
0-
#170000
0"
0=
0>
1-
#175000
1"
1=
1>
0-
#180000
0"
0=
0>
1-
#185000
1"
1=
1>
0-
#190000
0"
0=
0>
1-
#195000
1"
1=
1>
0-
#200000
0"
0=
0>
1-
#205000
1"
1=
1>
0-
#210000
0"
0=
0>
1-
#215000
1"
1=
1>
0-
#220000
0"
0=
0>
1-
#225000
1"
1=
1>
0-
#230000
0"
0=
0>
1-
#235000
1"
1=
1>
0-
#240000
0"
0=
0>
1-
#245000
1"
1=
1>
0-
#250000
0"
0=
0>
1-
#255000
1"
1=
1>
0-
#260000
0"
0=
0>
1-
#265000
1"
1=
1>
0-
#270000
0"
0=
0>
1-
#275000
1"
1=
1>
0-
#280000
0"
0=
0>
1-
#285000
1"
1=
1>
0-
#290000
0"
0=
0>
1-
#295000
1"
1=
1>
0-
#300000
0"
0=
0>
1-
#305000
1"
1=
1>
0-
#310000
0"
0=
0>
1-
#315000
1"
1=
1>
0-
#320000
0"
0=
0>
1-
#325000
1"
1=
1>
0-
#330000
0"
0=
0>
1-
#335000
1"
1=
1>
0-
#340000
0"
0=
0>
1-
#345000
1"
1=
1>
0-
#350000
0"
0=
0>
1-
#355000
1"
1=
1>
0-
#360000
0"
0=
0>
1-
#365000
1"
1=
1>
0-
#370000
0"
0=
0>
1-
#375000
1"
1=
1>
0-
#380000
0"
0=
0>
1-
#385000
1"
1=
1>
0-
#390000
0"
0=
0>
1-
#395000
1"
1=
1>
0-
#400000
0"
0=
0>
1-
#405000
1"
1=
1>
0-
#410000
0"
0=
0>
1-
#415000
1"
1=
1>
0-
#420000
0"
0=
0>
1-
#425000
1"
1=
1>
0-
#430000
0"
0=
0>
1-
#435000
1"
1=
1>
0-
#440000
0"
0=
0>
1-
#445000
1"
1=
1>
0-
#450000
0"
0=
0>
1-
#455000
1"
1=
1>
0-
#460000
0"
0=
0>
1-
#465000
1"
1=
1>
0-
#470000
0"
0=
0>
1-
#475000
1"
1=
1>
0-
#480000
0"
0=
0>
1-
#485000
1"
1=
1>
0-
#490000
0"
0=
0>
1-
#495000
1"
1=
1>
0-
#500000
0"
0=
0>
1-
#505000
1"
1=
1>
0-
#510000
0"
0=
0>
1-
#515000
1"
1=
1>
0-
#520000
0"
0=
0>
1-
#525000
1"
1=
1>
0-
#530000
0"
0=
0>
1-
#535000
1"
1=
1>
0-
#540000
0"
0=
0>
1-
#545000
1"
1=
1>
0-
#550000
0"
0=
0>
1-
#555000
1"
1=
1>
0-
#560000
0"
0=
0>
1-
#565000
1"
1=
1>
0-
#570000
0"
0=
0>
1-
#575000
1"
1=
1>
0-
#580000
0"
0=
0>
1-
#585000
1"
1=
1>
0-
#590000
0"
0=
0>
1-
#595000
1"
1=
1>
0-
#600000
0"
0=
0>
1-
#605000
1"
1=
1>
0-
#610000
0"
0=
0>
1-
#615000
1"
1=
1>
0-
#620000
0"
0=
0>
1-
#625000
1"
1=
1>
0-
#630000
0"
0=
0>
1-
#635000
1"
1=
1>
0-
#640000
0"
0=
0>
1-
#645000
1"
1=
1>
0-
#650000
0"
0=
0>
1-
#655000
1"
1=
1>
0-
#660000
0"
0=
0>
1-
#665000
1"
1=
1>
0-
#670000
0"
0=
0>
1-
#675000
1"
1=
1>
0-
#680000
0"
0=
0>
1-
#685000
1"
1=
1>
0-
#690000
0"
0=
0>
1-
#695000
1"
1=
1>
0-
#700000
0"
0=
0>
1-
#705000
1"
1=
1>
0-
#710000
0"
0=
0>
1-
#715000
1"
1=
1>
0-
#720000
0"
0=
0>
1-
#725000
1"
1=
1>
0-
#730000
0"
0=
0>
1-
#735000
1"
1=
1>
0-
#740000
0"
0=
0>
1-
#745000
1"
1=
1>
0-
#750000
0"
0=
0>
1-
#755000
1"
1=
1>
0-
#760000
0"
0=
0>
1-
#765000
1"
1=
1>
0-
#770000
0"
0=
0>
1-
#775000
1"
1=
1>
0-
#780000
0"
0=
0>
1-
#785000
1"
1=
1>
0-
#790000
0"
0=
0>
1-
#795000
1"
1=
1>
0-
#800000
0"
0=
0>
1-
#805000
1"
1=
1>
0-
#810000
0"
0=
0>
1-
#815000
1"
1=
1>
0-
#820000
0"
0=
0>
1-
#825000
1"
1=
1>
0-
#830000
0"
0=
0>
1-
#835000
1"
1=
1>
0-
#840000
0"
0=
0>
1-
#845000
1"
1=
1>
0-
#850000
0"
0=
0>
1-
#855000
1"
1=
1>
0-
#860000
0"
0=
0>
1-
#865000
1"
1=
1>
0-
#870000
0"
0=
0>
1-
#875000
1"
1=
1>
0-
#880000
0"
0=
0>
1-
#885000
1"
1=
1>
0-
#890000
0"
0=
0>
1-
#895000
1"
1=
1>
0-
#900000
0"
0=
0>
1-
#905000
1"
1=
1>
0-
#910000
0"
0=
0>
1-
#915000
1"
1=
1>
0-
#920000
0"
0=
0>
1-
#925000
1"
1=
1>
0-
#930000
0"
0=
0>
1-
#935000
1"
1=
1>
0-
#940000
0"
0=
0>
1-
#945000
1"
1=
1>
0-
#950000
0"
0=
0>
1-
#955000
1"
1=
1>
0-
#960000
0"
0=
0>
1-
#965000
1"
1=
1>
0-
#970000
0"
0=
0>
1-
#975000
1"
1=
1>
0-
#980000
0"
0=
0>
1-
#985000
1"
1=
1>
0-
#990000
0"
0=
0>
1-
#995000
1"
1=
1>
0-
#1000000
