GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      84 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:32,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1410:1410:1410:4000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1410000000.000000:1410000000.000000:1410000000.000000:4000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070921985816:0.00000000070921985816:0.00000000070921985816:0.00000000025000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-1.traceg
-kernel name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
-kernel id = 1
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 14
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f6964000000
-local mem base_addr = 0x00007f6962000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-1.traceg
launching kernel name: _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 99,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 10627
gpu_sim_insn = 2457600
gpu_ipc =     231.2600
gpu_tot_sim_cycle = 10627
gpu_tot_sim_insn = 2457600
gpu_tot_ipc =     231.2600
gpu_tot_issued_cta = 100
gpu_occupancy = 57.5780% 
gpu_tot_occupancy = 57.5780% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2269
partiton_level_parallism_total  =       7.2269
partiton_level_parallism_util =      15.2532
partiton_level_parallism_util_total  =      15.2532
L2_BW  =     326.0766 GB/Sec
L2_BW_total  =     326.0766 GB/Sec
gpu_total_sim_rate=98304

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2731
	L1D_cache_core[1]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1422
	L1D_cache_core[2]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1384
	L1D_cache_core[3]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3012
	L1D_cache_core[4]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2667
	L1D_cache_core[5]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3174
	L1D_cache_core[6]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2594
	L1D_cache_core[7]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1472
	L1D_cache_core[8]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3875
	L1D_cache_core[9]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1550
	L1D_cache_core[10]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1589
	L1D_cache_core[11]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[12]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3393
	L1D_cache_core[13]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3742
	L1D_cache_core[14]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3261
	L1D_cache_core[15]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1515
	L1D_cache_core[16]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2014
	L1D_cache_core[17]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1362
	L1D_cache_core[18]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3219
	L1D_cache_core[19]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2727
	L1D_cache_core[20]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[21]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2981
	L1D_cache_core[22]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2894
	L1D_cache_core[23]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3446
	L1D_cache_core[24]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2612
	L1D_cache_core[25]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1863
	L1D_cache_core[26]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1338
	L1D_cache_core[27]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2849
	L1D_cache_core[28]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2683
	L1D_cache_core[29]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3069
	L1D_cache_core[30]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2534
	L1D_cache_core[31]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1688
	L1D_cache_core[32]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1877
	L1D_cache_core[33]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3500
	L1D_cache_core[34]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2930
	L1D_cache_core[35]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3191
	L1D_cache_core[36]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1576
	L1D_cache_core[37]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1767
	L1D_cache_core[38]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1198
	L1D_cache_core[39]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3358
	L1D_cache_core[40]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2636
	L1D_cache_core[41]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3661
	L1D_cache_core[42]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1543
	L1D_cache_core[43]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1561
	L1D_cache_core[44]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2807
	L1D_cache_core[45]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2596
	L1D_cache_core[46]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1501
	L1D_cache_core[47]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1453
	L1D_cache_core[48]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2807
	L1D_cache_core[49]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3153
	L1D_cache_core[50]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3286
	L1D_cache_core[51]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2725
	L1D_cache_core[52]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1546
	L1D_cache_core[53]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2428
	L1D_cache_core[54]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2479
	L1D_cache_core[55]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3076
	L1D_cache_core[56]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[57]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2913
	L1D_cache_core[58]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2852
	L1D_cache_core[59]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3461
	L1D_cache_core[60]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2714
	L1D_cache_core[61]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1728
	L1D_cache_core[62]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2467
	L1D_cache_core[63]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3088
	L1D_cache_core[64]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2915
	L1D_cache_core[65]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3032
	L1D_cache_core[66]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2374
	L1D_cache_core[67]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1627
	L1D_cache_core[68]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3827
	L1D_cache_core[69]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1586
	L1D_cache_core[70]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1526
	L1D_cache_core[71]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2246
	L1D_cache_core[72]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3284
	L1D_cache_core[73]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2795
	L1D_cache_core[74]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3468
	L1D_cache_core[75]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2607
	L1D_cache_core[76]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1628
	L1D_cache_core[77]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2600
	L1D_cache_core[78]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3481
	L1D_cache_core[79]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3313
	L1D_cache_core[80]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3178
	L1D_cache_core[81]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1553
	L1D_cache_core[82]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1687
	L1D_cache_core[83]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1580
	L1D_total_cache_accesses = 76800
	L1D_total_cache_misses = 76800
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 208455
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 208455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 208455
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 2457600
gpgpu_n_tot_w_icount = 76800
gpgpu_n_stall_shd_mem = 81796
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 76800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 307200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 72196
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:231321	W0_Idle:1233967	W0_Scoreboard:896	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:76800
single_issue_nums: WS0:19200	WS1:19200	WS2:19200	WS3:19200	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3072000 {40:76800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 614400 {8:76800,}
maxmflatency = 4108 
max_icnt2mem_latency = 3887 
maxmrqlatency = 0 
max_icnt2sh_latency = 288 
averagemflatency = 1728 
avg_icnt2mem_latency = 1529 
avg_icnt2sh_latency = 16 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	641 	6480 	18568 	21896 	29212 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	665 	1792 	2864 	9502 	15582 	20690 	25705 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	43401 	15652 	7575 	2681 	1888 	2241 	2998 	364 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	3 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3851      3849      3910      3945      3971      3971      3959      3949      4053      4068      3983      3977      3643      3636      3813      3806
dram[1]:       3889      3886      3943      3943      3956      3954      3998      3998      4048      3977      4071      4054      3670      3667      3757      3754
dram[2]:       3903      3903      3894      3875      3970      3969      3991      4001      4082      4080      3988      4065      3647      3647      3743      3743
dram[3]:       3829      3826      3909      3902      3966      3970      3992      3992      4062      4108      4090      4090      3590      3585      3806      3806
dram[4]:       3772      3771      3937      3937      3851      3848      3897      3898      3751      3751      3859      3916      3616      3614      3758      3760
dram[5]:       3865      3871      3842      3785      3852      3852      3827      3827      3751      3782      3806      3808      3616      3615      3624      3620
dram[6]:       3763      3763      3898      3900      3971      3966      3766      3768      3908      3905      3905      3907      3670      3602      3630      3632
dram[7]:       3759      3761      3945      3937      3953      3957      3895      3899      3837      3847      4079      4081      3574      3572      3621      3621
dram[8]:       3935      3905      3650      3803      3675      3673      3921      3884      3808      3805      3900      3902      3675      3674      3578      3582
dram[9]:       3875      3877      3850      3850      3681      3683      3831      3833      3971      3984      3885      3900      3681      3680      3575      3575
dram[10]:       3710      3723      3830      3830      3691      3685      3942      3940      4102      4104      3655      3657      3675      3681      3642      3644
dram[11]:       3827      3827      3833      3820      3936      3858      4007      4001      3984      3926      3864      3847      3677      3677      3642      3642
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=30145 n_nop=30145 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30145i bk1: 0a 30145i bk2: 0a 30145i bk3: 0a 30145i bk4: 0a 30145i bk5: 0a 30145i bk6: 0a 30145i bk7: 0a 30145i bk8: 0a 30145i bk9: 0a 30145i bk10: 0a 30145i bk11: 0a 30145i bk12: 0a 30145i bk13: 0a 30145i bk14: 0a 30145i bk15: 0a 30145i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30145 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30145 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30145 
n_nop = 30145 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4796, Miss = 4796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4796, Miss = 4796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4796, Miss = 4796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4796, Miss = 4796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4796, Miss = 4796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4796, Miss = 4796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4796, Miss = 4796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4796, Miss = 4796, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2408, Miss = 2408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2408, Miss = 2408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2408, Miss = 2408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2408, Miss = 2408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2408, Miss = 2408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2408, Miss = 2408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2408, Miss = 2408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2408, Miss = 2408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2396, Miss = 2396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2396, Miss = 2396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2396, Miss = 2396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2396, Miss = 2396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2396, Miss = 2396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2396, Miss = 2396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2396, Miss = 2396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2396, Miss = 2396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 76800
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=76800
icnt_total_pkts_simt_to_mem=76800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 76800
Req_Network_cycles = 10627
Req_Network_injected_packets_per_cycle =       7.2269 
Req_Network_conflicts_per_cycle =      26.6250
Req_Network_conflicts_per_cycle_util =      56.1954
Req_Bank_Level_Parallism =      15.2532
Req_Network_in_buffer_full_per_cycle =       4.6575
Req_Network_in_buffer_avg_util =     118.0740
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3011

Reply_Network_injected_packets_num = 76800
Reply_Network_cycles = 10627
Reply_Network_injected_packets_per_cycle =        7.2269
Reply_Network_conflicts_per_cycle =        4.2162
Reply_Network_conflicts_per_cycle_util =       8.5264
Reply_Bank_Level_Parallism =      14.6147
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.3469
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0860
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 98304 (inst/sec)
gpgpu_simulation_rate = 425 (cycle/sec)
gpgpu_silicon_slowdown = 3317647x
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-2.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 2
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f6964000000
-local mem base_addr = 0x00007f6962000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-2.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 2
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 99,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 8983
gpu_sim_insn = 1536000
gpu_ipc =     170.9897
gpu_tot_sim_cycle = 19610
gpu_tot_sim_insn = 3993600
gpu_tot_ipc =     203.6512
gpu_tot_issued_cta = 200
gpu_occupancy = 54.0790% 
gpu_tot_occupancy = 56.1414% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6997
partiton_level_parallism_total  =       6.5273
partiton_level_parallism_util =      14.4837
partiton_level_parallism_util_total  =      14.9358
L2_BW  =     257.1684 GB/Sec
L2_BW_total  =     294.5110 GB/Sec
gpu_total_sim_rate=88746

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3239
	L1D_cache_core[1]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1940
	L1D_cache_core[2]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1914
	L1D_cache_core[3]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4268
	L1D_cache_core[4]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3133
	L1D_cache_core[5]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4234
	L1D_cache_core[6]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3045
	L1D_cache_core[7]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1912
	L1D_cache_core[8]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4293
	L1D_cache_core[9]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2087
	L1D_cache_core[10]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2069
	L1D_cache_core[11]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3475
	L1D_cache_core[12]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3780
	L1D_cache_core[13]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4190
	L1D_cache_core[14]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3788
	L1D_cache_core[15]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1937
	L1D_cache_core[16]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2478
	L1D_cache_core[17]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1886
	L1D_cache_core[18]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4441
	L1D_cache_core[19]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3242
	L1D_cache_core[20]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2799
	L1D_cache_core[21]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3387
	L1D_cache_core[22]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3323
	L1D_cache_core[23]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3887
	L1D_cache_core[24]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3767
	L1D_cache_core[25]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2354
	L1D_cache_core[26]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1816
	L1D_cache_core[27]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3269
	L1D_cache_core[28]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3164
	L1D_cache_core[29]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3523
	L1D_cache_core[30]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3031
	L1D_cache_core[31]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2214
	L1D_cache_core[32]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2416
	L1D_cache_core[33]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3922
	L1D_cache_core[34]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3460
	L1D_cache_core[35]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3641
	L1D_cache_core[36]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2097
	L1D_cache_core[37]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2239
	L1D_cache_core[38]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1629
	L1D_cache_core[39]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4637
	L1D_cache_core[40]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3113
	L1D_cache_core[41]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4870
	L1D_cache_core[42]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1971
	L1D_cache_core[43]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2007
	L1D_cache_core[44]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3280
	L1D_cache_core[45]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3716
	L1D_cache_core[46]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2023
	L1D_cache_core[47]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2676
	L1D_cache_core[48]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3228
	L1D_cache_core[49]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3605
	L1D_cache_core[50]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4502
	L1D_cache_core[51]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3132
	L1D_cache_core[52]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2013
	L1D_cache_core[53]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2833
	L1D_cache_core[54]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3739
	L1D_cache_core[55]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3590
	L1D_cache_core[56]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2267
	L1D_cache_core[57]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3293
	L1D_cache_core[58]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3319
	L1D_cache_core[59]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3886
	L1D_cache_core[60]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3825
	L1D_cache_core[61]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2287
	L1D_cache_core[62]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2848
	L1D_cache_core[63]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3617
	L1D_cache_core[64]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3460
	L1D_cache_core[65]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4145
	L1D_cache_core[66]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2803
	L1D_cache_core[67]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2078
	L1D_cache_core[68]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4278
	L1D_cache_core[69]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2132
	L1D_cache_core[70]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1990
	L1D_cache_core[71]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2813
	L1D_cache_core[72]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3696
	L1D_cache_core[73]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3283
	L1D_cache_core[74]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3899
	L1D_cache_core[75]: Access = 2048, Miss = 2048, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3131
	L1D_cache_core[76]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2125
	L1D_cache_core[77]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3885
	L1D_cache_core[78]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4700
	L1D_cache_core[79]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3779
	L1D_cache_core[80]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3714
	L1D_cache_core[81]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1963
	L1D_cache_core[82]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2141
	L1D_cache_core[83]: Access = 1280, Miss = 1280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2017
	L1D_total_cache_accesses = 128000
	L1D_total_cache_misses = 128000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 259598
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 224098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 76800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102400

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35500
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 224098
ctas_completed 200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 
gpgpu_n_tot_thrd_icount = 3993600
gpgpu_n_tot_w_icount = 124800
gpgpu_n_stall_shd_mem = 99768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25600
gpgpu_n_mem_write_global = 102400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 102400
gpgpu_n_store_insn = 409600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 83768
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:290004	W0_Idle:1714579	W0_Scoreboard:488501	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:124800
single_issue_nums: WS0:31200	WS1:31200	WS2:31200	WS3:31200	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204800 {8:25600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4096000 {40:102400,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1024000 {40:25600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 819200 {8:102400,}
maxmflatency = 4108 
max_icnt2mem_latency = 3887 
maxmrqlatency = 0 
max_icnt2sh_latency = 288 
averagemflatency = 1414 
avg_icnt2mem_latency = 1216 
avg_icnt2sh_latency = 14 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1292 	17439 	38246 	41808 	29212 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1741 	5742 	7261 	18706 	36277 	32568 	25705 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	71901 	25467 	13904 	5884 	3832 	3255 	3393 	364 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	6 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3851      3849      3910      3945      3971      3971      3959      3949      4053      4068      3983      3977      3643      3636      3813      3806
dram[1]:       3889      3886      3943      3943      3956      3954      3998      3998      4048      3977      4071      4054      3670      3667      3757      3754
dram[2]:       3903      3903      3894      3875      3970      3969      3991      4001      4082      4080      3988      4065      3647      3647      3743      3743
dram[3]:       3829      3826      3909      3902      3966      3970      3992      3992      4062      4108      4090      4090      3590      3585      3806      3806
dram[4]:       3772      3771      3937      3937      3851      3848      3897      3898      3751      3751      3859      3916      3616      3614      3758      3760
dram[5]:       3865      3871      3842      3785      3852      3852      3827      3827      3751      3782      3806      3808      3616      3615      3624      3620
dram[6]:       3763      3763      3898      3900      3971      3966      3766      3768      3908      3905      3905      3907      3670      3602      3630      3632
dram[7]:       3759      3761      3945      3937      3953      3957      3895      3899      3837      3847      4079      4081      3574      3572      3621      3621
dram[8]:       3935      3905      3650      3803      3675      3673      3921      3884      3808      3805      3900      3902      3675      3674      3578      3582
dram[9]:       3875      3877      3850      3850      3681      3683      3831      3833      3971      3984      3885      3900      3681      3680      3575      3575
dram[10]:       3710      3723      3830      3830      3691      3685      3942      3940      4102      4104      3655      3657      3675      3681      3642      3644
dram[11]:       3827      3827      3833      3820      3936      3858      4007      4001      3984      3926      3864      3847      3677      3677      3642      3642
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=55629 n_nop=55629 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 55629i bk1: 0a 55629i bk2: 0a 55629i bk3: 0a 55629i bk4: 0a 55629i bk5: 0a 55629i bk6: 0a 55629i bk7: 0a 55629i bk8: 0a 55629i bk9: 0a 55629i bk10: 0a 55629i bk11: 0a 55629i bk12: 0a 55629i bk13: 0a 55629i bk14: 0a 55629i bk15: 0a 55629i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 55629 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 55629 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55629 
n_nop = 55629 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7988, Miss = 4796, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7988, Miss = 4796, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7988, Miss = 4796, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7988, Miss = 4796, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7988, Miss = 4796, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7988, Miss = 4796, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7988, Miss = 4796, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7988, Miss = 4796, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4012, Miss = 2408, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4012, Miss = 2408, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4012, Miss = 2408, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4012, Miss = 2408, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4012, Miss = 2408, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4012, Miss = 2408, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4012, Miss = 2408, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4012, Miss = 2408, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4000, Miss = 2396, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4000, Miss = 2396, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4000, Miss = 2396, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4000, Miss = 2396, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4000, Miss = 2396, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4000, Miss = 2396, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4000, Miss = 2396, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4000, Miss = 2396, Miss_rate = 0.599, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 128000
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.6000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102400
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=128000
icnt_total_pkts_simt_to_mem=128000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 128000
Req_Network_cycles = 19610
Req_Network_injected_packets_per_cycle =       6.5273 
Req_Network_conflicts_per_cycle =      24.1116
Req_Network_conflicts_per_cycle_util =      55.1726
Req_Bank_Level_Parallism =      14.9358
Req_Network_in_buffer_full_per_cycle =       2.5240
Req_Network_in_buffer_avg_util =      82.6875
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2720

Reply_Network_injected_packets_num = 128000
Reply_Network_cycles = 19610
Reply_Network_injected_packets_per_cycle =        6.5273
Reply_Network_conflicts_per_cycle =        3.9088
Reply_Network_conflicts_per_cycle_util =       8.5903
Reply_Bank_Level_Parallism =      14.3450
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.1812
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0777
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 88746 (inst/sec)
gpgpu_simulation_rate = 435 (cycle/sec)
gpgpu_silicon_slowdown = 3241379x
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-3.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 3
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f6964000000
-local mem base_addr = 0x00007f6962000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-3.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 3
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 99,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 8999
gpu_sim_insn = 1638400
gpu_ipc =     182.0647
gpu_tot_sim_cycle = 28609
gpu_tot_sim_insn = 5632000
gpu_tot_ipc =     196.8611
gpu_tot_issued_cta = 300
gpu_occupancy = 54.5869% 
gpu_tot_occupancy = 55.6894% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6895
partiton_level_parallism_total  =       6.2638
partiton_level_parallism_util =      14.4878
partiton_level_parallism_util_total  =      14.8050
L2_BW  =     256.7112 GB/Sec
L2_BW_total  =     282.6210 GB/Sec
gpu_total_sim_rate=86646

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3626
	L1D_cache_core[1]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3152
	L1D_cache_core[2]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2296
	L1D_cache_core[3]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5430
	L1D_cache_core[4]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3693
	L1D_cache_core[5]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4781
	L1D_cache_core[6]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3482
	L1D_cache_core[7]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2408
	L1D_cache_core[8]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4745
	L1D_cache_core[9]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3153
	L1D_cache_core[10]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2569
	L1D_cache_core[11]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4690
	L1D_cache_core[12]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4222
	L1D_cache_core[13]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5275
	L1D_cache_core[14]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4241
	L1D_cache_core[15]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3214
	L1D_cache_core[16]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3048
	L1D_cache_core[17]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3072
	L1D_cache_core[18]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4836
	L1D_cache_core[19]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4292
	L1D_cache_core[20]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3367
	L1D_cache_core[21]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3871
	L1D_cache_core[22]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3855
	L1D_cache_core[23]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4381
	L1D_cache_core[24]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4908
	L1D_cache_core[25]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2851
	L1D_cache_core[26]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3045
	L1D_cache_core[27]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3747
	L1D_cache_core[28]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4263
	L1D_cache_core[29]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3946
	L1D_cache_core[30]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3478
	L1D_cache_core[31]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2761
	L1D_cache_core[32]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2926
	L1D_cache_core[33]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4395
	L1D_cache_core[34]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4038
	L1D_cache_core[35]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4202
	L1D_cache_core[36]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2575
	L1D_cache_core[37]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2696
	L1D_cache_core[38]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2065
	L1D_cache_core[39]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5794
	L1D_cache_core[40]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3651
	L1D_cache_core[41]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5404
	L1D_cache_core[42]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2365
	L1D_cache_core[43]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2546
	L1D_cache_core[44]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3795
	L1D_cache_core[45]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4170
	L1D_cache_core[46]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2525
	L1D_cache_core[47]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3164
	L1D_cache_core[48]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3759
	L1D_cache_core[49]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4083
	L1D_cache_core[50]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4991
	L1D_cache_core[51]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3561
	L1D_cache_core[52]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2507
	L1D_cache_core[53]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3417
	L1D_cache_core[54]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4843
	L1D_cache_core[55]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4062
	L1D_cache_core[56]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2721
	L1D_cache_core[57]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3775
	L1D_cache_core[58]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4434
	L1D_cache_core[59]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4365
	L1D_cache_core[60]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4255
	L1D_cache_core[61]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2772
	L1D_cache_core[62]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3300
	L1D_cache_core[63]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4159
	L1D_cache_core[64]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3970
	L1D_cache_core[65]: Access = 2816, Miss = 2816, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5415
	L1D_cache_core[66]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3343
	L1D_cache_core[67]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2511
	L1D_cache_core[68]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4858
	L1D_cache_core[69]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2599
	L1D_cache_core[70]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2483
	L1D_cache_core[71]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3310
	L1D_cache_core[72]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4146
	L1D_cache_core[73]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3845
	L1D_cache_core[74]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5045
	L1D_cache_core[75]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3546
	L1D_cache_core[76]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2606
	L1D_cache_core[77]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4314
	L1D_cache_core[78]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5229
	L1D_cache_core[79]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4290
	L1D_cache_core[80]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4144
	L1D_cache_core[81]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2468
	L1D_cache_core[82]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2674
	L1D_cache_core[83]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2553
	L1D_total_cache_accesses = 179200
	L1D_total_cache_misses = 179200
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 311362
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 240362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71000
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 240362
ctas_completed 300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 
gpgpu_n_tot_thrd_icount = 5632000
gpgpu_n_tot_w_icount = 176000
gpgpu_n_stall_shd_mem = 117699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51200
gpgpu_n_mem_write_global = 128000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 204800
gpgpu_n_store_insn = 512000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 95299
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:347581	W0_Idle:2187860	W0_Scoreboard:979895	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:176000
single_issue_nums: WS0:44000	WS1:44000	WS2:44000	WS3:44000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 409600 {8:51200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120000 {40:128000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2048000 {40:51200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024000 {8:128000,}
maxmflatency = 4108 
max_icnt2mem_latency = 3887 
maxmrqlatency = 0 
max_icnt2sh_latency = 288 
averagemflatency = 1260 
avg_icnt2mem_latency = 1062 
avg_icnt2sh_latency = 13 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2040 	28867 	56815 	62263 	29212 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3131 	9565 	11913 	26998 	58087 	43801 	25705 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	100963 	35793 	19680 	8368 	5211 	4723 	4098 	364 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	4 	9 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3851      3849      3910      3945      3971      3971      3959      3949      4053      4068      3983      3977      3643      3636      3813      3806
dram[1]:       3889      3886      3943      3943      3956      3954      3998      3998      4048      3977      4071      4054      3670      3667      3757      3754
dram[2]:       3903      3903      3894      3875      3970      3969      3991      4001      4082      4080      3988      4065      3647      3647      3743      3743
dram[3]:       3829      3826      3909      3902      3966      3970      3992      3992      4062      4108      4090      4090      3590      3585      3806      3806
dram[4]:       3772      3771      3937      3937      3851      3848      3897      3898      3751      3751      3859      3916      3616      3614      3758      3760
dram[5]:       3865      3871      3842      3785      3852      3852      3827      3827      3751      3782      3806      3808      3616      3615      3624      3620
dram[6]:       3763      3763      3898      3900      3971      3966      3766      3768      3908      3905      3905      3907      3670      3602      3630      3632
dram[7]:       3759      3761      3945      3937      3953      3957      3895      3899      3837      3847      4079      4081      3574      3572      3621      3621
dram[8]:       3935      3905      3650      3803      3675      3673      3921      3884      3808      3805      3900      3902      3675      3674      3578      3582
dram[9]:       3875      3877      3850      3850      3681      3683      3831      3833      3971      3984      3885      3900      3681      3680      3575      3575
dram[10]:       3710      3723      3830      3830      3691      3685      3942      3940      4102      4104      3655      3657      3675      3681      3642      3644
dram[11]:       3827      3827      3833      3820      3936      3858      4007      4001      3984      3926      3864      3847      3677      3677      3642      3642
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=81158 n_nop=81158 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 81158i bk1: 0a 81158i bk2: 0a 81158i bk3: 0a 81158i bk4: 0a 81158i bk5: 0a 81158i bk6: 0a 81158i bk7: 0a 81158i bk8: 0a 81158i bk9: 0a 81158i bk10: 0a 81158i bk11: 0a 81158i bk12: 0a 81158i bk13: 0a 81158i bk14: 0a 81158i bk15: 0a 81158i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 81158 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 81158 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81158 
n_nop = 81158 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11188, Miss = 4796, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11188, Miss = 4796, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 11188, Miss = 4796, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11188, Miss = 4796, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11188, Miss = 4796, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11188, Miss = 4796, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11188, Miss = 4796, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11188, Miss = 4796, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5612, Miss = 2408, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5612, Miss = 2408, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5612, Miss = 2408, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5612, Miss = 2408, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5612, Miss = 2408, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5612, Miss = 2408, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5612, Miss = 2408, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5612, Miss = 2408, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5600, Miss = 2396, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5600, Miss = 2396, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5600, Miss = 2396, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5600, Miss = 2396, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5600, Miss = 2396, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5600, Miss = 2396, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5600, Miss = 2396, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5600, Miss = 2396, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 179200
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.4286
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128000
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.149
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=179200
icnt_total_pkts_simt_to_mem=179200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 179200
Req_Network_cycles = 28609
Req_Network_injected_packets_per_cycle =       6.2638 
Req_Network_conflicts_per_cycle =      23.1589
Req_Network_conflicts_per_cycle_util =      54.7384
Req_Bank_Level_Parallism =      14.8050
Req_Network_in_buffer_full_per_cycle =       1.7300
Req_Network_in_buffer_avg_util =      69.5251
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2610

Reply_Network_injected_packets_num = 179200
Reply_Network_cycles = 28609
Reply_Network_injected_packets_per_cycle =        6.2638
Reply_Network_conflicts_per_cycle =        3.7405
Reply_Network_conflicts_per_cycle_util =       8.4875
Reply_Bank_Level_Parallism =      14.2132
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.8328
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0746
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 5 sec (65 sec)
gpgpu_simulation_rate = 86646 (inst/sec)
gpgpu_simulation_rate = 440 (cycle/sec)
gpgpu_silicon_slowdown = 3204545x
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-4.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 4
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f6964000000
-local mem base_addr = 0x00007f6962000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-4.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 4
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 99,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 10853
gpu_sim_insn = 1945600
gpu_ipc =     179.2684
gpu_tot_sim_cycle = 39462
gpu_tot_sim_insn = 7577600
gpu_tot_ipc =     192.0227
gpu_tot_issued_cta = 400
gpu_occupancy = 57.5286% 
gpu_tot_occupancy = 56.2416% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.0764
partiton_level_parallism_total  =       6.4873
partiton_level_parallism_util =      14.4578
partiton_level_parallism_util_total  =      14.6991
L2_BW  =     319.2865 GB/Sec
L2_BW_total  =     292.7049 GB/Sec
gpu_total_sim_rate=79764

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5898
	L1D_cache_core[1]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4721
	L1D_cache_core[2]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3438
	L1D_cache_core[3]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7807
	L1D_cache_core[4]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5080
	L1D_cache_core[5]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6181
	L1D_cache_core[6]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5400
	L1D_cache_core[7]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3876
	L1D_cache_core[8]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6665
	L1D_cache_core[9]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5325
	L1D_cache_core[10]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3712
	L1D_cache_core[11]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6406
	L1D_cache_core[12]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5796
	L1D_cache_core[13]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7765
	L1D_cache_core[14]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5555
	L1D_cache_core[15]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5831
	L1D_cache_core[16]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4385
	L1D_cache_core[17]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4432
	L1D_cache_core[18]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7464
	L1D_cache_core[19]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5242
	L1D_cache_core[20]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4738
	L1D_cache_core[21]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5768
	L1D_cache_core[22]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5004
	L1D_cache_core[23]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5973
	L1D_cache_core[24]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6967
	L1D_cache_core[25]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4072
	L1D_cache_core[26]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4546
	L1D_cache_core[27]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4850
	L1D_cache_core[28]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5981
	L1D_cache_core[29]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5926
	L1D_cache_core[30]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5149
	L1D_cache_core[31]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4331
	L1D_cache_core[32]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5180
	L1D_cache_core[33]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5444
	L1D_cache_core[34]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5523
	L1D_cache_core[35]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6054
	L1D_cache_core[36]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4109
	L1D_cache_core[37]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4649
	L1D_cache_core[38]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4601
	L1D_cache_core[39]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8000
	L1D_cache_core[40]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5284
	L1D_cache_core[41]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7229
	L1D_cache_core[42]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3561
	L1D_cache_core[43]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4596
	L1D_cache_core[44]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6143
	L1D_cache_core[45]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5722
	L1D_cache_core[46]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3816
	L1D_cache_core[47]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4645
	L1D_cache_core[48]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6118
	L1D_cache_core[49]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6882
	L1D_cache_core[50]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6343
	L1D_cache_core[51]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4949
	L1D_cache_core[52]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3893
	L1D_cache_core[53]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5310
	L1D_cache_core[54]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5978
	L1D_cache_core[55]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5532
	L1D_cache_core[56]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4439
	L1D_cache_core[57]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5637
	L1D_cache_core[58]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5387
	L1D_cache_core[59]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7078
	L1D_cache_core[60]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5165
	L1D_cache_core[61]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4133
	L1D_cache_core[62]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5065
	L1D_cache_core[63]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6739
	L1D_cache_core[64]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5592
	L1D_cache_core[65]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6847
	L1D_cache_core[66]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5016
	L1D_cache_core[67]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3658
	L1D_cache_core[68]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5998
	L1D_cache_core[69]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4523
	L1D_cache_core[70]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4071
	L1D_cache_core[71]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5996
	L1D_cache_core[72]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5448
	L1D_cache_core[73]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5647
	L1D_cache_core[74]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6997
	L1D_cache_core[75]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5147
	L1D_cache_core[76]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3801
	L1D_cache_core[77]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5979
	L1D_cache_core[78]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7627
	L1D_cache_core[79]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6053
	L1D_cache_core[80]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5947
	L1D_cache_core[81]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4079
	L1D_cache_core[82]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3795
	L1D_cache_core[83]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4202
	L1D_total_cache_accesses = 256000
	L1D_total_cache_misses = 256000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 453911
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 202998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 250913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 139047
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 63951
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 250913
ctas_completed 400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 117, 
gpgpu_n_tot_thrd_icount = 7577600
gpgpu_n_tot_w_icount = 236800
gpgpu_n_stall_shd_mem = 175716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102400
gpgpu_n_mem_write_global = 153600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 409600
gpgpu_n_store_insn = 614400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 143716
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:471333	W0_Idle:2674316	W0_Scoreboard:1892687	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236800
single_issue_nums: WS0:59200	WS1:59200	WS2:59200	WS3:59200	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819200 {8:102400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6144000 {40:153600,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4096000 {40:102400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1228800 {8:153600,}
maxmflatency = 4108 
max_icnt2mem_latency = 3887 
maxmrqlatency = 0 
max_icnt2sh_latency = 288 
averagemflatency = 1238 
avg_icnt2mem_latency = 1038 
avg_icnt2sh_latency = 11 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2852 	38975 	77402 	98979 	37789 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4694 	13841 	15281 	35677 	81128 	74322 	31057 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	145990 	52183 	27437 	10970 	7386 	6849 	4821 	364 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	13 	16 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3851      3849      3910      3945      3971      3971      3959      3949      4053      4068      3983      3977      3643      3636      3813      3806
dram[1]:       3889      3886      3943      3943      3956      3954      3998      3998      4048      3977      4071      4054      3670      3667      3757      3754
dram[2]:       3903      3903      3894      3875      3970      3969      3991      4001      4082      4080      3988      4065      3647      3647      3743      3743
dram[3]:       3829      3826      3909      3902      3966      3970      3992      3992      4062      4108      4090      4090      3590      3585      3806      3806
dram[4]:       3772      3771      3937      3937      3851      3848      3897      3898      3751      3751      3859      3916      3616      3614      3758      3760
dram[5]:       3865      3871      3842      3785      3852      3852      3827      3827      3751      3782      3806      3808      3616      3615      3624      3620
dram[6]:       3763      3763      3898      3900      3971      3966      3766      3768      3908      3905      3905      3907      3670      3602      3630      3632
dram[7]:       3759      3761      3945      3937      3953      3957      3895      3899      3837      3847      4079      4081      3574      3572      3621      3621
dram[8]:       3935      3905      3650      3803      3675      3673      3921      3884      3808      3805      3900      3902      3675      3674      3578      3582
dram[9]:       3875      3877      3850      3850      3681      3683      3831      3833      3971      3984      3885      3900      3681      3680      3575      3575
dram[10]:       3710      3723      3830      3830      3691      3685      3942      3940      4102      4104      3655      3657      3675      3681      3642      3644
dram[11]:       3827      3827      3833      3820      3936      3858      4007      4001      3984      3926      3864      3847      3677      3677      3642      3642
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=111947 n_nop=111947 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111947i bk1: 0a 111947i bk2: 0a 111947i bk3: 0a 111947i bk4: 0a 111947i bk5: 0a 111947i bk6: 0a 111947i bk7: 0a 111947i bk8: 0a 111947i bk9: 0a 111947i bk10: 0a 111947i bk11: 0a 111947i bk12: 0a 111947i bk13: 0a 111947i bk14: 0a 111947i bk15: 0a 111947i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111947 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111947 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111947 
n_nop = 111947 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15984, Miss = 4796, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 15984, Miss = 4796, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 15984, Miss = 4796, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 15984, Miss = 4796, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 15984, Miss = 4796, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 15984, Miss = 4796, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 15984, Miss = 4796, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 15984, Miss = 4796, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8020, Miss = 2408, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8020, Miss = 2408, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8020, Miss = 2408, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8020, Miss = 2408, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8020, Miss = 2408, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8020, Miss = 2408, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8020, Miss = 2408, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 8020, Miss = 2408, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7996, Miss = 2396, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7996, Miss = 2396, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7996, Miss = 2396, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7996, Miss = 2396, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7996, Miss = 2396, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7996, Miss = 2396, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7996, Miss = 2396, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7996, Miss = 2396, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 256000
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.3000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153600
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.189
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=256000
icnt_total_pkts_simt_to_mem=256000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 256000
Req_Network_cycles = 39462
Req_Network_injected_packets_per_cycle =       6.4873 
Req_Network_conflicts_per_cycle =      24.2662
Req_Network_conflicts_per_cycle_util =      54.9835
Req_Bank_Level_Parallism =      14.6991
Req_Network_in_buffer_full_per_cycle =       1.2542
Req_Network_in_buffer_avg_util =      71.4777
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2703

Reply_Network_injected_packets_num = 256000
Reply_Network_cycles = 39462
Reply_Network_injected_packets_per_cycle =        6.4873
Reply_Network_conflicts_per_cycle =        3.8084
Reply_Network_conflicts_per_cycle_util =       8.3285
Reply_Bank_Level_Parallism =      14.1868
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.6520
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0772
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 35 sec (95 sec)
gpgpu_simulation_rate = 79764 (inst/sec)
gpgpu_simulation_rate = 415 (cycle/sec)
gpgpu_silicon_slowdown = 3397590x
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-5.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 5
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f6964000000
-local mem base_addr = 0x00007f6962000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-5.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 5
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 99,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 10787
gpu_sim_insn = 1945600
gpu_ipc =     180.3652
gpu_tot_sim_cycle = 50249
gpu_tot_sim_insn = 9523200
gpu_tot_ipc =     189.5202
gpu_tot_issued_cta = 500
gpu_occupancy = 57.6259% 
gpu_tot_occupancy = 56.5611% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.1197
partiton_level_parallism_total  =       6.6230
partiton_level_parallism_util =      14.2777
partiton_level_parallism_util_total  =      14.5997
L2_BW  =     321.2400 GB/Sec
L2_BW_total  =     298.8305 GB/Sec
gpu_total_sim_rate=77424

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8612
	L1D_cache_core[1]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6097
	L1D_cache_core[2]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5172
	L1D_cache_core[3]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10365
	L1D_cache_core[4]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7316
	L1D_cache_core[5]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8883
	L1D_cache_core[6]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7518
	L1D_cache_core[7]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4792
	L1D_cache_core[8]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8435
	L1D_cache_core[9]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6121
	L1D_cache_core[10]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5389
	L1D_cache_core[11]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7699
	L1D_cache_core[12]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8329
	L1D_cache_core[13]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9274
	L1D_cache_core[14]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8153
	L1D_cache_core[15]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7466
	L1D_cache_core[16]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5514
	L1D_cache_core[17]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5552
	L1D_cache_core[18]: Access = 5376, Miss = 5376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9964
	L1D_cache_core[19]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6671
	L1D_cache_core[20]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6157
	L1D_cache_core[21]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7680
	L1D_cache_core[22]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5935
	L1D_cache_core[23]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6892
	L1D_cache_core[24]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9208
	L1D_cache_core[25]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5410
	L1D_cache_core[26]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5948
	L1D_cache_core[27]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6002
	L1D_cache_core[28]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7795
	L1D_cache_core[29]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7477
	L1D_cache_core[30]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7516
	L1D_cache_core[31]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5529
	L1D_cache_core[32]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7057
	L1D_cache_core[33]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7442
	L1D_cache_core[34]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7248
	L1D_cache_core[35]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8512
	L1D_cache_core[36]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6447
	L1D_cache_core[37]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5582
	L1D_cache_core[38]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6014
	L1D_cache_core[39]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10698
	L1D_cache_core[40]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6946
	L1D_cache_core[41]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9513
	L1D_cache_core[42]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4808
	L1D_cache_core[43]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5624
	L1D_cache_core[44]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7259
	L1D_cache_core[45]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6830
	L1D_cache_core[46]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5421
	L1D_cache_core[47]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5970
	L1D_cache_core[48]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7269
	L1D_cache_core[49]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8710
	L1D_cache_core[50]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7616
	L1D_cache_core[51]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7012
	L1D_cache_core[52]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5416
	L1D_cache_core[53]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6503
	L1D_cache_core[54]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8227
	L1D_cache_core[55]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7244
	L1D_cache_core[56]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5976
	L1D_cache_core[57]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7134
	L1D_cache_core[58]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6563
	L1D_cache_core[59]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9772
	L1D_cache_core[60]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7167
	L1D_cache_core[61]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5246
	L1D_cache_core[62]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6123
	L1D_cache_core[63]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8619
	L1D_cache_core[64]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7069
	L1D_cache_core[65]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8095
	L1D_cache_core[66]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6689
	L1D_cache_core[67]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4887
	L1D_cache_core[68]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7603
	L1D_cache_core[69]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5409
	L1D_cache_core[70]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5386
	L1D_cache_core[71]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7284
	L1D_cache_core[72]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7632
	L1D_cache_core[73]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7358
	L1D_cache_core[74]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9527
	L1D_cache_core[75]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6957
	L1D_cache_core[76]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4979
	L1D_cache_core[77]: Access = 4608, Miss = 4608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6997
	L1D_cache_core[78]: Access = 5376, Miss = 5376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10211
	L1D_cache_core[79]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7864
	L1D_cache_core[80]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7509
	L1D_cache_core[81]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5729
	L1D_cache_core[82]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4888
	L1D_cache_core[83]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6503
	L1D_total_cache_accesses = 332800
	L1D_total_cache_misses = 332800
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 593415
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.090
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 332095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 115200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 261320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 134400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 153600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 207237
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 124858
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 261320
ctas_completed 500, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 136, 
gpgpu_n_tot_thrd_icount = 9523200
gpgpu_n_tot_w_icount = 297600
gpgpu_n_stall_shd_mem = 232224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 153600
gpgpu_n_mem_write_global = 179200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 614400
gpgpu_n_store_insn = 716800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 190624
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:594905	W0_Idle:3164008	W0_Scoreboard:2800883	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:297600
single_issue_nums: WS0:74400	WS1:74400	WS2:74400	WS3:74400	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1228800 {8:153600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7168000 {40:179200,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6144000 {40:153600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1433600 {8:179200,}
maxmflatency = 4108 
max_icnt2mem_latency = 3887 
maxmrqlatency = 0 
max_icnt2sh_latency = 288 
averagemflatency = 1233 
avg_icnt2mem_latency = 1033 
avg_icnt2sh_latency = 11 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3623 	49080 	98405 	134877 	46812 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6393 	17731 	18922 	45273 	103955 	103808 	36718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	189447 	68189 	36041 	14556 	9589 	8737 	5847 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	8 	16 	23 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3851      3849      3910      3945      3971      3971      3959      3949      4053      4068      3983      3977      3643      3636      3813      3806
dram[1]:       3889      3886      3943      3943      3956      3954      3998      3998      4048      3977      4071      4054      3670      3667      3757      3754
dram[2]:       3903      3903      3894      3875      3970      3969      3991      4001      4082      4080      3988      4065      3647      3647      3743      3743
dram[3]:       3829      3826      3909      3902      3966      3970      3992      3992      4062      4108      4090      4090      3590      3585      3806      3806
dram[4]:       3772      3771      3937      3937      3851      3848      3897      3898      3751      3751      3859      3916      3616      3614      3758      3760
dram[5]:       3865      3871      3842      3785      3852      3852      3827      3827      3751      3782      3806      3808      3616      3615      3624      3620
dram[6]:       3763      3763      3898      3900      3971      3966      3766      3768      3908      3905      3905      3907      3670      3602      3630      3632
dram[7]:       3759      3761      3945      3937      3953      3957      3895      3899      3837      3847      4079      4081      3574      3572      3621      3621
dram[8]:       3935      3905      3650      3803      3675      3673      3921      3884      3808      3805      3900      3902      3675      3674      3578      3582
dram[9]:       3875      3877      3850      3850      3681      3683      3831      3833      3971      3984      3885      3900      3681      3680      3575      3575
dram[10]:       3710      3723      3830      3830      3691      3685      3942      3940      4102      4104      3655      3657      3675      3681      3642      3644
dram[11]:       3827      3827      3833      3820      3936      3858      4007      4001      3984      3926      3864      3847      3677      3677      3642      3642
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=142548 n_nop=142548 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 142548i bk1: 0a 142548i bk2: 0a 142548i bk3: 0a 142548i bk4: 0a 142548i bk5: 0a 142548i bk6: 0a 142548i bk7: 0a 142548i bk8: 0a 142548i bk9: 0a 142548i bk10: 0a 142548i bk11: 0a 142548i bk12: 0a 142548i bk13: 0a 142548i bk14: 0a 142548i bk15: 0a 142548i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 142548 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 142548 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 142548 
n_nop = 142548 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20780, Miss = 4796, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 20780, Miss = 4796, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20780, Miss = 4796, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 20780, Miss = 4796, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 20780, Miss = 4796, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20780, Miss = 4796, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20780, Miss = 4796, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20780, Miss = 4796, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10428, Miss = 2408, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 10428, Miss = 2408, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10428, Miss = 2408, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10428, Miss = 2408, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 10428, Miss = 2408, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10428, Miss = 2408, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 10428, Miss = 2408, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10428, Miss = 2408, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 10392, Miss = 2396, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 10392, Miss = 2396, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 10392, Miss = 2396, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10392, Miss = 2396, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 10392, Miss = 2396, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 10392, Miss = 2396, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 10392, Miss = 2396, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 10392, Miss = 2396, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 332800
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.2308
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 153600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179200
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=332800
icnt_total_pkts_simt_to_mem=332800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 332800
Req_Network_cycles = 50249
Req_Network_injected_packets_per_cycle =       6.6230 
Req_Network_conflicts_per_cycle =      24.9278
Req_Network_conflicts_per_cycle_util =      54.9506
Req_Bank_Level_Parallism =      14.5997
Req_Network_in_buffer_full_per_cycle =       0.9850
Req_Network_in_buffer_avg_util =      72.7103
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2760

Reply_Network_injected_packets_num = 332800
Reply_Network_cycles = 50249
Reply_Network_injected_packets_per_cycle =        6.6230
Reply_Network_conflicts_per_cycle =        3.9090
Reply_Network_conflicts_per_cycle_util =       8.3544
Reply_Bank_Level_Parallism =      14.1551
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.6174
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0788
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 3 sec (123 sec)
gpgpu_simulation_rate = 77424 (inst/sec)
gpgpu_simulation_rate = 408 (cycle/sec)
gpgpu_silicon_slowdown = 3455882x
Processing kernel /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-6.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 6
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 13
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f6964000000
-local mem base_addr = 0x00007f6962000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/babelstream/sm86_a6000/input-arraysize-102400-numtimes-1/results/traces/kernel-6.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 6
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 99,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 100,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 101,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 102,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 103,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 104,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 105,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 106,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 107,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 108,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 109,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 110,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 111,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 112,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 113,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 114,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 115,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 116,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 117,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 118,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 119,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 120,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 121,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 122,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 123,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 124,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 125,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 126,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 127,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 128,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 129,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 130,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 131,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 132,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 133,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 134,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 135,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 136,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 137,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 138,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 139,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 140,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 141,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 142,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 143,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 144,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 145,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 146,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 147,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 148,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 149,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 150,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 151,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 152,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 153,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 154,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 155,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 156,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 157,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 158,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 159,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 160,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 161,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 162,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 163,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 164,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 165,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 166,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 167,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 168,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 169,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 170,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 171,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 172,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 173,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 174,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 175,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 176,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 177,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 178,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 179,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 180,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 181,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 182,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 183,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 184,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 185,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 186,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 187,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 188,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 189,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 190,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 191,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 192,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 193,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 194,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 195,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 196,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 197,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 198,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 199,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 200,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 201,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 202,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 203,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 204,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 205,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 206,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 207,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 208,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 209,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 210,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 211,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 212,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 213,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 214,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 215,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 216,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 217,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 218,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 219,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 220,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 221,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 222,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 223,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 224,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 225,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 226,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 227,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 228,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 229,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 230,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 231,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 232,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 233,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 234,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 235,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 236,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 237,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 238,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 239,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 240,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 241,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 242,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 243,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 244,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 245,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 246,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 247,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 248,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 249,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 250,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 251,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 252,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 253,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 254,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 255,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 16653
gpu_sim_insn = 31670528
gpu_ipc =    1901.7911
gpu_tot_sim_cycle = 66902
gpu_tot_sim_insn = 41193728
gpu_tot_ipc =     615.7324
gpu_tot_issued_cta = 756
gpu_occupancy = 61.1500% 
gpu_tot_occupancy = 58.0625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0899
partiton_level_parallism_total  =       5.7436
partiton_level_parallism_util =      12.9874
partiton_level_parallism_util_total  =      14.3610
L2_BW  =     139.4160 GB/Sec
L2_BW_total  =     259.1497 GB/Sec
gpu_total_sim_rate=163467

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5379, Miss = 5379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10042
	L1D_cache_core[1]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7631
	L1D_cache_core[2]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6656
	L1D_cache_core[3]: Access = 6403, Miss = 6403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12212
	L1D_cache_core[4]: Access = 3844, Miss = 3844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8205
	L1D_cache_core[5]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11307
	L1D_cache_core[6]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9310
	L1D_cache_core[7]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7024
	L1D_cache_core[8]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9567
	L1D_cache_core[9]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7646
	L1D_cache_core[10]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6282
	L1D_cache_core[11]: Access = 5635, Miss = 5635, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9311
	L1D_cache_core[12]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9970
	L1D_cache_core[13]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11560
	L1D_cache_core[14]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9659
	L1D_cache_core[15]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8456
	L1D_cache_core[16]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7099
	L1D_cache_core[17]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7240
	L1D_cache_core[18]: Access = 5891, Miss = 5891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11504
	L1D_cache_core[19]: Access = 4867, Miss = 4867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8404
	L1D_cache_core[20]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7130
	L1D_cache_core[21]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9294
	L1D_cache_core[22]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7324
	L1D_cache_core[23]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7911
	L1D_cache_core[24]: Access = 6403, Miss = 6403, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10964
	L1D_cache_core[25]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7822
	L1D_cache_core[26]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7316
	L1D_cache_core[27]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7016
	L1D_cache_core[28]: Access = 4867, Miss = 4867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9728
	L1D_cache_core[29]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8290
	L1D_cache_core[30]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9248
	L1D_cache_core[31]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7629
	L1D_cache_core[32]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8757
	L1D_cache_core[33]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8902
	L1D_cache_core[34]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8693
	L1D_cache_core[35]: Access = 5379, Miss = 5379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10020
	L1D_cache_core[36]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7819
	L1D_cache_core[37]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7341
	L1D_cache_core[38]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7336
	L1D_cache_core[39]: Access = 5636, Miss = 5636, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11611
	L1D_cache_core[40]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8962
	L1D_cache_core[41]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10670
	L1D_cache_core[42]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6731
	L1D_cache_core[43]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7451
	L1D_cache_core[44]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8388
	L1D_cache_core[45]: Access = 5635, Miss = 5635, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8648
	L1D_cache_core[46]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7466
	L1D_cache_core[47]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8311
	L1D_cache_core[48]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8904
	L1D_cache_core[49]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10674
	L1D_cache_core[50]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9258
	L1D_cache_core[51]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8173
	L1D_cache_core[52]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7112
	L1D_cache_core[53]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7941
	L1D_cache_core[54]: Access = 5635, Miss = 5635, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9450
	L1D_cache_core[55]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8879
	L1D_cache_core[56]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7936
	L1D_cache_core[57]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8482
	L1D_cache_core[58]: Access = 4356, Miss = 4356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7620
	L1D_cache_core[59]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11321
	L1D_cache_core[60]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8649
	L1D_cache_core[61]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6698
	L1D_cache_core[62]: Access = 4612, Miss = 4612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7129
	L1D_cache_core[63]: Access = 5379, Miss = 5379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9860
	L1D_cache_core[64]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8194
	L1D_cache_core[65]: Access = 4867, Miss = 4867, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9636
	L1D_cache_core[66]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8164
	L1D_cache_core[67]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6265
	L1D_cache_core[68]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9473
	L1D_cache_core[69]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7283
	L1D_cache_core[70]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7527
	L1D_cache_core[71]: Access = 5379, Miss = 5379, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8964
	L1D_cache_core[72]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9067
	L1D_cache_core[73]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8761
	L1D_cache_core[74]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11052
	L1D_cache_core[75]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8908
	L1D_cache_core[76]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6455
	L1D_cache_core[77]: Access = 5123, Miss = 5123, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8043
	L1D_cache_core[78]: Access = 5891, Miss = 5891, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11947
	L1D_cache_core[79]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9790
	L1D_cache_core[80]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8743
	L1D_cache_core[81]: Access = 4355, Miss = 4355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7285
	L1D_cache_core[82]: Access = 3843, Miss = 3843, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6104
	L1D_cache_core[83]: Access = 4611, Miss = 4611, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7917
	L1D_total_cache_accesses = 384256
	L1D_total_cache_misses = 384256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 723527
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.080
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 462207
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 261320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 134400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179456

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 276052
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 186155
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 261320
ctas_completed 756, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
689, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 665, 
gpgpu_n_tot_thrd_icount = 56143872
gpgpu_n_tot_w_icount = 1754496
gpgpu_n_stall_shd_mem = 320998
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 204800
gpgpu_n_mem_write_global = 179456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 819200
gpgpu_n_store_insn = 717056
gpgpu_n_shmem_insn = 1150464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 237798
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1764138	W0_Idle:3467324	W0_Scoreboard:3665378	W1:3584	W2:1536	W3:0	W4:1536	W5:0	W6:0	W7:0	W8:1536	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1536	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:1285504
single_issue_nums: WS0:440160	WS1:438112	WS2:438112	WS3:438112	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1638400 {8:204800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7178240 {40:179456,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8192000 {40:204800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1435648 {8:179456,}
maxmflatency = 4108 
max_icnt2mem_latency = 3887 
maxmrqlatency = 0 
max_icnt2sh_latency = 288 
averagemflatency = 1227 
avg_icnt2mem_latency = 1027 
avg_icnt2sh_latency = 11 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5068 	60488 	109053 	153859 	55785 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8388 	21529 	25804 	50056 	113453 	122570 	42456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	215535 	80997 	42199 	16783 	11209 	9967 	7172 	394 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	13 	18 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       3851      3849      3910      3945      3971      3971      3959      3949      4053      4068      3983      3977      3643      3636      3813      3806
dram[1]:       3889      3886      3943      3943      3956      3954      3998      3998      4048      3977      4071      4054      3670      3667      3757      3754
dram[2]:       3903      3903      3894      3875      3970      3969      3991      4001      4082      4080      3988      4065      3647      3647      3743      3743
dram[3]:       3829      3826      3909      3902      3966      3970      3992      3992      4062      4108      4090      4090      3590      3585      3806      3806
dram[4]:       3772      3771      3937      3937      3851      3848      3897      3898      3751      3751      3859      3916      3616      3614      3758      3760
dram[5]:       3865      3871      3842      3785      3852      3852      3827      3827      3751      3782      3806      3808      3616      3615      3624      3620
dram[6]:       3763      3763      3898      3900      3971      3966      3766      3768      3908      3905      3905      3907      3670      3602      3630      3632
dram[7]:       3759      3761      3945      3937      3953      3957      3895      3899      3837      3847      4079      4081      3574      3572      3621      3621
dram[8]:       3935      3905      3650      3803      3675      3673      3921      3884      3808      3805      3900      3902      3675      3674      3578      3582
dram[9]:       3875      3877      3850      3850      3681      3683      3831      3833      3971      3984      3885      3900      3681      3680      3575      3575
dram[10]:       3710      3723      3830      3830      3691      3685      3942      3940      4102      4104      3655      3657      3675      3681      3642      3644
dram[11]:       3827      3827      3833      3820      3936      3858      4007      4001      3984      3926      3864      3847      3677      3677      3642      3642
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=189791 n_nop=189791 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 189791i bk1: 0a 189791i bk2: 0a 189791i bk3: 0a 189791i bk4: 0a 189791i bk5: 0a 189791i bk6: 0a 189791i bk7: 0a 189791i bk8: 0a 189791i bk9: 0a 189791i bk10: 0a 189791i bk11: 0a 189791i bk12: 0a 189791i bk13: 0a 189791i bk14: 0a 189791i bk15: 0a 189791i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 189791 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 189791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189791 
n_nop = 189791 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24012, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24012, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24012, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 24012, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24012, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 24012, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24012, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24012, Miss = 4804, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12040, Miss = 2408, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12040, Miss = 2408, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12040, Miss = 2408, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12040, Miss = 2408, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12040, Miss = 2408, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12040, Miss = 2408, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12040, Miss = 2408, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12040, Miss = 2408, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 11980, Miss = 2396, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 11980, Miss = 2396, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 11980, Miss = 2396, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 11980, Miss = 2396, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 11980, Miss = 2396, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 11980, Miss = 2396, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 11980, Miss = 2396, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 11980, Miss = 2396, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 384256
L2_total_cache_misses = 76864
L2_total_cache_miss_rate = 0.2000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179456
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.191
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=384256
icnt_total_pkts_simt_to_mem=384256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 384256
Req_Network_cycles = 66902
Req_Network_injected_packets_per_cycle =       5.7436 
Req_Network_conflicts_per_cycle =      21.4208
Req_Network_conflicts_per_cycle_util =      53.5596
Req_Bank_Level_Parallism =      14.3610
Req_Network_in_buffer_full_per_cycle =       0.7398
Req_Network_in_buffer_avg_util =      62.7179
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2393

Reply_Network_injected_packets_num = 384256
Reply_Network_cycles = 66902
Reply_Network_injected_packets_per_cycle =        5.7436
Reply_Network_conflicts_per_cycle =        3.4421
Reply_Network_conflicts_per_cycle_util =       8.3150
Reply_Bank_Level_Parallism =      13.8746
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3132
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0684
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 12 sec (252 sec)
gpgpu_simulation_rate = 163467 (inst/sec)
gpgpu_simulation_rate = 265 (cycle/sec)
gpgpu_silicon_slowdown = 5320754x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
