Running: /nfs/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/ga38qol/Downloads/sc_uart_interface/uart_ip_tb_isim_beh.exe" -prj "/home/ga38qol/Downloads/sc_uart_interface/uart_ip_tb_beh.prj" "work.uart_ip_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/ga38qol/Downloads/sc_uart_interface/uart_tx.vhd" into library work
Parsing VHDL file "/home/ga38qol/Downloads/sc_uart_interface/uart_rx.vhd" into library work
Parsing VHDL file "/home/ga38qol/Downloads/sc_uart_interface/Control.vhd" into library work
Parsing VHDL file "/home/ga38qol/Downloads/sc_uart_interface/uart_top.vhd" into library work
Parsing VHDL file "/home/ga38qol/Downloads/sc_uart_interface/tx_cdc.vhd" into library work
Parsing VHDL file "/home/ga38qol/Downloads/sc_uart_interface/rx_cdc.vhd" into library work
Parsing VHDL file "/home/ga38qol/Downloads/sc_uart_interface/reset_cdc.vhd" into library work
Parsing VHDL file "/home/ga38qol/Downloads/sc_uart_interface/uart_ip.vhd" into library work
Parsing VHDL file "/home/ga38qol/Downloads/sc_uart_interface/uart_ip_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97432 KB
Fuse CPU Usage: 1160 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity reset_cdc [reset_cdc_default]
Compiling architecture behavioral of entity rx_cdc [rx_cdc_default]
Compiling architecture behavioral of entity tx_cdc [tx_cdc_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture behavioral of entity UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture behavioral of entity Control [control_default]
Compiling architecture behavioral of entity uart_top [uart_top_default]
Compiling architecture behavioral of entity uart_ip [uart_ip_default]
Compiling architecture behavior of entity uart_ip_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable /home/ga38qol/Downloads/sc_uart_interface/uart_ip_tb_isim_beh.exe
Fuse Memory Usage: 215604 KB
Fuse CPU Usage: 1310 ms
GCC CPU Usage: 290 ms
