Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 13 20:11:20 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.423     -904.126                    342                 1848        0.023        0.000                      0                 1848        4.500        0.000                       0                   649  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -4.423     -904.126                    342                 1848        0.023        0.000                      0                 1848        4.500        0.000                       0                   649  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          342  Failing Endpoints,  Worst Slack       -4.423ns,  Total Violation     -904.126ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.423ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.194ns  (logic 5.290ns (37.270%)  route 8.904ns (62.730%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_q_reg[50]/Q
                         net (fo=23, routed)          1.168     6.834    man/alu16/add/Q[8]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.958 r  man/alu16/add/out0_i_251/O
                         net (fo=1, routed)           0.425     7.383    man/alu16/add/out0_i_251_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  man/alu16/add/out0_i_225/O
                         net (fo=64, routed)          1.263     8.770    man/regfile/out0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  man/regfile/out0_i_100/O
                         net (fo=1, routed)           0.662     9.557    man/regfile/out0_i_100_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  man/regfile/out0_i_35/O
                         net (fo=1, routed)           0.608    10.289    man/sel_mux/M_regfile_rb_data[15]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  man/sel_mux/out0_i_1/O
                         net (fo=7, routed)           0.716    11.129    man/alu16/mult/M_alu16_b[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[5])
                                                      3.656    14.785 f  man/alu16/mult/out0/P[5]
                         net (fo=1, routed)           0.645    15.430    man/regfile/P[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.554 f  man/regfile/M_reg_current_position_q[5]_i_6/O
                         net (fo=2, routed)           0.932    16.486    man/regfile/M_reg_current_position_q[5]_i_6_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.610 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          0.787    17.397    man/regfile/M_alu16_out[5]
    SLICE_X49Y35         LUT3 (Prop_lut3_I2_O)        0.124    17.521 f  man/regfile/FSM_onehot_M_phase_q[78]_i_4_comp_2/O
                         net (fo=1, routed)           0.663    18.184    man/regfile/FSM_onehot_M_phase_q[78]_i_4_n_0_repN
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.308 r  man/regfile/FSM_onehot_M_phase_q[78]_i_1_comp_1/O
                         net (fo=86, routed)          1.034    19.342    man/regfile_n_30
    SLICE_X50Y33         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.445    14.850    man/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[27]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X50Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.919    man/FSM_onehot_M_phase_q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 -4.423    

Slack (VIOLATED) :        -4.423ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.194ns  (logic 5.290ns (37.270%)  route 8.904ns (62.730%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_q_reg[50]/Q
                         net (fo=23, routed)          1.168     6.834    man/alu16/add/Q[8]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.958 r  man/alu16/add/out0_i_251/O
                         net (fo=1, routed)           0.425     7.383    man/alu16/add/out0_i_251_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  man/alu16/add/out0_i_225/O
                         net (fo=64, routed)          1.263     8.770    man/regfile/out0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  man/regfile/out0_i_100/O
                         net (fo=1, routed)           0.662     9.557    man/regfile/out0_i_100_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  man/regfile/out0_i_35/O
                         net (fo=1, routed)           0.608    10.289    man/sel_mux/M_regfile_rb_data[15]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  man/sel_mux/out0_i_1/O
                         net (fo=7, routed)           0.716    11.129    man/alu16/mult/M_alu16_b[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[5])
                                                      3.656    14.785 f  man/alu16/mult/out0/P[5]
                         net (fo=1, routed)           0.645    15.430    man/regfile/P[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.554 f  man/regfile/M_reg_current_position_q[5]_i_6/O
                         net (fo=2, routed)           0.932    16.486    man/regfile/M_reg_current_position_q[5]_i_6_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.610 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          0.787    17.397    man/regfile/M_alu16_out[5]
    SLICE_X49Y35         LUT3 (Prop_lut3_I2_O)        0.124    17.521 f  man/regfile/FSM_onehot_M_phase_q[78]_i_4_comp_2/O
                         net (fo=1, routed)           0.663    18.184    man/regfile/FSM_onehot_M_phase_q[78]_i_4_n_0_repN
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.308 r  man/regfile/FSM_onehot_M_phase_q[78]_i_1_comp_1/O
                         net (fo=86, routed)          1.034    19.342    man/regfile_n_30
    SLICE_X50Y33         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.445    14.850    man/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[31]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X50Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.919    man/FSM_onehot_M_phase_q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 -4.423    

Slack (VIOLATED) :        -4.423ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.194ns  (logic 5.290ns (37.270%)  route 8.904ns (62.730%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_q_reg[50]/Q
                         net (fo=23, routed)          1.168     6.834    man/alu16/add/Q[8]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.958 r  man/alu16/add/out0_i_251/O
                         net (fo=1, routed)           0.425     7.383    man/alu16/add/out0_i_251_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  man/alu16/add/out0_i_225/O
                         net (fo=64, routed)          1.263     8.770    man/regfile/out0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  man/regfile/out0_i_100/O
                         net (fo=1, routed)           0.662     9.557    man/regfile/out0_i_100_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  man/regfile/out0_i_35/O
                         net (fo=1, routed)           0.608    10.289    man/sel_mux/M_regfile_rb_data[15]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  man/sel_mux/out0_i_1/O
                         net (fo=7, routed)           0.716    11.129    man/alu16/mult/M_alu16_b[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[5])
                                                      3.656    14.785 f  man/alu16/mult/out0/P[5]
                         net (fo=1, routed)           0.645    15.430    man/regfile/P[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.554 f  man/regfile/M_reg_current_position_q[5]_i_6/O
                         net (fo=2, routed)           0.932    16.486    man/regfile/M_reg_current_position_q[5]_i_6_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.610 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          0.787    17.397    man/regfile/M_alu16_out[5]
    SLICE_X49Y35         LUT3 (Prop_lut3_I2_O)        0.124    17.521 f  man/regfile/FSM_onehot_M_phase_q[78]_i_4_comp_2/O
                         net (fo=1, routed)           0.663    18.184    man/regfile/FSM_onehot_M_phase_q[78]_i_4_n_0_repN
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.308 r  man/regfile/FSM_onehot_M_phase_q[78]_i_1_comp_1/O
                         net (fo=86, routed)          1.034    19.342    man/regfile_n_30
    SLICE_X50Y33         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.445    14.850    man/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[33]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X50Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.919    man/FSM_onehot_M_phase_q_reg[33]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 -4.423    

Slack (VIOLATED) :        -4.423ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.194ns  (logic 5.290ns (37.270%)  route 8.904ns (62.730%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_q_reg[50]/Q
                         net (fo=23, routed)          1.168     6.834    man/alu16/add/Q[8]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.958 r  man/alu16/add/out0_i_251/O
                         net (fo=1, routed)           0.425     7.383    man/alu16/add/out0_i_251_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  man/alu16/add/out0_i_225/O
                         net (fo=64, routed)          1.263     8.770    man/regfile/out0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  man/regfile/out0_i_100/O
                         net (fo=1, routed)           0.662     9.557    man/regfile/out0_i_100_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  man/regfile/out0_i_35/O
                         net (fo=1, routed)           0.608    10.289    man/sel_mux/M_regfile_rb_data[15]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  man/sel_mux/out0_i_1/O
                         net (fo=7, routed)           0.716    11.129    man/alu16/mult/M_alu16_b[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[5])
                                                      3.656    14.785 f  man/alu16/mult/out0/P[5]
                         net (fo=1, routed)           0.645    15.430    man/regfile/P[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.554 f  man/regfile/M_reg_current_position_q[5]_i_6/O
                         net (fo=2, routed)           0.932    16.486    man/regfile/M_reg_current_position_q[5]_i_6_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.610 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          0.787    17.397    man/regfile/M_alu16_out[5]
    SLICE_X49Y35         LUT3 (Prop_lut3_I2_O)        0.124    17.521 f  man/regfile/FSM_onehot_M_phase_q[78]_i_4_comp_2/O
                         net (fo=1, routed)           0.663    18.184    man/regfile/FSM_onehot_M_phase_q[78]_i_4_n_0_repN
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.308 r  man/regfile/FSM_onehot_M_phase_q[78]_i_1_comp_1/O
                         net (fo=86, routed)          1.034    19.342    man/regfile_n_30
    SLICE_X50Y33         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.445    14.850    man/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[36]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X50Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.919    man/FSM_onehot_M_phase_q_reg[36]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 -4.423    

Slack (VIOLATED) :        -4.423ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.194ns  (logic 5.290ns (37.270%)  route 8.904ns (62.730%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_q_reg[50]/Q
                         net (fo=23, routed)          1.168     6.834    man/alu16/add/Q[8]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.958 r  man/alu16/add/out0_i_251/O
                         net (fo=1, routed)           0.425     7.383    man/alu16/add/out0_i_251_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  man/alu16/add/out0_i_225/O
                         net (fo=64, routed)          1.263     8.770    man/regfile/out0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  man/regfile/out0_i_100/O
                         net (fo=1, routed)           0.662     9.557    man/regfile/out0_i_100_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  man/regfile/out0_i_35/O
                         net (fo=1, routed)           0.608    10.289    man/sel_mux/M_regfile_rb_data[15]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  man/sel_mux/out0_i_1/O
                         net (fo=7, routed)           0.716    11.129    man/alu16/mult/M_alu16_b[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[5])
                                                      3.656    14.785 f  man/alu16/mult/out0/P[5]
                         net (fo=1, routed)           0.645    15.430    man/regfile/P[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.554 f  man/regfile/M_reg_current_position_q[5]_i_6/O
                         net (fo=2, routed)           0.932    16.486    man/regfile/M_reg_current_position_q[5]_i_6_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.610 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          0.787    17.397    man/regfile/M_alu16_out[5]
    SLICE_X49Y35         LUT3 (Prop_lut3_I2_O)        0.124    17.521 f  man/regfile/FSM_onehot_M_phase_q[78]_i_4_comp_2/O
                         net (fo=1, routed)           0.663    18.184    man/regfile/FSM_onehot_M_phase_q[78]_i_4_n_0_repN
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.308 r  man/regfile/FSM_onehot_M_phase_q[78]_i_1_comp_1/O
                         net (fo=86, routed)          1.034    19.342    man/regfile_n_30
    SLICE_X50Y33         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.445    14.850    man/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[7]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X50Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.919    man/FSM_onehot_M_phase_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 -4.423    

Slack (VIOLATED) :        -4.341ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.315ns  (logic 5.414ns (37.820%)  route 8.901ns (62.180%))
  Logic Levels:           11  (DSP48E1=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_q_reg[50]/Q
                         net (fo=23, routed)          1.168     6.834    man/alu16/add/Q[8]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.958 r  man/alu16/add/out0_i_251/O
                         net (fo=1, routed)           0.425     7.383    man/alu16/add/out0_i_251_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  man/alu16/add/out0_i_225/O
                         net (fo=64, routed)          1.263     8.770    man/regfile/out0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  man/regfile/out0_i_100/O
                         net (fo=1, routed)           0.662     9.557    man/regfile/out0_i_100_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  man/regfile/out0_i_35/O
                         net (fo=1, routed)           0.608    10.289    man/sel_mux/M_regfile_rb_data[15]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  man/sel_mux/out0_i_1/O
                         net (fo=7, routed)           0.716    11.129    man/alu16/mult/M_alu16_b[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[10])
                                                      3.656    14.785 f  man/alu16/mult/out0/P[10]
                         net (fo=1, routed)           0.809    15.594    man/alu16/add/P[5]
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    15.718 f  man/alu16/add/M_reg_current_position_q[10]_i_7/O
                         net (fo=2, routed)           0.301    16.019    man/regfile/M_reg_temp_q_reg[10]_1
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.124    16.143 f  man/regfile/M_reg_current_position_q[10]_i_1/O
                         net (fo=18, routed)          1.116    17.259    man/regfile/M_alu16_out[10]
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.383 f  man/regfile/FSM_onehot_M_phase_q[78]_i_8_comp/O
                         net (fo=28, routed)          1.000    18.383    man/regfile/FSM_onehot_M_phase_q[78]_i_8_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I1_O)        0.124    18.507 r  man/regfile/M_phase_q_rep[5]_i_2/O
                         net (fo=3, routed)           0.832    19.339    man/regfile/M_phase_q_rep[5]_i_2_n_0
    SLICE_X53Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.463 r  man/regfile/M_phase_q_rep[4]_i_1/O
                         net (fo=1, routed)           0.000    19.463    man/M_phase_d__0[4]
    SLICE_X53Y37         FDRE                                         r  man/M_phase_q_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.448    14.853    man/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  man/M_phase_q_reg_rep[4]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X53Y37         FDRE (Setup_fdre_C_D)        0.031    15.122    man/M_phase_q_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -19.463    
  -------------------------------------------------------------------
                         slack                                 -4.341    

Slack (VIOLATED) :        -4.320ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.057ns  (logic 5.290ns (37.631%)  route 8.767ns (62.369%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_q_reg[50]/Q
                         net (fo=23, routed)          1.168     6.834    man/alu16/add/Q[8]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.958 r  man/alu16/add/out0_i_251/O
                         net (fo=1, routed)           0.425     7.383    man/alu16/add/out0_i_251_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  man/alu16/add/out0_i_225/O
                         net (fo=64, routed)          1.263     8.770    man/regfile/out0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  man/regfile/out0_i_100/O
                         net (fo=1, routed)           0.662     9.557    man/regfile/out0_i_100_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  man/regfile/out0_i_35/O
                         net (fo=1, routed)           0.608    10.289    man/sel_mux/M_regfile_rb_data[15]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  man/sel_mux/out0_i_1/O
                         net (fo=7, routed)           0.716    11.129    man/alu16/mult/M_alu16_b[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[5])
                                                      3.656    14.785 f  man/alu16/mult/out0/P[5]
                         net (fo=1, routed)           0.645    15.430    man/regfile/P[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.554 f  man/regfile/M_reg_current_position_q[5]_i_6/O
                         net (fo=2, routed)           0.932    16.486    man/regfile/M_reg_current_position_q[5]_i_6_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.610 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          0.787    17.397    man/regfile/M_alu16_out[5]
    SLICE_X49Y35         LUT3 (Prop_lut3_I2_O)        0.124    17.521 f  man/regfile/FSM_onehot_M_phase_q[78]_i_4_comp_2/O
                         net (fo=1, routed)           0.663    18.184    man/regfile/FSM_onehot_M_phase_q[78]_i_4_n_0_repN
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.308 r  man/regfile/FSM_onehot_M_phase_q[78]_i_1_comp_1/O
                         net (fo=86, routed)          0.898    19.206    man/regfile_n_30
    SLICE_X53Y37         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.448    14.853    man/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[57]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X53Y37         FDRE (Setup_fdre_C_CE)      -0.205    14.886    man/FSM_onehot_M_phase_q_reg[57]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -19.206    
  -------------------------------------------------------------------
                         slack                                 -4.320    

Slack (VIOLATED) :        -4.320ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.057ns  (logic 5.290ns (37.631%)  route 8.767ns (62.369%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_q_reg[50]/Q
                         net (fo=23, routed)          1.168     6.834    man/alu16/add/Q[8]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.958 r  man/alu16/add/out0_i_251/O
                         net (fo=1, routed)           0.425     7.383    man/alu16/add/out0_i_251_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  man/alu16/add/out0_i_225/O
                         net (fo=64, routed)          1.263     8.770    man/regfile/out0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  man/regfile/out0_i_100/O
                         net (fo=1, routed)           0.662     9.557    man/regfile/out0_i_100_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  man/regfile/out0_i_35/O
                         net (fo=1, routed)           0.608    10.289    man/sel_mux/M_regfile_rb_data[15]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  man/sel_mux/out0_i_1/O
                         net (fo=7, routed)           0.716    11.129    man/alu16/mult/M_alu16_b[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[5])
                                                      3.656    14.785 f  man/alu16/mult/out0/P[5]
                         net (fo=1, routed)           0.645    15.430    man/regfile/P[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.554 f  man/regfile/M_reg_current_position_q[5]_i_6/O
                         net (fo=2, routed)           0.932    16.486    man/regfile/M_reg_current_position_q[5]_i_6_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.610 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          0.787    17.397    man/regfile/M_alu16_out[5]
    SLICE_X49Y35         LUT3 (Prop_lut3_I2_O)        0.124    17.521 f  man/regfile/FSM_onehot_M_phase_q[78]_i_4_comp_2/O
                         net (fo=1, routed)           0.663    18.184    man/regfile/FSM_onehot_M_phase_q[78]_i_4_n_0_repN
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.308 r  man/regfile/FSM_onehot_M_phase_q[78]_i_1_comp_1/O
                         net (fo=86, routed)          0.898    19.206    man/regfile_n_30
    SLICE_X53Y37         FDRE                                         r  man/M_phase_q_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.448    14.853    man/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  man/M_phase_q_reg_rep[0]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X53Y37         FDRE (Setup_fdre_C_CE)      -0.205    14.886    man/M_phase_q_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -19.206    
  -------------------------------------------------------------------
                         slack                                 -4.320    

Slack (VIOLATED) :        -4.320ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.057ns  (logic 5.290ns (37.631%)  route 8.767ns (62.369%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_q_reg[50]/Q
                         net (fo=23, routed)          1.168     6.834    man/alu16/add/Q[8]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.958 r  man/alu16/add/out0_i_251/O
                         net (fo=1, routed)           0.425     7.383    man/alu16/add/out0_i_251_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  man/alu16/add/out0_i_225/O
                         net (fo=64, routed)          1.263     8.770    man/regfile/out0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  man/regfile/out0_i_100/O
                         net (fo=1, routed)           0.662     9.557    man/regfile/out0_i_100_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  man/regfile/out0_i_35/O
                         net (fo=1, routed)           0.608    10.289    man/sel_mux/M_regfile_rb_data[15]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  man/sel_mux/out0_i_1/O
                         net (fo=7, routed)           0.716    11.129    man/alu16/mult/M_alu16_b[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[5])
                                                      3.656    14.785 f  man/alu16/mult/out0/P[5]
                         net (fo=1, routed)           0.645    15.430    man/regfile/P[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.554 f  man/regfile/M_reg_current_position_q[5]_i_6/O
                         net (fo=2, routed)           0.932    16.486    man/regfile/M_reg_current_position_q[5]_i_6_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.610 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          0.787    17.397    man/regfile/M_alu16_out[5]
    SLICE_X49Y35         LUT3 (Prop_lut3_I2_O)        0.124    17.521 f  man/regfile/FSM_onehot_M_phase_q[78]_i_4_comp_2/O
                         net (fo=1, routed)           0.663    18.184    man/regfile/FSM_onehot_M_phase_q[78]_i_4_n_0_repN
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.308 r  man/regfile/FSM_onehot_M_phase_q[78]_i_1_comp_1/O
                         net (fo=86, routed)          0.898    19.206    man/regfile_n_30
    SLICE_X53Y37         FDRE                                         r  man/M_phase_q_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.448    14.853    man/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  man/M_phase_q_reg_rep[4]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X53Y37         FDRE (Setup_fdre_C_CE)      -0.205    14.886    man/M_phase_q_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -19.206    
  -------------------------------------------------------------------
                         slack                                 -4.320    

Slack (VIOLATED) :        -4.320ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.057ns  (logic 5.290ns (37.631%)  route 8.767ns (62.369%))
  Logic Levels:           10  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.564     5.148    man/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  man/FSM_onehot_M_phase_q_reg[50]/Q
                         net (fo=23, routed)          1.168     6.834    man/alu16/add/Q[8]
    SLICE_X54Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.958 r  man/alu16/add/out0_i_251/O
                         net (fo=1, routed)           0.425     7.383    man/alu16/add/out0_i_251_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  man/alu16/add/out0_i_225/O
                         net (fo=64, routed)          1.263     8.770    man/regfile/out0[1]
    SLICE_X54Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  man/regfile/out0_i_100/O
                         net (fo=1, routed)           0.662     9.557    man/regfile/out0_i_100_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  man/regfile/out0_i_35/O
                         net (fo=1, routed)           0.608    10.289    man/sel_mux/M_regfile_rb_data[15]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.124    10.413 r  man/sel_mux/out0_i_1/O
                         net (fo=7, routed)           0.716    11.129    man/alu16/mult/M_alu16_b[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[15]_P[5])
                                                      3.656    14.785 f  man/alu16/mult/out0/P[5]
                         net (fo=1, routed)           0.645    15.430    man/regfile/P[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    15.554 f  man/regfile/M_reg_current_position_q[5]_i_6/O
                         net (fo=2, routed)           0.932    16.486    man/regfile/M_reg_current_position_q[5]_i_6_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I4_O)        0.124    16.610 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          0.787    17.397    man/regfile/M_alu16_out[5]
    SLICE_X49Y35         LUT3 (Prop_lut3_I2_O)        0.124    17.521 f  man/regfile/FSM_onehot_M_phase_q[78]_i_4_comp_2/O
                         net (fo=1, routed)           0.663    18.184    man/regfile/FSM_onehot_M_phase_q[78]_i_4_n_0_repN
    SLICE_X52Y35         LUT6 (Prop_lut6_I3_O)        0.124    18.308 r  man/regfile/FSM_onehot_M_phase_q[78]_i_1_comp_1/O
                         net (fo=86, routed)          0.898    19.206    man/regfile_n_30
    SLICE_X53Y37         FDRE                                         r  man/M_phase_q_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         1.448    14.853    man/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  man/M_phase_q_reg_rep[6]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X53Y37         FDRE (Setup_fdre_C_CE)      -0.205    14.886    man/M_phase_q_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -19.206    
  -------------------------------------------------------------------
                         slack                                 -4.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.888%)  route 0.196ns (58.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.508    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[13]/Q
                         net (fo=1, routed)           0.196     1.844    man/led_out_gen_0[3].led_out/M_temp_encoding_q[13]
    SLICE_X43Y50         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.832     2.021    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[13]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.046     1.822    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.247%)  route 0.235ns (64.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.508    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[6]/Q
                         net (fo=1, routed)           0.235     1.871    man/led_out_gen_0[3].led_out/M_temp_encoding_q[6]
    SLICE_X43Y50         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.832     2.021    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[6]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.021     1.797    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.508    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.984    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X33Y50         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     2.020    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.508    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.995    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X33Y50         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     2.020    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.508    man/led_out_gen_0[2].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.942    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.996    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X36Y50         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     2.020    man/led_out_gen_0[2].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.508    man/led_out_gen_0[2].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.942    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.007    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X36Y50         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     2.020    man/led_out_gen_0[2].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.508    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.020    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__0_n_6
    SLICE_X33Y50         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     2.020    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.508    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.020 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.020    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X33Y50         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     2.020    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.508    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.969 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.969    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.023 r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.023    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X33Y51         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     2.020    man/led_out_gen_0[1].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.880    man/led_out_gen_0[1].led_out/led_strip/M_rst_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.564     1.508    man/led_out_gen_0[2].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.942    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.032 r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.032    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X36Y50         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=648, routed)         0.830     2.020    man/led_out_gen_0[2].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    man/led_out_gen_0[2].led_out/led_strip/M_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y53   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y52   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y54   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y54   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y30   man/regfile/M_reg_game_mode_q_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y29   man/regfile/M_reg_guess_helper_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y30   man/regfile/M_reg_guess_helper_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y53   M_test_mode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y52   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y54   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y54   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y56   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y56   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y53   M_test_mode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y52   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y54   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y54   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y55   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y30   man/regfile/M_reg_game_mode_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   man/regfile/M_reg_guess_helper_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y30   man/regfile/M_reg_guess_helper_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   man/regfile/M_reg_guess_helper_q_reg[11]/C



