{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755213152853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755213152853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 14 17:12:32 2025 " "Processing started: Thu Aug 14 17:12:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755213152853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1755213152853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_subtractor -c full_subtractor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_subtractor -c full_subtractor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1755213152853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1755213154922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1755213154923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_subtractor-Estructural " "Found design unit 1: full_subtractor-Estructural" {  } { { "full_subtractor.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755213173129 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "full_subtractor.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755213173129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755213173129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_subtractor_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_subtractor_4bit-Estructural " "Found design unit 1: full_subtractor_4bit-Estructural" {  } { { "full_subtractor_4bit.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor_4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755213173149 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_4bit " "Found entity 1: full_subtractor_4bit" {  } { { "full_subtractor_4bit.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755213173149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755213173149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_4bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_subtractor_4bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_subtractor_4bit_tb-sim " "Found design unit 1: full_subtractor_4bit_tb-sim" {  } { { "full_subtractor_4bit_tb.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor_4bit_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755213173152 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_4bit_tb " "Found entity 1: full_subtractor_4bit_tb" {  } { { "full_subtractor_4bit_tb.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor_4bit_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755213173152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755213173152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7seg-Behavioral " "Found design unit 1: hex_to_7seg-Behavioral" {  } { { "hex_to_7seg.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/hex_to_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755213173154 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/hex_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755213173154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1755213173154 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "S full_subtractor_4bit.vhd(64) " "VHDL Interface Declaration error in full_subtractor_4bit.vhd(64): interface object \"S\" of mode out cannot be read. Change object mode to buffer." {  } { { "full_subtractor_4bit.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor_4bit.vhd" 64 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Design Software" 0 -1 1755213173157 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "hex in S out full_subtractor_4bit.vhd(64) " "VHDL error at full_subtractor_4bit.vhd(64): actual port \"S\" of mode \"out\" cannot be associated with formal port \"hex\" of mode \"in\"" {  } { { "full_subtractor_4bit.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor_4bit.vhd" 64 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Design Software" 0 -1 1755213173161 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "S full_subtractor_4bit.vhd(64) " "VHDL error at full_subtractor_4bit.vhd(64): can't read value of interface object \"S\" of mode OUT" {  } { { "full_subtractor_4bit.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor_4bit.vhd" 64 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Design Software" 0 -1 1755213173161 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "HEX0 full_subtractor_4bit.vhd(64) " "VHDL error at full_subtractor_4bit.vhd(64): object \"HEX0\" is used but not declared" {  } { { "full_subtractor_4bit.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor_4bit.vhd" 64 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1755213173162 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out seg full_subtractor_4bit.vhd(64) " "VHDL error at full_subtractor_4bit.vhd(64): cannot associate formal port \"seg\" of mode \"out\" with an expression" {  } { { "full_subtractor_4bit.vhd" "" { Text "C:/Users/melis/Documents/github/avasquez_dgarro_digital_design_lab_2025/Lab1/problema2/full_subtractor_4bit.vhd" 64 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Design Software" 0 -1 1755213173164 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 5 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755213173486 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 14 17:12:53 2025 " "Processing ended: Thu Aug 14 17:12:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755213173486 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755213173486 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755213173486 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1755213173486 ""}
