<?xml version="1.0" encoding="utf-8"?>
<ftoolRoot version="20">
	<ProgSettings>
		<GenIntermediateFiles value="true"/>
		<BuildOutputFilename value="$DestDir\outimage.bin"/>
		<BuildCompactImage value="false"/>
		<RegionOrder value="4321"/>
		<SkuCapabilityChange value="false"/>
		<EndManufacturingBitOverride value="false"/>
		<Platform value="7"/>
		<SkuType value="0"/>
	</ProgSettings>
	<Chipset>
		<Region0 name="Descriptor Region">
			<RegionLength value="0x00000000" edit="true" visible="true" name="Descriptor region length" help_text="If non-zero, specifies the length of the Descriptor region."/>
			<Enabled value="true" edit="false" visible="false" name="" help_text=""/>
			<Signature value="0x0FF0A55A" edit="false" visible="false" name="Signature" help_text="Must be 0x0ff0a55a."/>
			<DescriptorMap name="Descriptor Map">
				<NumComponents value="2" edit="true" visible="true" name="Number of Flash Components" help_text="Specifies the number of Flash components that will be installed on the target machine. Valid values are 0,1,2 - 0 causes only ME region to be built."/>
				<ComponentBaseAddr value="0x00000002" edit="false" visible="true" name="Component Base Address" help_text="Identifies address bits [11:4] for the Component portion of the Flash Descriptor."/>
				<RegionBaseAddr value="0x00000004" edit="false" visible="true" name="Region base address" help_text="Flash Region Base Address (FRBA). This identifies address bits [11:4] for the Region portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0."/>
				<NumMasters value="2" edit="false" visible="true" name="Number of Masters" help_text="Number Of Masters (NM). This field identifies the total number of Flash Regions. This number is 0's based."/>
				<MasterBaseAddr value="0x00000006" edit="false" visible="true" name="Master base address" help_text="Identifies address bits [11:4] for the Master portion of the Flash Descriptor."/>
				<PchStrapLength value="16" edit="false" visible="true" name="Number of PCH straps" help_text="PCH Strap Length (PSL). Identifies the 1s based number of Dwords of PCH Straps to be read, up to 255 DWs (1KB) max. A setting of all 0's indicates there are no PCH DW straps."/>
				<PchBaseAddr value="0x00000010" edit="false" visible="true" name="PCH straps base address" help_text="Flash PCH Strap Base Address (FPSBA). This identifies address bits [11:4] for the PCH Strap portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. For validation purposes, the recommended FISBA is 0x10."/>
				<ProcStrapLength value="1" edit="false" visible="true" name="Number of PROC straps" help_text="The number of PROC straps to be read. Valid values are 0 to 255."/>
				<ProcBaseAddr value="0x00000020" edit="false" visible="true" name="PROC straps base address" help_text="Flash Master Base Address (FMBA). This identifies address bits [11:4] for the Master portion of the Flash Descriptor. Bits [24:12] and bits [3:0] are 0. A recommended FMBA is 20h."/>
			</DescriptorMap>
			<Component name="Component Section">
				<ReadStatusFreq value="33MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Read ID and Read Status clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/>
				<WriteEraseFreq value="33MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Write and erase clock frequency" help_text="If more that one Flash component exists, this field must be the lowest common frequency of the different components."/>
				<FastReadFreq value="33MHz" value_list="20MHz,,33MHz,,50MHz" edit="true" visible="true" name="Fast read clock frequency" help_text="This field is undefined if the Fast Read Support is set to false."/>
				<FastReadSupport value="true" edit="true" visible="true" name="Fast read support" help_text="Enables/disables Fast Read support."/>
				<ReadFreq value="20MHz" value_list="20MHz" edit="false" visible="true" name="Read clock frequency" help_text="Sets the Flash read frequency"/>
				<DensityComp1 value="4MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB" edit="true" visible="true" name="Flash component 1 density" help_text="This field identifies the size of the 1st Flash component."/>
				<DensityComp2 value="4MB" value_list="512KB,,1MB,,2MB,,4MB,,8MB,,16MB" edit="true" visible="true" name="Flash component 2 density" help_text="This field identifies the size of the 2nd Flash component."/>
				<InvalidInst0 value="0" edit="true" visible="true" name="Invalid Instruction 0" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/>
				<InvalidInst1 value="0" edit="true" visible="true" name="Invalid Instruction 1" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/>
				<InvalidInst2 value="0" edit="true" visible="true" name="Invalid Instruction 2" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/>
				<InvalidInst3 value="0" edit="true" visible="true" name="Invalid Instruction 3" help_text="Op-code for an invalid instruction that the Flash Controller should protect against chip erase. This byte should be set to 0 if there is no instruction to protect against."/>
				<FlashPartitionBndry value="0x00000000" edit="false" visible="true" name="Flash Partition Boundary" help_text="The FPBA build settings are configurable in Build -&gt; Build Settings."/>
				<LowerFlashEraseSize value="0x00000" edit="false" visible="false" name="Lower Flash Erase Size" help_text="For Asymmetric flash parts, this is the lower of the two erase sizes."/>
				<UpperFlashEraseSize value="0x00000" edit="false" visible="false" name="Upper Flash Erase Size" help_text="For Asymmetric flash parts, this is the upper of the two erase sizes."/>
			</Component>
			<MasterSection name="Master Access Section">
				<Master name="CPU/BIOS">
					<PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/>
					<PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/>
					<PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/>
					<ReadAccess value="0xFF" value_list="0xFF,,0x0B" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0B = Production.  Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted. Flmstr1[23:16] "/>
					<WriteAccess value="0xFF" value_list="0xFF,,0x0A" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0A = Production.  Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted. Flmstr1[31:24] "/>
				</Master>
				<Master name="Manageability Engine (ME)">
					<PciBus value="0" edit="false" visible="true" name="PCI Bus ID" help_text=""/>
					<PciDevice value="0" edit="false" visible="true" name="PCI Device ID" help_text=""/>
					<PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/>
					<ReadAccess value="0xFF" value_list="0xFF,,0x0D" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x0D = Production.  Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted. Flmstr2[23:16]"/>
					<WriteAccess value="0xFF" value_list="0xFF,,0x0C" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x0C = Production.  Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted. Flmstr2[31:24] "/>
				</Master>
				<Master name="GbE LAN">
					<PciBus value="1" edit="false" visible="true" name="PCI Bus ID" help_text=""/>
					<PciDevice value="3" edit="false" visible="true" name="PCI Device ID" help_text=""/>
					<PciFunction value="0" edit="false" visible="true" name="PCI Function ID" help_text=""/>
					<ReadAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Read Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production.  Each bit corresponds to Regions [7:0]. If the bit is set, read access is granted. Flmstr3[23:16] "/>
					<WriteAccess value="0xFF" value_list="0xFF,,0x08" edit="true" visible="true" name="Write Access" help_text="0xFF = Debug/Manufacturing, 0x08 = Production.  Each bit corresponds to Regions [7:0]. If the bit is set, write access is granted. Flmstr3[31:24] "/>
				</Master>
			</MasterSection>
			<PchStraps name="PCH Straps">
				<PchStrap0 name="PCH Strap 0">
					<BiosBootBlockSize value="64KB" value_list="64KB,,128KB,,256KB" edit="true" visible="true" name="BIOS Boot Block Size" help_text="Sets BIOS Boot Block Size (BBBS)."/>
					<AntiTheftTechDataProtectDisable value="false" edit="true" visible="true" name="Intel® Anti-Theft Technology Data Protection Disable" help_text="false = Intel® Anti-Theft Technology (AT-d) is capable of being enabled. true = Intel® Anti-Theft Technology (AT-d) is disabled in hardware."/>
					<DmiReqIdDisable value="false" edit="true" visible="true" name="DMI RequesterID Check Disable" help_text="The purpose is to support server environments with multiple processors where each have a different RequesterID that can each access the flash. false = DMI RequesterID Checks are enabled. true = DMI RequesterID Checks are disabled."/>
					<LanPhyPcGp12Sel value="0 (General Purpose Output)" value_list="0 (General Purpose Output),,1 (Native mode)" edit="true" visible="true" name="LANPHYPC_GP12_SEL" help_text="0 = GPIO12 default is General Purpose (GP) output.  1 = GPIO12 is used in native mode as LANPHYPC."/>
					<SmBusFreq value="100Khz" value_list="80Khz,,100Khz,,250Khz,,400Khz" edit="false" visible="true" name="Intel® ME SMBus Frequency" help_text="The value of these bits determine the physical bus speed supported by the HW."/>
					<SmLink1Freq value="100Khz" value_list="80Khz,,100Khz,,250Khz,,400Khz" edit="false" visible="true" name="SMLink1 Frequency" help_text="Sets the physical bus speed supported by the HW."/>
					<SmLink1Enable value="true" edit="true" visible="true" name="SMLink1 Enable" help_text="Enables SMLink1."/>
					<SmBusEnable value="true" edit="true" visible="true" name="Intel® ME SMBus Enable" help_text="Enables Intel® ME SMBus."/>
					<ChipsetConfigSoftstrap1 value="01b" value_list="00b (Do not force detect),,01b,,11b (Reserved)" edit="false" visible="true" name="Chipset Config" help_text="Must be set to 01b."/>
				</PchStrap0>
				<PchStrap2 name="PCH Strap 2">
					<SmBusGpAddrEn value="false" edit="true" visible="true" name="Intel® ME SMBus GP Address Enable" help_text="true: Address is enabled. false: Address is disabled. This is only for Ignition FW testing purposes."/>
					<SmBusGpAddr value="0x00" edit="true" visible="true" name="Intel® ME SMBus GP Address" help_text="Intel® ME SMBus GP Target Address. This is only for Ignition FW testing purposes."/>
					<SmBusI2cAddrEn value="true" edit="true" visible="true" name="SMBus I2C Address Enable (SMBI2CEN)" help_text="This is only for Ignition FW testing purposes. true: Address is enabled. false: Address is disabled."/>
					<SmBusI2cAddr value="0x48" edit="true" visible="true" name="SMBus I2C Address (SMBI2CA)" help_text="Only valid with Ignition FW.  This is for testing purposes."/>
				</PchStrap2>
				<PchStrap4 name="PCH Strap 4"></PchStrap4>
				<PchStrap9 name="PCH Strap 9">
					<PCIePortConf1 value="00: 4x1 Ports 1-4 (x1)" value_list="00: 4x1 Ports 1-4 (x1),,01: 1x2, 2x1 Port 1 (x2), Port 2 (disabled), Ports 3, 4 (x1),,10: 2x2 Port 1 (x2), Port 3 (x2), Ports 2, 4 (disabled),,11: 1x4 Port 1 (x4), Ports 2-4 (disabled)" edit="true" visible="true" name="PCIe Port Configuration 1" help_text="These straps set the default value of PCIe Port Configuration 1 register covering PCIe ports 1-4."/>
					<PCIeLaneReversal1 value="false" edit="true" visible="true" name="PCIe Lane Reversal 1" help_text="PCIe Lane Reversal 1"/>
					<DmiLaneReversal value="false" edit="true" visible="true" name="DMI Lane Reversal" help_text="false: DMI lanes 0-3 are not reversed. true: DMI lanes 0-3 are reversed."/>
				</PchStrap9>
				<PchStrap10 name="PCH Strap 10">
					<VeCodeAuthDis value="false" edit="true" visible="true" name="VE Code Authentication Disable" help_text="Indicates if VE code is signed and should be authenticated."/>
					<VeFwInHdd value="false" edit="true" visible="true" name="VE Firmware in HDD " help_text="This bit indicates where the VE firmware is located. True indicates that VE firmware is located in HDD as part of VE descriptor data (VDD). In this case VE ROM code will send the VE code image to ME UMA for authentication purposes. False indicates that VE firmware is located in flash and ME is responsible for copying the code from flash to SRAM."/>
					<MeMdddAddr value="0x00" edit="true" visible="true" name="ME MDDD Address" help_text="SMBUS address used for MDDD status writes. If this field is 00h, the default address, 0x38 is used."/>
					<MeMdddEn value="false" edit="true" visible="true" name="ME MDDD Enable" help_text="Enable ME MDDD status writes over SMBus using the address set by ME MDDD Address."/>
					<MeResetCapture value="false" edit="true" visible="true" name="ME Reset Capture on CL_RST1#" help_text="true = ME will assert at the CL_RST1# when it resets.  false = ME does not assert."/>
					<MeDebug value="false" edit="true" visible="true" name="ME Debug - Emergency Mode Enable" help_text="false = Disabled. true = Emergency mode of ME debug enabled"/>
					<MeDimmTSAccessPort value="true" edit="true" visible="true" name="ME DIMM TS Access Port" help_text="ME DIMM TS Access Port configuration is used by ME FW to determine how to access DIMM Thermal Sensors- 0 = SMBus; 1 = PECI(Default)."/>
				</PchStrap10>
				<PchStrap11 name="PCH Strap 11">
					<SmLink1GpAddrEn value="true" edit="true" visible="true" name="SMLink1 GP Target Address Enable" help_text="true: Address is enabled. false: Address is disabled."/>
					<SmLink1GpAddr value="0x4B" edit="true" visible="true" name="SMLink1 GP Target Address" help_text="SMLink1 GP Target Address."/>
					<SmLink1I2cAddrEn value="true" edit="true" visible="true" name="SMLink1 I2C Target Address Enable" help_text="true: Address is enabled. false: Address is disabled."/>
					<SmLink1I2cAddr value="0x4C" edit="true" visible="true" name="SMLink1 I2C Target Address" help_text="SMLink1 I2C Target Address"/>
				</PchStrap11>
				<PchStrap15 name="PCH Strap 15">
					<Reserved0 value="false" edit="true" visible="true" name="Reserved0" help_text="Intel Reserved."/>
					<Reserved1 value="true" edit="true" visible="true" name="Reserved1" help_text="Intel Reserved."/>
					<SysPwrokSyncPoint value="true" edit="true" visible="true" name="SYS_PWROK_SYNC_POINT" help_text="SYS_PWROK Assertion Synchronization Point. false = Haswell/Broadwell; true = Sandy/Ivy Bridge"/>
					<Reserved3 value="true" edit="true" visible="true" name="Reserved3" help_text="Intel Reserved."/>
					<Reserved4 value="false" edit="true" visible="true" name="Reserved4" help_text="Intel Reserved."/>
					<Reserved5 value="false" edit="true" visible="true" name="Reserved5" help_text="Intel Reserved."/>
					<T209Timing value="100ms" value_list="1ms,,5ms,,50ms,,100ms" edit="true" visible="true" name="t209 Timing" help_text="t209 minimum timing value."/>
					<T1001Timing value="1ms" value_list="30us,,1ms,,2ms,,5ms" edit="true" visible="true" name="t1001 Timing" help_text="t1001 timing from CPUPWRGD assertion to SUS_STAT# deassertion"/>
				</PchStrap15>
			</PchStraps>
			<MeVsccTable name="ME VSCC Table">
				<MeVsccDevice name="AT26DF321">
					<VendorId value="0x1F" edit="true" visible="true" name="Vendor ID" help_text="The vendor specific byte of the JEDEC ID."/>
					<DeviceId0 value="0x47" edit="true" visible="true" name="Device ID 0" help_text="The first device specific byte of the JEDEC ID."/>
					<DeviceId1 value="0x00" edit="true" visible="true" name="Device ID 1" help_text="The second device specific byte of the JEDEC ID."/>
					<MeVsccValue value="0x20152015" edit="true" visible="true" name="VSCC register value" help_text="This entry will only add SPI flash support for Intel® Management Engine FW. Contact your BIOS vendor to ensure Host VSCC will be set for this part."/>
				</MeVsccDevice>
			</MeVsccTable>
			<OemSection name="OEM Section">
				<InputFile value="" edit="true" visible="true" name="Binary input file" help_text="The contents of this file (up to 256 bytes) are copied directly into the OEM section of the Flash Descriptor."/>
			</OemSection>
		</Region0>
		<Region1 name="BIOS Region">
			<Enabled value="true" edit="false" visible="false" name="" help_text=""/>
			<RegionLength value="0x00000000" edit="true" visible="true" name="BIOS region length" help_text="This is the size of the BIOS region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/>
			<InputFile value="" edit="true" visible="true" name="Binary input file" help_text="This is the BIOS image binary that will be copied into this region."/>
		</Region1>
		<Region3 name="GbE Region">
			<Enabled value="false" edit="false" visible="false" name="" help_text=""/>
			<RegionLength value="0x00000000" edit="true" visible="true" name="GbE LAN region length" help_text="This is the size of the GbE LAN region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/>
			<InputFile value="" edit="true" visible="true" name="Binary input file" help_text="This is the Gbe image binary that will be copied into this region."/>
			<MajorVersion value="0" edit="false" visible="true" name="Major Version" help_text=""/>
			<MinorVersion value="0" edit="false" visible="true" name="Minor Version" help_text=""/>
			<ImageId value="0" edit="false" visible="true" name="Image ID" help_text=""/>
		</Region3>
		<Region4 name="PDR Region">
			<Enabled value="false" edit="false" visible="false" name="" help_text=""/>
			<RegionLength value="0x00000000" edit="true" visible="true" name="PDR region length" help_text="This is the size of the PDR region in bytes. Set this to zero and specify an input file if you want the tool to determine the appropriate size for the region."/>
			<InputFile value="" edit="true" visible="true" name="Binary input file" help_text="This is the PDR image binary that will be copied into this region."/>
		</Region4>
		<Region2 name="ME Region">
			<Enabled value="true" edit="false" visible="false" name="" help_text=""/>
			<InputFile value="" edit="true" visible="true" name="Binary input file" help_text="This is the path to a binary file that will be used for the partitions contents."/>
			<QstConfigurationFile value="" edit="false" visible="true" name="Intel® QST config file" help_text="This is the Intel® Quiet System Technology (QST) configuration binary file."/>
			<PermitFile value="" edit="true" visible="true" name="Permit file" help_text="Adds the permit data to the Datastore."/>
			<RegionOffset value="0x00000000" edit="true" visible="true" name="Region Offset" help_text="The offset from the beginning of flash where the ME region will start. If 0, then FITC will determine where to put it based on the region order."/>
			<RomBypassVector value="00 00 00 00 00 00 00 00" edit="true" visible="false" name="Rom Bypass Vector Instruction" help_text="Up to 128 bits, this field represents the instruction that is placed at the beginning of the FPT used to jump to the Rom Bypass partition."/>
			<RegionLength value="0x00000000" edit="true" visible="false" name="ME region length" help_text="This is the size of the ME region in bytes. Set this to 0 to make the region length equal to the binary file length (rounded up to 4k). Extra space will be filled with 0xFF."/>
			<SourcedFromFile value="true" edit="false" visible="false" name="Sourced from file" help_text=""/>
			<UmaSize value="32MB" value_list="0,,1MB,,2MB,,4MB,,8MB,,16MB,,32MB" edit="false" visible="false" name="UMA size" help_text="This is the amount of the UMA memory that ME will request from BIOS."/>
			<FlashCycleLifetime value="0" edit="false" visible="false" name="Flash Cycle Lifetime" help_text="Time in years the flash should last."/>
			<FlashCycleLimit value="0" edit="false" visible="false" name="Flash Cycle Limit" help_text="This number multiplied by 1000 equals the maximum number of erase cycles the flash can perform."/>
			<TicksToAdd value="0xFFFF" edit="true" visible="false" name="Ticks to add" help_text="This is used for access management."/>
			<TokensToAdd value="0xFFFF" edit="true" visible="false" name="Tokens to add" help_text="This is used for access management."/>
			<FptHeaderVer value="0x20" edit="false" visible="false" name="FPT Header Version" help_text="Defines the FPT header type set in the FPT header."/>
			<FptEntryType value="0x10" edit="false" visible="false" name="FPT Entry Type" help_text="Defines the FPT entry type set in the FPT header that defines the type of entries used in the FPT."/>
			<MeLayoutType value="0" edit="false" visible="false" name="ME Layout Type" help_text="This setting reflects the layout type used after modifying the build settings."/>
		</Region2>
		<Configuration name="Configuration">
			<Enabled value="true" edit="false" visible="false" name="" help_text=""/>
			<InputFile value="ConfigParams.txt" edit="true" visible="true" name="Text file" help_text="This is the path to a text file that will be used for the configuration parameters."/>
		</Configuration>
	</Chipset>
</ftoolRoot>   