<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AArch64/AArch64RedundantCopyElimination.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L170'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//=- AArch64RedundantCopyElimination.cpp - Remove useless copy for AArch64 -=//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass removes unnecessary copies/moves in BBs based on a dominating</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// condition.</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// We handle three cases:</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 1. For BBs that are targets of CBZ/CBNZ instructions, we know the value of</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    the CBZ/CBNZ source register is zero on the taken/not-taken path. For</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    instance, the copy instruction in the code below can be removed because</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    the CBZW jumps to %bb.2 when w0 is zero.</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  %bb.1:</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    cbz w0, .LBB0_2</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  .LBB0_2:</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    mov w0, wzr  ; &lt;-- redundant</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 2. If the flag setting instruction defines a register other than WZR/XZR, we</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    can remove a zero copy in some cases.</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  %bb.0:</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    subs w0, w1, w2</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    str w0, [x1]</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    b.ne .LBB0_2</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  %bb.1:</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    mov w0, wzr  ; &lt;-- redundant</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    str w0, [x2]</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  .LBB0_2</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 3. Finally, if the flag setting instruction is a comparison against a</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    constant (i.e., ADDS[W|X]ri, SUBS[W|X]ri), we can remove a mov immediate</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    in some cases.</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  %bb.0:</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    subs xzr, x0, #1</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    b.eq .LBB0_1</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  .LBB0_1:</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    orr x0, xzr, #0x1  ; &lt;-- redundant</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass should be run after register allocation.</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: This could also be extended to check the whole dominance subtree below</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the comparison if the compile time regression is acceptable.</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Add support for handling CCMP instructions.</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: If the known register value is zero, we should be able to rewrite uses</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//        to use WZR/XZR directly in some cases.</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SetVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/iterator_range.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveRegUnits.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;aarch64-copyelim&quot;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumCopiesRemoved, &quot;Number of copies removed.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class AArch64RedundantCopyElimination : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const MachineRegisterInfo *MRI;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterInfo *TRI;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DomBBClobberedRegs is used when computing known values in the dominating</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // BB.</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LiveRegUnits DomBBClobberedRegs, DomBBUsedRegs;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // OptBBClobberedRegs is used when optimizing away redundant copies/moves.</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LiveRegUnits OptBBClobberedRegs, OptBBUsedRegs;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>3.79k</pre></td><td class='code'><pre>  AArch64RedundantCopyElimination() : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>3.79k</pre></td><td class='code'><pre>    initializeAArch64RedundantCopyEliminationPass(</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>3.79k</pre></td><td class='code'><pre>        *PassRegistry::getPassRegistry());</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>3.79k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  struct RegImm {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MCPhysReg Reg;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    int32_t Imm;</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>4.22k</pre></td><td class='code'><pre>    RegImm(MCPhysReg Reg, int32_t Imm) : Reg(Reg), Imm(Imm) {}</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool knownRegValInBlock(MachineInstr &amp;CondBr, MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          SmallVectorImpl&lt;RegImm&gt; &amp;KnownRegs,</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineBasicBlock::iterator &amp;FirstUse);</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool optimizeBlock(MachineBasicBlock *MBB);</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>  MachineFunctionProperties getRequiredProperties() const override {</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>    return MachineFunctionProperties().set(</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>        MachineFunctionProperties::Property::NoVRegs);</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>3.64k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>3.66k</pre></td><td class='code'><pre>  StringRef getPassName() const override {</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>3.66k</pre></td><td class='code'><pre>    return &quot;AArch64 Redundant Copy Elimination&quot;;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>3.66k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char AArch64RedundantCopyElimination::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(AArch64RedundantCopyElimination, &quot;aarch64-copyelim&quot;,</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                &quot;AArch64 redundant copy elimination pass&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// It&apos;s possible to determine the value of a register based on a dominating</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// condition.  To do so, this function checks to see if the basic block \p MBB</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// is the target of a conditional branch \p CondBr with an equality comparison.</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If the branch is a CBZ/CBNZ, we know the value of its source operand is zero</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// in \p MBB for some cases.  Otherwise, we find and inspect the NZCV setting</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction (e.g., SUBS, ADDS).  If this instruction defines a register</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// other than WZR/XZR, we know the value of the destination register is zero in</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p MMB for some cases.  In addition, if the NZCV setting instruction is</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// comparing against a constant we know the other source register is equal to</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the constant in \p MBB for some cases.  If we find any constant values, push</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// a physical register and constant value pair onto the KnownRegs vector and</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// return true.  Otherwise, return false if no known values were found.</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AArch64RedundantCopyElimination::knownRegValInBlock(</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr &amp;CondBr, MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>    SmallVectorImpl&lt;RegImm&gt; &amp;KnownRegs, MachineBasicBlock::iterator &amp;FirstUse) {</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>  unsigned Opc = CondBr.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the current basic block is the target block to which the</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // CBZ/CBNZ instruction jumps when its Wt/Xt is zero.</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>  if (((Opc == AArch64::CBZW || <div class='tooltip'>Opc == AArch64::CBZX<span class='tooltip-content'>27.7k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.12k</span>, <span class='None'>False</span>: <span class='covered-line'>27.7k</span>]
  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>27.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>       <div class='tooltip'>MBB == CondBr.getOperand(1).getMBB()<span class='tooltip-content'>3.16k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>3.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>30.7k</span></div><div class='tooltip'>(<span class='tooltip-content'>30.7k</span></div><div class='tooltip'>Opc == AArch64::CBNZW<span class='tooltip-content'>30.7k</span></div> || <div class='tooltip'>Opc == AArch64::CBNZX<span class='tooltip-content'>27.1k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.65k</span>, <span class='None'>False</span>: <span class='covered-line'>27.1k</span>]
  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>26.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>       <div class='tooltip'>MBB != CondBr.getOperand(1).getMBB()<span class='tooltip-content'>3.78k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.66k</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L130'><span>130:7</span></a></span>) to (<span class='line-number'><a href='#L130'><span>133:45</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (130:9)
     Condition C2 --> (130:33)
     Condition C3 --> (131:8)
     Condition C4 --> (132:9)
     Condition C5 --> (132:34)
     Condition C6 --> (133:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  -,  F,  F,  -  = F      }
  2 { T,  -,  F,  F,  F,  -  = F      }
  3 { F,  F,  -,  T,  -,  F  = F      }
  4 { T,  -,  T,  -,  -,  -  = T      }
  5 { F,  T,  F,  F,  F,  -  = F      }
  6 { F,  T,  T,  -,  -,  -  = T      }
  7 { F,  F,  -,  T,  -,  T  = T      }
  8 { F,  F,  -,  F,  T,  F  = F      }
  9 { F,  F,  -,  F,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (1,6)
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (1,7)
  C5-Pair: covered: (1,9)
  C6-Pair: covered: (3,7)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>    FirstUse = CondBr;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>    KnownRegs.push_back(RegImm(CondBr.getOperand(0).getReg(), 0));</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>3.81k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, must be a conditional branch.</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>  if (Opc != AArch64::Bcc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.4k</span>, <span class='None'>False</span>: <span class='covered-line'>4.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>22.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Must be an equality check (i.e., == or !=).</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>  AArch64CC::CondCode CC = (AArch64CC::CondCode)CondBr.getOperand(0).getImm();</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>  if (CC != AArch64CC::EQ &amp;&amp; <div class='tooltip'>CC != AArch64CC::NE<span class='tooltip-content'>4.09k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.09k</span>, <span class='None'>False</span>: <span class='covered-line'>579</span>]
  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>840</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L145'><span>145:7</span></a></span>) to (<span class='line-number'><a href='#L145'><span>145:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (145:7)
     Condition C2 --> (145:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>840</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>3.83k</pre></td><td class='code'><pre>  MachineBasicBlock *BrTarget = CondBr.getOperand(1).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>3.83k</pre></td><td class='code'><pre>  if ((CC == AArch64CC::EQ &amp;&amp; <div class='tooltip'>BrTarget != MBB<span class='tooltip-content'>579</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>579</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>319</span>, <span class='None'>False</span>: <span class='covered-line'>260</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>3.83k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>3.51k</span></div><div class='tooltip'>CC == AArch64CC::NE<span class='tooltip-content'>3.51k</span></div> &amp;&amp; <div class='tooltip'>BrTarget == MBB<span class='tooltip-content'>3.25k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.25k</span>, <span class='None'>False</span>: <span class='covered-line'>260</span>]
  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.30k</span>, <span class='None'>False</span>: <span class='covered-line'>1.94k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L149'><span>149:7</span></a></span>) to (<span class='line-number'><a href='#L149'><span>150:47</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (149:8)
     Condition C2 --> (149:31)
     Condition C3 --> (150:8)
     Condition C4 --> (150:31)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>1.62k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Stop if we get to the beginning of PredMBB.</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>  MachineBasicBlock *PredMBB = *MBB-&gt;pred_begin();</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>  assert(PredMBB == CondBr.getParent() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>         &quot;Conditional branch not in predecessor block!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>  if (CondBr == PredMBB-&gt;begin())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L157' href='#L157'><span>157:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2.20k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Registers clobbered in PredMBB between CondBr instruction and current</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction being checked in loop.</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>  DomBBClobberedRegs.clear();</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>  DomBBUsedRegs.clear();</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find compare instruction that sets NZCV used by CondBr.</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>  MachineBasicBlock::reverse_iterator RIt = CondBr.getReverseIterator();</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>3.25k</pre></td><td class='code'><pre>  for (MachineInstr &amp;PredI : make_range(std::next(RIt), PredMBB-&gt;rend())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.25k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>3.25k</pre></td><td class='code'><pre>    bool IsCMN = false;</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>3.25k</pre></td><td class='code'><pre>    switch (PredI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>1.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // CMN is an alias for ADDS with a dead destination register.</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>    case AArch64::ADDSWri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L175' href='#L175'><span>175:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    case AArch64::ADDSXri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L176' href='#L176'><span>176:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      IsCMN = true;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // CMP is an alias for SUBS with a dead destination register.</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    case AArch64::SUBSWri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L180' href='#L180'><span>180:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>177</span>, <span class='None'>False</span>: <span class='covered-line'>3.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>346</pre></td><td class='code'><pre>    case AArch64::SUBSXri: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>160</span>, <span class='None'>False</span>: <span class='covered-line'>3.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Sometimes the first operand is a FrameIndex. Bail if tht happens.</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>346</pre></td><td class='code'><pre>      if (!PredI.getOperand(1).isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L183' href='#L183'><span>183:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>345</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>      MCPhysReg DstReg = PredI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>      MCPhysReg SrcReg = PredI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>      bool Res = false;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we&apos;re comparing against a non-symbolic immediate and the source</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // register of the compare is not modified (including a self-clobbering</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // compare) between the compare and conditional branch we known the value</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // of the 1st source operand.</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>      if (PredI.getOperand(2).isImm() &amp;&amp; DomBBClobberedRegs.available(SrcReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>345</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>          <div class='tooltip'>SrcReg != DstReg<span class='tooltip-content'>340</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L194' href='#L194'><span>194:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>221</span>, <span class='None'>False</span>: <span class='covered-line'>119</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L193'><span>193:11</span></a></span>) to (<span class='line-number'><a href='#L193'><span>194:27</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (193:11)
     Condition C2 --> (193:42)
     Condition C3 --> (194:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  F,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // We&apos;ve found the instruction that sets NZCV.</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>        int32_t KnownImm = PredI.getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>        int32_t Shift = PredI.getOperand(3).getImm();</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>        KnownImm &lt;&lt;= Shift;</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>        if (IsCMN)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>215</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          KnownImm = -KnownImm;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>        FirstUse = PredI;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>        KnownRegs.push_back(RegImm(SrcReg, KnownImm));</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>        Res = true;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If this instructions defines something other than WZR/XZR, we know it&apos;s</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // result is zero in some cases.</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>      if (DstReg == AArch64::WZR || <div class='tooltip'>DstReg == AArch64::XZR<span class='tooltip-content'>196</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L208'><span>208:11</span></a></span>) to (<span class='line-number'><a href='#L208'><span>208:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (208:11)
     Condition C2 --> (208:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>        return Res;</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The destination register must not be modified between the NZCV setting</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction and the conditional branch.</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      if (!DomBBClobberedRegs.available(DstReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return Res</span>;</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      FirstUse = PredI;</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      KnownRegs.push_back(RegImm(DstReg, 0));</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Look for NZCV setting instructions that define something other than</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // WZR/XZR.</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case AArch64::ADCSWr:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case AArch64::ADCSXr:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre><span class='red'>    </span>case AArch64::ADDSWrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L225' href='#L225'><span>225:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case AArch64::ADDSWrs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L226' href='#L226'><span>226:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case AArch64::ADDSWrx:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L227' href='#L227'><span>227:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    case AArch64::ADDSXrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case AArch64::ADDSXrs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case AArch64::ADDSXrx:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case AArch64::ADDSXrx64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    case AArch64::ANDSWri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    case AArch64::ANDSWrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L233' href='#L233'><span>233:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    case AArch64::ANDSWrs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case AArch64::ANDSXri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    case AArch64::ANDSXrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L236' href='#L236'><span>236:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    case AArch64::ANDSXrs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    case AArch64::BICSWrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    case AArch64::BICSWrs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    case AArch64::BICSXrs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    case AArch64::BICSXrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L241' href='#L241'><span>241:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    case AArch64::SBCSWr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L242' href='#L242'><span>242:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    case AArch64::SBCSXr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>726</pre></td><td class='code'><pre>    case AArch64::SUBSWrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L244' href='#L244'><span>244:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>701</span>, <span class='None'>False</span>: <span class='covered-line'>2.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>726</pre></td><td class='code'><pre>    case AArch64::SUBSWrs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L245' href='#L245'><span>245:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    case AArch64::SUBSWrx:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>426</span>, <span class='None'>False</span>: <span class='covered-line'>2.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    case AArch64::SUBSXrr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>462</span>, <span class='None'>False</span>: <span class='covered-line'>2.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    case AArch64::SUBSXrs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    case AArch64::SUBSXrx:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L249' href='#L249'><span>249:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>    case AArch64::SUBSXrx64: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>      MCPhysReg DstReg = PredI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>1.61k</pre></td><td class='code'><pre>      if (DstReg == AArch64::WZR || <div class='tooltip'>DstReg == AArch64::XZR<span class='tooltip-content'>484</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.13k</span>, <span class='None'>False</span>: <span class='covered-line'>484</span>]
  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>462</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L252'><span>252:11</span></a></span>) to (<span class='line-number'><a href='#L252'><span>252:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (252:11)
     Condition C2 --> (252:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The destination register of the NZCV setting instruction must not be</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // modified before the conditional branch.</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      if (!DomBBClobberedRegs.available(DstReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L257' href='#L257'><span>257:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We&apos;ve found the instruction that sets NZCV whose DstReg == 0.</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      FirstUse = PredI;</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      KnownRegs.push_back(RegImm(DstReg, 0));</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>3.25k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Bail if we see an instruction that defines NZCV that we don&apos;t handle.</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>    if (PredI.definesRegister(AArch64::NZCV, /*TRI=*/nullptr))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L268' href='#L268'><span>268:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>243</span>, <span class='None'>False</span>: <span class='covered-line'>1.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Track clobbered and used registers.</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    LiveRegUnits::accumulateUsedDefed(PredI, DomBBClobberedRegs, DomBBUsedRegs,</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>                                      TRI);</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>97.6k</pre></td><td class='code'><pre>bool AArch64RedundantCopyElimination::optimizeBlock(MachineBasicBlock *MBB) {</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the current basic block has a single predecessor.</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>97.6k</pre></td><td class='code'><pre>  if (MBB-&gt;pred_size() != 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84.3k</span>, <span class='None'>False</span>: <span class='covered-line'>13.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>84.3k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the predecessor has two successors, implying the block ends in a</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // conditional branch.</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  MachineBasicBlock *PredMBB = *MBB-&gt;pred_begin();</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>  if (PredMBB-&gt;succ_size() != 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L286' href='#L286'><span>286:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>1.01k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator CondBr = PredMBB-&gt;getLastNonDebugInstr();</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  if (CondBr == PredMBB-&gt;end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep track of the earliest point in the PredMBB block where kill markers</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // need to be removed if a COPY is removed.</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator FirstUse;</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // After calling knownRegValInBlock, FirstUse will either point to a CBZ/CBNZ</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // or a compare (i.e., SUBS).  In the latter case, we must take care when</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // updating FirstUse when scanning for COPY instructions.  In particular, if</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // there&apos;s a COPY in between the compare and branch the COPY should not</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // update FirstUse.</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  bool SeenFirstUse = false;</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Registers that contain a known value at the start of MBB.</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  SmallVector&lt;RegImm, 4&gt; KnownRegs;</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator Itr = std::next(CondBr);</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>  do {</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>    --Itr;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>    if (!knownRegValInBlock(*Itr, MBB, KnownRegs, FirstUse))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.7k</span>, <span class='None'>False</span>: <span class='covered-line'>4.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>26.7k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Reset the clobbered and used register units.</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>    OptBBClobberedRegs.clear();</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>    OptBBUsedRegs.clear();</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Look backward in PredMBB for COPYs from the known reg to find other</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // registers that are known to be a constant value.</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>    for (auto PredI = Itr;; <div class='tooltip'>--PredI<span class='tooltip-content'>4.99k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>      if (FirstUse == PredI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.17k</span>, <span class='None'>False</span>: <span class='covered-line'>4.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>        SeenFirstUse = true;</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>      if (PredI-&gt;isCopy()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>9.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>        MCPhysReg CopyDstReg = PredI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>        MCPhysReg CopySrcReg = PredI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>        for (auto &amp;KnownReg : KnownRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>          if (!OptBBClobberedRegs.available(KnownReg.Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // If we have X = COPY Y, and Y is known to be zero, then now X is</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // known to be zero.</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>          if (CopySrcReg == KnownReg.Reg &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>              <div class='tooltip'>OptBBClobberedRegs.available(CopyDstReg)<span class='tooltip-content'>15</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L330'><span>330:15</span></a></span>) to (<span class='line-number'><a href='#L330'><span>331:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (330:15)
     Condition C2 --> (331:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>            KnownRegs.push_back(RegImm(CopyDstReg, KnownReg.Imm));</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>            if (SeenFirstUse)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>              FirstUse = PredI;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // If we have X = COPY Y, and X is known to be zero, then now Y is</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // known to be zero.</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>          if (CopyDstReg == KnownReg.Reg &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L339' href='#L339'><span>339:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>              <div class='tooltip'>OptBBClobberedRegs.available(CopySrcReg)<span class='tooltip-content'>50</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L340' href='#L340'><span>340:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L339'><span>339:15</span></a></span>) to (<span class='line-number'><a href='#L339'><span>340:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (339:15)
     Condition C2 --> (340:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>            KnownRegs.push_back(RegImm(CopySrcReg, KnownReg.Imm));</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>            if (SeenFirstUse)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L342' href='#L342'><span>342:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>              FirstUse = PredI;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Stop if we get to the beginning of PredMBB.</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>9.16k</pre></td><td class='code'><pre>      if (PredI == PredMBB-&gt;begin())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>436</span>, <span class='None'>False</span>: <span class='covered-line'>8.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>436</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>8.73k</pre></td><td class='code'><pre>      LiveRegUnits::accumulateUsedDefed(*PredI, OptBBClobberedRegs,</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>8.73k</pre></td><td class='code'><pre>                                        OptBBUsedRegs, TRI);</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Stop if all of the known-zero regs have been clobbered.</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>8.77k</pre></td><td class='code'><pre>      if (<div class='tooltip'>all_of(KnownRegs, [&amp;](RegImm KnownReg) <span class='tooltip-content'>8.73k</span></div>{</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.73k</span>, <span class='None'>False</span>: <span class='covered-line'>4.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>8.77k</pre></td><td class='code'><pre>            return !OptBBClobberedRegs.available(KnownReg.Reg);</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>8.77k</pre></td><td class='code'><pre>          }))</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>8.73k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>30.9k</pre></td><td class='code'><pre>  } while (<div class='tooltip'>Itr != PredMBB-&gt;begin()<span class='tooltip-content'>26.7k</span></div> &amp;&amp; <div class='tooltip'>Itr-&gt;isTerminator()<span class='tooltip-content'>25.5k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.6k</span>, <span class='None'>False</span>: <span class='covered-line'>8.06k</span>]
  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.5k</span>, <span class='None'>False</span>: <span class='covered-line'>1.15k</span>]
  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.6k</span>, <span class='None'>False</span>: <span class='covered-line'>6.91k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L363'><span>363:12</span></a></span>) to (<span class='line-number'><a href='#L363'><span>363:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (363:12)
     Condition C2 --> (363:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We&apos;ve not found a registers with a known value, time to bail out.</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  if (KnownRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.06k</span>, <span class='None'>False</span>: <span class='covered-line'>4.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>8.06k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // UsedKnownRegs is the set of KnownRegs that have had uses added to MBB.</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>  SmallSetVector&lt;unsigned, 4&gt; UsedKnownRegs;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator LastChange = MBB-&gt;begin();</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove redundant copy/move instructions unless KnownReg is modified.</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  for (MachineBasicBlock::iterator I = MBB-&gt;begin(), E = MBB-&gt;end(); I != E;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:70</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.42k</span>, <span class='None'>False</span>: <span class='covered-line'>3.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>    MachineInstr *MI = &amp;*I;</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>    ++I;</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>    bool RemovedMI = false;</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>    bool IsCopy = MI-&gt;isCopy();</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>    bool IsMoveImm = MI-&gt;isMoveImmediate();</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>    if (IsCopy || <div class='tooltip'>IsMoveImm<span class='tooltip-content'>4.99k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.42k</span>, <span class='None'>False</span>: <span class='covered-line'>4.99k</span>]
  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187</span>, <span class='None'>False</span>: <span class='covered-line'>4.81k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L380'><span>380:9</span></a></span>) to (<span class='line-number'><a href='#L380'><span>380:28</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (380:9)
     Condition C2 --> (380:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>      Register DefReg = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>      Register SrcReg = IsCopy ? <div class='tooltip'>MI-&gt;getOperand(1).getReg()<span class='tooltip-content'>2.42k</span></div> : <div class='tooltip'>Register()<span class='tooltip-content'>187</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.42k</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>      int64_t SrcImm = IsMoveImm ? <div class='tooltip'>MI-&gt;getOperand(1).getImm()<span class='tooltip-content'>187</span></div> : <div class='tooltip'>0<span class='tooltip-content'>2.42k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L383' href='#L383'><span>383:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187</span>, <span class='None'>False</span>: <span class='covered-line'>2.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>      if (!MRI-&gt;isReserved(DefReg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.61k</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>2.61k</span></div><div class='tooltip'>(<span class='tooltip-content'>2.61k</span></div><div class='tooltip'>IsCopy<span class='tooltip-content'>2.61k</span></div> &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>2.42k</span></div><div class='tooltip'>SrcReg == AArch64::XZR<span class='tooltip-content'>2.42k</span></div> || <div class='tooltip'>SrcReg == AArch64::WZR<span class='tooltip-content'>2.37k</span></div>)) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.42k</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>2.37k</span>]
  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>2.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>           <div class='tooltip'>IsMoveImm<span class='tooltip-content'>2.48k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L386' href='#L386'><span>386:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187</span>, <span class='None'>False</span>: <span class='covered-line'>2.29k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L384'><span>384:11</span></a></span>) to (<span class='line-number'><a href='#L384'><span>386:22</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (384:11)
     Condition C2 --> (385:13)
     Condition C3 --> (385:24)
     Condition C4 --> (385:50)
     Condition C5 --> (386:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  T,  F,  F,  F  = F      }
  3 { T,  F,  -,  -,  T  = T      }
  4 { T,  T,  T,  -,  -  = T      }
  5 { T,  T,  F,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (2,5)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 60.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>343</pre></td><td class='code'><pre>        for (RegImm &amp;KnownReg : KnownRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>343</span>, <span class='None'>False</span>: <span class='covered-line'>220</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>343</pre></td><td class='code'><pre>          if (KnownReg.Reg != DefReg &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L388' href='#L388'><span>388:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>214</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>343</pre></td><td class='code'><pre>              <div class='tooltip'>!TRI-&gt;isSuperRegister(DefReg, KnownReg.Reg)<span class='tooltip-content'>214</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L389' href='#L389'><span>389:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>190</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L388'><span>388:15</span></a></span>) to (<span class='line-number'><a href='#L388'><span>389:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (388:15)
     Condition C2 --> (389:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>190</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // For a copy, the known value must be a zero.</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>          if (IsCopy &amp;&amp; <div class='tooltip'>KnownReg.Imm != 0<span class='tooltip-content'>47</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L393' href='#L393'><span>393:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>106</span>]
  Branch (<span class='line-number'><a name='L393' href='#L393'><span>393:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L393'><span>393:15</span></a></span>) to (<span class='line-number'><a href='#L393'><span>393:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (393:15)
     Condition C2 --> (393:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>            <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>          if (IsMoveImm) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L396' href='#L396'><span>396:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // For a move immediate, the known immediate must match the source</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // immediate.</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>            if (KnownReg.Imm != SrcImm)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L399' href='#L399'><span>399:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>              continue;</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // Don&apos;t remove a move immediate that implicitly defines the upper</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // bits when only the lower 32 bits are known.</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>            MCPhysReg CmpReg = KnownReg.Reg;</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>            if (any_of(MI-&gt;implicit_operands(), [CmpReg](MachineOperand &amp;O) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L405' href='#L405'><span>405:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                  return !O.isDead() &amp;&amp; O.isReg() &amp;&amp; O.isDef() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                         O.getReg() != CmpReg;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L406'><span>406:26</span></a></span>) to (<span class='line-number'><a href='#L406'><span>407:46</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (406:26)
     Condition C2 --> (406:41)
     Condition C3 --> (406:54)
     Condition C4 --> (407:26)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  T,  T,  F  = F      }
  2 { T,  T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                }))</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>              continue;</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // Don&apos;t remove a move immediate that implicitly defines the upper</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // bits as different.</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>            if (TRI-&gt;isSuperRegister(DefReg, KnownReg.Reg) &amp;&amp; <div class='tooltip'>KnownReg.Imm &lt; 0<span class='tooltip-content'>3</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
  Branch (<span class='line-number'><a name='L413' href='#L413'><span>413:63</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L413'><span>413:17</span></a></span>) to (<span class='line-number'><a href='#L413'><span>413:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (413:17)
     Condition C2 --> (413:63)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>              continue;</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          if (IsCopy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>            <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Remove redundant Copy : &quot; &lt;&lt; *MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>          else</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>            <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Remove redundant Move : &quot; &lt;&lt; *MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          LastChange = I;</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          NumCopiesRemoved++;</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          UsedKnownRegs.insert(KnownReg.Reg);</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          RemovedMI = true;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>2.61k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Skip to the next instruction if we removed the COPY/MovImm.</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>7.42k</pre></td><td class='code'><pre>    if (RemovedMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>7.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Remove any regs the MI clobbers from the KnownConstRegs set.</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>    <div class='tooltip'>for (unsigned RI = 0; <span class='tooltip-content'>7.33k</span></div>RI &lt; KnownRegs.size();)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.41k</span>, <span class='None'>False</span>: <span class='covered-line'>7.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>      if (MI-&gt;modifiesRegister(KnownRegs[RI].Reg, TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L439' href='#L439'><span>439:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>241</span>, <span class='None'>False</span>: <span class='covered-line'>7.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>        std::swap(KnownRegs[RI], KnownRegs[KnownRegs.size() - 1]);</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>        KnownRegs.pop_back();</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Don&apos;t increment RI since we need to now check the swapped-in</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // KnownRegs[RI].</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>        ++RI;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Continue until the KnownRegs set is empty.</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>    if (KnownRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>230</span>, <span class='None'>False</span>: <span class='covered-line'>7.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>230</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>7.33k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>  if (!Changed)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L453' href='#L453'><span>453:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.07k</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add newly used regs to the block&apos;s live-in list if they aren&apos;t there</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // already.</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  for (MCPhysReg KnownReg : UsedKnownRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L458' href='#L458'><span>458:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    if (!MBB-&gt;isLiveIn(KnownReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L459' href='#L459'><span>459:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      MBB-&gt;addLiveIn(KnownReg);</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Clear kills in the range where changes were made.  This is conservative,</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // but should be okay since kill markers are being phased out.</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Clearing kill flags.\n\tFirstUse: &quot; &lt;&lt; *FirstUse</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>                    &lt;&lt; &quot;\tLastChange: &quot;;</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>             if (LastChange == MBB-&gt;end()) dbgs() &lt;&lt; &quot;&lt;end&gt;\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>             else dbgs() &lt;&lt; *LastChange);</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  for (MachineInstr &amp;MMI : make_range(FirstUse, PredMBB-&gt;end()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>264</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>    MMI.clearKillInfo();</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  for (MachineInstr &amp;MMI : make_range(MBB-&gt;begin(), LastChange))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L470' href='#L470'><span>470:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    MMI.clearKillInfo();</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>4.17k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AArch64RedundantCopyElimination::runOnMachineFunction(</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>74.3k</pre></td><td class='code'><pre>    MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>74.3k</pre></td><td class='code'><pre>  if (skipFunction(MF.getFunction()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>74.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>93</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  TRI = MF.getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Resize the clobbered and used register unit trackers.  We do this once per</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // function.</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  DomBBClobberedRegs.init(*TRI);</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  DomBBUsedRegs.init(*TRI);</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  OptBBClobberedRegs.init(*TRI);</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  OptBBUsedRegs.init(*TRI);</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97.6k</span>, <span class='None'>False</span>: <span class='covered-line'>74.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>97.6k</pre></td><td class='code'><pre>    Changed |= optimizeBlock(&amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>74.2k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>74.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>3.78k</pre></td><td class='code'><pre>FunctionPass *llvm::createAArch64RedundantCopyEliminationPass() {</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>3.78k</pre></td><td class='code'><pre>  return new AArch64RedundantCopyElimination();</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>3.78k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>