<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='87' type='std::set&lt;unsigned int&gt;'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='163' u='a' c='_ZN4llvm15SIScheduleBlock9getInRegsEv'/>
<offset>5568</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='82'>// Registers required by the block, and outputs.
  // We do track only virtual registers.
  // Note that some registers are not 32 bits,
  // and thus the pressure is not equal
  // to the number of live registers.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='352' u='m' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='603' c='_ZN4llvm15SIScheduleBlock10printDebugEb'/>
