Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 18:43:26 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                            Path #1                                                                                            |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                        12.500 |                                                                                                                                                                                   12.500 |
| Path Delay                |                     0.798 |                                                                                                                                                                                        17.441 |                                                                                                                                                                                   16.511 |
| Logic Delay               | 0.099(13%)                | 4.206(25%)                                                                                                                                                                                    | 3.623(22%)                                                                                                                                                                               |
| Net Delay                 | 0.699(87%)                | 13.235(75%)                                                                                                                                                                                   | 12.888(78%)                                                                                                                                                                              |
| Clock Skew                |                    -0.113 |                                                                                                                                                                                        -0.051 |                                                                                                                                                                                   -0.097 |
| Slack                     |                    11.581 |                                                                                                                                                                                        -5.000 |                                                                                                                                                                                   -4.116 |
| Timing Exception          |                           |                                                                                                                                                                                               |                                                                                                                                                                                          |
| Bounding Box Size         | 2% x 0%                   | 14% x 6%                                                                                                                                                                                      | 11% x 5%                                                                                                                                                                                 |
| Clock Region Distance     | (1, 1)                    | (0, 1)                                                                                                                                                                                        | (0, 0)                                                                                                                                                                                   |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                           328 |                                                                                                                                                                                      406 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Fixed Route               |                         0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                         0 |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |
| Routes                    |                         1 |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                           | clk                                                                                                                                                                                      |
| End Point Clock           | clk                       | clk                                                                                                                                                                                           | clk                                                                                                                                                                                      |
| DSP Block                 | None                      | None                                                                                                                                                                                          | None                                                                                                                                                                                     |
| BRAM                      | None                      | None                                                                                                                                                                                          | None                                                                                                                                                                                     |
| IO Crossings              |                         0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| PBlocks                   |                         0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| High Fanout               |                         4 |                                                                                                                                                                                            44 |                                                                                                                                                                                       59 |
| Dont Touch                |                         0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Mark Debug                |                         0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[389]/C         | muon_cand_24.pt_fast[1]/C                                                                                                                                                                     | sr_p.sr_1_15.roi_ret_26941/C                                                                                                                                                             |
| End Point Pin             | muon_cand_24.pt_fast[1]/D | sr_p.sr_1_15.roi_ret_26941/D                                                                                                                                                                  | sr_p.sr_1[240]/D                                                                                                                                                                         |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                 Path #2                                                                                                 |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                        12.500 |
| Path Delay                |                   1.009 |                                                                                                                                                                                                  17.540 |                                                                                                                                                                                        16.466 |
| Logic Delay               | 0.093(10%)              | 4.492(26%)                                                                                                                                                                                              | 3.732(23%)                                                                                                                                                                                    |
| Net Delay                 | 0.916(90%)              | 13.048(74%)                                                                                                                                                                                             | 12.734(77%)                                                                                                                                                                                   |
| Clock Skew                |                  -0.191 |                                                                                                                                                                                                   0.055 |                                                                                                                                                                                        -0.124 |
| Slack                     |                  11.292 |                                                                                                                                                                                                  -4.993 |                                                                                                                                                                                        -4.099 |
| Timing Exception          |                         |                                                                                                                                                                                                         |                                                                                                                                                                                               |
| Bounding Box Size         | 1% x 0%                 | 14% x 6%                                                                                                                                                                                                | 13% x 5%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                                  | (0, 0)                                                                                                                                                                                        |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                     325 |                                                                                                                                                                                           409 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                       0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                            36 |
| Routes                    |                       1 |                                                                                                                                                                                                      38 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT4 LUT4 LUT4 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           |
| DSP Block                 | None                    | None                                                                                                                                                                                                    | None                                                                                                                                                                                          |
| BRAM                      | None                    | None                                                                                                                                                                                                    | None                                                                                                                                                                                          |
| IO Crossings              |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |
| High Fanout               |                       4 |                                                                                                                                                                                                      41 |                                                                                                                                                                                            59 |
| Dont Touch                |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[36]/C        | muon_cand_2.pt_0_rep2/C                                                                                                                                                                                 | sr_p.sr_1_12.roi_ret_2757/C                                                                                                                                                                   |
| End Point Pin             | muon_cand_2.pt_0_rep2/D | sr_p.sr_1_12.roi_ret_2757/D                                                                                                                                                                             | sr_p.sr_1[240]/D                                                                                                                                                                              |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                 Path #3                                                                                                 |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                  12.500 |                                                                                                                                                                                   12.500 |
| Path Delay                |                   1.009 |                                                                                                                                                                                                  17.531 |                                                                                                                                                                                   16.845 |
| Logic Delay               | 0.093(10%)              | 4.444(26%)                                                                                                                                                                                              | 3.936(24%)                                                                                                                                                                               |
| Net Delay                 | 0.916(90%)              | 13.087(74%)                                                                                                                                                                                             | 12.909(76%)                                                                                                                                                                              |
| Clock Skew                |                  -0.191 |                                                                                                                                                                                                   0.058 |                                                                                                                                                                                   -0.127 |
| Slack                     |                  11.292 |                                                                                                                                                                                                  -4.981 |                                                                                                                                                                                   -4.481 |
| Timing Exception          |                         |                                                                                                                                                                                                         |                                                                                                                                                                                          |
| Bounding Box Size         | 1% x 0%                 | 14% x 6%                                                                                                                                                                                                | 11% x 5%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                                  | (0, 0)                                                                                                                                                                                   |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                     324 |                                                                                                                                                                                      367 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                       0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                       35 |
| Routes                    |                       1 |                                                                                                                                                                                                      38 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT4 LUT4 LUT4 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      |
| DSP Block                 | None                    | None                                                                                                                                                                                                    | None                                                                                                                                                                                     |
| BRAM                      | None                    | None                                                                                                                                                                                                    | None                                                                                                                                                                                     |
| IO Crossings              |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| High Fanout               |                       4 |                                                                                                                                                                                                      41 |                                                                                                                                                                                       58 |
| Dont Touch                |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[36]/C        | muon_cand_2.pt_0_rep2/C                                                                                                                                                                                 | sr_p.sr_1_15.roi_ret_26967/C                                                                                                                                                             |
| End Point Pin             | muon_cand_2.pt_0_rep2/D | sr_p.sr_1_15.roi_ret_26967/D                                                                                                                                                                            | sr_p.sr_1[240]/D                                                                                                                                                                         |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                              WorstPath to Src                                                                             |                                                                                            Path #4                                                                                            | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                    12.500 |                                                                                                                                                                                        12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                    16.328 |                                                                                                                                                                                        17.334 |              0.556 |
| Logic Delay               | 3.443(22%)                                                                                                                                                                | 4.031(24%)                                                                                                                                                                                    | 0.096(18%)         |
| Net Delay                 | 12.885(78%)                                                                                                                                                               | 13.303(76%)                                                                                                                                                                                   | 0.460(82%)         |
| Clock Skew                |                                                                                                                                                                     0.003 |                                                                                                                                                                                        -0.132 |             -0.272 |
| Slack                     |                                                                                                                                                                    -3.833 |                                                                                                                                                                                        -4.975 |             11.664 |
| Timing Exception          |                                                                                                                                                                           |                                                                                                                                                                                               |                    |
| Bounding Box Size         | 15% x 6%                                                                                                                                                                  | 11% x 5%                                                                                                                                                                                      | 0% x 1%            |
| Clock Region Distance     | (0, 1)                                                                                                                                                                    | (0, 0)                                                                                                                                                                                        | (0, 1)             |
| Cumulative Fanout         |                                                                                                                                                                       281 |                                                                                                                                                                                           415 |                  1 |
| Fixed Loc                 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                                                                                                                                                                        32 |                                                                                                                                                                                            36 |                  0 |
| Routes                    |                                                                                                                                                                        32 |                                                                                                                                                                                            36 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                       | clk                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                                                                                                                                                                       | clk                                                                                                                                                                                           | clk                |
| DSP Block                 | None                                                                                                                                                                      | None                                                                                                                                                                                          | None               |
| BRAM                      | None                                                                                                                                                                      | None                                                                                                                                                                                          | None               |
| IO Crossings              |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                                                                                                                                                                        44 |                                                                                                                                                                                            48 |                  1 |
| Dont Touch                |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | muon_cand_24.pt_fast[1]/C                                                                                                                                                 | sr_p.sr_1_15.roi_ret_26568/C                                                                                                                                                                  | sr_p.sr_1[248]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_26568/D                                                                                                                                              | sr_p.sr_1[248]/D                                                                                                                                                                              | sr_p.sr_2[248]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                               Path #5                                                                                              |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                             12.500 |                                                                                                                                                                                   12.500 |
| Path Delay                |                   1.009 |                                                                                                                                                                                             17.575 |                                                                                                                                                                                   16.781 |
| Logic Delay               | 0.093(10%)              | 4.359(25%)                                                                                                                                                                                         | 4.318(26%)                                                                                                                                                                               |
| Net Delay                 | 0.916(90%)              | 13.216(75%)                                                                                                                                                                                        | 12.463(74%)                                                                                                                                                                              |
| Clock Skew                |                  -0.191 |                                                                                                                                                                                              0.109 |                                                                                                                                                                                   -0.182 |
| Slack                     |                  11.292 |                                                                                                                                                                                             -4.974 |                                                                                                                                                                                   -4.471 |
| Timing Exception          |                         |                                                                                                                                                                                                    |                                                                                                                                                                                          |
| Bounding Box Size         | 1% x 0%                 | 15% x 6%                                                                                                                                                                                           | 13% x 5%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 1)                  | (1, 0)                                                                                                                                                                                             | (0, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                358 |                                                                                                                                                                                      313 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                       0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                       35 |
| Routes                    |                       1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT4 LUT4 LUT4 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT3 LUT4 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                | clk                                                                                                                                                                                      |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                | clk                                                                                                                                                                                      |
| DSP Block                 | None                    | None                                                                                                                                                                                               | None                                                                                                                                                                                     |
| BRAM                      | None                    | None                                                                                                                                                                                               | None                                                                                                                                                                                     |
| IO Crossings              |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| High Fanout               |                       4 |                                                                                                                                                                                                 54 |                                                                                                                                                                                       52 |
| Dont Touch                |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[36]/C        | muon_cand_2.pt_0_rep2/C                                                                                                                                                                            | sr_p.sr_1_12.roi_ret_2776/C                                                                                                                                                              |
| End Point Pin             | muon_cand_2.pt_0_rep2/D | sr_p.sr_1_12.roi_ret_2776/D                                                                                                                                                                        | sr_p.sr_1[240]/D                                                                                                                                                                         |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                               Path #6                                                                                              |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                             12.500 |                                                                                                                                                                              12.500 |
| Path Delay                |                   1.009 |                                                                                                                                                                                             17.593 |                                                                                                                                                                              16.358 |
| Logic Delay               | 0.093(10%)              | 4.341(25%)                                                                                                                                                                                         | 3.809(24%)                                                                                                                                                                          |
| Net Delay                 | 0.916(90%)              | 13.252(75%)                                                                                                                                                                                        | 12.549(76%)                                                                                                                                                                         |
| Clock Skew                |                  -0.191 |                                                                                                                                                                                              0.134 |                                                                                                                                                                              -0.213 |
| Slack                     |                  11.292 |                                                                                                                                                                                             -4.967 |                                                                                                                                                                              -4.079 |
| Timing Exception          |                         |                                                                                                                                                                                                    |                                                                                                                                                                                     |
| Bounding Box Size         | 1% x 0%                 | 14% x 6%                                                                                                                                                                                           | 11% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                             | (0, 0)                                                                                                                                                                              |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                295 |                                                                                                                                                                                 381 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                       0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                  34 |
| Routes                    |                       1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT4 LUT4 LUT4 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT5 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                | clk                                                                                                                                                                                 |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                | clk                                                                                                                                                                                 |
| DSP Block                 | None                    | None                                                                                                                                                                                               | None                                                                                                                                                                                |
| BRAM                      | None                    | None                                                                                                                                                                                               | None                                                                                                                                                                                |
| IO Crossings              |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| High Fanout               |                       4 |                                                                                                                                                                                                 41 |                                                                                                                                                                                  58 |
| Dont Touch                |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[36]/C        | muon_cand_2.pt_0_rep2/C                                                                                                                                                                            | sr_p.sr_1_15.roi_ret_25659/C                                                                                                                                                        |
| End Point Pin             | muon_cand_2.pt_0_rep2/D | sr_p.sr_1_15.roi_ret_25659/D                                                                                                                                                                       | sr_p.sr_1[240]/D                                                                                                                                                                    |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                            Path #7                                                                                            | WorstPath from Dst |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                   12.500 |                                                                                                                                                                                        12.500 |             12.500 |
| Path Delay                |                                                                                                                                                                                   16.804 |                                                                                                                                                                                        17.294 |              0.624 |
| Logic Delay               | 4.058(25%)                                                                                                                                                                               | 4.170(25%)                                                                                                                                                                                    | 0.096(16%)         |
| Net Delay                 | 12.746(75%)                                                                                                                                                                              | 13.124(75%)                                                                                                                                                                                   | 0.528(84%)         |
| Clock Skew                |                                                                                                                                                                                    0.076 |                                                                                                                                                                                        -0.156 |             -0.252 |
| Slack                     |                                                                                                                                                                                   -4.236 |                                                                                                                                                                                        -4.959 |             11.616 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                               |                    |
| Bounding Box Size         | 13% x 6%                                                                                                                                                                                 | 12% x 5%                                                                                                                                                                                      | 0% x 0%            |
| Clock Region Distance     | (1, 1)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                        | (0, 1)             |
| Cumulative Fanout         |                                                                                                                                                                                      323 |                                                                                                                                                                                           372 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |                  0 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT4 LUT4 LUT4 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT5 FDRE | FDRE LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           | clk                |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                          | None               |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                          | None               |
| IO Crossings              |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                                                                                                                                                                                       54 |                                                                                                                                                                                            58 |                  1 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | muon_cand_2.pt_0_rep2/C                                                                                                                                                                  | sr_p.sr_1_15.roi_ret_25325/C                                                                                                                                                                  | sr_p.sr_1[240]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_25325/D                                                                                                                                                             | sr_p.sr_1[240]/D                                                                                                                                                                              | sr_p.sr_2[240]/D   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                               Path #8                                                                                              |     WorstPath from Dst     |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                             12.500 |                     12.500 |
| Path Delay                |                   1.009 |                                                                                                                                                                                             17.481 |                      0.796 |
| Logic Delay               | 0.093(10%)              | 4.372(26%)                                                                                                                                                                                         | 0.209(27%)                 |
| Net Delay                 | 0.916(90%)              | 13.109(74%)                                                                                                                                                                                        | 0.587(73%)                 |
| Clock Skew                |                  -0.191 |                                                                                                                                                                                              0.032 |                     -0.086 |
| Slack                     |                  11.292 |                                                                                                                                                                                             -4.957 |                     11.610 |
| Timing Exception          |                         |                                                                                                                                                                                                    |                            |
| Bounding Box Size         | 1% x 0%                 | 13% x 6%                                                                                                                                                                                           | 2% x 0%                    |
| Clock Region Distance     | (0, 1)                  | (1, 0)                                                                                                                                                                                             | (0, 0)                     |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                358 |                          2 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                  0 |                          0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                  0 |                          0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                  0 |                          0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                  0 |                          0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                       | Safely Timed               |
| Logic Levels              |                       0 |                                                                                                                                                                                                 37 |                          1 |
| Routes                    |                       1 |                                                                                                                                                                                                 37 |                          1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT4 LUT4 LUT4 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT3 LUT4 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE             |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                | clk                        |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                | clk                        |
| DSP Block                 | None                    | None                                                                                                                                                                                               | None                       |
| BRAM                      | None                    | None                                                                                                                                                                                               | None                       |
| IO Crossings              |                       0 |                                                                                                                                                                                                  0 |                          0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                  0 |                          0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                  0 |                          0 |
| High Fanout               |                       4 |                                                                                                                                                                                                 54 |                          1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                  0 |                          0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                  0 |                          0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                             | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                             | FDRE/D                     |
| Start Point Pin           | sr_p.sr_15[36]/C        | muon_cand_2.pt_0_rep2/C                                                                                                                                                                            | sr_p.sr_1_7.sector_ret_7/C |
| End Point Pin             | muon_cand_2.pt_0_rep2/D | sr_p.sr_1_7.sector_ret_7/D                                                                                                                                                                         | sr_p.sr_1[114]/D           |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                         Path #9                                                                                                        |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                                                 12.500 |                                                                                                                                                                              12.500 |
| Path Delay                |                   1.009 |                                                                                                                                                                                                                 17.478 |                                                                                                                                                                              16.130 |
| Logic Delay               | 0.093(10%)              | 4.066(24%)                                                                                                                                                                                                             | 3.859(24%)                                                                                                                                                                          |
| Net Delay                 | 0.916(90%)              | 13.412(76%)                                                                                                                                                                                                            | 12.271(76%)                                                                                                                                                                         |
| Clock Skew                |                  -0.191 |                                                                                                                                                                                                                  0.037 |                                                                                                                                                                              -0.091 |
| Slack                     |                  11.292 |                                                                                                                                                                                                                 -4.949 |                                                                                                                                                                              -3.729 |
| Timing Exception          |                         |                                                                                                                                                                                                                        |                                                                                                                                                                                     |
| Bounding Box Size         | 1% x 0%                 | 15% x 6%                                                                                                                                                                                                               | 11% x 6%                                                                                                                                                                            |
| Clock Region Distance     | (0, 1)                  | (1, 0)                                                                                                                                                                                                                 | (0, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                    311 |                                                                                                                                                                                 403 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                   0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                       0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                  34 |
| Routes                    |                       1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT4 LUT4 LUT4 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                 |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                 |
| DSP Block                 | None                    | None                                                                                                                                                                                                                   | None                                                                                                                                                                                |
| BRAM                      | None                    | None                                                                                                                                                                                                                   | None                                                                                                                                                                                |
| IO Crossings              |                       0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                   0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                   0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                     46 |                                                                                                                                                                                  58 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                   0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                 | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[36]/C        | muon_cand_2.pt_0_rep2/C                                                                                                                                                                                                | sr_p.sr_1_9.roi_ret_845/C                                                                                                                                                           |
| End Point Pin             | muon_cand_2.pt_0_rep2/D | sr_p.sr_1_9.roi_ret_845/D                                                                                                                                                                                              | sr_p.sr_1[240]/D                                                                                                                                                                    |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                              Path #10                                                                                              |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                  12.500 |                                                                                                                                                                                             12.500 |                                                                                                                                                                                        12.500 |
| Path Delay                |                   1.009 |                                                                                                                                                                                             17.413 |                                                                                                                                                                                        16.150 |
| Logic Delay               | 0.093(10%)              | 4.207(25%)                                                                                                                                                                                         | 3.930(25%)                                                                                                                                                                                    |
| Net Delay                 | 0.916(90%)              | 13.206(75%)                                                                                                                                                                                        | 12.220(75%)                                                                                                                                                                                   |
| Clock Skew                |                  -0.191 |                                                                                                                                                                                             -0.022 |                                                                                                                                                                                        -0.043 |
| Slack                     |                  11.292 |                                                                                                                                                                                             -4.943 |                                                                                                                                                                                        -3.701 |
| Timing Exception          |                         |                                                                                                                                                                                                    |                                                                                                                                                                                               |
| Bounding Box Size         | 1% x 0%                 | 12% x 6%                                                                                                                                                                                           | 10% x 5%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                             | (0, 0)                                                                                                                                                                                        |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                382 |                                                                                                                                                                                           400 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                       0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                            36 |
| Routes                    |                       1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT4 LUT4 LUT4 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                | clk                                                                                                                                                                                           |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                | clk                                                                                                                                                                                           |
| DSP Block                 | None                    | None                                                                                                                                                                                               | None                                                                                                                                                                                          |
| BRAM                      | None                    | None                                                                                                                                                                                               | None                                                                                                                                                                                          |
| IO Crossings              |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| High Fanout               |                       4 |                                                                                                                                                                                                 58 |                                                                                                                                                                                            59 |
| Dont Touch                |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[36]/C        | muon_cand_2.pt_0_rep2/C                                                                                                                                                                            | sr_p.sr_1_9.roi_ret_846/C                                                                                                                                                                     |
| End Point Pin             | muon_cand_2.pt_0_rep2/D | sr_p.sr_1_9.roi_ret_846/D                                                                                                                                                                          | sr_p.sr_1[240]/D                                                                                                                                                                              |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 29 | 30 | 31 | 32 | 33 |  34 |  35 |  36 |  37 | 38 | 39 | 41 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+----+----+
| clk             | 12.500ns    |  1 | 28 | 44 | 33 | 55 | 184 | 237 | 233 | 126 | 43 | 15 |  1 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                       Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                            wrapper | 0.66 |           3.41 |           35452 | 0(0.0%) | 333(1.7%) | 1077(5.3%) | 2550(12.7%) | 5556(27.6%) | 10622(52.7%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D001-freq80retfan10000_rev_1 | 0.93 |           4.44 |           22100 | 0(0.0%) | 330(1.6%) | 1074(5.4%) | 2460(12.3%) | 5545(27.7%) | 10611(53.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                shift_reg_tap_512_4 | 0.00 |           1.04 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       104% | (CLEL_R_X44Y516,CLEM_X59Y547) | muon_sorter_1(86%),wrapper(13%) |            0% |       4.28355 | 81%          | 0%         |  15% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                3 |       100% | (CLEL_R_X50Y547,CLEM_X54Y554) | muon_sorter_1(98%)              |            0% |       4.98698 | 91%          | 0%         |  17% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                3 |       109% | (CLEL_R_X43Y568,CLEM_X47Y575) | muon_sorter_1(99%)              |            0% |       4.93945 | 94%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       100% | (CLEM_X45Y576,CLEL_R_X48Y583) | muon_sorter_1(99%)              |            0% |       5.27539 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.253% | (NULL_X282Y587,CLEM_X48Y590)    | muon_sorter_1(96%)              |            0% |       4.30035 | 79%          | 0%         |   1% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     | Global |                5 |           1.124% | (CLEM_X48Y484,CLEM_X63Y579)     | muon_sorter_1(84%),wrapper(15%) |            0% |       3.90181 | 73%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.393% | (CLEM_X47Y527,CLEM_X54Y570)     | muon_sorter_1(97%)              |            0% |       4.47782 | 84%          | 0%         |  12% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.827% | (CLEM_X46Y481,CLEM_X61Y544)     | muon_sorter_1(83%),wrapper(16%) |            0% |        4.1442 | 78%          | 0%         |  13% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Long   |                3 |           0.217% | (CLEM_X44Y512,CLEM_X51Y531)     | muon_sorter_1(79%),wrapper(20%) |            0% |       2.69583 | 50%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                5 |           0.668% | (CLEM_X40Y488,CLEM_X63Y575)     | muon_sorter_1(82%),wrapper(17%) |            0% |       3.18939 | 60%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                3 |           0.076% | (CLEM_X48Y548,CLEM_X51Y555)     | muon_sorter_1(98%)              |            0% |       4.28385 | 77%          | 0%         |  20% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                4 |           0.260% | (CLEM_X48Y520,CLEM_X63Y535)     | muon_sorter_1(88%),wrapper(11%) |            0% |       5.02441 | 95%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                4 |           0.535% | (CLEL_R_X38Y568,CLEL_R_X53Y591) | muon_sorter_1(96%)              |            0% |       3.71658 | 69%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.314% | (CLEL_R_X32Y484,CLEM_X63Y547)   | muon_sorter_1(80%),wrapper(19%) |            0% |       2.61283 | 49%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           1.011% | (CLEM_X45Y481,CLEM_X60Y576)     | muon_sorter_1(85%),wrapper(14%) |            0% |       3.92486 | 73%          | 0%         |  12% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.317% | (CLEM_X45Y476,CLEM_X60Y587)     | muon_sorter_1(84%),wrapper(15%) |            0% |       3.82546 | 71%          | 0%         |  12% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        85% | (CLEM_X46Y583,CLEM_X46Y583)   | muon_sorter_1(100%)             |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        85% | (CLEM_X47Y582,CLEM_X47Y582)   | muon_sorter_1(100%)             |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        89% | (CLEM_X44Y575,CLEM_X44Y575)   | muon_sorter_1(100%)             |            0% |         5.625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        87% | (CLEM_X44Y574,CLEM_X44Y574)   | muon_sorter_1(100%)             |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        89% | (CLEM_X46Y549,CLEM_X46Y549)   |                                 |            0% |             0 | 0%           | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        96% | (NULL_X319Y567,NULL_X319Y567) |                                 |            NA |            NA | NA           | NA         |   NA |   NA | NA   | NA   | NA  |    NA |  NA |
| East      |                0 |        85% | (CLEM_X51Y545,CLEM_X51Y545)   | muon_sorter_1(100%)             |            0% |         4.125 | 75%          | 0%         |  37% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        85% | (CLEM_X56Y496,CLEM_X59Y499)   | muon_sorter_1(98%)              |            0% |       5.11979 | 97%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        85% | (CLEM_X52Y532,CLEL_R_X55Y535) | muon_sorter_1(85%),wrapper(14%) |            0% |       5.21354 | 98%          | 0%         |  10% |   0% | 0%   | NA   | NA  |    0% |  0% |
| West      |                2 |        85% | (CLEM_X56Y532,CLEM_X59Y535)   | muon_sorter_1(78%),wrapper(21%) |            0% |        5.0625 | 97%          | 0%         |  13% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+--------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|   Tile Name  | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+--------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X46Y536 | 302             | 377          | 95%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y532 | 302             | 381          | 95%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y538 | 302             | 375          | 94%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y530 | 302             | 383          | 94%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y539 | 302             | 374          | 94%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X46Y534 | 302             | 379          | 94%                  | muon_sorter_1(90%),wrapper(10%) | Y                   |
| CLEM_X46Y537 | 302             | 376          | 94%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y535 | 302             | 378          | 94%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y531 | 302             | 382          | 93%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y533 | 302             | 380          | 93%                  | muon_sorter_1(100%)             | Y                   |
+--------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X52Y530 | 330             | 383          | 50%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEL_R_X52Y532 | 330             | 381          | 50%                  | muon_sorter_1(66%),wrapper(33%) | Y                   |
| CLEL_R_X52Y531 | 330             | 382          | 50%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X49Y535 | 317             | 378          | 50%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y539   | 324             | 374          | 50%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X52Y535   | 328             | 378          | 49%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X52Y532   | 328             | 381          | 49%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEM_X51Y535   | 324             | 378          | 49%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y537   | 324             | 376          | 49%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X49Y534 | 317             | 379          | 49%                  | muon_sorter_1(90%),wrapper(10%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


