# Tiny Tapeout project information
project:
  title:        "8080 CPU"      # Project title
  author:       "Emily Schmidt"      # Your name
  discord:      "aiju"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "It's an Intel 8080-compatible CPU core that can hopefully run Microsoft BASIC, CP/M, etc."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_aiju_8080"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "tt_um_aiju_8080.v"
    - "bus_if.v"
    - "cpu.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "bus_handshake_ack"
  ui[1]: "debug_req"
  ui[2]: "int_req"
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "bus_handshake_req"
  uo[1]: "bus_state[0]"
  uo[2]: "bus_state[1]"
  uo[3]: "bus_io"
  uo[4]: "cpu_fetch"
  uo[5]: "cpu_in_debug"
  uo[6]: "cpu_halted"
  uo[7]: "cpu_int_ack"

  # Bidirectional pins
  uio[0]: "data_bus[0]"
  uio[1]: "data_bus[1]"
  uio[2]: "data_bus[2]"
  uio[3]: "data_bus[3]"
  uio[4]: "data_bus[4]"
  uio[5]: "data_bus[5]"
  uio[6]: "data_bus[6]"
  uio[7]: "data_bus[7]"

# Do not change!
yaml_version: 6
