A "multi-core" architecture for https://github.com/cmdli/parallel-brainfuck, implemented for an FPGA in verilog.

Specifically designed for a Cyclone V board using Quartus software.

Many thanks to
* [geky](https://github.com/geky) for some work on the assembler as well as providing the uart module.
* [andrewlin16](https://gist.github.com/andrewlin16) for the Quartus make script.
* [ahmedg-us-ibm-com](https://github.com/ahmedg-us-ibm-com) for being an awesome professor.
