INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation_3/Simulation_3.srcs/sources_1/imports/new/bus_multiplexer_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation_3/Simulation_3.srcs/sources_1/imports/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation_3/Simulation_3.srcs/sources_1/imports/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation_3/Simulation_3.srcs/sources_1/imports/new/char_to_code.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'char_to_code'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation_3/Simulation_3.srcs/sources_1/new/alphabet_code.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alphabet_code'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation_3/Simulation_3.srcs/sim_1/new/tb_alphabet_to_code.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_alphabet_to_code'
