
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'atf425_prj' 
 * Target:  'Target 1' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "at32f425.h"

/* ArteryTek::Device:at32f425_firmware_library:adc:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_ADC
/* ArteryTek::Device:at32f425_firmware_library:crc:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_CRC
/* ArteryTek::Device:at32f425_firmware_library:crm:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_CRM
/* ArteryTek::Device:at32f425_firmware_library:debug:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_DEBUG
/* ArteryTek::Device:at32f425_firmware_library:dma:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_DMA
/* ArteryTek::Device:at32f425_firmware_library:exint:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_EXINT
/* ArteryTek::Device:at32f425_firmware_library:gpio:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_GPIO
/* ArteryTek::Device:at32f425_firmware_library:misc:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_MISC
/* ArteryTek::Device:at32f425_firmware_library:scfg:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_SCFG
/* ArteryTek::Device:at32f425_firmware_library:usart:2.0.0 */
#define RTE_DEVICE_STDPERIPHERALS_USART
/* Keil.ARM Compiler::Compiler:I/O:STDERR:ITM:1.2.0 */
#define RTE_Compiler_IO_STDERR          /* Compiler I/O: STDERR */
          #define RTE_Compiler_IO_STDERR_ITM      /* Compiler I/O: STDERR ITM */
/* Keil.ARM Compiler::Compiler:I/O:STDOUT:ITM:1.2.0 */
#define RTE_Compiler_IO_STDOUT          /* Compiler I/O: STDOUT */
          #define RTE_Compiler_IO_STDOUT_ITM      /* Compiler I/O: STDOUT ITM */


#endif /* RTE_COMPONENTS_H */
