{
	"info":
	{
		"description": "Gekko ISA testing rules. Load and Store Instructions. A memory area of 32 bytes at address EA=0x81000000 is used. The memory model is Dolphin OS.",
		"list": "lbz, lbzu, lbzux, lbzx, lha, lhau, lhaux, lhax, lhz, lhzu, lhzux, lhzx, lwz, lwzu, lwzux, lwzx, stb, stbu, stbux, stbx, sth, sthu, sthux, sthx, stw, stwu, stwux, stwx",
		"listContd": "lhbrx, lwbrx, sthbrx, stwbrx, lmw, stmw, lswi, lswx, stswi, stswx, lfd, lfdu, lfdux, lfdx, lfs, lfsu, lfsux, lfsx, stfd, stfdu, stfdux, stfdx, stfiwx, stfs, stfsu, stfsux, stfsx"
	},

	"rules":
	[

		{
			"instr": "lbz",
			"param": [ {"r": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaa" },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "lbzu",
			"notes": "The offset is different from zero specifically to check the change of rA (same is used for all `u` opcodes below)",
			"param": [ {"r": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 170 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaa" },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lbzux",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 170 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaa" },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lbzx",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaa" },
				{ "r1": "0x81000000" }
			]
		},





		{
			"instr": "lha",
			"param": [ {"r": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170, 187 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xffffaabb" },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "lhau",
			"param": [ {"r": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 170, 187 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xffffaabb" },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lhaux",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 170, 187 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xffffaabb" },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lhax",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170, 187 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xffffaabb" },
				{ "r1": "0x81000000" }
			]
		},




		{
			"instr": "lhz",
			"param": [ {"r": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170, 187 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaabb" },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "lhzu",
			"param": [ {"r": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 170, 187 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaabb" },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lhzux",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 170, 187 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaabb" },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lhzx",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170, 187 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaabb" },
				{ "r1": "0x81000000" }
			]
		},





		{
			"instr": "lwz",
			"param": [ {"r": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170, 187, 204, 221 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaabbccdd" },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "lwzu",
			"param": [ {"r": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 170, 187, 204, 221 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaabbccdd" },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lwzux",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 170, 187, 204, 221 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaabbccdd" },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lwzx",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170, 187, 204, 221 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xaabbccdd" },
				{ "r1": "0x81000000" }
			]
		},





		{
			"instr": "stb",
			"param": [ {"r": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaa" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 170 ] ] }
			]
		},

		{
			"instr": "stbu",
			"param": [ {"r": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaa" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000001" },
				{ "mem": [ "0x81000000", [ 0, 170 ] ] }
			]
		},

		{
			"instr": "stbux",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaa" },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000001" },
				{ "mem": [ "0x81000000", [ 0, 170 ] ] }
			]
		},

		{
			"instr": "stbx",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaa" },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 170 ] ] }
			]
		},




		{
			"instr": "sth",
			"param": [ {"r": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaabb" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 170, 187 ] ] }
			]
		},

		{
			"instr": "sthu",
			"param": [ {"r": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaabb" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000001" },
				{ "mem": [ "0x81000000", [ 0, 170, 187 ] ] }
			]
		},

		{
			"instr": "sthux",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaabb" },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000001" },
				{ "mem": [ "0x81000000", [ 0, 170, 187 ] ] }
			]
		},

		{
			"instr": "sthx",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaabb" },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 170, 187 ] ] }
			]
		},



		{
			"instr": "stw",
			"param": [ {"r": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaabbccdd" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 170, 187, 204, 221 ] ] }
			]
		},

		{
			"instr": "stwu",
			"param": [ {"r": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaabbccdd" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000001" },
				{ "mem": [ "0x81000000", [ 0, 170, 187, 204, 221 ] ] }
			]
		},

		{
			"instr": "stwux",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaabbccdd" },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000001" },
				{ "mem": [ "0x81000000", [ 0, 170, 187, 204, 221 ] ] }
			]
		},

		{
			"instr": "stwx",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaabbccdd" },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 170, 187, 204, 221 ] ] }
			]
		},




		{
			"instr": "lhbrx",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170, 187 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xbbaa" },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "lwbrx",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170, 187, 204, 221 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r0": "0xddccbbaa" },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "sthbrx",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaabb" },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 187, 170 ] ] }
			]
		},

		{
			"instr": "stwbrx",
			"param": [ {"r": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r0": "0xaabbccdd" },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 221, 204, 187, 170 ] ] }
			]
		},


		{
			"instr": "lmw",
			"param": [ {"r": 30}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170, 187, 204, 221, 170, 187, 204, 221 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r30": "0xaabbccdd" },
				{ "r31": "0xaabbccdd" },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "stmw",
			"param": [ {"r": 30}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r30": "0xaabbccdd" },
				{ "r31": "0xaabbccdd" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 170, 187, 204, 221, 170, 187, 204, 221 ] ] }
			]
		},


		{
			"instr": "lswi",
			"param": [ {"r": 30 }, {"r": 1}, { "num": 6 } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 170, 187, 204, 221, 238, 255 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r30": "0xaabbccdd" },
				{ "r31": "0xeeff0000" },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "lswx",
			"param": [ {"r": 30 }, {"r": 1}, { "r": 2 } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 170, 187, 204, 221, 238, 255 ] ] },
				{ "xer": 6 }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r30": "0xaabbccdd" },
				{ "r31": "0xeeff0000" },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "stswi",
			"param": [ {"r": 30 }, {"r": 1}, { "num": 6 } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r1": "0x81000000" },
				{ "r30": "0xaabbccdd" },
				{ "r31": "0xeeff0000" },				
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 170, 187, 204, 221, 238, 255, 0 ] ] }
			]
		},

		{
			"instr": "stswx",
			"param": [ {"r": 30 }, {"r": 1}, { "r": 2 } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "r30": "0xaabbccdd" },
				{ "r31": "0xeeff0000" },				
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "xer": 6 }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 170, 187, 204, 221, 238, 255, 0 ] ] }
			]
		},



		{
			"instr": "lfd",
			"param": [ {"fr": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 63, 240, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "lfdu",
			"param": [ {"fr": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 63, 240, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lfdux",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 63, 240, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lfdx",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 0 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 63, 240, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "r1": "0x81000000" }
			]
		},




		{
			"instr": "lfs",
			"notes": "PSE = 0",
			"param": [ {"fr": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 63, 128, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "ps0": 0.0 },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "lfsu",
			"notes": "PSE = 0",
			"param": [ {"fr": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 63, 128, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "ps0": 0.0 },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lfsux",
			"notes": "PSE = 0",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 63, 128, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "ps0": 0.0 },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lfsx",
			"notes": "PSE = 0",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 63, 128, 0, 0  ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "ps0": 0.0 },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "lfs",
			"notes": "PSE = 1",
			"param": [ {"fr": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "HID2[PSE]": 1 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 63, 128, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "ps0": 1.0 },
				{ "r1": "0x81000000" }
			]
		},

		{
			"instr": "lfsu",
			"notes": "PSE = 1",
			"param": [ {"fr": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "HID2[PSE]": 1 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 63, 128, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "ps0": 1.0 },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lfsux",
			"notes": "PSE = 1",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "HID2[PSE]": 1 },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 0, 63, 128, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "ps0": 1.0 },
				{ "r1": "0x81000001" }
			]
		},

		{
			"instr": "lfsx",
			"notes": "PSE = 1",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "HID2[PSE]": 1 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] },
				{ "mem": [ "0x81000000", [ 63, 128, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "fr0": 1.0 },
				{ "ps0": 1.0 },
				{ "r1": "0x81000000" }
			]
		},



		{
			"instr": "stfd",
			"param": [ {"fr": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 1.0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 63, 240, 0, 0, 0, 0, 0, 0 ] ] }
			]
		},

		{
			"instr": "stfdu",
			"param": [ {"fr": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 1.0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000001" },
				{ "mem": [ "0x81000000", [ 0, 63, 240, 0, 0, 0, 0, 0, 0 ] ] }				
			]
		},

		{
			"instr": "stfdux",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 1.0 },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000001" },
				{ "mem": [ "0x81000000", [ 0, 63, 240, 0, 0, 0, 0, 0, 0 ] ] }				
			]
		},

		{
			"instr": "stfdx",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 1.0 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 63, 240, 0, 0, 0, 0, 0, 0 ] ] }				
			]
		},


		{
			"instr": "stfiwx",
			"notes": "0xbd57799a'74abdc2e -> -3.336e-13",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": "0xbd57799a74abdc2e" },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 116, 171, 220, 46, 0 ] ] }
			]
		},




		{
			"instr": "stfs",
			"param": [ {"fr": 0}, {"roffs": [ 1, 0 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 1.0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 63, 128, 0, 0 ] ] }
			]
		},

		{
			"instr": "stfsu",
			"param": [ {"fr": 0}, {"roffs": [ 1, 1 ] } ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 1.0 },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000001" },
				{ "mem": [ "0x81000000", [ 0, 63, 128, 0, 0 ] ] }				
			]
		},

		{
			"instr": "stfsux",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 1.0 },
				{ "r1": "0x81000000" },
				{ "r2": 1 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000001" },
				{ "mem": [ "0x81000000", [ 0, 63, 128, 0, 0 ] ] }				
			]
		},

		{
			"instr": "stfsx",
			"param": [ {"fr": 0}, {"r": 1}, {"r": 2} ],
			"before": [
				{ "pc": "0x80000000" },
				{ "MSR[FP]": 1 },
				{ "fr0": 1.0 },
				{ "r1": "0x81000000" },
				{ "r2": 0 },
				{ "mem": [ "0x81000000", [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ] ] }
			],
			"expected": [
				{ "pc": "0x80000004" },
				{ "r1": "0x81000000" },
				{ "mem": [ "0x81000000", [ 63, 128, 0, 0 ] ] }				
			]
		}		


	]

}
