;buildInfoPackage: chisel3, version: 3.2.8, scalaVersion: 2.12.10, sbtVersion: 1.3.2
circuit Top : 
  module Control : 
    input clock : Clock
    input reset : Reset
    output io : {flip opcode : UInt<7>, aluop : UInt<3>, controltransferop : UInt<2>, memop : UInt<2>, op1_src : UInt<1>, op2_src : UInt<2>, writeback_valid : UInt<1>, writeback_src : UInt<2>, validinst : UInt<1>}
    
    node _T = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_1 = eq(UInt<6>("h033"), _T) @[Lookup.scala 31:38]
    node _T_2 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_3 = eq(UInt<5>("h013"), _T_2) @[Lookup.scala 31:38]
    node _T_4 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_5 = eq(UInt<6>("h03b"), _T_4) @[Lookup.scala 31:38]
    node _T_6 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_7 = eq(UInt<5>("h01b"), _T_6) @[Lookup.scala 31:38]
    node _T_8 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_9 = eq(UInt<2>("h03"), _T_8) @[Lookup.scala 31:38]
    node _T_10 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_11 = eq(UInt<6>("h023"), _T_10) @[Lookup.scala 31:38]
    node _T_12 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<7>("h063"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<6>("h037"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<5>("h017"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<7>("h06f"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = and(io.opcode, UInt<7>("h07f")) @[Lookup.scala 31:38]
    node _T_21 = eq(UInt<7>("h067"), _T_20) @[Lookup.scala 31:38]
    node _T_22 = mux(_T_21, UInt<3>("h05"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_23 = mux(_T_19, UInt<3>("h05"), _T_22) @[Lookup.scala 33:37]
    node _T_24 = mux(_T_17, UInt<3>("h05"), _T_23) @[Lookup.scala 33:37]
    node _T_25 = mux(_T_15, UInt<1>("h00"), _T_24) @[Lookup.scala 33:37]
    node _T_26 = mux(_T_13, UInt<1>("h00"), _T_25) @[Lookup.scala 33:37]
    node _T_27 = mux(_T_11, UInt<3>("h05"), _T_26) @[Lookup.scala 33:37]
    node _T_28 = mux(_T_9, UInt<3>("h05"), _T_27) @[Lookup.scala 33:37]
    node _T_29 = mux(_T_7, UInt<3>("h04"), _T_28) @[Lookup.scala 33:37]
    node _T_30 = mux(_T_5, UInt<2>("h03"), _T_29) @[Lookup.scala 33:37]
    node _T_31 = mux(_T_3, UInt<2>("h02"), _T_30) @[Lookup.scala 33:37]
    node signals_0 = mux(_T_1, UInt<1>("h01"), _T_31) @[Lookup.scala 33:37]
    node _T_32 = mux(_T_21, UInt<2>("h02"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_33 = mux(_T_19, UInt<1>("h01"), _T_32) @[Lookup.scala 33:37]
    node _T_34 = mux(_T_17, UInt<1>("h00"), _T_33) @[Lookup.scala 33:37]
    node _T_35 = mux(_T_15, UInt<1>("h00"), _T_34) @[Lookup.scala 33:37]
    node _T_36 = mux(_T_13, UInt<2>("h03"), _T_35) @[Lookup.scala 33:37]
    node _T_37 = mux(_T_11, UInt<1>("h00"), _T_36) @[Lookup.scala 33:37]
    node _T_38 = mux(_T_9, UInt<1>("h00"), _T_37) @[Lookup.scala 33:37]
    node _T_39 = mux(_T_7, UInt<1>("h00"), _T_38) @[Lookup.scala 33:37]
    node _T_40 = mux(_T_5, UInt<1>("h00"), _T_39) @[Lookup.scala 33:37]
    node _T_41 = mux(_T_3, UInt<1>("h00"), _T_40) @[Lookup.scala 33:37]
    node signals_1 = mux(_T_1, UInt<1>("h00"), _T_41) @[Lookup.scala 33:37]
    node _T_42 = mux(_T_21, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_43 = mux(_T_19, UInt<1>("h00"), _T_42) @[Lookup.scala 33:37]
    node _T_44 = mux(_T_17, UInt<1>("h00"), _T_43) @[Lookup.scala 33:37]
    node _T_45 = mux(_T_15, UInt<1>("h00"), _T_44) @[Lookup.scala 33:37]
    node _T_46 = mux(_T_13, UInt<1>("h00"), _T_45) @[Lookup.scala 33:37]
    node _T_47 = mux(_T_11, UInt<2>("h02"), _T_46) @[Lookup.scala 33:37]
    node _T_48 = mux(_T_9, UInt<1>("h01"), _T_47) @[Lookup.scala 33:37]
    node _T_49 = mux(_T_7, UInt<1>("h00"), _T_48) @[Lookup.scala 33:37]
    node _T_50 = mux(_T_5, UInt<1>("h00"), _T_49) @[Lookup.scala 33:37]
    node _T_51 = mux(_T_3, UInt<1>("h00"), _T_50) @[Lookup.scala 33:37]
    node signals_2 = mux(_T_1, UInt<1>("h00"), _T_51) @[Lookup.scala 33:37]
    node _T_52 = mux(_T_21, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_53 = mux(_T_19, UInt<1>("h01"), _T_52) @[Lookup.scala 33:37]
    node _T_54 = mux(_T_17, UInt<1>("h01"), _T_53) @[Lookup.scala 33:37]
    node _T_55 = mux(_T_15, UInt<1>("h00"), _T_54) @[Lookup.scala 33:37]
    node _T_56 = mux(_T_13, UInt<1>("h00"), _T_55) @[Lookup.scala 33:37]
    node _T_57 = mux(_T_11, UInt<1>("h00"), _T_56) @[Lookup.scala 33:37]
    node _T_58 = mux(_T_9, UInt<1>("h00"), _T_57) @[Lookup.scala 33:37]
    node _T_59 = mux(_T_7, UInt<1>("h00"), _T_58) @[Lookup.scala 33:37]
    node _T_60 = mux(_T_5, UInt<1>("h00"), _T_59) @[Lookup.scala 33:37]
    node _T_61 = mux(_T_3, UInt<1>("h00"), _T_60) @[Lookup.scala 33:37]
    node signals_3 = mux(_T_1, UInt<1>("h00"), _T_61) @[Lookup.scala 33:37]
    node _T_62 = mux(_T_21, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_63 = mux(_T_19, UInt<1>("h01"), _T_62) @[Lookup.scala 33:37]
    node _T_64 = mux(_T_17, UInt<2>("h02"), _T_63) @[Lookup.scala 33:37]
    node _T_65 = mux(_T_15, UInt<1>("h00"), _T_64) @[Lookup.scala 33:37]
    node _T_66 = mux(_T_13, UInt<1>("h00"), _T_65) @[Lookup.scala 33:37]
    node _T_67 = mux(_T_11, UInt<2>("h02"), _T_66) @[Lookup.scala 33:37]
    node _T_68 = mux(_T_9, UInt<2>("h02"), _T_67) @[Lookup.scala 33:37]
    node _T_69 = mux(_T_7, UInt<2>("h02"), _T_68) @[Lookup.scala 33:37]
    node _T_70 = mux(_T_5, UInt<1>("h00"), _T_69) @[Lookup.scala 33:37]
    node _T_71 = mux(_T_3, UInt<2>("h02"), _T_70) @[Lookup.scala 33:37]
    node signals_4 = mux(_T_1, UInt<1>("h00"), _T_71) @[Lookup.scala 33:37]
    node _T_72 = mux(_T_21, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_73 = mux(_T_19, UInt<1>("h01"), _T_72) @[Lookup.scala 33:37]
    node _T_74 = mux(_T_17, UInt<1>("h01"), _T_73) @[Lookup.scala 33:37]
    node _T_75 = mux(_T_15, UInt<1>("h01"), _T_74) @[Lookup.scala 33:37]
    node _T_76 = mux(_T_13, UInt<1>("h00"), _T_75) @[Lookup.scala 33:37]
    node _T_77 = mux(_T_11, UInt<1>("h00"), _T_76) @[Lookup.scala 33:37]
    node _T_78 = mux(_T_9, UInt<1>("h01"), _T_77) @[Lookup.scala 33:37]
    node _T_79 = mux(_T_7, UInt<1>("h01"), _T_78) @[Lookup.scala 33:37]
    node _T_80 = mux(_T_5, UInt<1>("h01"), _T_79) @[Lookup.scala 33:37]
    node _T_81 = mux(_T_3, UInt<1>("h01"), _T_80) @[Lookup.scala 33:37]
    node signals_5 = mux(_T_1, UInt<1>("h01"), _T_81) @[Lookup.scala 33:37]
    node _T_82 = mux(_T_21, UInt<1>("h00"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_83 = mux(_T_19, UInt<1>("h00"), _T_82) @[Lookup.scala 33:37]
    node _T_84 = mux(_T_17, UInt<1>("h00"), _T_83) @[Lookup.scala 33:37]
    node _T_85 = mux(_T_15, UInt<1>("h01"), _T_84) @[Lookup.scala 33:37]
    node _T_86 = mux(_T_13, UInt<1>("h00"), _T_85) @[Lookup.scala 33:37]
    node _T_87 = mux(_T_11, UInt<1>("h00"), _T_86) @[Lookup.scala 33:37]
    node _T_88 = mux(_T_9, UInt<2>("h02"), _T_87) @[Lookup.scala 33:37]
    node _T_89 = mux(_T_7, UInt<1>("h00"), _T_88) @[Lookup.scala 33:37]
    node _T_90 = mux(_T_5, UInt<1>("h00"), _T_89) @[Lookup.scala 33:37]
    node _T_91 = mux(_T_3, UInt<1>("h00"), _T_90) @[Lookup.scala 33:37]
    node signals_6 = mux(_T_1, UInt<1>("h00"), _T_91) @[Lookup.scala 33:37]
    node _T_92 = mux(_T_21, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 33:37]
    node _T_93 = mux(_T_19, UInt<1>("h01"), _T_92) @[Lookup.scala 33:37]
    node _T_94 = mux(_T_17, UInt<1>("h01"), _T_93) @[Lookup.scala 33:37]
    node _T_95 = mux(_T_15, UInt<1>("h01"), _T_94) @[Lookup.scala 33:37]
    node _T_96 = mux(_T_13, UInt<1>("h01"), _T_95) @[Lookup.scala 33:37]
    node _T_97 = mux(_T_11, UInt<1>("h01"), _T_96) @[Lookup.scala 33:37]
    node _T_98 = mux(_T_9, UInt<1>("h01"), _T_97) @[Lookup.scala 33:37]
    node _T_99 = mux(_T_7, UInt<1>("h01"), _T_98) @[Lookup.scala 33:37]
    node _T_100 = mux(_T_5, UInt<1>("h01"), _T_99) @[Lookup.scala 33:37]
    node _T_101 = mux(_T_3, UInt<1>("h01"), _T_100) @[Lookup.scala 33:37]
    node signals_7 = mux(_T_1, UInt<1>("h01"), _T_101) @[Lookup.scala 33:37]
    io.aluop <= signals_0 @[control.scala 90:24]
    io.controltransferop <= signals_1 @[control.scala 91:24]
    io.memop <= signals_2 @[control.scala 92:24]
    io.op1_src <= signals_3 @[control.scala 93:24]
    io.op2_src <= signals_4 @[control.scala 94:24]
    io.writeback_valid <= signals_5 @[control.scala 95:24]
    io.writeback_src <= signals_6 @[control.scala 96:24]
    io.validinst <= signals_7 @[control.scala 97:24]
    
  module RegisterFile : 
    input clock : Clock
    input reset : Reset
    output io : {flip readreg1 : UInt<5>, flip readreg2 : UInt<5>, flip writereg : UInt<5>, flip writedata : UInt<64>, flip wen : UInt<1>, readdata1 : UInt<64>, readdata2 : UInt<64>}
    
    reg regs : UInt<64>[32], clock @[register-file.scala 53:17]
    when io.wen : @[register-file.scala 56:17]
      regs[io.writereg] <= io.writedata @[register-file.scala 57:23]
      skip @[register-file.scala 56:17]
    io.readdata1 <= regs[io.readreg1] @[register-file.scala 62:16]
    io.readdata2 <= regs[io.readreg2] @[register-file.scala 63:16]
    node _T = eq(io.readreg1, io.writereg) @[register-file.scala 67:23]
    node _T_1 = and(_T, io.wen) @[register-file.scala 67:39]
    when _T_1 : @[register-file.scala 67:50]
      io.readdata1 <= io.writedata @[register-file.scala 68:20]
      skip @[register-file.scala 67:50]
    node _T_2 = eq(io.readreg2, io.writereg) @[register-file.scala 70:23]
    node _T_3 = and(_T_2, io.wen) @[register-file.scala 70:39]
    when _T_3 : @[register-file.scala 70:50]
      io.readdata2 <= io.writedata @[register-file.scala 71:20]
      skip @[register-file.scala 70:50]
    
  module ALUControl : 
    input clock : Clock
    input reset : Reset
    output io : {flip aluop : UInt<3>, flip funct7 : UInt<7>, flip funct3 : UInt<3>, operation : UInt<5>}
    
    io.operation <= UInt<5>("h01f") @[alucontrol.scala 35:16]
    node _T = eq(io.aluop, UInt<1>("h01")) @[alucontrol.scala 38:18]
    when _T : @[alucontrol.scala 38:27]
      node _T_1 = eq(io.funct3, UInt<3>("h07")) @[alucontrol.scala 42:21]
      node _T_2 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 42:48]
      node _T_3 = and(_T_1, _T_2) @[alucontrol.scala 42:35]
      node _T_4 = eq(io.funct3, UInt<1>("h00")) @[alucontrol.scala 43:21]
      node _T_5 = eq(io.funct7, UInt<6>("h020")) @[alucontrol.scala 43:48]
      node _T_6 = and(_T_4, _T_5) @[alucontrol.scala 43:35]
      node _T_7 = eq(io.funct3, UInt<1>("h00")) @[alucontrol.scala 44:21]
      node _T_8 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 44:48]
      node _T_9 = and(_T_7, _T_8) @[alucontrol.scala 44:35]
      node _T_10 = eq(io.funct3, UInt<1>("h01")) @[alucontrol.scala 45:21]
      node _T_11 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 45:48]
      node _T_12 = and(_T_10, _T_11) @[alucontrol.scala 45:35]
      node _T_13 = eq(io.funct3, UInt<1>("h01")) @[alucontrol.scala 46:21]
      node _T_14 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 46:48]
      node _T_15 = and(_T_13, _T_14) @[alucontrol.scala 46:35]
      node _T_16 = eq(io.funct3, UInt<2>("h02")) @[alucontrol.scala 47:21]
      node _T_17 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 47:48]
      node _T_18 = and(_T_16, _T_17) @[alucontrol.scala 47:35]
      node _T_19 = eq(io.funct3, UInt<2>("h02")) @[alucontrol.scala 48:21]
      node _T_20 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 48:48]
      node _T_21 = and(_T_19, _T_20) @[alucontrol.scala 48:35]
      node _T_22 = eq(io.funct3, UInt<2>("h03")) @[alucontrol.scala 49:21]
      node _T_23 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 49:48]
      node _T_24 = and(_T_22, _T_23) @[alucontrol.scala 49:35]
      node _T_25 = eq(io.funct3, UInt<2>("h03")) @[alucontrol.scala 50:21]
      node _T_26 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 50:48]
      node _T_27 = and(_T_25, _T_26) @[alucontrol.scala 50:35]
      node _T_28 = eq(io.funct3, UInt<3>("h04")) @[alucontrol.scala 51:21]
      node _T_29 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 51:48]
      node _T_30 = and(_T_28, _T_29) @[alucontrol.scala 51:35]
      node _T_31 = eq(io.funct3, UInt<3>("h04")) @[alucontrol.scala 52:21]
      node _T_32 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 52:48]
      node _T_33 = and(_T_31, _T_32) @[alucontrol.scala 52:35]
      node _T_34 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 53:21]
      node _T_35 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 53:48]
      node _T_36 = and(_T_34, _T_35) @[alucontrol.scala 53:35]
      node _T_37 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 54:21]
      node _T_38 = eq(io.funct7, UInt<6>("h020")) @[alucontrol.scala 54:48]
      node _T_39 = and(_T_37, _T_38) @[alucontrol.scala 54:35]
      node _T_40 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 55:21]
      node _T_41 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 55:48]
      node _T_42 = and(_T_40, _T_41) @[alucontrol.scala 55:35]
      node _T_43 = eq(io.funct3, UInt<3>("h06")) @[alucontrol.scala 56:21]
      node _T_44 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 56:48]
      node _T_45 = and(_T_43, _T_44) @[alucontrol.scala 56:35]
      node _T_46 = eq(io.funct3, UInt<3>("h06")) @[alucontrol.scala 57:21]
      node _T_47 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 57:48]
      node _T_48 = and(_T_46, _T_47) @[alucontrol.scala 57:35]
      node _T_49 = eq(io.funct3, UInt<1>("h00")) @[alucontrol.scala 58:21]
      node _T_50 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 58:48]
      node _T_51 = and(_T_49, _T_50) @[alucontrol.scala 58:35]
      node _T_52 = eq(io.funct3, UInt<3>("h07")) @[alucontrol.scala 59:21]
      node _T_53 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 59:48]
      node _T_54 = and(_T_52, _T_53) @[alucontrol.scala 59:35]
      node _T_55 = mux(_T_54, UInt<5>("h01b"), UInt<5>("h01f")) @[Mux.scala 87:16]
      node _T_56 = mux(_T_51, UInt<1>("h01"), _T_55) @[Mux.scala 87:16]
      node _T_57 = mux(_T_48, UInt<5>("h01c"), _T_56) @[Mux.scala 87:16]
      node _T_58 = mux(_T_45, UInt<4>("h0e"), _T_57) @[Mux.scala 87:16]
      node _T_59 = mux(_T_42, UInt<4>("h0a"), _T_58) @[Mux.scala 87:16]
      node _T_60 = mux(_T_39, UInt<5>("h010"), _T_59) @[Mux.scala 87:16]
      node _T_61 = mux(_T_36, UInt<5>("h014"), _T_60) @[Mux.scala 87:16]
      node _T_62 = mux(_T_33, UInt<4>("h0b"), _T_61) @[Mux.scala 87:16]
      node _T_63 = mux(_T_30, UInt<4>("h0f"), _T_62) @[Mux.scala 87:16]
      node _T_64 = mux(_T_27, UInt<4>("h08"), _T_63) @[Mux.scala 87:16]
      node _T_65 = mux(_T_24, UInt<5>("h017"), _T_64) @[Mux.scala 87:16]
      node _T_66 = mux(_T_21, UInt<5>("h018"), _T_65) @[Mux.scala 87:16]
      node _T_67 = mux(_T_18, UInt<5>("h016"), _T_66) @[Mux.scala 87:16]
      node _T_68 = mux(_T_15, UInt<3>("h07"), _T_67) @[Mux.scala 87:16]
      node _T_69 = mux(_T_12, UInt<5>("h012"), _T_68) @[Mux.scala 87:16]
      node _T_70 = mux(_T_9, UInt<3>("h06"), _T_69) @[Mux.scala 87:16]
      node _T_71 = mux(_T_6, UInt<3>("h04"), _T_70) @[Mux.scala 87:16]
      node _T_72 = mux(_T_3, UInt<4>("h0d"), _T_71) @[Mux.scala 87:16]
      io.operation <= _T_72 @[alucontrol.scala 39:18]
      skip @[alucontrol.scala 38:27]
    else : @[alucontrol.scala 63:32]
      node _T_73 = eq(io.aluop, UInt<2>("h03")) @[alucontrol.scala 63:23]
      when _T_73 : @[alucontrol.scala 63:32]
        node _T_74 = eq(io.funct3, UInt<1>("h00")) @[alucontrol.scala 67:21]
        node _T_75 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 67:48]
        node _T_76 = and(_T_74, _T_75) @[alucontrol.scala 67:35]
        node _T_77 = eq(io.funct3, UInt<1>("h00")) @[alucontrol.scala 68:21]
        node _T_78 = eq(io.funct7, UInt<6>("h020")) @[alucontrol.scala 68:48]
        node _T_79 = and(_T_77, _T_78) @[alucontrol.scala 68:35]
        node _T_80 = eq(io.funct3, UInt<1>("h00")) @[alucontrol.scala 69:21]
        node _T_81 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 69:48]
        node _T_82 = and(_T_80, _T_81) @[alucontrol.scala 69:35]
        node _T_83 = eq(io.funct3, UInt<1>("h01")) @[alucontrol.scala 70:21]
        node _T_84 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 70:48]
        node _T_85 = and(_T_83, _T_84) @[alucontrol.scala 70:35]
        node _T_86 = eq(io.funct3, UInt<3>("h04")) @[alucontrol.scala 71:21]
        node _T_87 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 71:48]
        node _T_88 = and(_T_86, _T_87) @[alucontrol.scala 71:35]
        node _T_89 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 72:21]
        node _T_90 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 72:48]
        node _T_91 = and(_T_89, _T_90) @[alucontrol.scala 72:35]
        node _T_92 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 73:21]
        node _T_93 = eq(io.funct7, UInt<6>("h020")) @[alucontrol.scala 73:48]
        node _T_94 = and(_T_92, _T_93) @[alucontrol.scala 73:35]
        node _T_95 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 74:21]
        node _T_96 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 74:48]
        node _T_97 = and(_T_95, _T_96) @[alucontrol.scala 74:35]
        node _T_98 = eq(io.funct3, UInt<3>("h06")) @[alucontrol.scala 75:21]
        node _T_99 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 75:48]
        node _T_100 = and(_T_98, _T_99) @[alucontrol.scala 75:35]
        node _T_101 = eq(io.funct3, UInt<3>("h07")) @[alucontrol.scala 76:21]
        node _T_102 = eq(io.funct7, UInt<1>("h01")) @[alucontrol.scala 76:48]
        node _T_103 = and(_T_101, _T_102) @[alucontrol.scala 76:35]
        node _T_104 = mux(_T_103, UInt<5>("h019"), UInt<5>("h01f")) @[Mux.scala 87:16]
        node _T_105 = mux(_T_100, UInt<5>("h01a"), _T_104) @[Mux.scala 87:16]
        node _T_106 = mux(_T_97, UInt<4>("h0c"), _T_105) @[Mux.scala 87:16]
        node _T_107 = mux(_T_94, UInt<5>("h011"), _T_106) @[Mux.scala 87:16]
        node _T_108 = mux(_T_91, UInt<5>("h015"), _T_107) @[Mux.scala 87:16]
        node _T_109 = mux(_T_88, UInt<4>("h09"), _T_108) @[Mux.scala 87:16]
        node _T_110 = mux(_T_85, UInt<5>("h013"), _T_109) @[Mux.scala 87:16]
        node _T_111 = mux(_T_82, UInt<3>("h05"), _T_110) @[Mux.scala 87:16]
        node _T_112 = mux(_T_79, UInt<2>("h02"), _T_111) @[Mux.scala 87:16]
        node _T_113 = mux(_T_76, UInt<1>("h00"), _T_112) @[Mux.scala 87:16]
        io.operation <= _T_113 @[alucontrol.scala 64:18]
        skip @[alucontrol.scala 63:32]
      else : @[alucontrol.scala 80:32]
        node _T_114 = eq(io.aluop, UInt<2>("h02")) @[alucontrol.scala 80:23]
        when _T_114 : @[alucontrol.scala 80:32]
          node _T_115 = eq(io.funct3, UInt<1>("h01")) @[alucontrol.scala 84:20]
          node _T_116 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 85:21]
          node _T_117 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 85:52]
          node _T_118 = and(_T_116, _T_117) @[alucontrol.scala 85:39]
          node _T_119 = eq(io.funct7, UInt<6>("h020")) @[alucontrol.scala 86:21]
          node _T_120 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 86:52]
          node _T_121 = and(_T_119, _T_120) @[alucontrol.scala 86:39]
          node _T_122 = eq(io.funct3, UInt<1>("h00")) @[alucontrol.scala 87:20]
          node _T_123 = eq(io.funct3, UInt<2>("h02")) @[alucontrol.scala 88:20]
          node _T_124 = eq(io.funct3, UInt<2>("h03")) @[alucontrol.scala 89:20]
          node _T_125 = eq(io.funct3, UInt<3>("h04")) @[alucontrol.scala 90:20]
          node _T_126 = eq(io.funct3, UInt<3>("h06")) @[alucontrol.scala 91:20]
          node _T_127 = eq(io.funct3, UInt<3>("h07")) @[alucontrol.scala 92:20]
          node _T_128 = mux(_T_127, UInt<4>("h0d"), UInt<5>("h01f")) @[Mux.scala 87:16]
          node _T_129 = mux(_T_126, UInt<4>("h0e"), _T_128) @[Mux.scala 87:16]
          node _T_130 = mux(_T_125, UInt<4>("h0f"), _T_129) @[Mux.scala 87:16]
          node _T_131 = mux(_T_124, UInt<5>("h017"), _T_130) @[Mux.scala 87:16]
          node _T_132 = mux(_T_123, UInt<5>("h016"), _T_131) @[Mux.scala 87:16]
          node _T_133 = mux(_T_122, UInt<1>("h01"), _T_132) @[Mux.scala 87:16]
          node _T_134 = mux(_T_121, UInt<5>("h010"), _T_133) @[Mux.scala 87:16]
          node _T_135 = mux(_T_118, UInt<5>("h014"), _T_134) @[Mux.scala 87:16]
          node _T_136 = mux(_T_115, UInt<5>("h012"), _T_135) @[Mux.scala 87:16]
          io.operation <= _T_136 @[alucontrol.scala 81:18]
          skip @[alucontrol.scala 80:32]
        else : @[alucontrol.scala 96:32]
          node _T_137 = eq(io.aluop, UInt<3>("h04")) @[alucontrol.scala 96:23]
          when _T_137 : @[alucontrol.scala 96:32]
            node _T_138 = eq(io.funct3, UInt<1>("h01")) @[alucontrol.scala 100:20]
            node _T_139 = eq(io.funct7, UInt<1>("h00")) @[alucontrol.scala 101:21]
            node _T_140 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 101:52]
            node _T_141 = and(_T_139, _T_140) @[alucontrol.scala 101:39]
            node _T_142 = eq(io.funct7, UInt<6>("h020")) @[alucontrol.scala 102:21]
            node _T_143 = eq(io.funct3, UInt<3>("h05")) @[alucontrol.scala 102:52]
            node _T_144 = and(_T_142, _T_143) @[alucontrol.scala 102:39]
            node _T_145 = eq(io.funct3, UInt<1>("h00")) @[alucontrol.scala 103:20]
            node _T_146 = mux(_T_145, UInt<1>("h00"), UInt<5>("h01f")) @[Mux.scala 87:16]
            node _T_147 = mux(_T_144, UInt<5>("h011"), _T_146) @[Mux.scala 87:16]
            node _T_148 = mux(_T_141, UInt<5>("h015"), _T_147) @[Mux.scala 87:16]
            node _T_149 = mux(_T_138, UInt<5>("h013"), _T_148) @[Mux.scala 87:16]
            io.operation <= _T_149 @[alucontrol.scala 97:18]
            skip @[alucontrol.scala 96:32]
          else : @[alucontrol.scala 107:31]
            node _T_150 = eq(io.aluop, UInt<3>("h05")) @[alucontrol.scala 107:22]
            when _T_150 : @[alucontrol.scala 107:31]
              io.operation <= UInt<1>("h01") @[alucontrol.scala 108:18]
              skip @[alucontrol.scala 107:31]
    
  module ALU : 
    input clock : Clock
    input reset : Reset
    output io : {flip operation : UInt<5>, flip operand1 : UInt<64>, flip operand2 : UInt<64>, result : UInt<64>}
    
    node operand1_32 = bits(io.operand1, 31, 0) @[alu.scala 47:32]
    node operand2_32 = bits(io.operand2, 31, 0) @[alu.scala 48:32]
    io.result <= UInt<1>("h00") @[alu.scala 50:13]
    node _T = eq(io.operation, UInt<1>("h01")) @[alu.scala 52:22]
    when _T : @[alu.scala 52:38]
      node _T_1 = add(io.operand1, io.operand2) @[alu.scala 53:30]
      node _T_2 = tail(_T_1, 1) @[alu.scala 53:30]
      io.result <= _T_2 @[alu.scala 53:15]
      skip @[alu.scala 52:38]
    else : @[alu.scala 55:43]
      node _T_3 = eq(io.operation, UInt<1>("h00")) @[alu.scala 55:27]
      when _T_3 : @[alu.scala 55:43]
        node _T_4 = add(operand1_32, operand2_32) @[alu.scala 56:47]
        node _T_5 = tail(_T_4, 1) @[alu.scala 56:47]
        node _T_6 = bits(_T_5, 31, 31) @[alu.scala 46:61]
        node _T_7 = bits(_T_6, 0, 0) @[Bitwise.scala 72:15]
        node _T_8 = mux(_T_7, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
        node _T_9 = bits(_T_5, 31, 0) @[alu.scala 46:73]
        node _T_10 = cat(_T_8, _T_9) @[Cat.scala 30:58]
        io.result <= _T_10 @[alu.scala 56:15]
        skip @[alu.scala 55:43]
      else : @[alu.scala 58:43]
        node _T_11 = eq(io.operation, UInt<3>("h04")) @[alu.scala 58:27]
        when _T_11 : @[alu.scala 58:43]
          node _T_12 = sub(io.operand1, io.operand2) @[alu.scala 59:30]
          node _T_13 = tail(_T_12, 1) @[alu.scala 59:30]
          io.result <= _T_13 @[alu.scala 59:15]
          skip @[alu.scala 58:43]
        else : @[alu.scala 61:43]
          node _T_14 = eq(io.operation, UInt<2>("h02")) @[alu.scala 61:27]
          when _T_14 : @[alu.scala 61:43]
            node _T_15 = sub(operand1_32, operand2_32) @[alu.scala 62:47]
            node _T_16 = tail(_T_15, 1) @[alu.scala 62:47]
            node _T_17 = bits(_T_16, 31, 31) @[alu.scala 46:61]
            node _T_18 = bits(_T_17, 0, 0) @[Bitwise.scala 72:15]
            node _T_19 = mux(_T_18, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
            node _T_20 = bits(_T_16, 31, 0) @[alu.scala 46:73]
            node _T_21 = cat(_T_19, _T_20) @[Cat.scala 30:58]
            io.result <= _T_21 @[alu.scala 62:15]
            skip @[alu.scala 61:43]
          else : @[alu.scala 64:43]
            node _T_22 = eq(io.operation, UInt<3>("h06")) @[alu.scala 64:27]
            when _T_22 : @[alu.scala 64:43]
              node _T_23 = mul(io.operand1, io.operand2) @[alu.scala 65:30]
              io.result <= _T_23 @[alu.scala 65:15]
              skip @[alu.scala 64:43]
            else : @[alu.scala 67:43]
              node _T_24 = eq(io.operation, UInt<3>("h05")) @[alu.scala 67:27]
              when _T_24 : @[alu.scala 67:43]
                wire _T_25 : SInt<32> @[alu.scala 68:26]
                node _T_26 = asSInt(operand1_32) @[alu.scala 69:31]
                node _T_27 = asSInt(operand2_32) @[alu.scala 69:52]
                node _T_28 = mul(_T_26, _T_27) @[alu.scala 69:38]
                _T_25 <= _T_28 @[alu.scala 69:16]
                node _T_29 = asUInt(_T_25) @[alu.scala 70:46]
                node _T_30 = bits(_T_29, 31, 31) @[alu.scala 46:61]
                node _T_31 = bits(_T_30, 0, 0) @[Bitwise.scala 72:15]
                node _T_32 = mux(_T_31, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                node _T_33 = bits(_T_29, 31, 0) @[alu.scala 46:73]
                node _T_34 = cat(_T_32, _T_33) @[Cat.scala 30:58]
                io.result <= _T_34 @[alu.scala 70:15]
                skip @[alu.scala 67:43]
              else : @[alu.scala 72:43]
                node _T_35 = eq(io.operation, UInt<3>("h07")) @[alu.scala 72:27]
                when _T_35 : @[alu.scala 72:43]
                  node _T_36 = eq(io.operand1, UInt<1>("h00")) @[alu.scala 74:24]
                  node _T_37 = eq(io.operand2, UInt<1>("h00")) @[alu.scala 74:49]
                  node _T_38 = or(_T_36, _T_37) @[alu.scala 74:33]
                  when _T_38 : @[alu.scala 74:59]
                    io.result <= UInt<1>("h00") @[alu.scala 75:17]
                    skip @[alu.scala 74:59]
                  else : @[alu.scala 77:16]
                    node _T_39 = asSInt(io.operand1) @[alu.scala 78:45]
                    node _T_40 = lt(_T_39, asSInt(UInt<1>("h00"))) @[alu.scala 78:55]
                    node _T_41 = sub(asSInt(UInt<1>("h00")), _T_39) @[alu.scala 78:55]
                    node _T_42 = tail(_T_41, 1) @[alu.scala 78:55]
                    node _T_43 = asSInt(_T_42) @[alu.scala 78:55]
                    node _T_44 = mux(_T_40, _T_43, _T_39) @[alu.scala 78:55]
                    node _T_45 = asUInt(_T_44) @[alu.scala 78:58]
                    node _T_46 = asSInt(io.operand2) @[alu.scala 78:78]
                    node _T_47 = lt(_T_46, asSInt(UInt<1>("h00"))) @[alu.scala 78:88]
                    node _T_48 = sub(asSInt(UInt<1>("h00")), _T_46) @[alu.scala 78:88]
                    node _T_49 = tail(_T_48, 1) @[alu.scala 78:88]
                    node _T_50 = asSInt(_T_49) @[alu.scala 78:88]
                    node _T_51 = mux(_T_47, _T_50, _T_46) @[alu.scala 78:88]
                    node _T_52 = asUInt(_T_51) @[alu.scala 78:91]
                    node _T_53 = bits(_T_45, 63, 32) @[alu.scala 32:16]
                    node _T_54 = bits(_T_45, 31, 0) @[alu.scala 33:16]
                    node _T_55 = bits(_T_52, 63, 32) @[alu.scala 34:16]
                    node _T_56 = bits(_T_52, 31, 0) @[alu.scala 35:16]
                    wire _T_57 : UInt<64> @[alu.scala 36:21]
                    node _T_58 = mul(_T_53, _T_55) @[alu.scala 37:15]
                    node _T_59 = mul(_T_53, _T_56) @[alu.scala 37:23]
                    node _T_60 = shr(_T_59, 32) @[alu.scala 37:27]
                    node _T_61 = add(_T_58, _T_60) @[alu.scala 37:18]
                    node _T_62 = tail(_T_61, 1) @[alu.scala 37:18]
                    node _T_63 = mul(_T_54, _T_55) @[alu.scala 37:39]
                    node _T_64 = shr(_T_63, 32) @[alu.scala 37:43]
                    node _T_65 = add(_T_62, _T_64) @[alu.scala 37:34]
                    node _T_66 = tail(_T_65, 1) @[alu.scala 37:34]
                    _T_57 <= _T_66 @[alu.scala 37:11]
                    wire _T_67 : UInt<64> @[alu.scala 38:20]
                    node _T_68 = mul(_T_53, _T_56) @[alu.scala 39:16]
                    node _T_69 = shl(UInt<1>("h01"), 32) @[alu.scala 39:27]
                    node _T_70 = rem(_T_68, _T_69) @[alu.scala 39:20]
                    node _T_71 = mul(_T_54, _T_55) @[alu.scala 39:39]
                    node _T_72 = shl(UInt<1>("h01"), 32) @[alu.scala 39:50]
                    node _T_73 = rem(_T_71, _T_72) @[alu.scala 39:43]
                    node _T_74 = add(_T_70, _T_73) @[alu.scala 39:35]
                    node _T_75 = tail(_T_74, 1) @[alu.scala 39:35]
                    node _T_76 = mul(_T_54, _T_56) @[alu.scala 39:62]
                    node _T_77 = shr(_T_76, 32) @[alu.scala 39:66]
                    node _T_78 = add(_T_75, _T_77) @[alu.scala 39:57]
                    node _T_79 = tail(_T_78, 1) @[alu.scala 39:57]
                    _T_67 <= _T_79 @[alu.scala 39:10]
                    wire _T_80 : UInt<64> @[alu.scala 40:22]
                    node _T_81 = shr(_T_67, 32) @[alu.scala 41:29]
                    node _T_82 = add(_T_57, _T_81) @[alu.scala 41:21]
                    node _T_83 = tail(_T_82, 1) @[alu.scala 41:21]
                    _T_80 <= _T_83 @[alu.scala 41:12]
                    node _T_84 = asSInt(io.operand1) @[alu.scala 79:27]
                    node _T_85 = gt(_T_84, asSInt(UInt<1>("h00"))) @[alu.scala 79:34]
                    node _T_86 = asSInt(io.operand2) @[alu.scala 79:57]
                    node _T_87 = gt(_T_86, asSInt(UInt<1>("h00"))) @[alu.scala 79:64]
                    node _T_88 = and(_T_85, _T_87) @[alu.scala 79:41]
                    node _T_89 = asSInt(io.operand1) @[alu.scala 79:90]
                    node _T_90 = leq(_T_89, asSInt(UInt<1>("h00"))) @[alu.scala 79:97]
                    node _T_91 = asSInt(io.operand2) @[alu.scala 79:121]
                    node _T_92 = leq(_T_91, asSInt(UInt<1>("h00"))) @[alu.scala 79:128]
                    node _T_93 = and(_T_90, _T_92) @[alu.scala 79:105]
                    node _T_94 = or(_T_88, _T_93) @[alu.scala 79:72]
                    when _T_94 : @[alu.scala 79:139]
                      io.result <= _T_80 @[alu.scala 80:19]
                      skip @[alu.scala 79:139]
                    else : @[alu.scala 82:18]
                      node _T_95 = add(_T_80, UInt<1>("h01")) @[alu.scala 83:32]
                      node _T_96 = tail(_T_95, 1) @[alu.scala 83:32]
                      node _T_97 = sub(UInt<1>("h00"), _T_96) @[alu.scala 83:23]
                      node _T_98 = tail(_T_97, 1) @[alu.scala 83:23]
                      io.result <= _T_98 @[alu.scala 83:19]
                      skip @[alu.scala 82:18]
                    skip @[alu.scala 77:16]
                  skip @[alu.scala 72:43]
                else : @[alu.scala 91:43]
                  node _T_99 = eq(io.operation, UInt<4>("h08")) @[alu.scala 91:27]
                  when _T_99 : @[alu.scala 91:43]
                    node _T_100 = bits(io.operand1, 63, 32) @[alu.scala 32:16]
                    node _T_101 = bits(io.operand1, 31, 0) @[alu.scala 33:16]
                    node _T_102 = bits(io.operand2, 63, 32) @[alu.scala 34:16]
                    node _T_103 = bits(io.operand2, 31, 0) @[alu.scala 35:16]
                    wire _T_104 : UInt<64> @[alu.scala 36:21]
                    node _T_105 = mul(_T_100, _T_102) @[alu.scala 37:15]
                    node _T_106 = mul(_T_100, _T_103) @[alu.scala 37:23]
                    node _T_107 = shr(_T_106, 32) @[alu.scala 37:27]
                    node _T_108 = add(_T_105, _T_107) @[alu.scala 37:18]
                    node _T_109 = tail(_T_108, 1) @[alu.scala 37:18]
                    node _T_110 = mul(_T_101, _T_102) @[alu.scala 37:39]
                    node _T_111 = shr(_T_110, 32) @[alu.scala 37:43]
                    node _T_112 = add(_T_109, _T_111) @[alu.scala 37:34]
                    node _T_113 = tail(_T_112, 1) @[alu.scala 37:34]
                    _T_104 <= _T_113 @[alu.scala 37:11]
                    wire _T_114 : UInt<64> @[alu.scala 38:20]
                    node _T_115 = mul(_T_100, _T_103) @[alu.scala 39:16]
                    node _T_116 = shl(UInt<1>("h01"), 32) @[alu.scala 39:27]
                    node _T_117 = rem(_T_115, _T_116) @[alu.scala 39:20]
                    node _T_118 = mul(_T_101, _T_102) @[alu.scala 39:39]
                    node _T_119 = shl(UInt<1>("h01"), 32) @[alu.scala 39:50]
                    node _T_120 = rem(_T_118, _T_119) @[alu.scala 39:43]
                    node _T_121 = add(_T_117, _T_120) @[alu.scala 39:35]
                    node _T_122 = tail(_T_121, 1) @[alu.scala 39:35]
                    node _T_123 = mul(_T_101, _T_103) @[alu.scala 39:62]
                    node _T_124 = shr(_T_123, 32) @[alu.scala 39:66]
                    node _T_125 = add(_T_122, _T_124) @[alu.scala 39:57]
                    node _T_126 = tail(_T_125, 1) @[alu.scala 39:57]
                    _T_114 <= _T_126 @[alu.scala 39:10]
                    wire _T_127 : UInt<64> @[alu.scala 40:22]
                    node _T_128 = shr(_T_114, 32) @[alu.scala 41:29]
                    node _T_129 = add(_T_104, _T_128) @[alu.scala 41:21]
                    node _T_130 = tail(_T_129, 1) @[alu.scala 41:21]
                    _T_127 <= _T_130 @[alu.scala 41:12]
                    io.result <= _T_127 @[alu.scala 92:15]
                    skip @[alu.scala 91:43]
                  else : @[alu.scala 98:43]
                    node _T_131 = eq(io.operation, UInt<4>("h0b")) @[alu.scala 98:27]
                    when _T_131 : @[alu.scala 98:43]
                      node _T_132 = eq(io.operand2, UInt<1>("h00")) @[alu.scala 99:23]
                      when _T_132 : @[alu.scala 99:32]
                        node _T_133 = asUInt(asSInt(UInt<64>("h0ffffffffffffffff"))) @[alu.scala 100:33]
                        io.result <= _T_133 @[alu.scala 100:17]
                        skip @[alu.scala 99:32]
                      else : @[alu.scala 102:94]
                        node _T_134 = asSInt(io.operand1) @[alu.scala 102:29]
                        node _T_135 = shl(asSInt(UInt<64>("h0ffffffffffffffff")), 63) @[alu.scala 102:53]
                        node _T_136 = eq(_T_134, _T_135) @[alu.scala 102:36]
                        node _T_137 = asSInt(io.operand2) @[alu.scala 102:76]
                        node _T_138 = eq(_T_137, asSInt(UInt<1>("h01"))) @[alu.scala 102:83]
                        node _T_139 = and(_T_136, _T_138) @[alu.scala 102:60]
                        when _T_139 : @[alu.scala 102:94]
                          io.result <= io.operand1 @[alu.scala 103:17]
                          skip @[alu.scala 102:94]
                        else : @[alu.scala 105:16]
                          node _T_140 = asSInt(io.operand1) @[alu.scala 107:33]
                          node _T_141 = asSInt(io.operand2) @[alu.scala 107:54]
                          node _T_142 = div(_T_140, _T_141) @[alu.scala 107:40]
                          node _T_143 = asUInt(_T_142) @[alu.scala 107:62]
                          io.result <= _T_143 @[alu.scala 107:17]
                          skip @[alu.scala 105:16]
                      skip @[alu.scala 98:43]
                    else : @[alu.scala 110:43]
                      node _T_144 = eq(io.operation, UInt<4>("h0a")) @[alu.scala 110:27]
                      when _T_144 : @[alu.scala 110:43]
                        node _T_145 = eq(io.operand2, UInt<1>("h00")) @[alu.scala 111:23]
                        when _T_145 : @[alu.scala 111:32]
                          node _T_146 = asUInt(asSInt(UInt<64>("h0ffffffffffffffff"))) @[alu.scala 112:33]
                          io.result <= _T_146 @[alu.scala 112:17]
                          skip @[alu.scala 111:32]
                        else : @[alu.scala 114:16]
                          node _T_147 = div(io.operand1, io.operand2) @[alu.scala 115:32]
                          io.result <= _T_147 @[alu.scala 115:17]
                          skip @[alu.scala 114:16]
                        skip @[alu.scala 110:43]
                      else : @[alu.scala 118:43]
                        node _T_148 = eq(io.operation, UInt<4>("h09")) @[alu.scala 118:27]
                        when _T_148 : @[alu.scala 118:43]
                          node _T_149 = eq(operand2_32, UInt<1>("h00")) @[alu.scala 119:23]
                          when _T_149 : @[alu.scala 119:32]
                            node _T_150 = asUInt(asSInt(UInt<64>("h0ffffffffffffffff"))) @[alu.scala 120:33]
                            io.result <= _T_150 @[alu.scala 120:17]
                            skip @[alu.scala 119:32]
                          else : @[alu.scala 122:96]
                            node _T_151 = asSInt(operand1_32) @[alu.scala 122:29]
                            node _T_152 = shl(asSInt(UInt<32>("h0ffffffff")), 31) @[alu.scala 122:54]
                            node _T_153 = eq(_T_151, _T_152) @[alu.scala 122:36]
                            node _T_154 = asSInt(operand2_32) @[alu.scala 122:78]
                            node _T_155 = eq(_T_154, asSInt(UInt<1>("h01"))) @[alu.scala 122:85]
                            node _T_156 = and(_T_153, _T_155) @[alu.scala 122:62]
                            when _T_156 : @[alu.scala 122:96]
                              node _T_157 = bits(operand1_32, 31, 31) @[alu.scala 46:61]
                              node _T_158 = bits(_T_157, 0, 0) @[Bitwise.scala 72:15]
                              node _T_159 = mux(_T_158, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                              node _T_160 = bits(operand1_32, 31, 0) @[alu.scala 46:73]
                              node _T_161 = cat(_T_159, _T_160) @[Cat.scala 30:58]
                              io.result <= _T_161 @[alu.scala 123:17]
                              skip @[alu.scala 122:96]
                            else : @[alu.scala 125:16]
                              node _T_162 = asSInt(operand1_32) @[alu.scala 126:50]
                              node _T_163 = asSInt(operand2_32) @[alu.scala 126:71]
                              node _T_164 = div(_T_162, _T_163) @[alu.scala 126:57]
                              node _T_165 = asUInt(_T_164) @[alu.scala 126:79]
                              node _T_166 = bits(_T_165, 31, 31) @[alu.scala 46:61]
                              node _T_167 = bits(_T_166, 0, 0) @[Bitwise.scala 72:15]
                              node _T_168 = mux(_T_167, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                              node _T_169 = bits(_T_165, 31, 0) @[alu.scala 46:73]
                              node _T_170 = cat(_T_168, _T_169) @[Cat.scala 30:58]
                              io.result <= _T_170 @[alu.scala 126:17]
                              skip @[alu.scala 125:16]
                          skip @[alu.scala 118:43]
                        else : @[alu.scala 129:43]
                          node _T_171 = eq(io.operation, UInt<4>("h0c")) @[alu.scala 129:27]
                          when _T_171 : @[alu.scala 129:43]
                            node _T_172 = eq(operand2_32, UInt<1>("h00")) @[alu.scala 130:23]
                            when _T_172 : @[alu.scala 130:32]
                              node _T_173 = asUInt(asSInt(UInt<64>("h0ffffffffffffffff"))) @[alu.scala 131:33]
                              io.result <= _T_173 @[alu.scala 131:17]
                              skip @[alu.scala 130:32]
                            else : @[alu.scala 133:16]
                              node _T_174 = div(operand1_32, operand2_32) @[alu.scala 134:49]
                              node _T_175 = bits(_T_174, 31, 31) @[alu.scala 46:61]
                              node _T_176 = bits(_T_175, 0, 0) @[Bitwise.scala 72:15]
                              node _T_177 = mux(_T_176, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                              node _T_178 = bits(_T_174, 31, 0) @[alu.scala 46:73]
                              node _T_179 = cat(_T_177, _T_178) @[Cat.scala 30:58]
                              io.result <= _T_179 @[alu.scala 134:17]
                              skip @[alu.scala 133:16]
                            skip @[alu.scala 129:43]
                          else : @[alu.scala 137:43]
                            node _T_180 = eq(io.operation, UInt<4>("h0d")) @[alu.scala 137:27]
                            when _T_180 : @[alu.scala 137:43]
                              node _T_181 = and(io.operand1, io.operand2) @[alu.scala 138:30]
                              io.result <= _T_181 @[alu.scala 138:15]
                              skip @[alu.scala 137:43]
                            else : @[alu.scala 140:43]
                              node _T_182 = eq(io.operation, UInt<4>("h0e")) @[alu.scala 140:27]
                              when _T_182 : @[alu.scala 140:43]
                                node _T_183 = or(io.operand1, io.operand2) @[alu.scala 141:30]
                                io.result <= _T_183 @[alu.scala 141:15]
                                skip @[alu.scala 140:43]
                              else : @[alu.scala 143:43]
                                node _T_184 = eq(io.operation, UInt<4>("h0f")) @[alu.scala 143:27]
                                when _T_184 : @[alu.scala 143:43]
                                  node _T_185 = xor(io.operand1, io.operand2) @[alu.scala 144:30]
                                  io.result <= _T_185 @[alu.scala 144:15]
                                  skip @[alu.scala 143:43]
                                else : @[alu.scala 146:43]
                                  node _T_186 = eq(io.operation, UInt<5>("h010")) @[alu.scala 146:27]
                                  when _T_186 : @[alu.scala 146:43]
                                    node _T_187 = asSInt(io.operand1) @[alu.scala 147:31]
                                    node _T_188 = bits(io.operand2, 5, 0) @[alu.scala 147:52]
                                    node _T_189 = dshr(_T_187, _T_188) @[alu.scala 147:38]
                                    node _T_190 = asUInt(_T_189) @[alu.scala 147:60]
                                    io.result <= _T_190 @[alu.scala 147:15]
                                    skip @[alu.scala 146:43]
                                  else : @[alu.scala 149:43]
                                    node _T_191 = eq(io.operation, UInt<5>("h011")) @[alu.scala 149:27]
                                    when _T_191 : @[alu.scala 149:43]
                                      node _T_192 = asSInt(operand1_32) @[alu.scala 150:48]
                                      node _T_193 = bits(operand2_32, 4, 0) @[alu.scala 150:69]
                                      node _T_194 = dshr(_T_192, _T_193) @[alu.scala 150:55]
                                      node _T_195 = asUInt(_T_194) @[alu.scala 150:77]
                                      node _T_196 = bits(_T_195, 31, 31) @[alu.scala 46:61]
                                      node _T_197 = bits(_T_196, 0, 0) @[Bitwise.scala 72:15]
                                      node _T_198 = mux(_T_197, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                      node _T_199 = bits(_T_195, 31, 0) @[alu.scala 46:73]
                                      node _T_200 = cat(_T_198, _T_199) @[Cat.scala 30:58]
                                      io.result <= _T_200 @[alu.scala 150:15]
                                      skip @[alu.scala 149:43]
                                    else : @[alu.scala 153:43]
                                      node _T_201 = eq(io.operation, UInt<5>("h012")) @[alu.scala 153:27]
                                      when _T_201 : @[alu.scala 153:43]
                                        node _T_202 = bits(io.operand2, 5, 0) @[alu.scala 154:44]
                                        node _T_203 = dshl(io.operand1, _T_202) @[alu.scala 154:30]
                                        io.result <= _T_203 @[alu.scala 154:15]
                                        skip @[alu.scala 153:43]
                                      else : @[alu.scala 156:43]
                                        node _T_204 = eq(io.operation, UInt<5>("h013")) @[alu.scala 156:27]
                                        when _T_204 : @[alu.scala 156:43]
                                          node _T_205 = bits(operand2_32, 4, 0) @[alu.scala 157:61]
                                          node _T_206 = dshl(operand1_32, _T_205) @[alu.scala 157:47]
                                          node _T_207 = bits(_T_206, 31, 31) @[alu.scala 46:61]
                                          node _T_208 = bits(_T_207, 0, 0) @[Bitwise.scala 72:15]
                                          node _T_209 = mux(_T_208, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                          node _T_210 = bits(_T_206, 31, 0) @[alu.scala 46:73]
                                          node _T_211 = cat(_T_209, _T_210) @[Cat.scala 30:58]
                                          io.result <= _T_211 @[alu.scala 157:15]
                                          skip @[alu.scala 156:43]
                                        else : @[alu.scala 159:43]
                                          node _T_212 = eq(io.operation, UInt<5>("h014")) @[alu.scala 159:27]
                                          when _T_212 : @[alu.scala 159:43]
                                            node _T_213 = bits(io.operand2, 5, 0) @[alu.scala 160:44]
                                            node _T_214 = dshr(io.operand1, _T_213) @[alu.scala 160:30]
                                            io.result <= _T_214 @[alu.scala 160:15]
                                            skip @[alu.scala 159:43]
                                          else : @[alu.scala 162:43]
                                            node _T_215 = eq(io.operation, UInt<5>("h015")) @[alu.scala 162:27]
                                            when _T_215 : @[alu.scala 162:43]
                                              node _T_216 = bits(operand2_32, 4, 0) @[alu.scala 163:61]
                                              node _T_217 = dshr(operand1_32, _T_216) @[alu.scala 163:47]
                                              node _T_218 = bits(_T_217, 31, 31) @[alu.scala 46:61]
                                              node _T_219 = bits(_T_218, 0, 0) @[Bitwise.scala 72:15]
                                              node _T_220 = mux(_T_219, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                              node _T_221 = bits(_T_217, 31, 0) @[alu.scala 46:73]
                                              node _T_222 = cat(_T_220, _T_221) @[Cat.scala 30:58]
                                              io.result <= _T_222 @[alu.scala 163:15]
                                              skip @[alu.scala 162:43]
                                            else : @[alu.scala 165:43]
                                              node _T_223 = eq(io.operation, UInt<5>("h016")) @[alu.scala 165:27]
                                              when _T_223 : @[alu.scala 165:43]
                                                node _T_224 = asSInt(io.operand1) @[alu.scala 166:31]
                                                node _T_225 = asSInt(io.operand2) @[alu.scala 166:52]
                                                node _T_226 = lt(_T_224, _T_225) @[alu.scala 166:38]
                                                io.result <= _T_226 @[alu.scala 166:15]
                                                skip @[alu.scala 165:43]
                                              else : @[alu.scala 168:43]
                                                node _T_227 = eq(io.operation, UInt<5>("h017")) @[alu.scala 168:27]
                                                when _T_227 : @[alu.scala 168:43]
                                                  node _T_228 = lt(io.operand1, io.operand2) @[alu.scala 169:38]
                                                  io.result <= _T_228 @[alu.scala 169:15]
                                                  skip @[alu.scala 168:43]
                                                else : @[alu.scala 171:43]
                                                  node _T_229 = eq(io.operation, UInt<5>("h018")) @[alu.scala 171:27]
                                                  when _T_229 : @[alu.scala 171:43]
                                                    node _T_230 = eq(io.operand1, UInt<1>("h00")) @[alu.scala 173:24]
                                                    node _T_231 = eq(io.operand2, UInt<1>("h00")) @[alu.scala 173:49]
                                                    node _T_232 = or(_T_230, _T_231) @[alu.scala 173:33]
                                                    when _T_232 : @[alu.scala 173:59]
                                                      io.result <= UInt<1>("h00") @[alu.scala 174:17]
                                                      skip @[alu.scala 173:59]
                                                    else : @[alu.scala 176:16]
                                                      node _T_233 = asSInt(io.operand1) @[alu.scala 177:45]
                                                      node _T_234 = lt(_T_233, asSInt(UInt<1>("h00"))) @[alu.scala 177:55]
                                                      node _T_235 = sub(asSInt(UInt<1>("h00")), _T_233) @[alu.scala 177:55]
                                                      node _T_236 = tail(_T_235, 1) @[alu.scala 177:55]
                                                      node _T_237 = asSInt(_T_236) @[alu.scala 177:55]
                                                      node _T_238 = mux(_T_234, _T_237, _T_233) @[alu.scala 177:55]
                                                      node _T_239 = asUInt(_T_238) @[alu.scala 177:58]
                                                      node _T_240 = bits(_T_239, 63, 32) @[alu.scala 32:16]
                                                      node _T_241 = bits(_T_239, 31, 0) @[alu.scala 33:16]
                                                      node _T_242 = bits(io.operand2, 63, 32) @[alu.scala 34:16]
                                                      node _T_243 = bits(io.operand2, 31, 0) @[alu.scala 35:16]
                                                      wire _T_244 : UInt<64> @[alu.scala 36:21]
                                                      node _T_245 = mul(_T_240, _T_242) @[alu.scala 37:15]
                                                      node _T_246 = mul(_T_240, _T_243) @[alu.scala 37:23]
                                                      node _T_247 = shr(_T_246, 32) @[alu.scala 37:27]
                                                      node _T_248 = add(_T_245, _T_247) @[alu.scala 37:18]
                                                      node _T_249 = tail(_T_248, 1) @[alu.scala 37:18]
                                                      node _T_250 = mul(_T_241, _T_242) @[alu.scala 37:39]
                                                      node _T_251 = shr(_T_250, 32) @[alu.scala 37:43]
                                                      node _T_252 = add(_T_249, _T_251) @[alu.scala 37:34]
                                                      node _T_253 = tail(_T_252, 1) @[alu.scala 37:34]
                                                      _T_244 <= _T_253 @[alu.scala 37:11]
                                                      wire _T_254 : UInt<64> @[alu.scala 38:20]
                                                      node _T_255 = mul(_T_240, _T_243) @[alu.scala 39:16]
                                                      node _T_256 = shl(UInt<1>("h01"), 32) @[alu.scala 39:27]
                                                      node _T_257 = rem(_T_255, _T_256) @[alu.scala 39:20]
                                                      node _T_258 = mul(_T_241, _T_242) @[alu.scala 39:39]
                                                      node _T_259 = shl(UInt<1>("h01"), 32) @[alu.scala 39:50]
                                                      node _T_260 = rem(_T_258, _T_259) @[alu.scala 39:43]
                                                      node _T_261 = add(_T_257, _T_260) @[alu.scala 39:35]
                                                      node _T_262 = tail(_T_261, 1) @[alu.scala 39:35]
                                                      node _T_263 = mul(_T_241, _T_243) @[alu.scala 39:62]
                                                      node _T_264 = shr(_T_263, 32) @[alu.scala 39:66]
                                                      node _T_265 = add(_T_262, _T_264) @[alu.scala 39:57]
                                                      node _T_266 = tail(_T_265, 1) @[alu.scala 39:57]
                                                      _T_254 <= _T_266 @[alu.scala 39:10]
                                                      wire _T_267 : UInt<64> @[alu.scala 40:22]
                                                      node _T_268 = shr(_T_254, 32) @[alu.scala 41:29]
                                                      node _T_269 = add(_T_244, _T_268) @[alu.scala 41:21]
                                                      node _T_270 = tail(_T_269, 1) @[alu.scala 41:21]
                                                      _T_267 <= _T_270 @[alu.scala 41:12]
                                                      node _T_271 = asSInt(io.operand1) @[alu.scala 178:25]
                                                      node _T_272 = geq(_T_271, asSInt(UInt<1>("h00"))) @[alu.scala 178:32]
                                                      when _T_272 : @[alu.scala 178:40]
                                                        io.result <= _T_267 @[alu.scala 179:19]
                                                        skip @[alu.scala 178:40]
                                                      else : @[alu.scala 181:18]
                                                        node _T_273 = add(_T_267, UInt<1>("h01")) @[alu.scala 182:32]
                                                        node _T_274 = tail(_T_273, 1) @[alu.scala 182:32]
                                                        node _T_275 = sub(UInt<1>("h00"), _T_274) @[alu.scala 182:23]
                                                        node _T_276 = tail(_T_275, 1) @[alu.scala 182:23]
                                                        io.result <= _T_276 @[alu.scala 182:19]
                                                        skip @[alu.scala 181:18]
                                                      skip @[alu.scala 176:16]
                                                    skip @[alu.scala 171:43]
                                                  else : @[alu.scala 190:43]
                                                    node _T_277 = eq(io.operation, UInt<5>("h019")) @[alu.scala 190:27]
                                                    when _T_277 : @[alu.scala 190:43]
                                                      node _T_278 = eq(io.operand2, UInt<1>("h00")) @[alu.scala 191:23]
                                                      when _T_278 : @[alu.scala 191:32]
                                                        node _T_279 = bits(operand1_32, 31, 31) @[alu.scala 46:61]
                                                        node _T_280 = bits(_T_279, 0, 0) @[Bitwise.scala 72:15]
                                                        node _T_281 = mux(_T_280, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                                        node _T_282 = bits(operand1_32, 31, 0) @[alu.scala 46:73]
                                                        node _T_283 = cat(_T_281, _T_282) @[Cat.scala 30:58]
                                                        io.result <= _T_283 @[alu.scala 192:17]
                                                        skip @[alu.scala 191:32]
                                                      else : @[alu.scala 194:16]
                                                        node _T_284 = rem(operand1_32, operand2_32) @[alu.scala 195:49]
                                                        node _T_285 = bits(_T_284, 31, 31) @[alu.scala 46:61]
                                                        node _T_286 = bits(_T_285, 0, 0) @[Bitwise.scala 72:15]
                                                        node _T_287 = mux(_T_286, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                                        node _T_288 = bits(_T_284, 31, 0) @[alu.scala 46:73]
                                                        node _T_289 = cat(_T_287, _T_288) @[Cat.scala 30:58]
                                                        io.result <= _T_289 @[alu.scala 195:17]
                                                        skip @[alu.scala 194:16]
                                                      skip @[alu.scala 190:43]
                                                    else : @[alu.scala 198:43]
                                                      node _T_290 = eq(io.operation, UInt<5>("h01a")) @[alu.scala 198:27]
                                                      when _T_290 : @[alu.scala 198:43]
                                                        node _T_291 = eq(operand2_32, UInt<1>("h00")) @[alu.scala 199:23]
                                                        when _T_291 : @[alu.scala 199:32]
                                                          node _T_292 = bits(operand1_32, 31, 31) @[alu.scala 46:61]
                                                          node _T_293 = bits(_T_292, 0, 0) @[Bitwise.scala 72:15]
                                                          node _T_294 = mux(_T_293, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                                          node _T_295 = bits(operand1_32, 31, 0) @[alu.scala 46:73]
                                                          node _T_296 = cat(_T_294, _T_295) @[Cat.scala 30:58]
                                                          io.result <= _T_296 @[alu.scala 200:17]
                                                          skip @[alu.scala 199:32]
                                                        else : @[alu.scala 202:98]
                                                          node _T_297 = asSInt(operand1_32) @[alu.scala 202:29]
                                                          node _T_298 = shl(asSInt(UInt<32>("h0ffffffff")), 31) @[alu.scala 202:56]
                                                          node _T_299 = eq(_T_297, _T_298) @[alu.scala 202:36]
                                                          node _T_300 = asSInt(operand2_32) @[alu.scala 202:80]
                                                          node _T_301 = eq(_T_300, asSInt(UInt<1>("h01"))) @[alu.scala 202:87]
                                                          node _T_302 = and(_T_299, _T_301) @[alu.scala 202:64]
                                                          when _T_302 : @[alu.scala 202:98]
                                                            io.result <= UInt<1>("h00") @[alu.scala 203:17]
                                                            skip @[alu.scala 202:98]
                                                          else : @[alu.scala 205:16]
                                                            node _T_303 = asSInt(operand1_32) @[alu.scala 206:50]
                                                            node _T_304 = asSInt(operand2_32) @[alu.scala 206:71]
                                                            node _T_305 = rem(_T_303, _T_304) @[alu.scala 206:57]
                                                            node _T_306 = asUInt(_T_305) @[alu.scala 206:79]
                                                            node _T_307 = bits(_T_306, 31, 31) @[alu.scala 46:61]
                                                            node _T_308 = bits(_T_307, 0, 0) @[Bitwise.scala 72:15]
                                                            node _T_309 = mux(_T_308, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                                                            node _T_310 = bits(_T_306, 31, 0) @[alu.scala 46:73]
                                                            node _T_311 = cat(_T_309, _T_310) @[Cat.scala 30:58]
                                                            io.result <= _T_311 @[alu.scala 206:17]
                                                            skip @[alu.scala 205:16]
                                                        skip @[alu.scala 198:43]
                                                      else : @[alu.scala 209:43]
                                                        node _T_312 = eq(io.operation, UInt<5>("h01b")) @[alu.scala 209:27]
                                                        when _T_312 : @[alu.scala 209:43]
                                                          node _T_313 = eq(io.operand2, UInt<1>("h00")) @[alu.scala 210:23]
                                                          when _T_313 : @[alu.scala 210:32]
                                                            io.result <= io.operand1 @[alu.scala 211:17]
                                                            skip @[alu.scala 210:32]
                                                          else : @[alu.scala 213:16]
                                                            node _T_314 = rem(io.operand1, io.operand2) @[alu.scala 214:32]
                                                            io.result <= _T_314 @[alu.scala 214:17]
                                                            skip @[alu.scala 213:16]
                                                          skip @[alu.scala 209:43]
                                                        else : @[alu.scala 217:43]
                                                          node _T_315 = eq(io.operation, UInt<5>("h01c")) @[alu.scala 217:27]
                                                          when _T_315 : @[alu.scala 217:43]
                                                            node _T_316 = eq(io.operand2, UInt<1>("h00")) @[alu.scala 218:23]
                                                            when _T_316 : @[alu.scala 218:32]
                                                              io.result <= io.operand1 @[alu.scala 219:17]
                                                              skip @[alu.scala 218:32]
                                                            else : @[alu.scala 221:98]
                                                              node _T_317 = asSInt(io.operand1) @[alu.scala 221:29]
                                                              node _T_318 = shl(asSInt(UInt<64>("h0ffffffffffffffff")), 63) @[alu.scala 221:56]
                                                              node _T_319 = eq(_T_317, _T_318) @[alu.scala 221:36]
                                                              node _T_320 = asSInt(io.operand2) @[alu.scala 221:80]
                                                              node _T_321 = eq(_T_320, asSInt(UInt<1>("h01"))) @[alu.scala 221:87]
                                                              node _T_322 = and(_T_319, _T_321) @[alu.scala 221:64]
                                                              when _T_322 : @[alu.scala 221:98]
                                                                io.result <= UInt<1>("h00") @[alu.scala 222:17]
                                                                skip @[alu.scala 221:98]
                                                              else : @[alu.scala 224:16]
                                                                node _T_323 = asSInt(io.operand1) @[alu.scala 225:33]
                                                                node _T_324 = asSInt(io.operand2) @[alu.scala 225:54]
                                                                node _T_325 = rem(_T_323, _T_324) @[alu.scala 225:40]
                                                                node _T_326 = asUInt(_T_325) @[alu.scala 225:62]
                                                                io.result <= _T_326 @[alu.scala 225:17]
                                                                skip @[alu.scala 224:16]
                                                            skip @[alu.scala 217:43]
                                                          else : @[alu.scala 228:14]
                                                            io.result <= UInt<1>("h00") @[alu.scala 229:15]
                                                            skip @[alu.scala 228:14]
    
  module ImmediateGenerator : 
    input clock : Clock
    input reset : Reset
    output io : {flip instruction : UInt<64>, sextImm : UInt<64>}
    
    io.sextImm <= UInt<1>("h00") @[helpers.scala 42:14]
    node opcode = bits(io.instruction, 6, 0) @[helpers.scala 44:30]
    node _T = eq(UInt<6>("h037"), opcode) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = bits(io.instruction, 31, 12) @[helpers.scala 51:31]
      node _T_2 = bits(_T_1, 19, 19) @[helpers.scala 52:37]
      node _T_3 = bits(_T_2, 0, 0) @[Bitwise.scala 72:15]
      node _T_4 = mux(_T_3, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
      node _T_5 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
      node _T_6 = cat(_T_4, _T_1) @[Cat.scala 30:58]
      node _T_7 = cat(_T_6, _T_5) @[Cat.scala 30:58]
      io.sextImm <= _T_7 @[helpers.scala 52:18]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_8 = eq(UInt<5>("h017"), opcode) @[Conditional.scala 37:30]
      when _T_8 : @[Conditional.scala 39:67]
        node _T_9 = bits(io.instruction, 31, 12) @[helpers.scala 58:31]
        node _T_10 = bits(_T_9, 19, 19) @[helpers.scala 59:37]
        node _T_11 = bits(_T_10, 0, 0) @[Bitwise.scala 72:15]
        node _T_12 = mux(_T_11, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
        node _T_13 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
        node _T_14 = cat(_T_12, _T_9) @[Cat.scala 30:58]
        node _T_15 = cat(_T_14, _T_13) @[Cat.scala 30:58]
        io.sextImm <= _T_15 @[helpers.scala 59:18]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_16 = eq(UInt<7>("h06f"), opcode) @[Conditional.scala 37:30]
        when _T_16 : @[Conditional.scala 39:67]
          node _T_17 = bits(io.instruction, 31, 31) @[helpers.scala 64:35]
          node _T_18 = bits(io.instruction, 19, 12) @[helpers.scala 64:55]
          node _T_19 = bits(io.instruction, 20, 20) @[helpers.scala 65:35]
          node _T_20 = bits(io.instruction, 30, 21) @[helpers.scala 65:55]
          node _T_21 = cat(_T_19, _T_20) @[Cat.scala 30:58]
          node _T_22 = cat(_T_17, _T_18) @[Cat.scala 30:58]
          node _T_23 = cat(_T_22, _T_21) @[Cat.scala 30:58]
          node _T_24 = bits(_T_23, 19, 19) @[helpers.scala 66:37]
          node _T_25 = bits(_T_24, 0, 0) @[Bitwise.scala 72:15]
          node _T_26 = mux(_T_25, UInt<43>("h07ffffffffff"), UInt<43>("h00")) @[Bitwise.scala 72:12]
          node _T_27 = cat(_T_26, _T_23) @[Cat.scala 30:58]
          node _T_28 = cat(_T_27, UInt<1>("h00")) @[Cat.scala 30:58]
          io.sextImm <= _T_28 @[helpers.scala 66:18]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_29 = eq(UInt<7>("h067"), opcode) @[Conditional.scala 37:30]
          when _T_29 : @[Conditional.scala 39:67]
            node _T_30 = bits(io.instruction, 31, 20) @[helpers.scala 69:31]
            node _T_31 = bits(_T_30, 11, 11) @[helpers.scala 70:36]
            node _T_32 = bits(_T_31, 0, 0) @[Bitwise.scala 72:15]
            node _T_33 = mux(_T_32, UInt<52>("h0fffffffffffff"), UInt<52>("h00")) @[Bitwise.scala 72:12]
            node _T_34 = cat(_T_33, _T_30) @[Cat.scala 30:58]
            io.sextImm <= _T_34 @[helpers.scala 70:18]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_35 = eq(UInt<7>("h063"), opcode) @[Conditional.scala 37:30]
            when _T_35 : @[Conditional.scala 39:67]
              node _T_36 = bits(io.instruction, 31, 31) @[helpers.scala 73:35]
              node _T_37 = bits(io.instruction, 7, 7) @[helpers.scala 73:55]
              node _T_38 = bits(io.instruction, 30, 25) @[helpers.scala 74:35]
              node _T_39 = bits(io.instruction, 11, 8) @[helpers.scala 74:58]
              node _T_40 = cat(_T_38, _T_39) @[Cat.scala 30:58]
              node _T_41 = cat(_T_36, _T_37) @[Cat.scala 30:58]
              node _T_42 = cat(_T_41, _T_40) @[Cat.scala 30:58]
              node _T_43 = bits(_T_42, 11, 11) @[helpers.scala 75:37]
              node _T_44 = bits(_T_43, 0, 0) @[Bitwise.scala 72:15]
              node _T_45 = mux(_T_44, UInt<51>("h07ffffffffffff"), UInt<51>("h00")) @[Bitwise.scala 72:12]
              node _T_46 = cat(_T_45, _T_42) @[Cat.scala 30:58]
              node _T_47 = cat(_T_46, UInt<1>("h00")) @[Cat.scala 30:58]
              io.sextImm <= _T_47 @[helpers.scala 75:18]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_48 = eq(UInt<2>("h03"), opcode) @[Conditional.scala 37:30]
              when _T_48 : @[Conditional.scala 39:67]
                node _T_49 = bits(io.instruction, 31, 20) @[helpers.scala 78:31]
                node _T_50 = bits(_T_49, 11, 11) @[helpers.scala 79:37]
                node _T_51 = bits(_T_50, 0, 0) @[Bitwise.scala 72:15]
                node _T_52 = mux(_T_51, UInt<52>("h0fffffffffffff"), UInt<52>("h00")) @[Bitwise.scala 72:12]
                node _T_53 = cat(_T_52, _T_49) @[Cat.scala 30:58]
                io.sextImm <= _T_53 @[helpers.scala 79:18]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_54 = eq(UInt<6>("h023"), opcode) @[Conditional.scala 37:30]
                when _T_54 : @[Conditional.scala 39:67]
                  node _T_55 = bits(io.instruction, 31, 25) @[helpers.scala 82:35]
                  node _T_56 = bits(io.instruction, 11, 7) @[helpers.scala 82:59]
                  node _T_57 = cat(_T_55, _T_56) @[Cat.scala 30:58]
                  node _T_58 = bits(_T_57, 11, 11) @[helpers.scala 83:37]
                  node _T_59 = bits(_T_58, 0, 0) @[Bitwise.scala 72:15]
                  node _T_60 = mux(_T_59, UInt<52>("h0fffffffffffff"), UInt<52>("h00")) @[Bitwise.scala 72:12]
                  node _T_61 = cat(_T_60, _T_57) @[Cat.scala 30:58]
                  io.sextImm <= _T_61 @[helpers.scala 83:18]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_62 = eq(UInt<5>("h013"), opcode) @[Conditional.scala 37:30]
                  when _T_62 : @[Conditional.scala 39:67]
                    node _T_63 = bits(io.instruction, 31, 20) @[helpers.scala 86:31]
                    node _T_64 = bits(_T_63, 11, 11) @[helpers.scala 87:36]
                    node _T_65 = bits(_T_64, 0, 0) @[Bitwise.scala 72:15]
                    node _T_66 = mux(_T_65, UInt<52>("h0fffffffffffff"), UInt<52>("h00")) @[Bitwise.scala 72:12]
                    node _T_67 = cat(_T_66, _T_63) @[Cat.scala 30:58]
                    io.sextImm <= _T_67 @[helpers.scala 87:18]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_68 = eq(UInt<5>("h01b"), opcode) @[Conditional.scala 37:30]
                    when _T_68 : @[Conditional.scala 39:67]
                      node _T_69 = bits(io.instruction, 31, 20) @[helpers.scala 90:31]
                      node _T_70 = bits(_T_69, 11, 11) @[helpers.scala 91:36]
                      node _T_71 = bits(_T_70, 0, 0) @[Bitwise.scala 72:15]
                      node _T_72 = mux(_T_71, UInt<52>("h0fffffffffffff"), UInt<52>("h00")) @[Bitwise.scala 72:12]
                      node _T_73 = cat(_T_72, _T_69) @[Cat.scala 30:58]
                      io.sextImm <= _T_73 @[helpers.scala 91:18]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_74 = eq(UInt<7>("h073"), opcode) @[Conditional.scala 37:30]
                      when _T_74 : @[Conditional.scala 39:67]
                        node _T_75 = mux(UInt<1>("h00"), UInt<59>("h07ffffffffffffff"), UInt<59>("h00")) @[Bitwise.scala 72:12]
                        node _T_76 = bits(io.instruction, 19, 15) @[helpers.scala 94:53]
                        node _T_77 = cat(_T_75, _T_76) @[Cat.scala 30:58]
                        io.sextImm <= _T_77 @[helpers.scala 94:18]
                        skip @[Conditional.scala 39:67]
    
  module ControlTransferUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip controltransferop : UInt<2>, flip operand1 : UInt<64>, flip operand2 : UInt<64>, flip funct3 : UInt<3>, flip pc : UInt<64>, flip imm : UInt<64>, nextpc : UInt<64>, taken : UInt<1>}
    
    node _T = add(io.pc, UInt<3>("h04")) @[controltransferunit.scala 42:22]
    node _T_1 = tail(_T, 1) @[controltransferunit.scala 42:22]
    io.nextpc <= _T_1 @[controltransferunit.scala 42:13]
    io.taken <= UInt<1>("h00") @[controltransferunit.scala 43:12]
    node _T_2 = eq(io.controltransferop, UInt<1>("h01")) @[controltransferunit.scala 45:30]
    when _T_2 : @[controltransferunit.scala 45:39]
      node _T_3 = add(io.pc, io.imm) @[controltransferunit.scala 46:24]
      node _T_4 = tail(_T_3, 1) @[controltransferunit.scala 46:24]
      io.nextpc <= _T_4 @[controltransferunit.scala 46:15]
      io.taken <= UInt<1>("h01") @[controltransferunit.scala 47:14]
      skip @[controltransferunit.scala 45:39]
    else : @[controltransferunit.scala 49:44]
      node _T_5 = eq(io.controltransferop, UInt<2>("h02")) @[controltransferunit.scala 49:35]
      when _T_5 : @[controltransferunit.scala 49:44]
        node _T_6 = add(io.operand1, io.imm) @[controltransferunit.scala 50:30]
        node _T_7 = tail(_T_6, 1) @[controltransferunit.scala 50:30]
        io.nextpc <= _T_7 @[controltransferunit.scala 50:15]
        io.taken <= UInt<1>("h01") @[controltransferunit.scala 51:14]
        skip @[controltransferunit.scala 49:44]
      else : @[controltransferunit.scala 53:44]
        node _T_8 = eq(io.controltransferop, UInt<2>("h03")) @[controltransferunit.scala 53:35]
        when _T_8 : @[controltransferunit.scala 53:44]
          node _T_9 = eq(io.funct3, UInt<1>("h00")) @[controltransferunit.scala 54:22]
          node _T_10 = eq(io.operand1, io.operand2) @[controltransferunit.scala 54:49]
          node _T_11 = and(_T_9, _T_10) @[controltransferunit.scala 54:35]
          node _T_12 = eq(io.funct3, UInt<1>("h01")) @[controltransferunit.scala 55:22]
          node _T_13 = neq(io.operand1, io.operand2) @[controltransferunit.scala 55:49]
          node _T_14 = and(_T_12, _T_13) @[controltransferunit.scala 55:35]
          node _T_15 = or(_T_11, _T_14) @[controltransferunit.scala 55:9]
          node _T_16 = eq(io.funct3, UInt<3>("h04")) @[controltransferunit.scala 56:22]
          node _T_17 = asSInt(io.operand1) @[controltransferunit.scala 56:49]
          node _T_18 = asSInt(io.operand2) @[controltransferunit.scala 56:70]
          node _T_19 = lt(_T_17, _T_18) @[controltransferunit.scala 56:56]
          node _T_20 = and(_T_16, _T_19) @[controltransferunit.scala 56:35]
          node _T_21 = or(_T_15, _T_20) @[controltransferunit.scala 56:9]
          node _T_22 = eq(io.funct3, UInt<3>("h05")) @[controltransferunit.scala 57:22]
          node _T_23 = asSInt(io.operand1) @[controltransferunit.scala 57:49]
          node _T_24 = asSInt(io.operand2) @[controltransferunit.scala 57:71]
          node _T_25 = geq(_T_23, _T_24) @[controltransferunit.scala 57:56]
          node _T_26 = and(_T_22, _T_25) @[controltransferunit.scala 57:35]
          node _T_27 = or(_T_21, _T_26) @[controltransferunit.scala 57:9]
          node _T_28 = eq(io.funct3, UInt<3>("h06")) @[controltransferunit.scala 58:22]
          node _T_29 = lt(io.operand1, io.operand2) @[controltransferunit.scala 58:49]
          node _T_30 = and(_T_28, _T_29) @[controltransferunit.scala 58:35]
          node _T_31 = or(_T_27, _T_30) @[controltransferunit.scala 58:9]
          node _T_32 = eq(io.funct3, UInt<3>("h07")) @[controltransferunit.scala 59:22]
          node _T_33 = geq(io.operand1, io.operand2) @[controltransferunit.scala 59:49]
          node _T_34 = and(_T_32, _T_33) @[controltransferunit.scala 59:35]
          node _T_35 = or(_T_31, _T_34) @[controltransferunit.scala 59:9]
          when _T_35 : @[controltransferunit.scala 59:66]
            node _T_36 = add(io.pc, io.imm) @[controltransferunit.scala 60:26]
            node _T_37 = tail(_T_36, 1) @[controltransferunit.scala 60:26]
            io.nextpc <= _T_37 @[controltransferunit.scala 60:17]
            io.taken <= UInt<1>("h01") @[controltransferunit.scala 61:16]
            skip @[controltransferunit.scala 59:66]
          skip @[controltransferunit.scala 53:44]
    
  module Adder : 
    input clock : Clock
    input reset : Reset
    output io : {flip inputx : UInt<64>, flip inputy : UInt<64>, result : UInt<64>}
    
    node _T = add(io.inputx, io.inputy) @[helpers.scala 23:26]
    node _T_1 = tail(_T, 1) @[helpers.scala 23:26]
    io.result <= _T_1 @[helpers.scala 23:13]
    
  module ForwardingUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip rs1 : UInt<5>, flip rs2 : UInt<5>, flip exmemrd : UInt<5>, flip exmemrw : UInt<1>, flip memwbrd : UInt<5>, flip memwbrw : UInt<1>, forwardA : UInt<2>, forwardB : UInt<2>}
    
    node _T = eq(io.exmemrw, UInt<1>("h01")) @[forwarding.scala 44:20]
    node _T_1 = eq(io.exmemrd, io.rs1) @[forwarding.scala 44:45]
    node _T_2 = and(_T, _T_1) @[forwarding.scala 44:31]
    node _T_3 = neq(io.exmemrd, UInt<1>("h00")) @[forwarding.scala 44:70]
    node _T_4 = and(_T_2, _T_3) @[forwarding.scala 44:56]
    when _T_4 : @[forwarding.scala 44:79]
      io.forwardA <= UInt<1>("h01") @[forwarding.scala 45:17]
      skip @[forwarding.scala 44:79]
    else : @[forwarding.scala 46:85]
      node _T_5 = eq(io.memwbrw, UInt<1>("h01")) @[forwarding.scala 46:26]
      node _T_6 = eq(io.memwbrd, io.rs1) @[forwarding.scala 46:51]
      node _T_7 = and(_T_5, _T_6) @[forwarding.scala 46:37]
      node _T_8 = neq(io.memwbrd, UInt<1>("h00")) @[forwarding.scala 46:76]
      node _T_9 = and(_T_7, _T_8) @[forwarding.scala 46:62]
      when _T_9 : @[forwarding.scala 46:85]
        io.forwardA <= UInt<2>("h02") @[forwarding.scala 47:17]
        skip @[forwarding.scala 46:85]
      else : @[forwarding.scala 48:15]
        io.forwardA <= UInt<1>("h00") @[forwarding.scala 49:17]
        skip @[forwarding.scala 48:15]
    node _T_10 = eq(io.exmemrw, UInt<1>("h01")) @[forwarding.scala 52:20]
    node _T_11 = eq(io.exmemrd, io.rs2) @[forwarding.scala 52:45]
    node _T_12 = and(_T_10, _T_11) @[forwarding.scala 52:31]
    node _T_13 = neq(io.exmemrd, UInt<1>("h00")) @[forwarding.scala 52:70]
    node _T_14 = and(_T_12, _T_13) @[forwarding.scala 52:56]
    when _T_14 : @[forwarding.scala 52:79]
      io.forwardB <= UInt<1>("h01") @[forwarding.scala 53:17]
      skip @[forwarding.scala 52:79]
    else : @[forwarding.scala 54:85]
      node _T_15 = eq(io.memwbrw, UInt<1>("h01")) @[forwarding.scala 54:26]
      node _T_16 = eq(io.memwbrd, io.rs2) @[forwarding.scala 54:51]
      node _T_17 = and(_T_15, _T_16) @[forwarding.scala 54:37]
      node _T_18 = neq(io.memwbrd, UInt<1>("h00")) @[forwarding.scala 54:76]
      node _T_19 = and(_T_17, _T_18) @[forwarding.scala 54:62]
      when _T_19 : @[forwarding.scala 54:85]
        io.forwardB <= UInt<2>("h02") @[forwarding.scala 55:17]
        skip @[forwarding.scala 54:85]
      else : @[forwarding.scala 56:15]
        io.forwardB <= UInt<1>("h00") @[forwarding.scala 57:17]
        skip @[forwarding.scala 56:15]
    
  module HazardUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip rs1 : UInt<5>, flip rs2 : UInt<5>, flip idex_memread : UInt<1>, flip idex_rd : UInt<5>, flip exmem_taken : UInt<1>, pcfromtaken : UInt<1>, pcstall : UInt<1>, if_id_stall : UInt<1>, id_ex_flush : UInt<1>, ex_mem_flush : UInt<1>, if_id_flush : UInt<1>}
    
    node _T = eq(io.exmem_taken, UInt<1>("h01")) @[hazard.scala 43:24]
    when _T : @[hazard.scala 43:36]
      io.pcfromtaken <= UInt<1>("h01") @[hazard.scala 44:21]
      io.pcstall <= UInt<1>("h00") @[hazard.scala 45:21]
      io.if_id_stall <= UInt<1>("h00") @[hazard.scala 46:21]
      io.id_ex_flush <= UInt<1>("h01") @[hazard.scala 47:21]
      io.ex_mem_flush <= UInt<1>("h01") @[hazard.scala 48:21]
      io.if_id_flush <= UInt<1>("h01") @[hazard.scala 49:21]
      skip @[hazard.scala 43:36]
    else : @[hazard.scala 50:95]
      node _T_1 = eq(io.idex_memread, UInt<1>("h01")) @[hazard.scala 50:31]
      node _T_2 = eq(io.idex_rd, io.rs1) @[hazard.scala 50:57]
      node _T_3 = eq(io.idex_rd, io.rs2) @[hazard.scala 50:82]
      node _T_4 = or(_T_2, _T_3) @[hazard.scala 50:68]
      node _T_5 = and(_T_1, _T_4) @[hazard.scala 50:42]
      when _T_5 : @[hazard.scala 50:95]
        io.pcfromtaken <= UInt<1>("h00") @[hazard.scala 51:21]
        io.pcstall <= UInt<1>("h01") @[hazard.scala 52:21]
        io.if_id_stall <= UInt<1>("h01") @[hazard.scala 53:21]
        io.id_ex_flush <= UInt<1>("h01") @[hazard.scala 54:21]
        io.ex_mem_flush <= UInt<1>("h00") @[hazard.scala 55:21]
        io.if_id_flush <= UInt<1>("h00") @[hazard.scala 56:21]
        skip @[hazard.scala 50:95]
      else : @[hazard.scala 57:15]
        io.pcfromtaken <= UInt<1>("h00") @[hazard.scala 59:21]
        io.pcstall <= UInt<1>("h00") @[hazard.scala 60:21]
        io.if_id_stall <= UInt<1>("h00") @[hazard.scala 61:21]
        io.id_ex_flush <= UInt<1>("h00") @[hazard.scala 62:21]
        io.ex_mem_flush <= UInt<1>("h00") @[hazard.scala 63:21]
        io.if_id_flush <= UInt<1>("h00") @[hazard.scala 64:21]
        skip @[hazard.scala 57:15]
    
  module StageReg : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {instruction : UInt<32>, pc : UInt<64>}, flip flush : UInt<1>, flip valid : UInt<1>, data : {instruction : UInt<32>, pc : UInt<64>}}
    
    io.data.pc is invalid @[stage-register.scala 41:6]
    io.data.instruction is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.pc is invalid @[stage-register.scala 41:6]
    io.in.instruction is invalid @[stage-register.scala 41:6]
    wire _T : {instruction : UInt<32>, pc : UInt<64>} @[stage-register.scala 43:35]
    _T.pc <= UInt<64>("h00") @[stage-register.scala 43:35]
    _T.instruction <= UInt<32>("h00") @[stage-register.scala 43:35]
    reg reg : {instruction : UInt<32>, pc : UInt<64>}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.pc <= reg.pc @[stage-register.scala 45:11]
    io.data.instruction <= reg.instruction @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.pc <= io.in.pc @[stage-register.scala 48:9]
      reg.instruction <= io.in.instruction @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {instruction : UInt<32>, pc : UInt<64>} @[stage-register.scala 52:25]
      _T_1.pc <= UInt<64>("h00") @[stage-register.scala 52:25]
      _T_1.instruction <= UInt<32>("h00") @[stage-register.scala 52:25]
      reg.pc <= _T_1.pc @[stage-register.scala 52:9]
      reg.instruction <= _T_1.instruction @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {pc : UInt<64>, instruction : UInt<32>, sextImm : UInt<64>, readdata1 : UInt<64>, readdata2 : UInt<64>}, flip flush : UInt<1>, flip valid : UInt<1>, data : {pc : UInt<64>, instruction : UInt<32>, sextImm : UInt<64>, readdata1 : UInt<64>, readdata2 : UInt<64>}}
    
    io.data.readdata2 is invalid @[stage-register.scala 41:6]
    io.data.readdata1 is invalid @[stage-register.scala 41:6]
    io.data.sextImm is invalid @[stage-register.scala 41:6]
    io.data.instruction is invalid @[stage-register.scala 41:6]
    io.data.pc is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.readdata2 is invalid @[stage-register.scala 41:6]
    io.in.readdata1 is invalid @[stage-register.scala 41:6]
    io.in.sextImm is invalid @[stage-register.scala 41:6]
    io.in.instruction is invalid @[stage-register.scala 41:6]
    io.in.pc is invalid @[stage-register.scala 41:6]
    wire _T : {pc : UInt<64>, instruction : UInt<32>, sextImm : UInt<64>, readdata1 : UInt<64>, readdata2 : UInt<64>} @[stage-register.scala 43:35]
    _T.readdata2 <= UInt<64>("h00") @[stage-register.scala 43:35]
    _T.readdata1 <= UInt<64>("h00") @[stage-register.scala 43:35]
    _T.sextImm <= UInt<64>("h00") @[stage-register.scala 43:35]
    _T.instruction <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.pc <= UInt<64>("h00") @[stage-register.scala 43:35]
    reg reg : {pc : UInt<64>, instruction : UInt<32>, sextImm : UInt<64>, readdata1 : UInt<64>, readdata2 : UInt<64>}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.readdata2 <= reg.readdata2 @[stage-register.scala 45:11]
    io.data.readdata1 <= reg.readdata1 @[stage-register.scala 45:11]
    io.data.sextImm <= reg.sextImm @[stage-register.scala 45:11]
    io.data.instruction <= reg.instruction @[stage-register.scala 45:11]
    io.data.pc <= reg.pc @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.readdata2 <= io.in.readdata2 @[stage-register.scala 48:9]
      reg.readdata1 <= io.in.readdata1 @[stage-register.scala 48:9]
      reg.sextImm <= io.in.sextImm @[stage-register.scala 48:9]
      reg.instruction <= io.in.instruction @[stage-register.scala 48:9]
      reg.pc <= io.in.pc @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {pc : UInt<64>, instruction : UInt<32>, sextImm : UInt<64>, readdata1 : UInt<64>, readdata2 : UInt<64>} @[stage-register.scala 52:25]
      _T_1.readdata2 <= UInt<64>("h00") @[stage-register.scala 52:25]
      _T_1.readdata1 <= UInt<64>("h00") @[stage-register.scala 52:25]
      _T_1.sextImm <= UInt<64>("h00") @[stage-register.scala 52:25]
      _T_1.instruction <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.pc <= UInt<64>("h00") @[stage-register.scala 52:25]
      reg.readdata2 <= _T_1.readdata2 @[stage-register.scala 52:9]
      reg.readdata1 <= _T_1.readdata1 @[stage-register.scala 52:9]
      reg.sextImm <= _T_1.sextImm @[stage-register.scala 52:9]
      reg.instruction <= _T_1.instruction @[stage-register.scala 52:9]
      reg.pc <= _T_1.pc @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {ex_ctrl : {aluop : UInt<3>, op1_src : UInt<1>, op2_src : UInt<2>, controltransferop : UInt<2>}, mem_ctrl : {memop : UInt<2>}, wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}}, flip flush : UInt<1>, flip valid : UInt<1>, data : {ex_ctrl : {aluop : UInt<3>, op1_src : UInt<1>, op2_src : UInt<2>, controltransferop : UInt<2>}, mem_ctrl : {memop : UInt<2>}, wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}}}
    
    io.data.wb_ctrl.writeback_src is invalid @[stage-register.scala 41:6]
    io.data.wb_ctrl.writeback_valid is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.memop is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.controltransferop is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.op2_src is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.op1_src is invalid @[stage-register.scala 41:6]
    io.data.ex_ctrl.aluop is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.writeback_src is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.writeback_valid is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.memop is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.controltransferop is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.op2_src is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.op1_src is invalid @[stage-register.scala 41:6]
    io.in.ex_ctrl.aluop is invalid @[stage-register.scala 41:6]
    wire _T : {ex_ctrl : {aluop : UInt<3>, op1_src : UInt<1>, op2_src : UInt<2>, controltransferop : UInt<2>}, mem_ctrl : {memop : UInt<2>}, wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}} @[stage-register.scala 43:35]
    _T.wb_ctrl.writeback_src <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.wb_ctrl.writeback_valid <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.memop <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.controltransferop <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.op2_src <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.op1_src <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.ex_ctrl.aluop <= UInt<3>("h00") @[stage-register.scala 43:35]
    reg reg : {ex_ctrl : {aluop : UInt<3>, op1_src : UInt<1>, op2_src : UInt<2>, controltransferop : UInt<2>}, mem_ctrl : {memop : UInt<2>}, wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.wb_ctrl.writeback_src <= reg.wb_ctrl.writeback_src @[stage-register.scala 45:11]
    io.data.wb_ctrl.writeback_valid <= reg.wb_ctrl.writeback_valid @[stage-register.scala 45:11]
    io.data.mem_ctrl.memop <= reg.mem_ctrl.memop @[stage-register.scala 45:11]
    io.data.ex_ctrl.controltransferop <= reg.ex_ctrl.controltransferop @[stage-register.scala 45:11]
    io.data.ex_ctrl.op2_src <= reg.ex_ctrl.op2_src @[stage-register.scala 45:11]
    io.data.ex_ctrl.op1_src <= reg.ex_ctrl.op1_src @[stage-register.scala 45:11]
    io.data.ex_ctrl.aluop <= reg.ex_ctrl.aluop @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.wb_ctrl.writeback_src <= io.in.wb_ctrl.writeback_src @[stage-register.scala 48:9]
      reg.wb_ctrl.writeback_valid <= io.in.wb_ctrl.writeback_valid @[stage-register.scala 48:9]
      reg.mem_ctrl.memop <= io.in.mem_ctrl.memop @[stage-register.scala 48:9]
      reg.ex_ctrl.controltransferop <= io.in.ex_ctrl.controltransferop @[stage-register.scala 48:9]
      reg.ex_ctrl.op2_src <= io.in.ex_ctrl.op2_src @[stage-register.scala 48:9]
      reg.ex_ctrl.op1_src <= io.in.ex_ctrl.op1_src @[stage-register.scala 48:9]
      reg.ex_ctrl.aluop <= io.in.ex_ctrl.aluop @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {ex_ctrl : {aluop : UInt<3>, op1_src : UInt<1>, op2_src : UInt<2>, controltransferop : UInt<2>}, mem_ctrl : {memop : UInt<2>}, wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}} @[stage-register.scala 52:25]
      _T_1.wb_ctrl.writeback_src <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.wb_ctrl.writeback_valid <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.memop <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.controltransferop <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.op2_src <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.op1_src <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.ex_ctrl.aluop <= UInt<3>("h00") @[stage-register.scala 52:25]
      reg.wb_ctrl.writeback_src <= _T_1.wb_ctrl.writeback_src @[stage-register.scala 52:9]
      reg.wb_ctrl.writeback_valid <= _T_1.wb_ctrl.writeback_valid @[stage-register.scala 52:9]
      reg.mem_ctrl.memop <= _T_1.mem_ctrl.memop @[stage-register.scala 52:9]
      reg.ex_ctrl.controltransferop <= _T_1.ex_ctrl.controltransferop @[stage-register.scala 52:9]
      reg.ex_ctrl.op2_src <= _T_1.ex_ctrl.op2_src @[stage-register.scala 52:9]
      reg.ex_ctrl.op1_src <= _T_1.ex_ctrl.op1_src @[stage-register.scala 52:9]
      reg.ex_ctrl.aluop <= _T_1.ex_ctrl.aluop @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {writedata : UInt<64>, result : UInt<64>, sextImm : UInt<64>, instruction : UInt<32>, next_pc : UInt<64>, taken : UInt<1>}, flip flush : UInt<1>, flip valid : UInt<1>, data : {writedata : UInt<64>, result : UInt<64>, sextImm : UInt<64>, instruction : UInt<32>, next_pc : UInt<64>, taken : UInt<1>}}
    
    io.data.taken is invalid @[stage-register.scala 41:6]
    io.data.next_pc is invalid @[stage-register.scala 41:6]
    io.data.instruction is invalid @[stage-register.scala 41:6]
    io.data.sextImm is invalid @[stage-register.scala 41:6]
    io.data.result is invalid @[stage-register.scala 41:6]
    io.data.writedata is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.taken is invalid @[stage-register.scala 41:6]
    io.in.next_pc is invalid @[stage-register.scala 41:6]
    io.in.instruction is invalid @[stage-register.scala 41:6]
    io.in.sextImm is invalid @[stage-register.scala 41:6]
    io.in.result is invalid @[stage-register.scala 41:6]
    io.in.writedata is invalid @[stage-register.scala 41:6]
    wire _T : {writedata : UInt<64>, result : UInt<64>, sextImm : UInt<64>, instruction : UInt<32>, next_pc : UInt<64>, taken : UInt<1>} @[stage-register.scala 43:35]
    _T.taken <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.next_pc <= UInt<64>("h00") @[stage-register.scala 43:35]
    _T.instruction <= UInt<32>("h00") @[stage-register.scala 43:35]
    _T.sextImm <= UInt<64>("h00") @[stage-register.scala 43:35]
    _T.result <= UInt<64>("h00") @[stage-register.scala 43:35]
    _T.writedata <= UInt<64>("h00") @[stage-register.scala 43:35]
    reg reg : {writedata : UInt<64>, result : UInt<64>, sextImm : UInt<64>, instruction : UInt<32>, next_pc : UInt<64>, taken : UInt<1>}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.taken <= reg.taken @[stage-register.scala 45:11]
    io.data.next_pc <= reg.next_pc @[stage-register.scala 45:11]
    io.data.instruction <= reg.instruction @[stage-register.scala 45:11]
    io.data.sextImm <= reg.sextImm @[stage-register.scala 45:11]
    io.data.result <= reg.result @[stage-register.scala 45:11]
    io.data.writedata <= reg.writedata @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.taken <= io.in.taken @[stage-register.scala 48:9]
      reg.next_pc <= io.in.next_pc @[stage-register.scala 48:9]
      reg.instruction <= io.in.instruction @[stage-register.scala 48:9]
      reg.sextImm <= io.in.sextImm @[stage-register.scala 48:9]
      reg.result <= io.in.result @[stage-register.scala 48:9]
      reg.writedata <= io.in.writedata @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {writedata : UInt<64>, result : UInt<64>, sextImm : UInt<64>, instruction : UInt<32>, next_pc : UInt<64>, taken : UInt<1>} @[stage-register.scala 52:25]
      _T_1.taken <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.next_pc <= UInt<64>("h00") @[stage-register.scala 52:25]
      _T_1.instruction <= UInt<32>("h00") @[stage-register.scala 52:25]
      _T_1.sextImm <= UInt<64>("h00") @[stage-register.scala 52:25]
      _T_1.result <= UInt<64>("h00") @[stage-register.scala 52:25]
      _T_1.writedata <= UInt<64>("h00") @[stage-register.scala 52:25]
      reg.taken <= _T_1.taken @[stage-register.scala 52:9]
      reg.next_pc <= _T_1.next_pc @[stage-register.scala 52:9]
      reg.instruction <= _T_1.instruction @[stage-register.scala 52:9]
      reg.sextImm <= _T_1.sextImm @[stage-register.scala 52:9]
      reg.result <= _T_1.result @[stage-register.scala 52:9]
      reg.writedata <= _T_1.writedata @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {mem_ctrl : {memop : UInt<2>}, wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}}, flip flush : UInt<1>, flip valid : UInt<1>, data : {mem_ctrl : {memop : UInt<2>}, wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}}}
    
    io.data.wb_ctrl.writeback_src is invalid @[stage-register.scala 41:6]
    io.data.wb_ctrl.writeback_valid is invalid @[stage-register.scala 41:6]
    io.data.mem_ctrl.memop is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.writeback_src is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.writeback_valid is invalid @[stage-register.scala 41:6]
    io.in.mem_ctrl.memop is invalid @[stage-register.scala 41:6]
    wire _T : {mem_ctrl : {memop : UInt<2>}, wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}} @[stage-register.scala 43:35]
    _T.wb_ctrl.writeback_src <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.wb_ctrl.writeback_valid <= UInt<1>("h00") @[stage-register.scala 43:35]
    _T.mem_ctrl.memop <= UInt<2>("h00") @[stage-register.scala 43:35]
    reg reg : {mem_ctrl : {memop : UInt<2>}, wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.wb_ctrl.writeback_src <= reg.wb_ctrl.writeback_src @[stage-register.scala 45:11]
    io.data.wb_ctrl.writeback_valid <= reg.wb_ctrl.writeback_valid @[stage-register.scala 45:11]
    io.data.mem_ctrl.memop <= reg.mem_ctrl.memop @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.wb_ctrl.writeback_src <= io.in.wb_ctrl.writeback_src @[stage-register.scala 48:9]
      reg.wb_ctrl.writeback_valid <= io.in.wb_ctrl.writeback_valid @[stage-register.scala 48:9]
      reg.mem_ctrl.memop <= io.in.mem_ctrl.memop @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {mem_ctrl : {memop : UInt<2>}, wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}} @[stage-register.scala 52:25]
      _T_1.wb_ctrl.writeback_src <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.wb_ctrl.writeback_valid <= UInt<1>("h00") @[stage-register.scala 52:25]
      _T_1.mem_ctrl.memop <= UInt<2>("h00") @[stage-register.scala 52:25]
      reg.wb_ctrl.writeback_src <= _T_1.wb_ctrl.writeback_src @[stage-register.scala 52:9]
      reg.wb_ctrl.writeback_valid <= _T_1.wb_ctrl.writeback_valid @[stage-register.scala 52:9]
      reg.mem_ctrl.memop <= _T_1.mem_ctrl.memop @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {instruction : UInt<32>, readdata : UInt<64>, result : UInt<64>, sextImm : UInt<64>}, flip flush : UInt<1>, flip valid : UInt<1>, data : {instruction : UInt<32>, readdata : UInt<64>, result : UInt<64>, sextImm : UInt<64>}}
    
    io.data.sextImm is invalid @[stage-register.scala 41:6]
    io.data.result is invalid @[stage-register.scala 41:6]
    io.data.readdata is invalid @[stage-register.scala 41:6]
    io.data.instruction is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.sextImm is invalid @[stage-register.scala 41:6]
    io.in.result is invalid @[stage-register.scala 41:6]
    io.in.readdata is invalid @[stage-register.scala 41:6]
    io.in.instruction is invalid @[stage-register.scala 41:6]
    wire _T : {instruction : UInt<32>, readdata : UInt<64>, result : UInt<64>, sextImm : UInt<64>} @[stage-register.scala 43:35]
    _T.sextImm <= UInt<64>("h00") @[stage-register.scala 43:35]
    _T.result <= UInt<64>("h00") @[stage-register.scala 43:35]
    _T.readdata <= UInt<64>("h00") @[stage-register.scala 43:35]
    _T.instruction <= UInt<32>("h00") @[stage-register.scala 43:35]
    reg reg : {instruction : UInt<32>, readdata : UInt<64>, result : UInt<64>, sextImm : UInt<64>}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.sextImm <= reg.sextImm @[stage-register.scala 45:11]
    io.data.result <= reg.result @[stage-register.scala 45:11]
    io.data.readdata <= reg.readdata @[stage-register.scala 45:11]
    io.data.instruction <= reg.instruction @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.sextImm <= io.in.sextImm @[stage-register.scala 48:9]
      reg.result <= io.in.result @[stage-register.scala 48:9]
      reg.readdata <= io.in.readdata @[stage-register.scala 48:9]
      reg.instruction <= io.in.instruction @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {instruction : UInt<32>, readdata : UInt<64>, result : UInt<64>, sextImm : UInt<64>} @[stage-register.scala 52:25]
      _T_1.sextImm <= UInt<64>("h00") @[stage-register.scala 52:25]
      _T_1.result <= UInt<64>("h00") @[stage-register.scala 52:25]
      _T_1.readdata <= UInt<64>("h00") @[stage-register.scala 52:25]
      _T_1.instruction <= UInt<32>("h00") @[stage-register.scala 52:25]
      reg.sextImm <= _T_1.sextImm @[stage-register.scala 52:9]
      reg.result <= _T_1.result @[stage-register.scala 52:9]
      reg.readdata <= _T_1.readdata @[stage-register.scala 52:9]
      reg.instruction <= _T_1.instruction @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module StageReg_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}}, flip flush : UInt<1>, flip valid : UInt<1>, data : {wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}}}
    
    io.data.wb_ctrl.writeback_src is invalid @[stage-register.scala 41:6]
    io.data.wb_ctrl.writeback_valid is invalid @[stage-register.scala 41:6]
    io.valid is invalid @[stage-register.scala 41:6]
    io.flush is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.writeback_src is invalid @[stage-register.scala 41:6]
    io.in.wb_ctrl.writeback_valid is invalid @[stage-register.scala 41:6]
    wire _T : {wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}} @[stage-register.scala 43:35]
    _T.wb_ctrl.writeback_src <= UInt<2>("h00") @[stage-register.scala 43:35]
    _T.wb_ctrl.writeback_valid <= UInt<1>("h00") @[stage-register.scala 43:35]
    reg reg : {wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}}, clock with : (reset => (reset, _T)) @[stage-register.scala 43:21]
    io.data.wb_ctrl.writeback_src <= reg.wb_ctrl.writeback_src @[stage-register.scala 45:11]
    io.data.wb_ctrl.writeback_valid <= reg.wb_ctrl.writeback_valid @[stage-register.scala 45:11]
    when io.valid : @[stage-register.scala 47:19]
      reg.wb_ctrl.writeback_src <= io.in.wb_ctrl.writeback_src @[stage-register.scala 48:9]
      reg.wb_ctrl.writeback_valid <= io.in.wb_ctrl.writeback_valid @[stage-register.scala 48:9]
      skip @[stage-register.scala 47:19]
    when io.flush : @[stage-register.scala 51:19]
      wire _T_1 : {wb_ctrl : {writeback_valid : UInt<1>, writeback_src : UInt<2>}} @[stage-register.scala 52:25]
      _T_1.wb_ctrl.writeback_src <= UInt<2>("h00") @[stage-register.scala 52:25]
      _T_1.wb_ctrl.writeback_valid <= UInt<1>("h00") @[stage-register.scala 52:25]
      reg.wb_ctrl.writeback_src <= _T_1.wb_ctrl.writeback_src @[stage-register.scala 52:9]
      reg.wb_ctrl.writeback_valid <= _T_1.wb_ctrl.writeback_valid @[stage-register.scala 52:9]
      skip @[stage-register.scala 51:19]
    
  module PipelinedCPU : 
    input clock : Clock
    input reset : Reset
    output io : {flip imem : {flip address : UInt<64>, flip valid : UInt<1>, good : UInt<1>, instruction : UInt<64>, ready : UInt<1>}, flip dmem : {flip address : UInt<64>, flip valid : UInt<1>, good : UInt<1>, flip writedata : UInt<64>, flip memread : UInt<1>, flip memwrite : UInt<1>, flip maskmode : UInt<2>, flip sext : UInt<1>, readdata : UInt<64>}}
    
    reg pc : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[cpu.scala 88:32]
    inst control of Control @[cpu.scala 89:31]
    control.clock <= clock
    control.reset <= reset
    inst registers of RegisterFile @[cpu.scala 90:31]
    registers.clock <= clock
    registers.reset <= reset
    inst aluControl of ALUControl @[cpu.scala 91:31]
    aluControl.clock <= clock
    aluControl.reset <= reset
    inst alu of ALU @[cpu.scala 92:31]
    alu.clock <= clock
    alu.reset <= reset
    inst immGen of ImmediateGenerator @[cpu.scala 93:31]
    immGen.clock <= clock
    immGen.reset <= reset
    inst controlTransfer of ControlTransferUnit @[cpu.scala 94:31]
    controlTransfer.clock <= clock
    controlTransfer.reset <= reset
    inst pcPlusFour of Adder @[cpu.scala 95:31]
    pcPlusFour.clock <= clock
    pcPlusFour.reset <= reset
    inst forwarding of ForwardingUnit @[cpu.scala 96:31]
    forwarding.clock <= clock
    forwarding.reset <= reset
    inst hazard of HazardUnit @[cpu.scala 97:31]
    hazard.clock <= clock
    hazard.reset <= reset
    reg value : UInt<30>, clock with : (reset => (reset, UInt<30>("h00"))) @[Counter.scala 29:33]
    wire _T : UInt<1>
    _T <= UInt<1>("h00")
    when UInt<1>("h01") : @[Counter.scala 67:17]
      node _T_1 = eq(value, UInt<30>("h03fffffff")) @[Counter.scala 38:24]
      node _T_2 = add(value, UInt<1>("h01")) @[Counter.scala 39:22]
      node _T_3 = tail(_T_2, 1) @[Counter.scala 39:22]
      value <= _T_3 @[Counter.scala 39:13]
      _T <= _T_1 @[Counter.scala 67:24]
      skip @[Counter.scala 67:17]
    inst if_id of StageReg @[cpu.scala 101:27]
    if_id.clock <= clock
    if_id.reset <= reset
    inst id_ex of StageReg_1 @[cpu.scala 103:27]
    id_ex.clock <= clock
    id_ex.reset <= reset
    inst id_ex_ctrl of StageReg_2 @[cpu.scala 104:27]
    id_ex_ctrl.clock <= clock
    id_ex_ctrl.reset <= reset
    inst ex_mem of StageReg_3 @[cpu.scala 106:27]
    ex_mem.clock <= clock
    ex_mem.reset <= reset
    inst ex_mem_ctrl of StageReg_4 @[cpu.scala 107:27]
    ex_mem_ctrl.clock <= clock
    ex_mem_ctrl.reset <= reset
    inst mem_wb of StageReg_5 @[cpu.scala 109:27]
    mem_wb.clock <= clock
    mem_wb.reset <= reset
    inst mem_wb_ctrl of StageReg_6 @[cpu.scala 113:27]
    mem_wb_ctrl.clock <= clock
    mem_wb_ctrl.reset <= reset
    wire next_pc : UInt<64> @[cpu.scala 136:21]
    node _T_4 = eq(hazard.io.pcstall, UInt<1>("h00")) @[cpu.scala 150:27]
    when _T_4 : @[cpu.scala 150:40]
      node _T_5 = eq(hazard.io.pcfromtaken, UInt<1>("h01")) @[cpu.scala 151:33]
      when _T_5 : @[cpu.scala 151:45]
        pc <= next_pc @[cpu.scala 152:10]
        skip @[cpu.scala 151:45]
      else : @[cpu.scala 153:17]
        pc <= pcPlusFour.io.result @[cpu.scala 154:10]
        skip @[cpu.scala 153:17]
      skip @[cpu.scala 150:40]
    else : @[cpu.scala 156:15]
      pc <= pc @[cpu.scala 157:8]
      skip @[cpu.scala 156:15]
    pcPlusFour.io.inputx <= pc @[cpu.scala 161:24]
    pcPlusFour.io.inputy <= UInt<3>("h04") @[cpu.scala 162:24]
    io.imem.address <= pc @[cpu.scala 165:19]
    io.imem.valid <= UInt<1>("h01") @[cpu.scala 166:19]
    node _T_6 = rem(pc, UInt<4>("h08")) @[cpu.scala 169:13]
    node _T_7 = eq(_T_6, UInt<3>("h04")) @[cpu.scala 169:20]
    when _T_7 : @[cpu.scala 169:29]
      node _T_8 = bits(io.imem.instruction, 63, 32) @[cpu.scala 170:51]
      if_id.io.in.instruction <= _T_8 @[cpu.scala 170:29]
      skip @[cpu.scala 169:29]
    else : @[cpu.scala 171:16]
      node _T_9 = bits(io.imem.instruction, 31, 0) @[cpu.scala 172:51]
      if_id.io.in.instruction <= _T_9 @[cpu.scala 172:29]
      skip @[cpu.scala 171:16]
    if_id.io.in.pc <= pc @[cpu.scala 174:18]
    node _T_10 = eq(hazard.io.if_id_stall, UInt<1>("h00")) @[cpu.scala 177:21]
    if_id.io.valid <= _T_10 @[cpu.scala 177:18]
    if_id.io.flush <= hazard.io.if_id_flush @[cpu.scala 178:18]
    node _T_11 = bits(if_id.io.data.instruction, 6, 0) @[cpu.scala 185:49]
    control.io.opcode <= _T_11 @[cpu.scala 185:21]
    node rs1 = bits(if_id.io.data.instruction, 19, 15) @[cpu.scala 188:38]
    node rs2 = bits(if_id.io.data.instruction, 24, 20) @[cpu.scala 189:38]
    hazard.io.rs1 <= rs1 @[cpu.scala 192:17]
    hazard.io.rs2 <= rs2 @[cpu.scala 193:17]
    registers.io.readreg1 <= rs1 @[cpu.scala 196:25]
    registers.io.readreg2 <= rs2 @[cpu.scala 197:25]
    wire writedata_mux : UInt @[cpu.scala 199:27]
    registers.io.writedata <= writedata_mux @[cpu.scala 200:26]
    immGen.io.instruction <= if_id.io.data.instruction @[cpu.scala 203:25]
    id_ex.io.in.pc <= if_id.io.data.pc @[cpu.scala 207:27]
    id_ex.io.in.sextImm <= immGen.io.sextImm @[cpu.scala 208:27]
    id_ex.io.in.instruction <= if_id.io.data.instruction @[cpu.scala 209:27]
    id_ex.io.in.readdata1 <= registers.io.readdata1 @[cpu.scala 210:27]
    id_ex.io.in.readdata2 <= registers.io.readdata2 @[cpu.scala 211:27]
    id_ex_ctrl.io.in.ex_ctrl.aluop <= control.io.aluop @[cpu.scala 214:47]
    id_ex_ctrl.io.in.ex_ctrl.op1_src <= control.io.op1_src @[cpu.scala 215:47]
    id_ex_ctrl.io.in.ex_ctrl.op2_src <= control.io.op2_src @[cpu.scala 216:47]
    id_ex_ctrl.io.in.ex_ctrl.controltransferop <= control.io.controltransferop @[cpu.scala 217:47]
    id_ex_ctrl.io.in.mem_ctrl.memop <= control.io.memop @[cpu.scala 219:47]
    id_ex_ctrl.io.in.wb_ctrl.writeback_valid <= control.io.writeback_valid @[cpu.scala 221:47]
    id_ex_ctrl.io.in.wb_ctrl.writeback_src <= control.io.writeback_src @[cpu.scala 222:47]
    id_ex.io.valid <= UInt<1>("h01") @[cpu.scala 225:18]
    id_ex.io.flush <= hazard.io.id_ex_flush @[cpu.scala 226:18]
    id_ex_ctrl.io.valid <= UInt<1>("h01") @[cpu.scala 227:23]
    id_ex_ctrl.io.flush <= hazard.io.id_ex_flush @[cpu.scala 228:23]
    node _T_12 = bits(id_ex.io.data.instruction, 11, 7) @[cpu.scala 235:49]
    hazard.io.idex_rd <= _T_12 @[cpu.scala 235:21]
    node _T_13 = eq(id_ex_ctrl.io.data.mem_ctrl.memop, UInt<2>("h02")) @[cpu.scala 236:63]
    hazard.io.idex_memread <= _T_13 @[cpu.scala 236:26]
    node _T_14 = bits(id_ex.io.data.instruction, 19, 15) @[cpu.scala 239:53]
    forwarding.io.rs1 <= _T_14 @[cpu.scala 239:25]
    node _T_15 = bits(id_ex.io.data.instruction, 24, 20) @[cpu.scala 240:53]
    forwarding.io.rs2 <= _T_15 @[cpu.scala 240:25]
    node _T_16 = bits(id_ex.io.data.instruction, 11, 7) @[cpu.scala 241:53]
    forwarding.io.exmemrd <= _T_16 @[cpu.scala 241:25]
    node _T_17 = eq(id_ex_ctrl.io.data.wb_ctrl.writeback_valid, UInt<1>("h01")) @[cpu.scala 242:71]
    forwarding.io.exmemrw <= _T_17 @[cpu.scala 242:25]
    aluControl.io.aluop <= id_ex_ctrl.io.data.ex_ctrl.aluop @[cpu.scala 245:24]
    node _T_18 = bits(id_ex.io.data.instruction, 14, 12) @[cpu.scala 246:52]
    aluControl.io.funct3 <= _T_18 @[cpu.scala 246:24]
    node _T_19 = bits(id_ex.io.data.instruction, 31, 25) @[cpu.scala 247:52]
    aluControl.io.funct7 <= _T_19 @[cpu.scala 247:24]
    controlTransfer.io.controltransferop <= id_ex_ctrl.io.data.ex_ctrl.controltransferop @[cpu.scala 250:40]
    wire memForward_mux : UInt<64> @[cpu.scala 254:28]
    node _T_20 = eq(id_ex_ctrl.io.data.wb_ctrl.writeback_src, UInt<1>("h00")) @[cpu.scala 256:50]
    when _T_20 : @[cpu.scala 256:59]
      memForward_mux <= ex_mem.io.data.result @[cpu.scala 257:20]
      skip @[cpu.scala 256:59]
    else : @[cpu.scala 258:16]
      memForward_mux <= ex_mem.io.data.sextImm @[cpu.scala 259:20]
      skip @[cpu.scala 258:16]
    wire operand1_mux : UInt<64> @[cpu.scala 265:26]
    node _T_21 = eq(forwarding.io.forwardA, UInt<1>("h00")) @[cpu.scala 267:32]
    when _T_21 : @[cpu.scala 267:41]
      operand1_mux <= id_ex.io.data.readdata1 @[cpu.scala 268:18]
      skip @[cpu.scala 267:41]
    else : @[cpu.scala 269:48]
      node _T_22 = eq(forwarding.io.forwardA, UInt<1>("h01")) @[cpu.scala 269:39]
      when _T_22 : @[cpu.scala 269:48]
        operand1_mux <= memForward_mux @[cpu.scala 270:18]
        skip @[cpu.scala 269:48]
      else : @[cpu.scala 271:16]
        operand1_mux <= writedata_mux @[cpu.scala 272:18]
        skip @[cpu.scala 271:16]
    wire operand2_mux : UInt<64> @[cpu.scala 278:26]
    node _T_23 = eq(forwarding.io.forwardB, UInt<1>("h00")) @[cpu.scala 280:32]
    when _T_23 : @[cpu.scala 280:41]
      operand2_mux <= id_ex.io.data.readdata2 @[cpu.scala 281:18]
      skip @[cpu.scala 280:41]
    else : @[cpu.scala 282:48]
      node _T_24 = eq(forwarding.io.forwardB, UInt<1>("h01")) @[cpu.scala 282:39]
      when _T_24 : @[cpu.scala 282:48]
        operand2_mux <= memForward_mux @[cpu.scala 283:18]
        skip @[cpu.scala 282:48]
      else : @[cpu.scala 284:16]
        operand2_mux <= writedata_mux @[cpu.scala 285:18]
        skip @[cpu.scala 284:16]
    alu.io.operation <= aluControl.io.operation @[cpu.scala 289:20]
    wire op1_mux : UInt<64> @[cpu.scala 292:21]
    node _T_25 = eq(id_ex_ctrl.io.data.ex_ctrl.op1_src, UInt<1>("h00")) @[cpu.scala 293:44]
    when _T_25 : @[cpu.scala 293:53]
      op1_mux <= operand1_mux @[cpu.scala 294:13]
      skip @[cpu.scala 293:53]
    else : @[cpu.scala 295:16]
      op1_mux <= id_ex.io.data.pc @[cpu.scala 296:13]
      skip @[cpu.scala 295:16]
    alu.io.operand1 <= op1_mux @[cpu.scala 298:19]
    wire op2_mux : UInt<64> @[cpu.scala 300:21]
    node _T_26 = eq(id_ex_ctrl.io.data.ex_ctrl.op2_src, UInt<1>("h00")) @[cpu.scala 301:44]
    when _T_26 : @[cpu.scala 301:53]
      op2_mux <= operand2_mux @[cpu.scala 302:13]
      skip @[cpu.scala 301:53]
    else : @[cpu.scala 303:58]
      node _T_27 = eq(id_ex_ctrl.io.data.ex_ctrl.op2_src, UInt<1>("h01")) @[cpu.scala 303:50]
      when _T_27 : @[cpu.scala 303:58]
        op2_mux <= UInt<3>("h04") @[cpu.scala 304:13]
        skip @[cpu.scala 303:58]
      else : @[cpu.scala 305:16]
        op2_mux <= ex_mem.io.data.sextImm @[cpu.scala 306:13]
        skip @[cpu.scala 305:16]
    alu.io.operand2 <= op2_mux @[cpu.scala 308:19]
    controlTransfer.io.pc <= id_ex.io.data.pc @[cpu.scala 311:25]
    node _T_28 = bits(id_ex.io.data.instruction, 14, 12) @[cpu.scala 312:57]
    controlTransfer.io.funct3 <= _T_28 @[cpu.scala 312:29]
    controlTransfer.io.imm <= id_ex.io.data.sextImm @[cpu.scala 313:26]
    controlTransfer.io.operand1 <= operand1_mux @[cpu.scala 314:31]
    controlTransfer.io.operand2 <= operand2_mux @[cpu.scala 315:31]
    ex_mem.io.in.next_pc <= controlTransfer.io.nextpc @[cpu.scala 319:25]
    ex_mem.io.in.taken <= controlTransfer.io.taken @[cpu.scala 320:25]
    ex_mem.io.in.instruction <= id_ex.io.data.instruction @[cpu.scala 321:28]
    ex_mem.io.in.sextImm <= id_ex.io.data.sextImm @[cpu.scala 322:24]
    ex_mem.io.in.writedata <= operand2_mux @[cpu.scala 323:26]
    ex_mem.io.in.result <= alu.io.result @[cpu.scala 324:23]
    ex_mem_ctrl.io.in.mem_ctrl.memop <= id_ex_ctrl.io.data.mem_ctrl.memop @[cpu.scala 327:36]
    ex_mem_ctrl.io.in.wb_ctrl.writeback_valid <= id_ex_ctrl.io.data.wb_ctrl.writeback_valid @[cpu.scala 330:45]
    ex_mem_ctrl.io.in.wb_ctrl.writeback_src <= id_ex_ctrl.io.data.wb_ctrl.writeback_src @[cpu.scala 331:43]
    ex_mem.io.valid <= UInt<1>("h01") @[cpu.scala 334:24]
    ex_mem.io.flush <= hazard.io.ex_mem_flush @[cpu.scala 335:24]
    ex_mem_ctrl.io.valid <= UInt<1>("h01") @[cpu.scala 336:24]
    ex_mem_ctrl.io.flush <= hazard.io.ex_mem_flush @[cpu.scala 337:24]
    io.dmem.address <= ex_mem.io.data.result @[cpu.scala 344:21]
    node _T_29 = eq(ex_mem_ctrl.io.data.mem_ctrl.memop, UInt<1>("h01")) @[cpu.scala 345:59]
    io.dmem.memread <= _T_29 @[cpu.scala 345:21]
    node _T_30 = eq(ex_mem_ctrl.io.data.mem_ctrl.memop, UInt<2>("h02")) @[cpu.scala 346:59]
    io.dmem.memwrite <= _T_30 @[cpu.scala 346:21]
    node _T_31 = neq(ex_mem_ctrl.io.data.mem_ctrl.memop, UInt<1>("h00")) @[cpu.scala 347:59]
    io.dmem.valid <= _T_31 @[cpu.scala 347:21]
    node _T_32 = bits(ex_mem.io.data.instruction, 13, 12) @[cpu.scala 348:50]
    io.dmem.maskmode <= _T_32 @[cpu.scala 348:21]
    node _T_33 = bits(ex_mem.io.data.instruction, 14, 14) @[cpu.scala 349:51]
    node _T_34 = not(_T_33) @[cpu.scala 349:24]
    io.dmem.sext <= _T_34 @[cpu.scala 349:21]
    io.dmem.writedata <= ex_mem.io.data.writedata @[cpu.scala 350:21]
    next_pc <= ex_mem.io.data.next_pc @[cpu.scala 353:11]
    hazard.io.exmem_taken <= ex_mem.io.data.taken @[cpu.scala 356:25]
    mem_wb.io.in.instruction <= ex_mem.io.data.instruction @[cpu.scala 363:28]
    mem_wb.io.in.readdata <= io.dmem.readdata @[cpu.scala 364:25]
    mem_wb.io.in.result <= ex_mem.io.data.result @[cpu.scala 365:23]
    mem_wb.io.in.sextImm <= ex_mem.io.data.sextImm @[cpu.scala 366:24]
    mem_wb_ctrl.io.in.wb_ctrl.writeback_valid <= ex_mem_ctrl.io.data.wb_ctrl.writeback_valid @[cpu.scala 369:45]
    mem_wb_ctrl.io.in.wb_ctrl.writeback_src <= ex_mem_ctrl.io.data.wb_ctrl.writeback_src @[cpu.scala 370:43]
    mem_wb.io.valid <= UInt<1>("h01") @[cpu.scala 373:24]
    mem_wb.io.flush <= UInt<1>("h00") @[cpu.scala 374:24]
    mem_wb_ctrl.io.valid <= UInt<1>("h01") @[cpu.scala 375:24]
    mem_wb_ctrl.io.flush <= UInt<1>("h00") @[cpu.scala 376:24]
    node _T_35 = bits(mem_wb.io.data.instruction, 11, 7) @[cpu.scala 384:54]
    registers.io.writereg <= _T_35 @[cpu.scala 384:25]
    node _T_36 = bits(mem_wb.io.data.instruction, 11, 7) @[cpu.scala 387:35]
    node _T_37 = eq(_T_36, UInt<1>("h00")) @[cpu.scala 387:42]
    when _T_37 : @[cpu.scala 387:51]
      registers.io.wen <= UInt<1>("h00") @[cpu.scala 388:22]
      skip @[cpu.scala 387:51]
    else : @[cpu.scala 389:15]
      registers.io.wen <= mem_wb_ctrl.io.data.wb_ctrl.writeback_valid @[cpu.scala 390:22]
      skip @[cpu.scala 389:15]
    node _T_38 = bits(mem_wb.io.data.instruction, 11, 7) @[cpu.scala 394:46]
    writedata_mux <= _T_38 @[cpu.scala 394:17]
    node _T_39 = eq(mem_wb_ctrl.io.data.wb_ctrl.writeback_src, UInt<1>("h00")) @[cpu.scala 397:51]
    when _T_39 : @[cpu.scala 397:60]
      writedata_mux <= mem_wb.io.data.result @[cpu.scala 398:19]
      skip @[cpu.scala 397:60]
    else : @[cpu.scala 399:66]
      node _T_40 = eq(mem_wb_ctrl.io.data.wb_ctrl.writeback_src, UInt<1>("h01")) @[cpu.scala 399:57]
      when _T_40 : @[cpu.scala 399:66]
        writedata_mux <= mem_wb.io.data.sextImm @[cpu.scala 400:19]
        skip @[cpu.scala 399:66]
      else : @[cpu.scala 401:66]
        node _T_41 = eq(mem_wb_ctrl.io.data.wb_ctrl.writeback_src, UInt<2>("h02")) @[cpu.scala 401:57]
        when _T_41 : @[cpu.scala 401:66]
          writedata_mux <= mem_wb.io.data.readdata @[cpu.scala 402:19]
          skip @[cpu.scala 401:66]
    node _T_42 = bits(mem_wb.io.data.instruction, 11, 7) @[cpu.scala 406:54]
    forwarding.io.memwbrd <= _T_42 @[cpu.scala 406:25]
    forwarding.io.memwbrw <= mem_wb_ctrl.io.data.wb_ctrl.writeback_valid @[cpu.scala 407:25]
    
  module DualPortedCombinMemory : 
    input clock : Clock
    input reset : Reset
    output io : {imem : {flip request : {flip ready : UInt<1>, valid : UInt<1>, bits : {address : UInt<64>, writedata : UInt<64>, operation : UInt<2>}}, response : {valid : UInt<1>, bits : {data : UInt<64>}}}, dmem : {flip request : {flip ready : UInt<1>, valid : UInt<1>, bits : {address : UInt<64>, writedata : UInt<64>, operation : UInt<2>}}, response : {valid : UInt<1>, bits : {data : UInt<64>}}}}
    
    io.imem.request.bits.operation is invalid @[base-memory-components.scala 32:19]
    io.imem.request.bits.writedata is invalid @[base-memory-components.scala 32:19]
    io.imem.request.bits.address is invalid @[base-memory-components.scala 32:19]
    io.imem.request.valid is invalid @[base-memory-components.scala 32:19]
    io.imem.request.ready is invalid @[base-memory-components.scala 32:19]
    io.dmem.request.bits.operation is invalid @[base-memory-components.scala 33:19]
    io.dmem.request.bits.writedata is invalid @[base-memory-components.scala 33:19]
    io.dmem.request.bits.address is invalid @[base-memory-components.scala 33:19]
    io.dmem.request.valid is invalid @[base-memory-components.scala 33:19]
    io.dmem.request.ready is invalid @[base-memory-components.scala 33:19]
    wire _T : {valid : UInt<1>, bits : {data : UInt<64>}} @[base-memory-components.scala 36:35]
    _T.bits.data <= UInt<64>("h00") @[base-memory-components.scala 36:35]
    _T.valid <= UInt<1>("h00") @[base-memory-components.scala 36:35]
    io.imem.response.bits.data <= _T.bits.data @[base-memory-components.scala 36:20]
    io.imem.response.valid <= _T.valid @[base-memory-components.scala 36:20]
    wire _T_1 : {valid : UInt<1>, bits : {data : UInt<64>}} @[base-memory-components.scala 37:35]
    _T_1.bits.data <= UInt<64>("h00") @[base-memory-components.scala 37:35]
    _T_1.valid <= UInt<1>("h00") @[base-memory-components.scala 37:35]
    io.dmem.response.bits.data <= _T_1.bits.data @[base-memory-components.scala 37:20]
    io.dmem.response.valid <= _T_1.valid @[base-memory-components.scala 37:20]
    cmem memory : UInt<32>[16384] @[base-memory-components.scala 39:19]
    io.imem.response.valid <= UInt<1>("h00") @[memory.scala 18:27]
    io.imem.request.ready <= UInt<1>("h01") @[memory.scala 20:26]
    when io.imem.request.valid : @[memory.scala 27:32]
      node _T_2 = eq(io.imem.request.bits.operation, UInt<1>("h00")) @[memory.scala 32:30]
      node _T_3 = asUInt(reset) @[memory.scala 32:11]
      node _T_4 = or(_T_2, _T_3) @[memory.scala 32:11]
      node _T_5 = eq(_T_4, UInt<1>("h00")) @[memory.scala 32:11]
      when _T_5 : @[memory.scala 32:11]
        printf(clock, UInt<1>(1), "Assertion failed\n    at memory.scala:32 assert(request.operation === Read)\n") @[memory.scala 32:11]
        stop(clock, UInt<1>(1), 1) @[memory.scala 32:11]
        skip @[memory.scala 32:11]
      node _T_6 = lt(io.imem.request.bits.address, UInt<17>("h010000")) @[memory.scala 37:27]
      when _T_6 : @[memory.scala 37:37]
        io.imem.response.valid <= UInt<1>("h01") @[memory.scala 38:30]
        node _T_7 = dshr(io.imem.request.bits.address, UInt<2>("h03")) @[memory.scala 39:42]
        node _T_8 = dshl(_T_7, UInt<1>("h01")) @[memory.scala 39:50]
        node _T_9 = add(_T_8, UInt<1>("h01")) @[memory.scala 40:60]
        node _T_10 = tail(_T_9, 1) @[memory.scala 40:60]
        node _T_11 = bits(_T_10, 13, 0) @[memory.scala 40:47]
        infer mport _T_12 = memory[_T_11], clock @[memory.scala 40:47]
        node _T_13 = bits(_T_8, 13, 0) @[memory.scala 40:74]
        infer mport _T_14 = memory[_T_13], clock @[memory.scala 40:74]
        node _T_15 = cat(_T_12, _T_14) @[Cat.scala 30:58]
        io.imem.response.bits.data <= _T_15 @[memory.scala 40:34]
        skip @[memory.scala 37:37]
      else : @[memory.scala 41:18]
        io.imem.response.valid <= UInt<1>("h00") @[memory.scala 42:30]
        skip @[memory.scala 41:18]
      skip @[memory.scala 27:32]
    else : @[memory.scala 44:16]
      io.imem.response.valid <= UInt<1>("h00") @[memory.scala 45:28]
      skip @[memory.scala 44:16]
    io.dmem.response.valid <= UInt<1>("h00") @[memory.scala 18:27]
    io.dmem.request.ready <= UInt<1>("h01") @[memory.scala 20:26]
    when io.dmem.request.valid : @[memory.scala 55:32]
      node _T_16 = neq(io.dmem.request.bits.operation, UInt<1>("h01")) @[memory.scala 59:31]
      node _T_17 = asUInt(reset) @[memory.scala 59:12]
      node _T_18 = or(_T_16, _T_17) @[memory.scala 59:12]
      node _T_19 = eq(_T_18, UInt<1>("h00")) @[memory.scala 59:12]
      when _T_19 : @[memory.scala 59:12]
        printf(clock, UInt<1>(1), "Assertion failed\n    at memory.scala:59 assert (request.operation =/= Write)\n") @[memory.scala 59:12]
        stop(clock, UInt<1>(1), 1) @[memory.scala 59:12]
        skip @[memory.scala 59:12]
      node _T_20 = lt(io.dmem.request.bits.address, UInt<17>("h010000")) @[memory.scala 61:29]
      node _T_21 = asUInt(reset) @[memory.scala 61:12]
      node _T_22 = or(_T_20, _T_21) @[memory.scala 61:12]
      node _T_23 = eq(_T_22, UInt<1>("h00")) @[memory.scala 61:12]
      when _T_23 : @[memory.scala 61:12]
        printf(clock, UInt<1>(1), "Assertion failed\n    at memory.scala:61 assert (request.address < size.U)\n") @[memory.scala 61:12]
        stop(clock, UInt<1>(1), 1) @[memory.scala 61:12]
        skip @[memory.scala 61:12]
      node _T_24 = dshr(io.dmem.request.bits.address, UInt<2>("h02")) @[memory.scala 64:34]
      node _T_25 = add(_T_24, UInt<1>("h01")) @[memory.scala 65:58]
      node _T_26 = tail(_T_25, 1) @[memory.scala 65:58]
      node _T_27 = bits(_T_26, 13, 0) @[memory.scala 65:45]
      infer mport _T_28 = memory[_T_27], clock @[memory.scala 65:45]
      node _T_29 = bits(_T_24, 13, 0) @[memory.scala 65:72]
      infer mport _T_30 = memory[_T_29], clock @[memory.scala 65:72]
      node _T_31 = cat(_T_28, _T_30) @[Cat.scala 30:58]
      io.dmem.response.bits.data <= _T_31 @[memory.scala 65:32]
      io.dmem.response.valid <= UInt<1>("h01") @[memory.scala 66:28]
      node _T_32 = eq(io.dmem.request.bits.operation, UInt<2>("h02")) @[memory.scala 69:29]
      when _T_32 : @[memory.scala 69:44]
        node _T_33 = shr(io.dmem.request.bits.address, 2) @[memory.scala 70:25]
        node _T_34 = bits(_T_33, 13, 0) @[memory.scala 70:13]
        infer mport _T_35 = memory[_T_34], clock @[memory.scala 70:13]
        node _T_36 = bits(io.dmem.request.bits.writedata, 31, 0) @[memory.scala 70:46]
        _T_35 <= _T_36 @[memory.scala 70:31]
        node _T_37 = shr(io.dmem.request.bits.address, 2) @[memory.scala 71:26]
        node _T_38 = add(_T_37, UInt<1>("h01")) @[memory.scala 71:32]
        node _T_39 = tail(_T_38, 1) @[memory.scala 71:32]
        node _T_40 = bits(_T_39, 13, 0) @[memory.scala 71:13]
        infer mport _T_41 = memory[_T_40], clock @[memory.scala 71:13]
        node _T_42 = bits(io.dmem.request.bits.writedata, 63, 32) @[memory.scala 71:54]
        _T_41 <= _T_42 @[memory.scala 71:39]
        skip @[memory.scala 69:44]
      skip @[memory.scala 55:32]
    else : @[memory.scala 73:16]
      io.dmem.response.valid <= UInt<1>("h00") @[memory.scala 74:28]
      skip @[memory.scala 73:16]
    
  module ICombinMemPort : 
    input clock : Clock
    input reset : Reset
    output io : {pipeline : {flip address : UInt<64>, flip valid : UInt<1>, good : UInt<1>, instruction : UInt<64>, ready : UInt<1>}, flip bus : {flip request : {flip ready : UInt<1>, valid : UInt<1>, bits : {address : UInt<64>, writedata : UInt<64>, operation : UInt<2>}}, response : {valid : UInt<1>, bits : {data : UInt<64>}}}}
    
    wire _T : {flip address : UInt<64>, flip valid : UInt<1>, good : UInt<1>, instruction : UInt<64>, ready : UInt<1>} @[base-memory-components.scala 52:31]
    _T.ready <= UInt<1>("h00") @[base-memory-components.scala 52:31]
    _T.instruction <= UInt<64>("h00") @[base-memory-components.scala 52:31]
    _T.good <= UInt<1>("h00") @[base-memory-components.scala 52:31]
    _T.valid <= UInt<1>("h00") @[base-memory-components.scala 52:31]
    _T.address <= UInt<64>("h00") @[base-memory-components.scala 52:31]
    io.pipeline.ready <= _T.ready @[base-memory-components.scala 52:15]
    io.pipeline.instruction <= _T.instruction @[base-memory-components.scala 52:15]
    io.pipeline.good <= _T.good @[base-memory-components.scala 52:15]
    _T.valid <= io.pipeline.valid @[base-memory-components.scala 52:15]
    _T.address <= io.pipeline.address @[base-memory-components.scala 52:15]
    io.bus.response.bits.data is invalid @[base-memory-components.scala 57:15]
    io.bus.response.valid is invalid @[base-memory-components.scala 57:15]
    io.bus.request.bits.operation is invalid @[base-memory-components.scala 57:15]
    io.bus.request.bits.writedata is invalid @[base-memory-components.scala 57:15]
    io.bus.request.bits.address is invalid @[base-memory-components.scala 57:15]
    io.bus.request.valid is invalid @[base-memory-components.scala 57:15]
    io.bus.request.ready is invalid @[base-memory-components.scala 57:15]
    when io.pipeline.valid : @[memory-combin-ports.scala 16:28]
      wire _T_1 : {address : UInt<64>, writedata : UInt<64>, operation : UInt<2>} @[memory-combin-ports.scala 17:23]
      _T_1.address <= io.pipeline.address @[memory-combin-ports.scala 18:23]
      _T_1.operation <= UInt<1>("h00") @[memory-combin-ports.scala 19:23]
      _T_1.writedata <= UInt<1>("h00") @[memory-combin-ports.scala 20:23]
      io.bus.request.bits.operation <= _T_1.operation @[memory-combin-ports.scala 22:26]
      io.bus.request.bits.writedata <= _T_1.writedata @[memory-combin-ports.scala 22:26]
      io.bus.request.bits.address <= _T_1.address @[memory-combin-ports.scala 22:26]
      io.bus.request.valid <= UInt<1>("h01") @[memory-combin-ports.scala 23:26]
      skip @[memory-combin-ports.scala 16:28]
    else : @[memory-combin-ports.scala 24:16]
      io.bus.request.valid <= UInt<1>("h00") @[memory-combin-ports.scala 25:26]
      skip @[memory-combin-ports.scala 24:16]
    io.pipeline.ready <= UInt<1>("h01") @[memory-combin-ports.scala 29:21]
    io.pipeline.good <= UInt<1>("h01") @[memory-combin-ports.scala 32:20]
    io.pipeline.instruction <= io.bus.response.bits.data @[memory-combin-ports.scala 33:27]
    
  module DCombinMemPort : 
    input clock : Clock
    input reset : Reset
    output io : {pipeline : {flip address : UInt<64>, flip valid : UInt<1>, good : UInt<1>, flip writedata : UInt<64>, flip memread : UInt<1>, flip memwrite : UInt<1>, flip maskmode : UInt<2>, flip sext : UInt<1>, readdata : UInt<64>}, flip bus : {flip request : {flip ready : UInt<1>, valid : UInt<1>, bits : {address : UInt<64>, writedata : UInt<64>, operation : UInt<2>}}, response : {valid : UInt<1>, bits : {data : UInt<64>}}}}
    
    wire _T : {flip address : UInt<64>, flip valid : UInt<1>, good : UInt<1>, flip writedata : UInt<64>, flip memread : UInt<1>, flip memwrite : UInt<1>, flip maskmode : UInt<2>, flip sext : UInt<1>, readdata : UInt<64>} @[base-memory-components.scala 69:31]
    _T.readdata <= UInt<64>("h00") @[base-memory-components.scala 69:31]
    _T.sext <= UInt<1>("h00") @[base-memory-components.scala 69:31]
    _T.maskmode <= UInt<2>("h00") @[base-memory-components.scala 69:31]
    _T.memwrite <= UInt<1>("h00") @[base-memory-components.scala 69:31]
    _T.memread <= UInt<1>("h00") @[base-memory-components.scala 69:31]
    _T.writedata <= UInt<64>("h00") @[base-memory-components.scala 69:31]
    _T.good <= UInt<1>("h00") @[base-memory-components.scala 69:31]
    _T.valid <= UInt<1>("h00") @[base-memory-components.scala 69:31]
    _T.address <= UInt<64>("h00") @[base-memory-components.scala 69:31]
    io.pipeline.readdata <= _T.readdata @[base-memory-components.scala 69:15]
    _T.sext <= io.pipeline.sext @[base-memory-components.scala 69:15]
    _T.maskmode <= io.pipeline.maskmode @[base-memory-components.scala 69:15]
    _T.memwrite <= io.pipeline.memwrite @[base-memory-components.scala 69:15]
    _T.memread <= io.pipeline.memread @[base-memory-components.scala 69:15]
    _T.writedata <= io.pipeline.writedata @[base-memory-components.scala 69:15]
    io.pipeline.good <= _T.good @[base-memory-components.scala 69:15]
    _T.valid <= io.pipeline.valid @[base-memory-components.scala 69:15]
    _T.address <= io.pipeline.address @[base-memory-components.scala 69:15]
    io.bus.response.bits.data is invalid @[base-memory-components.scala 74:15]
    io.bus.response.valid is invalid @[base-memory-components.scala 74:15]
    io.bus.request.bits.operation is invalid @[base-memory-components.scala 74:15]
    io.bus.request.bits.writedata is invalid @[base-memory-components.scala 74:15]
    io.bus.request.bits.address is invalid @[base-memory-components.scala 74:15]
    io.bus.request.valid is invalid @[base-memory-components.scala 74:15]
    io.bus.request.ready is invalid @[base-memory-components.scala 74:15]
    io.pipeline.good <= io.bus.response.valid @[base-memory-components.scala 76:20]
    io.pipeline.good <= UInt<1>("h01") @[memory-combin-ports.scala 42:20]
    node _T_1 = or(io.pipeline.memread, io.pipeline.memwrite) @[memory-combin-ports.scala 44:51]
    node _T_2 = and(io.pipeline.valid, _T_1) @[memory-combin-ports.scala 44:27]
    when _T_2 : @[memory-combin-ports.scala 44:77]
      node _T_3 = and(io.pipeline.memread, io.pipeline.memwrite) @[memory-combin-ports.scala 46:34]
      node _T_4 = eq(_T_3, UInt<1>("h00")) @[memory-combin-ports.scala 46:12]
      node _T_5 = asUInt(reset) @[memory-combin-ports.scala 46:11]
      node _T_6 = or(_T_4, _T_5) @[memory-combin-ports.scala 46:11]
      node _T_7 = eq(_T_6, UInt<1>("h00")) @[memory-combin-ports.scala 46:11]
      when _T_7 : @[memory-combin-ports.scala 46:11]
        printf(clock, UInt<1>(1), "Assertion failed\n    at memory-combin-ports.scala:46 assert(!(io.pipeline.memread && io.pipeline.memwrite))\n") @[memory-combin-ports.scala 46:11]
        stop(clock, UInt<1>(1), 1) @[memory-combin-ports.scala 46:11]
        skip @[memory-combin-ports.scala 46:11]
      io.bus.request.bits.address <= io.pipeline.address @[memory-combin-ports.scala 48:33]
      io.bus.request.valid <= UInt<1>("h01") @[memory-combin-ports.scala 49:26]
      when io.pipeline.memwrite : @[memory-combin-ports.scala 51:33]
        io.bus.request.bits.operation <= UInt<2>("h02") @[memory-combin-ports.scala 60:37]
        skip @[memory-combin-ports.scala 51:33]
      else : @[memory-combin-ports.scala 61:18]
        io.bus.request.bits.operation <= UInt<1>("h00") @[memory-combin-ports.scala 63:37]
        skip @[memory-combin-ports.scala 61:18]
      skip @[memory-combin-ports.scala 44:77]
    else : @[memory-combin-ports.scala 65:16]
      io.bus.request.valid <= UInt<1>("h00") @[memory-combin-ports.scala 67:26]
      skip @[memory-combin-ports.scala 65:16]
    when io.bus.response.valid : @[memory-combin-ports.scala 71:32]
      when io.pipeline.memwrite : @[memory-combin-ports.scala 72:33]
        wire _T_8 : UInt<64> @[memory-combin-ports.scala 74:28]
        node _T_9 = neq(io.pipeline.maskmode, UInt<2>("h03")) @[memory-combin-ports.scala 77:34]
        when _T_9 : @[memory-combin-ports.scala 77:43]
          node _T_10 = bits(io.pipeline.address, 1, 0) @[memory-combin-ports.scala 79:41]
          wire _T_11 : UInt<64> @[memory-combin-ports.scala 80:28]
          wire _T_12 : UInt<64> @[memory-combin-ports.scala 81:34]
          wire _T_13 : UInt<64> @[memory-combin-ports.scala 82:42]
          wire _T_14 : UInt<64> @[memory-combin-ports.scala 83:37]
          wire _T_15 : UInt<64> @[memory-combin-ports.scala 84:33]
          _T_11 <= io.bus.response.bits.data @[memory-combin-ports.scala 86:18]
          node _T_16 = eq(io.pipeline.maskmode, UInt<1>("h00")) @[memory-combin-ports.scala 88:36]
          when _T_16 : @[memory-combin-ports.scala 88:45]
            node _T_17 = mux(UInt<1>("h00"), UInt<56>("h0ffffffffffffff"), UInt<56>("h00")) @[Bitwise.scala 72:12]
            node _T_18 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
            node _T_19 = cat(_T_17, _T_18) @[Cat.scala 30:58]
            _T_12 <= _T_19 @[memory-combin-ports.scala 89:26]
            skip @[memory-combin-ports.scala 88:45]
          else : @[memory-combin-ports.scala 90:52]
            node _T_20 = eq(io.pipeline.maskmode, UInt<1>("h01")) @[memory-combin-ports.scala 90:43]
            when _T_20 : @[memory-combin-ports.scala 90:52]
              node _T_21 = mux(UInt<1>("h00"), UInt<48>("h0ffffffffffff"), UInt<48>("h00")) @[Bitwise.scala 72:12]
              node _T_22 = mux(UInt<1>("h01"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
              node _T_23 = cat(_T_21, _T_22) @[Cat.scala 30:58]
              _T_12 <= _T_23 @[memory-combin-ports.scala 91:26]
              skip @[memory-combin-ports.scala 90:52]
            else : @[memory-combin-ports.scala 92:52]
              node _T_24 = eq(io.pipeline.maskmode, UInt<2>("h02")) @[memory-combin-ports.scala 92:43]
              when _T_24 : @[memory-combin-ports.scala 92:52]
                node _T_25 = mux(UInt<1>("h00"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                node _T_26 = mux(UInt<1>("h01"), UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                node _T_27 = cat(_T_25, _T_26) @[Cat.scala 30:58]
                _T_12 <= _T_27 @[memory-combin-ports.scala 93:26]
                skip @[memory-combin-ports.scala 92:52]
              else : @[memory-combin-ports.scala 94:22]
                node _T_28 = mux(UInt<1>("h01"), UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12]
                _T_12 <= _T_28 @[memory-combin-ports.scala 95:26]
                skip @[memory-combin-ports.scala 94:22]
          node _T_29 = mul(_T_10, UInt<4>("h08")) @[memory-combin-ports.scala 98:61]
          node _T_30 = dshl(_T_12, _T_29) @[memory-combin-ports.scala 98:50]
          _T_13 <= _T_30 @[memory-combin-ports.scala 98:32]
          node _T_31 = mul(_T_10, UInt<4>("h08")) @[memory-combin-ports.scala 99:63]
          node _T_32 = dshl(io.pipeline.writedata, _T_31) @[memory-combin-ports.scala 99:52]
          _T_14 <= _T_32 @[memory-combin-ports.scala 99:27]
          node _T_33 = not(_T_13) @[memory-combin-ports.scala 102:26]
          _T_15 <= _T_33 @[memory-combin-ports.scala 102:23]
          node _T_34 = and(_T_11, _T_15) @[memory-combin-ports.scala 104:32]
          node _T_35 = and(_T_14, _T_13) @[memory-combin-ports.scala 104:70]
          node _T_36 = or(_T_34, _T_35) @[memory-combin-ports.scala 104:49]
          _T_8 <= _T_36 @[memory-combin-ports.scala 104:19]
          skip @[memory-combin-ports.scala 77:43]
        else : @[memory-combin-ports.scala 105:20]
          _T_8 <= io.pipeline.writedata @[memory-combin-ports.scala 106:19]
          skip @[memory-combin-ports.scala 105:20]
        io.bus.request.bits.writedata <= _T_8 @[memory-combin-ports.scala 109:37]
        skip @[memory-combin-ports.scala 72:33]
      else : @[memory-combin-ports.scala 110:39]
        when io.pipeline.memread : @[memory-combin-ports.scala 110:39]
          wire _T_37 : UInt<64> @[memory-combin-ports.scala 112:36]
          wire _T_38 : UInt<64> @[memory-combin-ports.scala 113:36]
          node _T_39 = bits(io.pipeline.address, 1, 0) @[memory-combin-ports.scala 115:39]
          node _T_40 = eq(io.pipeline.maskmode, UInt<1>("h00")) @[memory-combin-ports.scala 116:34]
          when _T_40 : @[memory-combin-ports.scala 116:43]
            node _T_41 = mul(_T_39, UInt<4>("h08")) @[memory-combin-ports.scala 118:64]
            node _T_42 = dshr(io.bus.response.bits.data, _T_41) @[memory-combin-ports.scala 118:53]
            node _T_43 = and(_T_42, UInt<8>("h0ff")) @[memory-combin-ports.scala 118:72]
            _T_37 <= _T_43 @[memory-combin-ports.scala 118:23]
            skip @[memory-combin-ports.scala 116:43]
          else : @[memory-combin-ports.scala 119:50]
            node _T_44 = eq(io.pipeline.maskmode, UInt<1>("h01")) @[memory-combin-ports.scala 119:41]
            when _T_44 : @[memory-combin-ports.scala 119:50]
              node _T_45 = mul(_T_39, UInt<4>("h08")) @[memory-combin-ports.scala 121:64]
              node _T_46 = dshr(io.bus.response.bits.data, _T_45) @[memory-combin-ports.scala 121:53]
              node _T_47 = and(_T_46, UInt<16>("h0ffff")) @[memory-combin-ports.scala 121:72]
              _T_37 <= _T_47 @[memory-combin-ports.scala 121:23]
              skip @[memory-combin-ports.scala 119:50]
            else : @[memory-combin-ports.scala 122:50]
              node _T_48 = eq(io.pipeline.maskmode, UInt<2>("h02")) @[memory-combin-ports.scala 122:41]
              when _T_48 : @[memory-combin-ports.scala 122:50]
                node _T_49 = mul(_T_39, UInt<4>("h08")) @[memory-combin-ports.scala 124:64]
                node _T_50 = dshr(io.bus.response.bits.data, _T_49) @[memory-combin-ports.scala 124:53]
                node _T_51 = and(_T_50, UInt<32>("h0ffffffff")) @[memory-combin-ports.scala 124:72]
                _T_37 <= _T_51 @[memory-combin-ports.scala 124:23]
                skip @[memory-combin-ports.scala 122:50]
              else : @[memory-combin-ports.scala 125:20]
                _T_37 <= io.bus.response.bits.data @[memory-combin-ports.scala 127:23]
                skip @[memory-combin-ports.scala 125:20]
          when io.pipeline.sext : @[memory-combin-ports.scala 130:31]
            node _T_52 = eq(io.pipeline.maskmode, UInt<1>("h00")) @[memory-combin-ports.scala 131:36]
            when _T_52 : @[memory-combin-ports.scala 131:45]
              node _T_53 = bits(_T_37, 7, 7) @[memory-combin-ports.scala 133:59]
              node _T_54 = bits(_T_53, 0, 0) @[Bitwise.scala 72:15]
              node _T_55 = mux(_T_54, UInt<56>("h0ffffffffffffff"), UInt<56>("h00")) @[Bitwise.scala 72:12]
              node _T_56 = bits(_T_37, 7, 0) @[memory-combin-ports.scala 133:79]
              node _T_57 = cat(_T_55, _T_56) @[Cat.scala 30:58]
              _T_38 <= _T_57 @[memory-combin-ports.scala 133:30]
              skip @[memory-combin-ports.scala 131:45]
            else : @[memory-combin-ports.scala 134:52]
              node _T_58 = eq(io.pipeline.maskmode, UInt<1>("h01")) @[memory-combin-ports.scala 134:43]
              when _T_58 : @[memory-combin-ports.scala 134:52]
                node _T_59 = bits(_T_37, 15, 15) @[memory-combin-ports.scala 136:59]
                node _T_60 = bits(_T_59, 0, 0) @[Bitwise.scala 72:15]
                node _T_61 = mux(_T_60, UInt<48>("h0ffffffffffff"), UInt<48>("h00")) @[Bitwise.scala 72:12]
                node _T_62 = bits(_T_37, 15, 0) @[memory-combin-ports.scala 136:79]
                node _T_63 = cat(_T_61, _T_62) @[Cat.scala 30:58]
                _T_38 <= _T_63 @[memory-combin-ports.scala 136:30]
                skip @[memory-combin-ports.scala 134:52]
              else : @[memory-combin-ports.scala 137:52]
                node _T_64 = eq(io.pipeline.maskmode, UInt<2>("h02")) @[memory-combin-ports.scala 137:43]
                when _T_64 : @[memory-combin-ports.scala 137:52]
                  node _T_65 = bits(_T_37, 31, 31) @[memory-combin-ports.scala 139:59]
                  node _T_66 = bits(_T_65, 0, 0) @[Bitwise.scala 72:15]
                  node _T_67 = mux(_T_66, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12]
                  node _T_68 = bits(_T_37, 31, 0) @[memory-combin-ports.scala 139:79]
                  node _T_69 = cat(_T_67, _T_68) @[Cat.scala 30:58]
                  _T_38 <= _T_69 @[memory-combin-ports.scala 139:30]
                  skip @[memory-combin-ports.scala 137:52]
                else : @[memory-combin-ports.scala 140:22]
                  _T_38 <= _T_37 @[memory-combin-ports.scala 142:30]
                  skip @[memory-combin-ports.scala 140:22]
            skip @[memory-combin-ports.scala 130:31]
          else : @[memory-combin-ports.scala 144:20]
            _T_38 <= _T_37 @[memory-combin-ports.scala 145:28]
            skip @[memory-combin-ports.scala 144:20]
          io.pipeline.readdata <= _T_38 @[memory-combin-ports.scala 148:28]
          skip @[memory-combin-ports.scala 110:39]
      skip @[memory-combin-ports.scala 71:32]
    
  module Top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {success : UInt<1>}
    
    io.success is invalid @[top.scala 12:14]
    inst cpu of PipelinedCPU @[top.scala 14:20]
    cpu.clock <= clock
    cpu.reset <= reset
    inst mem of DualPortedCombinMemory @[top.scala 15:20]
    mem.clock <= clock
    mem.reset <= reset
    inst imem of ICombinMemPort @[top.scala 17:20]
    imem.clock <= clock
    imem.reset <= reset
    inst dmem of DCombinMemPort @[top.scala 18:20]
    dmem.clock <= clock
    dmem.reset <= reset
    mem.io.imem.request.bits.operation <= imem.io.bus.request.bits.operation @[base-memory-components.scala 16:26]
    mem.io.imem.request.bits.writedata <= imem.io.bus.request.bits.writedata @[base-memory-components.scala 16:26]
    mem.io.imem.request.bits.address <= imem.io.bus.request.bits.address @[base-memory-components.scala 16:26]
    mem.io.imem.request.valid <= imem.io.bus.request.valid @[base-memory-components.scala 16:26]
    imem.io.bus.request.ready <= mem.io.imem.request.ready @[base-memory-components.scala 16:26]
    imem.io.bus.response.bits.data <= mem.io.imem.response.bits.data @[base-memory-components.scala 17:26]
    imem.io.bus.response.valid <= mem.io.imem.response.valid @[base-memory-components.scala 17:26]
    mem.io.dmem.request.bits.operation <= dmem.io.bus.request.bits.operation @[base-memory-components.scala 19:26]
    mem.io.dmem.request.bits.writedata <= dmem.io.bus.request.bits.writedata @[base-memory-components.scala 19:26]
    mem.io.dmem.request.bits.address <= dmem.io.bus.request.bits.address @[base-memory-components.scala 19:26]
    mem.io.dmem.request.valid <= dmem.io.bus.request.valid @[base-memory-components.scala 19:26]
    dmem.io.bus.request.ready <= mem.io.dmem.request.ready @[base-memory-components.scala 19:26]
    dmem.io.bus.response.bits.data <= mem.io.dmem.response.bits.data @[base-memory-components.scala 20:26]
    dmem.io.bus.response.valid <= mem.io.dmem.response.valid @[base-memory-components.scala 20:26]
    cpu.io.imem.ready <= imem.io.pipeline.ready @[top.scala 23:15]
    cpu.io.imem.instruction <= imem.io.pipeline.instruction @[top.scala 23:15]
    cpu.io.imem.good <= imem.io.pipeline.good @[top.scala 23:15]
    imem.io.pipeline.valid <= cpu.io.imem.valid @[top.scala 23:15]
    imem.io.pipeline.address <= cpu.io.imem.address @[top.scala 23:15]
    cpu.io.dmem.readdata <= dmem.io.pipeline.readdata @[top.scala 24:15]
    dmem.io.pipeline.sext <= cpu.io.dmem.sext @[top.scala 24:15]
    dmem.io.pipeline.maskmode <= cpu.io.dmem.maskmode @[top.scala 24:15]
    dmem.io.pipeline.memwrite <= cpu.io.dmem.memwrite @[top.scala 24:15]
    dmem.io.pipeline.memread <= cpu.io.dmem.memread @[top.scala 24:15]
    dmem.io.pipeline.writedata <= cpu.io.dmem.writedata @[top.scala 24:15]
    cpu.io.dmem.good <= dmem.io.pipeline.good @[top.scala 24:15]
    dmem.io.pipeline.valid <= cpu.io.dmem.valid @[top.scala 24:15]
    dmem.io.pipeline.address <= cpu.io.dmem.address @[top.scala 24:15]
    
