{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591220936954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591220936959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 22:48:56 2020 " "Processing started: Wed Jun 03 22:48:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591220936959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220936959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorCompleto -c ProcessadorCompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorCompleto -c ProcessadorCompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220936959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591220937762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591220937762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ControlUnit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947752 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pMux2_1-Behavioral " "Found design unit 1: pMux2_1-Behavioral" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947760 ""} { "Info" "ISGN_ENTITY_NAME" "1 pMux2_1 " "Found entity 1: pMux2_1" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947766 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/SignExtend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947773 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory-Behavioral " "Found design unit 1: IMemory-Behavioral" {  } { { "IMemory.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/IMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947777 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Found entity 1: IMemory" {  } { { "IMemory.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/IMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory-Behavioral " "Found design unit 1: DMemory-Behavioral" {  } { { "DMemory.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/DMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947784 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory " "Found entity 1: DMemory" {  } { { "DMemory.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/DMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-Behavioral " "Found design unit 1: Registers-Behavioral" {  } { { "Registers.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/Registers.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947788 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/Registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947796 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Structural " "Found design unit 1: Datapath-Structural" {  } { { "Datapath.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessadorCompleto-Structural " "Found design unit 1: ProcessadorCompleto-Structural" {  } { { "ProcessadorCompleto.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ProcessadorCompleto.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947808 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorCompleto " "Found entity 1: ProcessadorCompleto" {  } { { "ProcessadorCompleto.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ProcessadorCompleto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadorcompleto_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processadorcompleto_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessadorCompleto_tb-Stimulus " "Found design unit 1: ProcessadorCompleto_tb-Stimulus" {  } { { "ProcessadorCompleto_tb.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ProcessadorCompleto_tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947812 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorCompleto_tb " "Found entity 1: ProcessadorCompleto_tb" {  } { { "ProcessadorCompleto_tb.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ProcessadorCompleto_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591220947812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessadorCompleto " "Elaborating entity \"ProcessadorCompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591220947918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Datapath Datapath:F_datapath A:structural " "Elaborating entity \"Datapath\" using architecture \"A:structural\" for hierarchy \"Datapath:F_datapath\"" {  } { { "ProcessadorCompleto.vhd" "F_datapath" { Text "C:/Uni/Projeto_LSD/Fase4.2/ProcessadorCompleto.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PC Datapath:F_datapath\|PC:T_PC A:behavioral " "Elaborating entity \"PC\" using architecture \"A:behavioral\" for hierarchy \"Datapath:F_datapath\|PC:T_PC\"" {  } { { "Datapath.vhd" "T_PC" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IMemory Datapath:F_datapath\|IMemory:T_IMemory A:behavioral " "Elaborating entity \"IMemory\" using architecture \"A:behavioral\" for hierarchy \"Datapath:F_datapath\|IMemory:T_IMemory\"" {  } { { "Datapath.vhd" "T_IMemory" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pMux2_1 Datapath:F_datapath\|pMux2_1:MUX_RegDsT A:behavioral " "Elaborating entity \"pMux2_1\" using architecture \"A:behavioral\" for hierarchy \"Datapath:F_datapath\|pMux2_1:MUX_RegDsT\"" {  } { { "Datapath.vhd" "MUX_RegDsT" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947936 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[0\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[0\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947936 "|Datapath|pMux2_1:MUX_RegDsT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[1\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[1\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947936 "|Datapath|pMux2_1:MUX_RegDsT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[2\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[2\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947936 "|Datapath|pMux2_1:MUX_RegDsT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Registers Datapath:F_datapath\|Registers:Registers A:behavioral " "Elaborating entity \"Registers\" using architecture \"A:behavioral\" for hierarchy \"Datapath:F_datapath\|Registers:Registers\"" {  } { { "Datapath.vhd" "Registers" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend Datapath:F_datapath\|SignExtend:SignExtend A:behavioral " "Elaborating entity \"SignExtend\" using architecture \"A:behavioral\" for hierarchy \"Datapath:F_datapath\|SignExtend:SignExtend\"" {  } { { "Datapath.vhd" "SignExtend" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 96 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pMux2_1 Datapath:F_datapath\|pMux2_1:MUX_ALUSrc A:behavioral " "Elaborating entity \"pMux2_1\" using architecture \"A:behavioral\" for hierarchy \"Datapath:F_datapath\|pMux2_1:MUX_ALUSrc\"" {  } { { "Datapath.vhd" "MUX_ALUSrc" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947944 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[0\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[0\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 "|Datapath|pMux2_1:MUX_ALUSrc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[1\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[1\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 "|Datapath|pMux2_1:MUX_ALUSrc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[2\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[2\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 "|Datapath|pMux2_1:MUX_ALUSrc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[3\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[3\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 "|Datapath|pMux2_1:MUX_ALUSrc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[4\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[4\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 "|Datapath|pMux2_1:MUX_ALUSrc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[5\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[5\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 "|Datapath|pMux2_1:MUX_ALUSrc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[6\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[6\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 "|Datapath|pMux2_1:MUX_ALUSrc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[7\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[7\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 "|Datapath|pMux2_1:MUX_ALUSrc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU Datapath:F_datapath\|ALU:ALU A:behavioral " "Elaborating entity \"ALU\" using architecture \"A:behavioral\" for hierarchy \"Datapath:F_datapath\|ALU:ALU\"" {  } { { "Datapath.vhd" "ALU" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_unsigned ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"mult_unsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 "|Datapath|ALU:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult_signed ALU.vhd(39) " "VHDL Process Statement warning at ALU.vhd(39): signal \"mult_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1591220947948 "|Datapath|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DMemory Datapath:F_datapath\|DMemory:DMemory A:behavioral " "Elaborating entity \"DMemory\" using architecture \"A:behavioral\" for hierarchy \"Datapath:F_datapath\|DMemory:DMemory\"" {  } { { "Datapath.vhd" "DMemory" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pMux2_1 Datapath:F_datapath\|pMux2_1:MUX_OFFSET A:behavioral " "Elaborating entity \"pMux2_1\" using architecture \"A:behavioral\" for hierarchy \"Datapath:F_datapath\|pMux2_1:MUX_OFFSET\"" {  } { { "Datapath.vhd" "MUX_OFFSET" { Text "C:/Uni/Projeto_LSD/Fase4.2/Datapath.vhd" 146 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947956 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[0\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[0\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947956 "|ProcessadorCompleto|Datapath:F_datapath|pMux2_1:MUX_OFFSET"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[1\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[1\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947956 "|ProcessadorCompleto|Datapath:F_datapath|pMux2_1:MUX_OFFSET"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[2\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[2\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947956 "|ProcessadorCompleto|Datapath:F_datapath|pMux2_1:MUX_OFFSET"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[3\] pMux2_1.vhd(14) " "Inferred latch for \"muxOut\[3\]\" at pMux2_1.vhd(14)" {  } { { "pMux2_1.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/pMux2_1.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220947956 "|ProcessadorCompleto|Datapath:F_datapath|pMux2_1:MUX_OFFSET"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ControlUnit:F_ControlUnit A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"ControlUnit:F_ControlUnit\"" {  } { { "ProcessadorCompleto.vhd" "F_ControlUnit" { Text "C:/Uni/Projeto_LSD/Fase4.2/ProcessadorCompleto.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220947960 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath:F_datapath\|DMemory:DMemory\|data_memory " "RAM logic \"Datapath:F_datapath\|DMemory:DMemory\|data_memory\" is uninferred due to asynchronous read logic" {  } { { "DMemory.vhd" "data_memory" { Text "C:/Uni/Projeto_LSD/Fase4.2/DMemory.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1591220948192 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1591220948192 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "94 " "94 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591220948427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591220948547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591220948547 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ProcessadorCompleto.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ProcessadorCompleto.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591220948579 "|ProcessadorCompleto|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "ProcessadorCompleto.vhd" "" { Text "C:/Uni/Projeto_LSD/Fase4.2/ProcessadorCompleto.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591220948579 "|ProcessadorCompleto|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591220948579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591220948579 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591220948579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591220948579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591220948591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 22:49:08 2020 " "Processing ended: Wed Jun 03 22:49:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591220948591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591220948591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591220948591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591220948591 ""}
