DMAE0_IRQ	,	V_50
dmaor_read_reg	,	F_23
dmae_name	,	V_56
get_dma_error_irq	,	F_27
CHCR_TS_HIGH_SHIFT	,	V_15
RS_DUAL	,	V_28
wake_up	,	F_8
CHCR_TE	,	V_18
CONFIG_CPU_SUBTYPE_SH7723	,	V_46
CHCR	,	V_10
wait_queue	,	V_22
DMAOR_INIT	,	V_41
dummy	,	V_44
DMTE6_IRQ	,	V_5
DMA_TEI_CAPABLE	,	V_25
dar	,	V_33
u32	,	T_1
sh_dmac_configure_channel	,	F_14
PVR2_CASCADE_CHAN	,	V_31
calc_xmit_shift	,	F_4
DMAE1_IRQ	,	V_45
dma_channel	,	V_7
defined	,	F_3
sh_dmac_free_dma	,	F_12
info	,	V_52
ARRAY_SIZE	,	F_2
unlikely	,	F_10
sh_dmac_exit	,	F_31
dma_tei	,	F_6
CONFIG_SH_DMA_IRQ_MULTI	,	V_4
get_dmte_irq	,	F_1
register_dmac	,	F_30
count	,	V_35
request_irq	,	F_11
IRQ_HANDLED	,	V_23
dmaor_reset	,	F_22
sh_dmac_info	,	V_53
chcr	,	V_8
CHCR_TS_HIGH_MASK	,	V_14
unregister_dmac	,	F_32
DMAOR_NMIF	,	V_39
DMTE0_IRQ	,	V_6
CHCR_TS_LOW_SHIFT	,	V_13
disable_irq	,	F_18
no	,	V_37
sh_dmac_enable_dma	,	F_15
TCR	,	V_36
IRQ_NONE	,	V_19
CONFIG_CPU_SUBTYPE_SH7780	,	V_47
SAR	,	V_32
free_irq	,	F_13
flags	,	V_24
printk	,	F_25
dmaor_write_reg	,	F_24
CONFIG_CPU_SUBTYPE_SH7785	,	V_48
sh_dmac_init	,	F_28
DMA_CONFIGURED	,	V_29
CHCR_IE	,	V_20
DMAOR_AE	,	V_40
ts_shift	,	V_16
__raw_writel	,	F_7
IRQF_SHARED	,	V_26
__raw_readl	,	F_5
CHCR_TS_LOW_MASK	,	V_12
mach_is_dreamcast	,	F_20
sar	,	V_30
NR_DMAE	,	V_55
irqreturn_t	,	T_2
"dma-sh: Can't initialize DMAOR.\n"	,	L_1
cnt	,	V_11
irq	,	V_2
i	,	V_54
sh_dmac_xfer_dma	,	F_19
dma_err	,	F_26
n	,	V_49
dev_id	,	V_17
sh_dmac_request_dma	,	F_9
dmaor	,	V_38
EINVAL	,	V_43
enable_irq	,	F_16
DAR	,	V_34
CONFIG_CPU_SH4	,	F_29
dma_base_addr	,	V_9
KERN_ERR	,	V_42
dmte_irq_map	,	V_3
__init	,	T_3
__exit	,	T_4
CHCR_DE	,	V_21
sh_dmac_disable_dma	,	F_17
IRQF_DISABLED	,	V_27
dma_info	,	V_51
chan	,	V_1
sh_dmac_get_dma_residue	,	F_21
"%s request_irq fail\n"	,	L_2
