library ieee;
use ieee.std_logic_1164.all;
package flipflops is
  
  component dff is port(D,clk,reset:in std_logic;Q:out std_logic);
  end component dff;
  
-- Instantiate remaining components  
  

end package flipflops 



--D flip flop2
library ieee;
use ieee.std_logic_1164.all;
entity dff is port(D,clk,reset:in std_logic;Q:out std_logic);
end entity dff;
architecture behav of dff is
begin
dff: process (clk,reset)
begin
--on reset make Q 0 or 1 based on requirement 
if(reset='1')then
Q <= '0';
elsif (CLK'event and (CLK='1')) then
Q <= D;
end if;
end process dff;
end behav;




end behav;