\BOOKMARK [0][]{title.0}{Title Page}{}% 1
\BOOKMARK [0][]{Abstract.0}{Abstract}{}% 2
\BOOKMARK [0][]{toc.0}{Table of Contents}{}% 3
\BOOKMARK [0][]{section*.3}{List of Tables}{}% 4
\BOOKMARK [0][]{section*.5}{List of Figures}{}% 5
\BOOKMARK [0][]{chapter.1}{1 Introduction}{}% 6
\BOOKMARK [1][-]{section.1.1}{1.1 Multipath in Aeronautical Telemetry}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.2}{1.2 Problem Statement}{chapter.1}% 8
\BOOKMARK [1][-]{section.1.3}{1.3 Organization}{chapter.1}% 9
\BOOKMARK [0][]{chapter.2}{2 Preamble Assisted Equalization Project}{}% 10
\BOOKMARK [1][-]{section.2.1}{2.1 Hardware Overview}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.2}{2.2 Digital Signal Processing Overview}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.3}{2.3 Detailed Description of Signal Processing Algorithms}{chapter.2}% 13
\BOOKMARK [2][-]{subsection.2.3.1}{2.3.1 Preamble Detection}{section.2.3}% 14
\BOOKMARK [2][-]{subsection.2.3.2}{2.3.2 Frequency Offset Compensation}{section.2.3}% 15
\BOOKMARK [2][-]{subsection.2.3.3}{2.3.3 Channel Estimation}{section.2.3}% 16
\BOOKMARK [2][-]{subsection.2.3.4}{2.3.4 Noise Variance Estimation}{section.2.3}% 17
\BOOKMARK [2][-]{subsection.2.3.5}{2.3.5 Symbol-by-Symbol Detector}{section.2.3}% 18
\BOOKMARK [1][-]{section.2.4}{2.4 Detailed Description of Data-aided Equalizers}{chapter.2}% 19
\BOOKMARK [2][-]{subsection.2.4.1}{2.4.1 Zero-Forcing and Minimum Mean Square Error Equalizers}{section.2.4}% 20
\BOOKMARK [2][-]{subsection.2.4.2}{2.4.2 The Constant Modulus Algorithm}{section.2.4}% 21
\BOOKMARK [2][-]{subsection.2.4.3}{2.4.3 The Frequency Domain Equalizers}{section.2.4}% 22
\BOOKMARK [0][]{chapter.3}{3 Signal Processing in GPUs}{}% 23
\BOOKMARK [1][-]{section.3.1}{3.1 GPU and CUDA Introduction}{chapter.3}% 24
\BOOKMARK [2][-]{subsection.3.1.1}{3.1.1 An Example Comparing CPU and GPU}{section.3.1}% 25
\BOOKMARK [2][-]{subsection.3.1.2}{3.1.2 GPU kernel using threads and thread blocks}{section.3.1}% 26
\BOOKMARK [2][-]{subsection.3.1.3}{3.1.3 GPU Memory}{section.3.1}% 27
\BOOKMARK [2][-]{subsection.3.1.4}{3.1.4 Thread Optimization}{section.3.1}% 28
\BOOKMARK [2][-]{subsection.3.1.5}{3.1.5 CPU and GPU Pipelining}{section.3.1}% 29
\BOOKMARK [1][-]{section.3.2}{3.2 GPU Convolution}{chapter.3}% 30
\BOOKMARK [2][-]{subsection.3.2.1}{3.2.1 Floating Point Operation Comparison}{section.3.2}% 31
\BOOKMARK [2][-]{subsection.3.2.2}{3.2.2 CPU and GPU Single convolution using batch processing Comparison}{section.3.2}% 32
\BOOKMARK [2][-]{subsection.3.2.3}{3.2.3 Convolution Using Batch Processing}{section.3.2}% 33
\BOOKMARK [0][]{chapter.4}{4 Equalizer GPU Implementation}{}% 34
\BOOKMARK [1][-]{section.4.1}{4.1 Zero-Forcing and MMSE GPU Implementation}{chapter.4}% 35
\BOOKMARK [1][-]{section.4.2}{4.2 Constant Modulus Algorithm GPU Implementation}{chapter.4}% 36
\BOOKMARK [1][-]{section.4.3}{4.3 Frequency Domain Equalizer One and Two GPU Implementation}{chapter.4}% 37
\BOOKMARK [2][-]{subsection.4.3.1}{4.3.1 Frequency Domain Equalizer One}{section.4.3}% 38
\BOOKMARK [2][-]{subsection.4.3.2}{4.3.2 Frequency Domain Equalizer Two}{section.4.3}% 39
\BOOKMARK [0][]{chapter.5}{5 Summary and Conclusions}{}% 40
\BOOKMARK [1][-]{section.5.1}{5.1 GPU Implementation}{chapter.5}% 41
\BOOKMARK [1][-]{section.5.2}{5.2 Contributions}{chapter.5}% 42
\BOOKMARK [1][-]{section.5.3}{5.3 Further Work}{chapter.5}% 43
\BOOKMARK [0][]{section*.11}{Bibliography}{}% 44
