
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.546631 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.546631 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.136963 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.136963 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.802246 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.802246 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.732666 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.732666 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.838135 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.838135 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.010113    0.060446    1.558419 2315.396484 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.060446    0.000227 2315.396729 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035695    0.282968    0.345835 2315.742432 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.282977    0.002046 2315.744629 ^ io_west_out[6] (out)
                                           2315.744629   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.744629   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.005371   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.546631 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.546631 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.136963 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.136963 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.802246 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.802246 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.732666 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.732666 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.838135 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.838135 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.005522    0.041417    1.487479 2315.325439 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.041417    0.000227 2315.325684 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.277077    0.332875 2315.658691 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.277173    0.001819 2315.660400 ^ io_south_out[6] (out)
                                           2315.660400   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.660400   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.089844   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.157715 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.157715 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.884033 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.884033 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.837158 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.837158 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.416260 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.416260 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.629150 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.629150 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.007776    0.051089    1.671879 2315.301025 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.051089    0.000227 2315.301270 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035762    0.283456    0.341743 2315.642822 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.283556    0.002046 2315.645020 ^ io_west_out[4] (out)
                                           2315.645020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.645020   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.104980   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.394287 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.394287 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.146729 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.146729 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.045166 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.045166 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.699219 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.699219 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.543457 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.543457 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.022567    0.114477    1.661192 2315.204590 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.114477    0.000227 2315.204834 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035405    0.280937    0.369255 2315.573975 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.280948    0.002046 2315.576172 ^ io_west_out[12] (out)
                                           2315.576172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.576172   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.173828   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.394287 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.394287 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.146729 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.146729 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.045166 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.045166 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.699219 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.699219 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.543457 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.543457 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.004874    0.039319    1.615490 2315.158936 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.039319    0.000227 2315.159180 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.276988    0.331966 2315.490967 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.277084    0.001819 2315.492920 ^ io_south_out[12] (out)
                                           2315.492920   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.492920   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.257324   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.738770 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.738770 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.624023 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.624023 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.610596 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.610596 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.694336 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.694336 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.386719 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.386719 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005521    0.042891    1.768740 2315.155518 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.042891    0.000227 2315.155762 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.277077    0.333557 2315.489258 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.277173    0.001819 2315.490967 ^ io_south_out[13] (out)
                                           2315.490967   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.490967   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.259277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.738770 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.738770 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.624023 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.624023 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.610596 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.610596 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.694336 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.694336 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.386719 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.386719 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.025002    0.127345    1.703029 2315.089844 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.127345    0.000227 2315.089844 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035289    0.280093    0.374712 2315.464600 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.280103    0.002046 2315.466797 ^ io_west_out[13] (out)
                                           2315.466797   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.466797   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.283203   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.157715 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.157715 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.884033 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.884033 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.837158 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.837158 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.416260 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.416260 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.629150 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.629150 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005128    0.036502    1.496119 2315.125244 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.036502    0.000227 2315.125488 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034870    0.276787    0.330601 2315.456055 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.276883    0.001819 2315.457764 ^ io_south_out[4] (out)
                                           2315.457764   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.457764   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.291992   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.292969 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.292969 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.821045 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.821045 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.944580 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.944580 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.680420 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.680420 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.490723 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.490723 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009217    0.055900    1.624812 2315.115479 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.055900    0.000227 2315.115723 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035384    0.280670    0.341970 2315.457520 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.280772    0.002046 2315.459717 ^ io_west_out[7] (out)
                                           2315.459717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.459717   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.290039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.292969 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.292969 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.821045 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.821045 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.944580 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.944580 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.680420 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.680420 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.490723 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.490723 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005390    0.037956    1.491799 2314.982422 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.037956    0.000227 2314.982666 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.277069    0.331283 2315.313965 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.277165    0.001819 2315.315674 ^ io_south_out[7] (out)
                                           2315.315674   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.315674   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.434570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.154053 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.154053 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.657715 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.657715 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.439697 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.439697 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2311.020752 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2311.020752 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2313.095703 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2313.095703 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.008170    0.061304    1.712579 2314.808350 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.061304    0.000227 2314.808350 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035323    0.280220    0.344244 2315.152588 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.280322    0.002046 2315.154785 ^ io_west_out[5] (out)
                                           2315.154785   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.154785   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.595215   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.154053 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.154053 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.657715 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.657715 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.439697 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.439697 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2311.020752 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2311.020752 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2313.095703 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2313.095703 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004774    0.043723    1.492253 2314.587891 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.043723    0.000227 2314.588135 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.276995    0.334012 2314.922119 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.277091    0.001819 2314.924072 ^ io_south_out[5] (out)
                                           2314.924072   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.924072   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.825684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.292969 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.292969 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.821045 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.821045 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.944580 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.944580 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.680420 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.680420 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006328    0.042401    2.250772 2313.931152 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.042401    0.000227 2313.931396 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.035570    0.282011    0.336968 2314.268555 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.282111    0.002046 2314.270508 ^ io_east_out[7] (out)
                                           2314.270508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.270508   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.479980   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.546631 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.546631 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.136963 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.136963 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.802246 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.802246 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.732666 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.732666 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.009370    0.054234    2.184152 2313.916748 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.054234    0.000227 2313.916992 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.035646    0.282602    0.342652 2314.259521 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.282703    0.002046 2314.261719 ^ io_east_out[6] (out)
                                           2314.261719   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.261719   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.488281   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.157715 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.157715 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.884033 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.884033 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.837158 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.837158 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.416260 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.416260 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.009239    0.053936    2.446768 2313.863037 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.053936    0.000227 2313.863281 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.035585    0.282152    0.342197 2314.205566 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.282252    0.002046 2314.207520 ^ io_east_out[4] (out)
                                           2314.207520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.207520   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.542480   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.546631 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.546631 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.136963 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.136963 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.802246 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.802246 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030587    0.153469    1.930403 2311.732666 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153469    0.000000 2311.732666 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005361    0.040809    2.014303 2313.746826 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.040809    0.000227 2313.747070 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.277456    0.332875 2314.080078 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.277553    0.001819 2314.081787 ^ io_south_out[22] (out)
                                           2314.081787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.081787   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.667969   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.394287 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.394287 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.146729 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.146729 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.045166 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.045166 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.699219 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.699219 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005797    0.039430    1.997705 2313.696777 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.039430    0.000227 2313.697021 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.035570    0.281865    0.335604 2314.032715 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.281965    0.002046 2314.034668 ^ io_east_out[12] (out)
                                           2314.034668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.034668   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.715332   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.738770 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.738770 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.624023 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.624023 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.610596 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.610596 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.694336 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.694336 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005023    0.036701    1.916533 2313.610840 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.036701    0.000227 2313.611084 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.035728    0.283046    0.335149 2313.946289 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.283146    0.002046 2313.948242 ^ io_east_out[13] (out)
                                           2313.948242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.948242   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.801758   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.394287 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.394287 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.146729 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.146729 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.045166 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.045166 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026587    0.135170    1.653916 2311.699219 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135170    0.000000 2311.699219 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005047    0.039955    1.734861 2313.434082 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.039955    0.000227 2313.434326 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.277072    0.332193 2313.766357 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.277168    0.001819 2313.768311 ^ io_south_out[28] (out)
                                           2313.768311   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.768311   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.981934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.738770 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.738770 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.624023 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.624023 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.610596 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.610596 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009987    0.060663    2.083880 2311.694336 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.060663    0.000000 2311.694336 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005349    0.042263    1.725766 2313.420166 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042263    0.000227 2313.420410 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.277458    0.333557 2313.753906 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.277555    0.001819 2313.755615 ^ io_south_out[29] (out)
                                           2313.755615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.755615   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.994629   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.157715 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.157715 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.884033 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.884033 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.837158 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.837158 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033787    0.167924    1.579110 2311.416260 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167924    0.000000 2311.416260 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005115    0.036451    1.998387 2313.414551 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.036451    0.000227 2313.414795 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034950    0.277387    0.330829 2313.745605 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.277483    0.001819 2313.747559 ^ io_south_out[20] (out)
                                           2313.747559   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.747559   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.002930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.292969 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.292969 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.821045 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.821045 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.944580 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.944580 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026787    0.135425    1.735998 2311.680420 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135425    0.000000 2311.680420 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005149    0.036989    1.633453 2313.313965 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.036989    0.000227 2313.314209 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.276984    0.330829 2313.645020 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.277081    0.001819 2313.646729 ^ io_south_out[23] (out)
                                           2313.646729   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.646729   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.103516   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.154053 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.154053 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.657715 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.657715 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.439697 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.439697 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2311.020752 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2311.020752 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007408    0.046116    2.116621 2313.137207 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.046116    0.000227 2313.137451 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.035595    0.282212    0.338559 2313.476074 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.282312    0.002046 2313.478027 ^ io_east_out[5] (out)
                                           2313.478027   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.478027   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.271973   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.957275 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.957275 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.724854 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.724854 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.582520 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.582520 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.154297 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.154297 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.007276    0.045310    1.975195 2313.129639 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.045310    0.000227 2313.129883 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034850    0.276658    0.334467 2313.464111 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.276666    0.001819 2313.466064 ^ io_north_out[1] (out)
                                           2313.466064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.466064   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.283691   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.154053 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.154053 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.657715 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.657715 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.439697 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.439697 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021087    0.112042    1.580929 2311.020752 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.112042    0.000000 2311.020752 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.004939    0.044262    1.828539 2312.849121 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.044262    0.000227 2312.849365 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.277079    0.334239 2313.183594 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.277175    0.001819 2313.185547 ^ io_south_out[21] (out)
                                           2313.185547   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.185547   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.564941   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.957275 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.957275 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.724854 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.724854 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.582520 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.582520 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.154297 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.154297 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006781    0.046098    1.545459 2312.699707 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.046098    0.000227 2312.699951 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.279929    0.336968 2313.037109 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.280030    0.002046 2313.039062 ^ io_west_out[17] (out)
                                           2313.039062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.039062   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.711426   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.292969 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.292969 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.821045 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.821045 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.944580 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.944580 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.009182    0.053527    2.459728 2312.404297 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.053527    0.000227 2312.404541 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.035112    0.278627    0.339469 2312.743896 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.278636    0.001819 2312.745850 ^ io_north_out[23] (out)
                                           2312.745850   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.745850   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.003906   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.546631 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.546631 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.136963 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.136963 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.802246 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.802246 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009319    0.054056    2.494972 2312.297119 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.054056    0.000227 2312.297363 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.035008    0.277855    0.339242 2312.636475 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.277863    0.001819 2312.638428 ^ io_north_out[22] (out)
                                           2312.638428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.638428   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.111328   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.292969 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.292969 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.821045 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.821045 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.944580 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.944580 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006430    0.042814    2.279876 2312.224365 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.042814    0.000227 2312.224609 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.035475    0.281265    0.336740 2312.561279 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.281359    0.001819 2312.563232 ^ io_east_out[23] (out)
                                           2312.563232   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.563232   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.187012   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.394287 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.394287 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.146729 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.146729 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.045166 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.045166 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011893    0.065289    2.042270 2312.087402 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.065289    0.000227 2312.087646 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.277271    0.344016 2312.431641 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.277280    0.001819 2312.433594 ^ io_north_out[28] (out)
                                           2312.433594   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.433594   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.316406   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.157715 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.157715 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.884033 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.884033 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.837158 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.837158 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.010219    0.058003    2.052957 2311.890137 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.058003    0.000227 2311.890381 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034940    0.277349    0.340833 2312.231201 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.277357    0.001819 2312.232910 ^ io_north_out[20] (out)
                                           2312.232910   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.232910   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.517090   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.394287 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.394287 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.146729 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.146729 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.045166 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.045166 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.005780    0.039357    1.842864 2311.888184 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.039357    0.000227 2311.888184 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.035490    0.281374    0.335149 2312.223389 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.281468    0.001819 2312.225342 ^ io_east_out[28] (out)
                                           2312.225342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.225342   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.524902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.738770 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.738770 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.624023 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.624023 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.610596 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.610596 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.004667    0.035270    2.260549 2311.871094 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.035270    0.000227 2311.871338 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.035558    0.281772    0.333557 2312.204834 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.281871    0.002046 2312.206787 ^ io_east_out[29] (out)
                                           2312.206787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.206787   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.543457   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.546631 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.546631 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.136963 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.136963 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.802246 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.802246 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009340    0.054097    2.014303 2311.816406 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.054097    0.000227 2311.816650 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.035600    0.282231    0.342425 2312.159180 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.282239    0.001819 2312.160889 ^ io_east_out[22] (out)
                                           2312.160889   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.160889   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.588867   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.157715 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.157715 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.884033 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.884033 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.837158 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.837158 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009509    0.055107    1.931539 2311.768799 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.055107    0.000227 2311.769043 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.035588    0.282168    0.342880 2312.111816 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.282268    0.002046 2312.113770 ^ io_east_out[20] (out)
                                           2312.113770   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.113770   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.636230   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.738770 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.738770 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.624023 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.624023 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.610596 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.610596 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.014119    0.074846    1.966782 2311.577148 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.074846    0.000227 2311.577393 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.035008    0.277887    0.348791 2311.926270 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.277895    0.001819 2311.927979 ^ io_north_out[29] (out)
                                           2311.927979   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.927979   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.821777   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.957275 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.957275 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.724854 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.724854 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.582520 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.582520 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.007328    0.045532    1.997250 2311.579834 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.045532    0.000227 2311.580078 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.035001    0.277785    0.335376 2311.915283 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.277882    0.001819 2311.917236 ^ io_north_out[17] (out)
                                           2311.917236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.917236   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.832520   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.154053 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.154053 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.657715 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.657715 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.439697 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.439697 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005493    0.037632    2.040224 2311.479980 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.037632    0.000227 2311.480225 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.277229    0.331283 2311.811523 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.277325    0.001819 2311.813232 ^ io_north_out[21] (out)
                                           2311.813232   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.813232   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.937012   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.957275 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.957275 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.724854 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.724854 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008287    0.049764    1.857643 2309.582520 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.049764    0.000000 2309.582520 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004742    0.036138    1.790113 2311.372559 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.036138    0.000227 2311.372803 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.035648    0.282423    0.334467 2311.707275 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.282519    0.001819 2311.709229 ^ io_east_out[17] (out)
                                           2311.709229   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.709229   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.041016   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.154053 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.154053 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.657715 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.657715 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.439697 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.439697 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.007280    0.045573    1.811031 2311.250732 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.045573    0.000227 2311.250977 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.035432    0.280993    0.337650 2311.588623 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.281092    0.002046 2311.590576 ^ io_east_out[21] (out)
                                           2311.590576   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.590576   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.159180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.546631 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.546631 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.136963 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.136963 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009314    0.054035    2.137540 2310.274414 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.054035    0.000227 2310.274658 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.035117    0.278665    0.339924 2310.614502 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.278674    0.001819 2310.616455 ^ io_north_out[6] (out)
                                           2310.616455   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.616455   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.133789   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.394287 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.394287 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.146729 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.146729 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011649    0.064337    2.077513 2310.224121 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064337    0.000227 2310.224365 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.277341    0.343562 2310.567871 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.277349    0.001819 2310.569824 ^ io_north_out[12] (out)
                                           2310.569824   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.569824   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.180664   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.292969 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.292969 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.821045 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.821045 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009096    0.053154    2.288061 2310.109131 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.053154    0.000227 2310.109375 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.277253    0.338332 2310.447754 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.277261    0.001819 2310.449463 ^ io_north_out[7] (out)
                                           2310.449463   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.449463   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.300781   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.157715 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.157715 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.884033 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.884033 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010124    0.057587    2.066599 2309.950684 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.057587    0.000227 2309.950928 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.276659    0.340151 2310.291016 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.276667    0.001819 2310.292725 ^ io_north_out[4] (out)
                                           2310.292725   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.292725   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.457031   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022587    0.113811   14.794978 2306.394287 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113811    0.000000 2306.394287 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.146729 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.146729 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.022514    0.114232    1.661192 2309.807861 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.114232    0.000227 2309.808105 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035362    0.280622    0.369027 2310.177002 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.280634    0.002046 2310.179199 ^ io_west_out[28] (out)
                                           2310.179199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.179199   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.570801   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015387    0.080867   14.947318 2306.546631 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080867    0.000000 2306.546631 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.136963 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.136963 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009369    0.057334    1.555691 2309.692627 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.057334    0.000227 2309.692871 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.279946    0.342197 2310.034912 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.280048    0.002046 2310.037109 ^ io_west_out[22] (out)
                                           2310.037109   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.037109   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.712891   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.154053 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.154053 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.657715 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.657715 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.005249    0.036628    2.008847 2309.666748 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.036628    0.000227 2309.666748 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.277298    0.330829 2309.997803 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.277395    0.001819 2309.999512 ^ io_north_out[5] (out)
                                           2309.999512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.999512   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.750977   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011887    0.065369   14.558510 2306.157715 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065369    0.000000 2306.157715 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.884033 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.884033 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007818    0.051264    1.672106 2309.556152 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.051264    0.000227 2309.556396 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.279938    0.339469 2309.895752 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.280039    0.002046 2309.897949 ^ io_west_out[20] (out)
                                           2309.897949   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.897949   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.852051   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012587    0.068203   14.693569 2306.292969 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068203    0.000000 2306.292969 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.821045 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.821045 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009269    0.056113    1.625040 2309.446045 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.056113    0.000227 2309.446289 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035447    0.281145    0.342425 2309.788818 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.281248    0.002046 2309.790771 ^ io_west_out[23] (out)
                                           2309.790771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.790771   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.958984   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006687    0.042747   14.554872 2306.154053 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.042747    0.000000 2306.154053 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.657715 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.657715 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008692    0.063198    1.714625 2309.372314 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.063198    0.000227 2309.372559 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035631    0.282492    0.346745 2309.719482 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.282500    0.001819 2309.721191 ^ io_west_out[21] (out)
                                           2309.721191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.721191   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.029297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.957275 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.957275 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.724854 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.724854 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004624    0.035685    1.646640 2309.371582 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.035685    0.000227 2309.371826 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.035643    0.282407    0.334239 2309.706055 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.282507    0.002046 2309.708008 ^ io_east_out[1] (out)
                                           2309.708008   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.708008   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.041992   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.738770 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.738770 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.624023 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.624023 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.024964    0.127168    1.703029 2309.326904 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.127168    0.000227 2309.327148 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.280243    0.374712 2309.701904 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.280254    0.002046 2309.703857 ^ io_west_out[29] (out)
                                           2309.703857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.703857   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.046387   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024187    0.120988   14.139460 2305.738770 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120988    0.000000 2305.738770 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.624023 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.624023 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.014087    0.074701    1.668013 2309.291992 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.074701    0.000227 2309.292236 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.277286    0.348336 2309.640381 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.277294    0.001819 2309.642334 ^ io_north_out[13] (out)
                                           2309.642334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.642334   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.107910   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.957275 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.957275 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.724854 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.724854 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005384    0.039032    1.347189 2309.072021 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.039032    0.000227 2309.072266 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.277670    0.332193 2309.404541 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.277767    0.001819 2309.406250 ^ io_south_out[17] (out)
                                           2309.406250   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.406250   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.343750   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007987    0.034125   14.216994 2305.816406 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.034125    0.000000 2305.816406 v cell3/SBsouth_in[3] (fpgacell)
     1    0.006591    0.031138    1.939043 2307.755371 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.031138    0.000227 2307.755615 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034945    0.169109    0.328100 2308.083740 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.169128    0.001819 2308.085449 v io_north_out[19] (out)
                                           2308.085449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.085449   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.664551   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007987    0.048442   14.473700 2306.072998 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.048442    0.000000 2306.072998 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.007879    0.049674    1.605940 2307.678955 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.049674    0.000227 2307.679199 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.035505    0.281545    0.339924 2308.019043 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.281644    0.002046 2308.021240 ^ io_east_out[19] (out)
                                           2308.021240   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.021240   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.729004   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.957275 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.957275 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.007505    0.049028    1.547960 2307.505127 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.049028    0.000227 2307.505371 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035721    0.283140    0.340606 2307.845947 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.283239    0.001819 2307.847900 ^ io_west_out[1] (out)
                                           2307.847900   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.847900   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.902344   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.957275 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.957275 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.005292    0.038670    1.467924 2307.425293 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.038670    0.000227 2307.425293 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.276435    0.331283 2307.756592 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.276530    0.001819 2307.758545 ^ io_south_out[1] (out)
                                           2307.758545   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.758545   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.991699   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007128    0.045385   14.713351 2306.312744 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.045385    0.000227 2306.312988 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.035716    0.283115    0.339014 2306.651855 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.283216    0.002046 2306.654053 ^ io_east_out[8] (out)
                                           2306.654053   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.654053   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.095703   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006585    0.043181   14.658326 2306.257568 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.043181    0.000227 2306.257812 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.035666    0.282738    0.337650 2306.595459 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.282838    0.002046 2306.597656 ^ io_east_out[11] (out)
                                           2306.597656   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.597656   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.152344   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007983    0.050110   14.582838 2306.182129 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.050110    0.000227 2306.182373 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.035716    0.283122    0.341061 2306.523438 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.283223    0.002046 2306.525391 ^ io_east_out[3] (out)
                                           2306.525391   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.525391   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.224609   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007173    0.045503   14.551915 2306.151123 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.045503    0.000227 2306.151367 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.035576    0.282068    0.338332 2306.489746 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.282167    0.002046 2306.491699 ^ io_east_out[9] (out)
                                           2306.491699   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.491699   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.258301   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005061    0.040716   14.339776 2305.938965 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.040716    0.000227 2305.939209 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.277673    0.333102 2306.272461 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.277770    0.001819 2306.274170 ^ io_south_out[24] (out)
                                           2306.274170   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.274170   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.476074   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006274    0.042049   14.196303 2305.795654 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.042049    0.000227 2305.795898 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.277145    0.333330 2306.129150 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.277241    0.001819 2306.130859 ^ io_south_out[27] (out)
                                           2306.130859   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.130859   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.618652   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005272    0.037876   14.132866 2305.732178 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.037876    0.000227 2305.732422 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.276986    0.331283 2306.063721 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.277082    0.001819 2306.065430 ^ io_south_out[19] (out)
                                           2306.065430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.065430   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.684570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005111    0.036909   14.139233 2305.738525 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.036909    0.000227 2305.738770 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.276432    0.330374 2306.069092 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.276528    0.001819 2306.071045 ^ io_south_out[25] (out)
                                           2306.071045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.071045   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.678711   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008371    0.051708   13.877980 2305.477295 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.051708    0.000227 2305.477539 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.035558    0.281937    0.341061 2305.818604 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.282037    0.002046 2305.820557 ^ io_east_out[2] (out)
                                           2305.820557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.820557   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.929688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005760    0.040306   13.791805 2305.391113 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.040306    0.000227 2305.391357 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.035654    0.282497    0.336286 2305.727539 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.282598    0.002046 2305.729736 ^ io_east_out[10] (out)
                                           2305.729736   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.729736   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.020508   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007036    0.045041   13.776116 2305.375488 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.045041    0.000227 2305.375732 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.035642    0.282561    0.338332 2305.713867 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.282661    0.002046 2305.716064 ^ io_east_out[0] (out)
                                           2305.716064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.716064   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.034180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.013499    0.072747   11.791826 2301.485840 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.072747    0.000227 2301.486084 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034998    0.277807    0.347882 2301.833984 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.277816    0.001819 2301.835938 ^ io_north_out[24] (out)
                                           2301.835938   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.835938   data arrival time
---------------------------------------------------------------------------------------------
                                           5697.914551   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007101    0.045269   11.745442 2301.439453 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.045269    0.000227 2301.439697 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.035558    0.281928    0.338105 2301.777832 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.282028    0.002046 2301.780029 ^ io_east_out[24] (out)
                                           2301.780029   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.780029   data arrival time
---------------------------------------------------------------------------------------------
                                           5697.969727   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006580    0.043157   11.690645 2301.384766 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.043157    0.000227 2301.385010 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.035648    0.282572    0.337650 2301.722656 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.282668    0.001819 2301.724365 ^ io_east_out[27] (out)
                                           2301.724365   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.724365   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.025391   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.015545    0.081330   11.666544 2301.360596 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.081330    0.000227 2301.360840 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.277368    0.351520 2301.712402 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.277376    0.001819 2301.714355 ^ io_north_out[27] (out)
                                           2301.714355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.714355   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.035645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.010973    0.061385   11.603106 2301.297119 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.061385    0.000227 2301.297363 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.276665    0.341743 2301.639160 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.276673    0.001819 2301.641113 ^ io_north_out[25] (out)
                                           2301.641113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.641113   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.108887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007809    0.048224   11.586281 2301.280518 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.048224    0.000227 2301.280518 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.035600    0.282246    0.339696 2301.620361 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.282346    0.002046 2301.622314 ^ io_east_out[25] (out)
                                           2301.622314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.622314   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.127930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.008454    0.052052   10.910526 2300.604736 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.052052    0.000227 2300.604980 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.035491    0.281401    0.341061 2300.946045 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.281408    0.001819 2300.947754 ^ io_east_out[18] (out)
                                           2300.947754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.947754   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.802246   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005561    0.039509   10.823215 2300.517334 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.039509    0.000227 2300.517578 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.035519    0.281493    0.335376 2300.853027 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.281592    0.002046 2300.854980 ^ io_east_out[26] (out)
                                           2300.854980   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.854980   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.895020   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006978    0.044795   10.808208 2300.502441 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.044795    0.000227 2300.502686 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.035417    0.280837    0.337423 2300.840088 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.280843    0.001592 2300.841553 ^ io_east_out[16] (out)
                                           2300.841553   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.841553   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.908691   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005705    0.029445    7.883273 2299.482666 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.029445    0.000227 2299.482910 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.168618    0.326963 2299.809814 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.168637    0.001819 2299.811523 v io_south_out[18] (out)
                                           2299.811523   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2299.811523   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.938477   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041687    0.204672    1.904937 2291.599121 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204672    0.000227 2291.599365 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004521    0.027438    4.574986 2296.174316 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027438    0.000227 2296.174561 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.168911    0.326281 2296.500732 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.168929    0.001819 2296.502686 v io_south_out[26] (out)
                                           2296.502686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2296.502686   data arrival time
---------------------------------------------------------------------------------------------
                                           5703.247559   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005833    0.029681    5.657285 2295.351318 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.029681    0.000227 2295.351562 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.168724    0.327191 2295.678955 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.168743    0.001819 2295.680664 v io_north_out[18] (out)
                                           2295.680664   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.680664   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.069336   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.012291    0.042694    5.066568 2294.760742 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.042694    0.000227 2294.760986 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034945    0.169054    0.333330 2295.094238 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.169074    0.001819 2295.096191 v io_north_out[26] (out)
                                           2295.096191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.096191   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.653809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.889160 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.889160 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026287    0.133182    1.327408 2271.216553 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133182    0.000000 2271.216553 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008387    0.035006    8.770713 2279.987305 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.035006    0.000000 2279.987305 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044287    0.107804    1.364015 2281.351318 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107804    0.000227 2281.351562 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027487    0.136476    8.342567 2289.694092 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136476    0.000000 2289.694092 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007904    0.048007    4.469484 2294.163574 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.048007    0.000227 2294.163818 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034937    0.277316    0.336058 2294.500000 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.277324    0.001819 2294.501709 ^ io_north_out[16] (out)
                                           2294.501709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.501709   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.248535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.006738    0.042995    1.813532 2269.774414 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.042995    0.000227 2269.774658 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.277237    0.333785 2270.108398 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.277334    0.001819 2270.110107 ^ io_north_out[3] (out)
                                           2270.110107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2270.110107   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.639648   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.495117 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.495117 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.960938 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.960938 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008393    0.056214    1.720309 2269.681152 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.056214    0.000227 2269.681396 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035323    0.280212    0.341743 2270.023193 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.280314    0.002046 2270.025146 ^ io_west_out[19] (out)
                                           2270.025146   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2270.025146   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.725098   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.013376    0.072197   15.618071 2253.480469 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.072197    0.000227 2253.480713 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034850    0.276699    0.346745 2253.827637 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.276707    0.001819 2253.829346 ^ io_north_out[8] (out)
                                           2253.829346   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.829346   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.920898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.015524    0.081239   15.493242 2253.355713 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.081239    0.000227 2253.355957 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034848    0.276697    0.350838 2253.706787 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.276705    0.001819 2253.708496 ^ io_north_out[11] (out)
                                           2253.708496   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.708496   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.041016   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010991    0.061465   15.430033 2253.292480 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.061465    0.000227 2253.292725 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.035006    0.277852    0.342652 2253.635498 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.277860    0.001819 2253.637207 ^ io_north_out[9] (out)
                                           2253.637207   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.637207   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.113281   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009981    0.061503   15.279966 2253.142334 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.061503    0.000227 2253.142578 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035322    0.280220    0.344244 2253.486816 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.280230    0.002046 2253.489014 ^ io_west_out[24] (out)
                                           2253.489014   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.489014   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.261230   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.027001    0.136735   15.169462 2253.031982 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.136735    0.000227 2253.032227 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035286    0.280091    0.379259 2253.411377 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.280102    0.002046 2253.413574 ^ io_west_out[27] (out)
                                           2253.413574   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.413574   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.336914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010161    0.061252   15.171509 2253.033936 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.061252    0.000227 2253.034180 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035270    0.279826    0.343789 2253.377930 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.279837    0.002046 2253.380127 ^ io_west_out[25] (out)
                                           2253.380127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.380127   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.370117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005865    0.029740    9.483984 2247.346436 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.029740    0.000227 2247.346680 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.169364    0.327645 2247.674316 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.169383    0.001819 2247.676270 v io_north_out[2] (out)
                                           2247.676270   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.676270   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.073730   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007893    0.056739    8.954658 2246.817139 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.056739    0.000227 2246.817383 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035458    0.281227    0.342652 2247.159912 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.281330    0.002046 2247.162109 ^ io_west_out[18] (out)
                                           2247.162109   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.162109   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.587891   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.012438    0.067696    8.893267 2246.755859 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.067696    0.000227 2246.755859 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.277275    0.345153 2247.101074 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.277284    0.001819 2247.103027 ^ io_north_out[10] (out)
                                           2247.103027   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.103027   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.646973   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008128    0.048968    8.475126 2246.337646 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.048968    0.000227 2246.337891 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034928    0.277247    0.336513 2246.674316 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.277255    0.001819 2246.676270 ^ io_north_out[0] (out)
                                           2246.676270   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.676270   data arrival time
---------------------------------------------------------------------------------------------
                                           5753.073730   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007990    0.034913    5.558604 2243.421143 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.034913    0.000227 2243.421387 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035795    0.172481    0.332420 2243.753662 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.172502    0.002046 2243.755859 v io_west_out[26] (out)
                                           2243.755859   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2243.755859   data arrival time
---------------------------------------------------------------------------------------------
                                           5755.994141   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.429932 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.429932 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028487    0.140695    2.028628 2223.458496 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140695    0.000000 2223.458496 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.303467 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.303467 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.192871 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.192871 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037287    0.183916    1.651870 2228.844727 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183916    0.000000 2228.844727 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008987    0.052813    7.574500 2236.419434 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.052813    0.000000 2236.419434 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.862549 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.862549 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006166    0.044094    1.490435 2239.353027 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044094    0.000227 2239.353027 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035633    0.282474    0.338105 2239.691162 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.282572    0.001819 2239.693115 ^ io_west_out[16] (out)
                                           2239.693115   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.693115   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.057129   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.027837    0.140596    1.528406 2221.068848 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.140596    0.000227 2221.069092 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035844    0.284233    0.384034 2221.453125 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.284242    0.002046 2221.455078 ^ io_west_out[11] (out)
                                           2221.455078   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.455078   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.294434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.287109 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.287109 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018887    0.096880    1.803301 2200.090576 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096880    0.000000 2200.090576 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.942139 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.942139 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.724121 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.724121 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016487    0.086224    1.384478 2205.108643 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086224    0.000000 2205.108643 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.540527 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.540527 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006240    0.041909    1.411308 2220.951904 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.041909    0.000227 2220.951904 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.276440    0.332648 2221.284668 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.276535    0.001819 2221.286377 ^ io_south_out[11] (out)
                                           2221.286377   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.286377   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.463867   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010381    0.062164    1.527496 2198.032715 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.062164    0.000227 2198.032959 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035710    0.283088    0.346745 2198.379639 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.283097    0.002046 2198.381836 ^ io_west_out[9] (out)
                                           2198.381836   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.381836   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.368652   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.010498 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.010498 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020387    0.104213    2.209163 2176.219727 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104213    0.000000 2176.219727 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.062500 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.062500 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.013428 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.013428 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049787    0.243198    1.917215 2181.930664 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243198    0.000227 2181.930908 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.505371 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.505371 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005230    0.037386    1.353783 2197.859131 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.037386    0.000227 2197.859375 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.277668    0.331511 2198.190674 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.277765    0.001819 2198.192627 ^ io_south_out[9] (out)
                                           2198.192627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.192627   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.557617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.009936    0.061326    1.646868 2173.706543 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.061326    0.000227 2173.706787 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.279591    0.343789 2174.050537 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.279602    0.002046 2174.052490 ^ io_west_out[8] (out)
                                           2174.052490   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2174.052490   data arrival time
---------------------------------------------------------------------------------------------
                                           5825.697754   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.677002 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.677002 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.059570 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.059570 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.004992    0.040466    1.565922 2173.625488 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.040466    0.000227 2173.625732 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.276437    0.331966 2173.957764 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.276533    0.001819 2173.959473 ^ io_south_out[8] (out)
                                           2173.959473   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.959473   data arrival time
---------------------------------------------------------------------------------------------
                                           5825.790527   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008406    0.056268   15.235173 2161.248779 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.056268    0.000227 2161.249023 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.279944    0.341743 2161.590576 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.280046    0.002046 2161.592773 ^ io_west_out[3] (out)
                                           2161.592773   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.592773   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.157715   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005376    0.038293   14.992338 2161.005859 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.038293    0.000227 2161.006104 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034949    0.277388    0.331738 2161.337891 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.277484    0.001819 2161.339600 ^ io_south_out[3] (out)
                                           2161.339600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.339600   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.410645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007862    0.056628    8.954658 2154.968262 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.056628    0.000227 2154.968506 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035384    0.280671    0.342425 2155.310791 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.280773    0.002046 2155.312988 ^ io_west_out[2] (out)
                                           2155.312988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2155.312988   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.437012   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005802    0.029622    8.742518 2154.756104 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029622    0.000227 2154.756348 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.169283    0.327418 2155.083740 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.169302    0.001819 2155.085449 v io_south_out[2] (out)
                                           2155.085449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2155.085449   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.664551   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007490    0.033866    5.557467 2151.571045 v cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.033866    0.000227 2151.571289 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035320    0.170619    0.330374 2151.901611 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.170643    0.002046 2151.903564 v io_west_out[10] (out)
                                           2151.903564   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.903564   data arrival time
---------------------------------------------------------------------------------------------
                                           5847.846680   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004744    0.027792    5.434686 2151.448242 v cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.027792    0.000227 2151.448486 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.168961    0.326509 2151.774902 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.168980    0.001819 2151.776855 v io_south_out[10] (out)
                                           2151.776855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.776855   data arrival time
---------------------------------------------------------------------------------------------
                                           5847.973145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005617    0.041974    1.488616 2147.502197 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.041974    0.000227 2147.502441 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.280092    0.335149 2147.837402 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.280193    0.002046 2147.839600 ^ io_west_out[0] (out)
                                           2147.839600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.839600   data arrival time
---------------------------------------------------------------------------------------------
                                           5851.910645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.013428 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.013428 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006639    0.042614    1.319222 2147.332764 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.042614    0.000227 2147.333008 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.277076    0.333557 2147.666504 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.277172    0.001819 2147.668457 ^ io_south_out[0] (out)
                                           2147.668457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.668457   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.082031   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003942    0.039926    0.021828 2000.021851 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039940    0.000000 2000.021851 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007754    0.160473    0.201680 2000.223511 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.160473    0.000455 2000.223999 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030215    0.151516   15.393426 2015.617432 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151516    0.000000 2015.617432 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.009015    0.052934    7.818017 2023.435425 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052934    0.000000 2023.435425 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032115    0.159983    1.349690 2024.785156 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159983    0.000000 2024.785156 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008315    0.049884   14.957323 2039.742432 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049884    0.000000 2039.742432 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.532104 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.532104 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030187    0.151384    1.431317 2042.963501 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151384    0.000000 2042.963501 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.595215 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.595215 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.008015    0.048563    1.818080 2059.413330 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048563    0.000000 2059.413330 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026315    0.133314    1.227818 2060.641113 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133314    0.000000 2060.641113 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008415    0.035068    8.770713 2069.411865 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035068    0.000000 2069.411865 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044315    0.107869    1.364015 2070.775879 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107869    0.000227 2070.776123 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020415    0.104342   15.040997 2085.817139 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104342    0.000000 2085.817139 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049815    0.243335    1.869466 2087.686523 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243335    0.000227 2087.686768 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018915    0.097007   14.789748 2102.476562 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.097007    0.000000 2102.476562 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016515    0.086351    1.648232 2104.124756 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086351    0.000000 2104.124756 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027515    0.136602    8.137704 2112.262451 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136602    0.000000 2112.262451 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041715    0.204805    1.904937 2114.167236 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204805    0.000227 2114.167480 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028515    0.140821   14.677426 2128.844971 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140821    0.000000 2128.844971 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037315    0.184050    1.766921 2130.611816 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.184050    0.000227 2130.612061 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.341064 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.341064 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005272    0.036878    1.488161 2145.829346 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.036878    0.000227 2145.829590 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.276984    0.330829 2146.160400 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.277080    0.001819 2146.162109 ^ io_south_out[16] (out)
                                           2146.162109   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.162109   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.587891   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020949    0.156725    0.107664    0.107664 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000    0.107664 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.297680    0.405344 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.105310    0.001353    0.406696 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.199187    0.340752    0.747449 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200412    0.012604    0.760053 ^ cell3/clk (fpgacell)
     2    0.028625    0.145525    1.926303    2.686355 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.145581    0.004681    2.691036 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.035495    0.281603    0.384649    3.075685 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.281609    0.001713    3.077399 ^ config_data_out (out)
                                              3.077399   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.077399   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.672363   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010740    0.086224    0.056161 2000.056152 ^ config_en (in)
                                                         config_en (net)
                      0.086229    0.000000 2000.056152 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114225    0.214115    0.291948 2000.348145 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.214385    0.006366 2000.354492 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.166680    0.304155    0.363571 2000.718140 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.353135    0.092768 2000.810913 ^ cell0/config_en (fpgacell)
                                           2000.810913   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.106400    0.008185 10000.414062 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.211816    0.341970 10000.755859 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.213508    0.015461 10000.771484 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.521484   clock uncertainty
                                  0.000000 10000.521484   clock reconvergence pessimism
                                 -2.448860 9998.072266   library setup time
                                           9998.072266   data required time
---------------------------------------------------------------------------------------------
                                           9998.072266   data required time
                                           -2000.810913   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.260742   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010740    0.086224    0.056161 2000.056152 ^ config_en (in)
                                                         config_en (net)
                      0.086229    0.000000 2000.056152 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114225    0.214115    0.291948 2000.348145 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.214385    0.006366 2000.354492 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.166680    0.304155    0.363571 2000.718140 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.341921    0.080718 2000.798828 ^ cell1/config_en (fpgacell)
                                           2000.798828   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.106400    0.008185 10000.414062 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.211816    0.341970 10000.755859 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.218598    0.030013 10000.786133 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.536133   clock uncertainty
                                  0.000000 10000.536133   clock reconvergence pessimism
                                 -2.448860 9998.086914   library setup time
                                           9998.086914   data required time
---------------------------------------------------------------------------------------------
                                           9998.086914   data required time
                                           -2000.798828   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.287109   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010740    0.086224    0.056161 2000.056152 ^ config_en (in)
                                                         config_en (net)
                      0.086229    0.000000 2000.056152 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114225    0.214115    0.291948 2000.348145 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.217132    0.020236 2000.368408 ^ cell2/config_en (fpgacell)
                                           2000.368408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.105310    0.000909 10000.406250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.199187    0.341061 10000.748047 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200717    0.013642 10000.761719 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.510742   clock uncertainty
                                  0.000000 10000.510742   clock reconvergence pessimism
                                 -2.448860 9998.061523   library setup time
                                           9998.061523   data required time
---------------------------------------------------------------------------------------------
                                           9998.061523   data required time
                                           -2000.368408   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.693848   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010740    0.086224    0.056161 2000.056152 ^ config_en (in)
                                                         config_en (net)
                      0.086229    0.000000 2000.056152 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.114225    0.214115    0.291948 2000.348145 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.214483    0.007503 2000.355713 ^ cell3/config_en (fpgacell)
                                           2000.355713   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.105310    0.000909 10000.406250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.199187    0.341061 10000.748047 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200412    0.012733 10000.760742 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.510742   clock uncertainty
                                  0.000000 10000.510742   clock reconvergence pessimism
                                 -2.448860 9998.060547   library setup time
                                           9998.060547   data required time
---------------------------------------------------------------------------------------------
                                           9998.060547   data required time
                                           -2000.355713   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.705566   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011102    0.088708    0.057980 2000.057983 ^ nrst (in)
                                                         nrst (net)
                      0.088713    0.000000 2000.057983 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120001    0.225687    0.296041 2000.354126 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.226017    0.007276 2000.361328 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.172608    0.313816    0.370392 2000.731689 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.368521    0.099817 2000.831543 ^ cell0/nrst (fpgacell)
                                           2000.831543   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.106400    0.008185 10000.414062 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.211816    0.341970 10000.755859 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.213508    0.015461 10000.771484 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.521484   clock uncertainty
                                  0.000000 10000.521484   clock reconvergence pessimism
                                 -1.055470 9999.464844   library setup time
                                           9999.464844   data required time
---------------------------------------------------------------------------------------------
                                           9999.464844   data required time
                                           -2000.831543   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.633301   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011102    0.088708    0.057980 2000.057983 ^ nrst (in)
                                                         nrst (net)
                      0.088713    0.000000 2000.057983 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120001    0.225687    0.296041 2000.354126 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.226017    0.007276 2000.361328 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.172608    0.313816    0.370392 2000.731689 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.355018    0.085493 2000.817261 ^ cell1/nrst (fpgacell)
                                           2000.817261   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.106400    0.008185 10000.414062 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.211816    0.341970 10000.755859 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.218598    0.030013 10000.786133 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.536133   clock uncertainty
                                  0.000000 10000.536133   clock reconvergence pessimism
                                 -1.055470 9999.479492   library setup time
                                           9999.479492   data required time
---------------------------------------------------------------------------------------------
                                           9999.479492   data required time
                                           -2000.817261   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.662109   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011102    0.088708    0.057980 2000.057983 ^ nrst (in)
                                                         nrst (net)
                      0.088713    0.000000 2000.057983 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120001    0.225687    0.296041 2000.354126 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.230366    0.025693 2000.379761 ^ cell2/nrst (fpgacell)
                                           2000.379761   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.105310    0.000909 10000.406250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.199187    0.341061 10000.748047 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200717    0.013642 10000.761719 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.510742   clock uncertainty
                                  0.000000 10000.510742   clock reconvergence pessimism
                                 -1.055470 9999.455078   library setup time
                                           9999.455078   data required time
---------------------------------------------------------------------------------------------
                                           9999.455078   data required time
                                           -2000.379761   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.075195   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011102    0.088708    0.057980 2000.057983 ^ nrst (in)
                                                         nrst (net)
                      0.088713    0.000000 2000.057983 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.120001    0.225687    0.296041 2000.354126 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.226400    0.010687 2000.364746 ^ cell3/nrst (fpgacell)
                                           2000.364746   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.105310    0.000909 10000.406250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.199187    0.341061 10000.748047 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200412    0.012733 10000.760742 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.510742   clock uncertainty
                                  0.000000 10000.510742   clock reconvergence pessimism
                                 -1.055470 9999.454102   library setup time
                                           9999.454102   data required time
---------------------------------------------------------------------------------------------
                                           9999.454102   data required time
                                           -2000.364746   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.089844   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     1    0.004061    0.023389    0.013188 2000.013184 v config_data_in (in)
                                                         config_data_in (net)
                      0.023390    0.000000 2000.013184 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037640    0.149264    0.310365 2000.323608 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.149333    0.002956 2000.326538 v cell0/config_data_in (fpgacell)
                                           2000.326538   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.106400    0.008185 10000.414062 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.211816    0.341970 10000.755859 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.213508    0.015461 10000.771484 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.521484   clock uncertainty
                                  0.000000 10000.521484   clock reconvergence pessimism
                                  0.225470 10000.747070   library setup time
                                           10000.747070   data required time
---------------------------------------------------------------------------------------------
                                           10000.747070   data required time
                                           -2000.326538   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.420410   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020949    0.156725    0.107664    0.107664 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000    0.107664 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.297680    0.405344 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.106400    0.008505    0.413849 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.211816    0.341661    0.755510 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.218598    0.029840    0.785350 ^ cell1/clk (fpgacell)
     1    0.104459    0.503561    2.161898    2.947248 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.506289    0.032520    2.979768 ^ cell2/config_data_in (fpgacell)
                                              2.979768   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.105310    0.000909 10000.406250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.199187    0.341061 10000.748047 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200717    0.013642 10000.761719 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.510742   clock uncertainty
                                  0.000000 10000.510742   clock reconvergence pessimism
                                  0.387480 10000.898438   library setup time
                                           10000.898438   data required time
---------------------------------------------------------------------------------------------
                                           10000.898438   data required time
                                             -2.979768   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.918945   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020949    0.156725    0.107664    0.107664 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000    0.107664 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.297680    0.405344 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.106400    0.008505    0.413849 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.211816    0.341661    0.755510 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.213508    0.015409    0.770919 ^ cell0/clk (fpgacell)
     1    0.089368    0.432343    2.116275    2.887194 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.433492    0.019504    2.906698 ^ cell1/config_data_in (fpgacell)
                                              2.906698   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.106400    0.008185 10000.414062 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122620    0.211816    0.341970 10000.755859 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.218598    0.030013 10000.786133 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.536133   clock uncertainty
                                  0.000000 10000.536133   clock reconvergence pessimism
                                  0.387480 10000.922852   library setup time
                                           10000.922852   data required time
---------------------------------------------------------------------------------------------
                                           10000.922852   data required time
                                             -2.906698   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.016602   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020949    0.156725    0.107664    0.107664 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000    0.107664 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.297680    0.405344 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.105310    0.001353    0.406696 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.199187    0.340752    0.747449 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200717    0.014029    0.761477 ^ cell2/clk (fpgacell)
     1    0.087140    0.421779    2.109334    2.870811 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.422890    0.018946    2.889757 ^ cell3/config_data_in (fpgacell)
                                              2.889757   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020949    0.156725    0.107320 10000.107422 ^ clk (in)
                                                         clk (net)
                      0.156770    0.000000 10000.107422 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.048744    0.105271    0.298314 10000.405273 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.105310    0.000909 10000.406250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.115407    0.199187    0.341061 10000.748047 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200412    0.012733 10000.760742 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.510742   clock uncertainty
                                  0.000000 10000.510742   clock reconvergence pessimism
                                  0.387480 10000.897461   library setup time
                                           10000.897461   data required time
---------------------------------------------------------------------------------------------
                                           10000.897461   data required time
                                             -2.889757   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.007812   slack (MET)



