library IEEE;
use IEEE.numeric_std.all;
use IEEE.std_logic_1164.all;

entity part2 is
    port (
        KEY: in std_ulogic_vector(1 downto 0);
        LEDR: out std_ulogic_vector(9 downto 0)
    );
end part2;

architecture arch of part2 is
	component proc IS
		PORT ( 	DIN : IN STD_LOGIC_VECTOR(8 DOWNTO 0);
			Resetn, Clock, Run : IN STD_LOGIC;
			Done : BUFFER STD_LOGIC;
			BusWires : BUFFER STD_LOGIC_VECTOR(8 DOWNTO 0));
	END component;

begin
	process(KEY(1))
	begin
		if key(1)'event and key(1) = '1' then
			if key(0) = '0' then
				count <= "00000"
			else
				count <= count+1;
			end if;
		end if;
	end process;
	
	mem:  memory port map(counter,key(1),)
	
	processor: proc port map(Input,KEY(0),key(1),1,ledr(9),ledr(8 downto 0));
	
	
	