INFO:sim:172 - Generating IP...
Resolving generics for 'SinCos'...
Applying external generics to 'SinCos'...
Delivering associated files for 'SinCos'...
Delivering EJava files for 'SinCos'...
Generating implementation netlist for 'SinCos'...
INFO:sim - Pre-processing HDL files for 'SinCos'...
Running synthesis for 'SinCos'
Running ngcbuild...
Writing VHO instantiation template for 'SinCos'...
Writing VHDL behavioral simulation model for 'SinCos'...
Delivered 3 files into directory /home/meccastreissand/Documents/Fourth
Year/EE4G - VHDL
assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/tmp/_cg/SinCos
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'SinCos'...
Generating metadata file...
Generating ISE project...
XCO file found: SinCos.xco
XMDF file found: SinCos_xmdf.tcl
Adding /home/meccastreissand/Documents/Fourth Year/EE4G - VHDL
assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/tmp/_cg/SinCos.asy -view
all -origin_type imported
Adding /home/meccastreissand/Documents/Fourth Year/EE4G - VHDL
assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/tmp/_cg/SinCos.ngc -view
all -origin_type created
Checking file "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL
assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/tmp/_cg/SinCos.ngc" for
project device match ...
File "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL
assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/tmp/_cg/SinCos.ngc"
device information matches project device.
Adding /home/meccastreissand/Documents/Fourth Year/EE4G - VHDL
assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/tmp/_cg/SinCos.sym -view
all -origin_type imported
Adding /home/meccastreissand/Documents/Fourth Year/EE4G - VHDL
assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/tmp/_cg/SinCos.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/meccastreissand/Documents/Fourth Year/EE4G - VHDL
   assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/tmp/_cg/SinCos.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/meccastreissand/Documents/Fourth Year/EE4G - VHDL
assignment/designs/Digital_Audio_Synthesiser/ipcore_dir/tmp/_cg/SinCos.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SinCos"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'SinCos'.
