# DSD

// This is an assignment  written in Verilog Language with simulation :)
