

================================================================
== Vitis HLS Report for 'Pool'
================================================================
* Date:           Thu Jan 25 13:08:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pool
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|        ?|  0.300 us|         ?|   31|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_216  |Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5  |        2|   325143|  20.000 ns|  3.251 ms|    2|  325143|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+-------------+-----------+-----------+---------------------+----------+
        |                                                   |  Latency (cycles) |  Iteration  |  Initiation Interval  |         Trip        |          |
        |                     Loop Name                     |   min   |   max   |   Latency   |  achieved |   target  |        Count        | Pipelined|
        +---------------------------------------------------+---------+---------+-------------+-----------+-----------+---------------------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3  |        5|        ?|  36 ~ 325177|          -|          -|  0 ~ 281462092005375|        no|
        +---------------------------------------------------+---------+---------+-------------+-----------+-----------+---------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    7|       -|      -|    -|
|Expression       |        -|    -|       0|    697|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   12|    3102|   3587|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    384|    -|
|Register         |        -|    -|     924|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   19|    4026|   4668|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |grp_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_216  |Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5  |        0|   6|  1207|  1404|    0|
    |control_s_axi_U                                           |control_s_axi                                  |        0|   0|   278|   428|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U24                         |fdiv_32ns_32ns_32_16_no_dsp_1                  |        0|   0|     0|     0|    0|
    |gmem_m_axi_U                                              |gmem_m_axi                                     |        0|   0|   718|  1318|    0|
    |mul_16ns_32ns_48_2_1_U29                                  |mul_16ns_32ns_48_2_1                           |        0|   2|   165|    50|    0|
    |mul_32ns_16ns_48_2_1_U31                                  |mul_32ns_16ns_48_2_1                           |        0|   2|   165|    50|    0|
    |mul_32s_16ns_48_2_1_U30                                   |mul_32s_16ns_48_2_1                            |        0|   2|   165|    50|    0|
    |mul_8ns_8ns_16_1_1_U28                                    |mul_8ns_8ns_16_1_1                             |        0|   0|     0|    41|    0|
    |udiv_16ns_8ns_16_20_seq_1_U26                             |udiv_16ns_8ns_16_20_seq_1                      |        0|   0|   202|   123|    0|
    |udiv_16ns_8ns_16_20_seq_1_U27                             |udiv_16ns_8ns_16_20_seq_1                      |        0|   0|   202|   123|    0|
    |uitofp_32ns_32_6_no_dsp_1_U25                             |uitofp_32ns_32_6_no_dsp_1                      |        0|   0|     0|     0|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+
    |Total                                                     |                                               |        0|  12|  3102|  3587|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +--------------------------------------+----------------------------------+--------------+
    |               Instance               |              Module              |  Expression  |
    +--------------------------------------+----------------------------------+--------------+
    |mac_muladd_16ns_16ns_16ns_32_4_1_U38  |mac_muladd_16ns_16ns_16ns_32_4_1  |  i0 * i1 + i2|
    |mul_mul_16ns_16ns_32_4_1_U32          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U33          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U36          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_8ns_16_4_1_U34           |mul_mul_16ns_8ns_16_4_1           |       i0 * i1|
    |mul_mul_16ns_8ns_16_4_1_U35           |mul_mul_16ns_8ns_16_4_1           |       i0 * i1|
    |mul_mul_16ns_8ns_16_4_1_U37           |mul_mul_16ns_8ns_16_4_1           |       i0 * i1|
    +--------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_1_fu_374_p2      |         +|   0|  0|  55|          48|           1|
    |add_ln1027_fu_403_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln24_fu_484_p2          |         +|   0|  0|  23|          16|           1|
    |add_ln51_1_fu_545_p2        |         +|   0|  0|  55|          48|          48|
    |add_ln51_fu_563_p2          |         +|   0|  0|  71|          64|          64|
    |i_4_fu_433_p2               |         +|   0|  0|  23|          16|           1|
    |j_fu_465_p2                 |         +|   0|  0|  23|          16|           1|
    |cmp_i_i_fu_285_p2           |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1027_2_fu_369_p2     |      icmp|   0|  0|  23|          48|          48|
    |icmp_ln1027_3_fu_386_p2     |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln1027_4_fu_391_p2     |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1027_fu_346_p2       |      icmp|   0|  0|  13|          16|           1|
    |switch_selectcmp_fu_321_p2  |      icmp|   0|  0|   8|           2|           1|
    |empty_fu_333_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln25_fu_439_p2           |        or|   0|  0|   2|           1|           1|
    |select_ln1027_1_fu_409_p3   |    select|   0|  0|  32|           1|           1|
    |select_ln1027_fu_454_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln1495_1_fu_490_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln1495_2_fu_506_p3   |    select|   0|  0|  16|           1|           1|
    |select_ln1495_3_fu_526_p3   |    select|   0|  0|  48|           1|           1|
    |select_ln1495_4_fu_396_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln1495_fu_427_p3     |    select|   0|  0|  16|           1|           1|
    |select_ln25_1_fu_512_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln25_2_fu_532_p3     |    select|   0|  0|  48|           1|          48|
    |select_ln25_fu_443_p3       |    select|   0|  0|  16|           1|           1|
    |sum_3_fu_588_p3             |    select|   0|  0|  32|           1|          32|
    |sum_fu_338_p3               |    select|   0|  0|  32|           1|          32|
    |switch_select_fu_326_p3     |    select|   0|  0|  31|           1|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 697|         371|         385|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  257|         60|    1|         60|
    |c_fu_140                 |    9|          2|   16|         32|
    |gmem_ARVALID             |    9|          2|    1|          2|
    |gmem_RREADY              |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |grp_fu_361_ce            |    9|          2|    1|          2|
    |grp_fu_361_p0            |   14|          3|   33|         99|
    |grp_fu_361_p1            |   14|          3|   16|         48|
    |i_fu_132                 |    9|          2|   16|         32|
    |indvar_flatten31_fu_144  |    9|          2|   48|         96|
    |indvar_flatten9_fu_136   |    9|          2|   32|         64|
    |lhs_V_fu_128             |    9|          2|   16|         32|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  384|         88|  184|        475|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |CHin_cast_reg_775                                                      |  16|   0|   48|         32|
    |CHin_read_reg_705                                                      |  16|   0|   16|          0|
    |Kx_read_reg_689                                                        |   8|   0|    8|          0|
    |Win_read_reg_694                                                       |  16|   0|   16|          0|
    |add_ln51_2_reg_905                                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                                              |  59|   0|   59|          0|
    |c_fu_140                                                               |  16|   0|   16|          0|
    |cmp_i_i_reg_733                                                        |   1|   0|    1|          0|
    |conv_i_reg_792                                                         |  32|   0|   32|          0|
    |feature_in_read_reg_677                                                |  64|   0|   64|          0|
    |feature_out_read_reg_672                                               |  64|   0|   64|          0|
    |gmem_addr_reg_923                                                      |  64|   0|   64|          0|
    |grp_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_132                                                               |  16|   0|   16|          0|
    |icmp_ln1027_3_reg_843                                                  |   1|   0|    1|          0|
    |icmp_ln1027_reg_807                                                    |   1|   0|    1|          0|
    |indvar_flatten31_fu_144                                                |  48|   0|   48|          0|
    |indvar_flatten9_fu_136                                                 |  32|   0|   32|          0|
    |lhs_V_fu_128                                                           |  16|   0|   16|          0|
    |mode_read_reg_682                                                      |   2|   0|    2|          0|
    |mul_i92_reg_740                                                        |  16|   0|   16|          0|
    |mul_ln40_reg_900                                                       |  16|   0|   16|          0|
    |mul_ln541_1_reg_915                                                    |  48|   0|   48|          0|
    |mul_ln541_reg_832                                                      |  48|   0|   48|          0|
    |mul_ln6_1_reg_802                                                      |  48|   0|   48|          0|
    |mul_ln6_reg_769                                                        |  32|   0|   32|          0|
    |ret_V_12_reg_746                                                       |  16|   0|   16|          0|
    |ret_V_mid1_reg_895                                                     |  32|   0|   32|          0|
    |ret_V_reg_822                                                          |  32|   0|   32|          0|
    |rhs_V_1_reg_787                                                        |  16|   0|   32|         16|
    |select_ln1495_1_reg_880                                                |  16|   0|   16|          0|
    |select_ln1495_4_reg_852                                                |   1|   0|    1|          0|
    |select_ln25_1_reg_890                                                  |  16|   0|   16|          0|
    |sum_3_reg_929                                                          |  32|   0|   32|          0|
    |sum_reg_797                                                            |  18|   0|   32|         14|
    |zext_ln1513_1_reg_725                                                  |   8|   0|   16|          8|
    |zext_ln1513_reg_718                                                    |   8|   0|   16|          8|
    |zext_ln541_reg_757                                                     |  16|   0|   32|         16|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 924|   0| 1018|         94|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          Pool|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          Pool|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          Pool|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

