// Seed: 1416000377
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  module_2(
      id_3, id_3, id_3
  );
endmodule
macromodule module_1 (
    output wand id_0,
    output tri  id_1
);
  wire id_3;
  assign id_0 = 1;
  assign #id_4 id_0 = 1;
  module_0(
      id_3, id_3
  );
  wire id_5;
  assign id_5 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign (supply1, pull0) id_3 = id_2;
  wire id_5;
  supply1 id_6, id_7;
  assign id_7 = id_6 ? 1 : id_2;
endmodule
