<profile>

<section name = "Vitis HLS Report for 'v_hcresampler_core'" level="0">
<item name = "Date">Fri Nov 15 11:03:03 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.33 ns, 3.676 ns, 1.44 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1073938426, 5.334 ns, 5.728 sec, 1, 1073938426, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186">v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, 5, 32771, 26.670 ns, 0.175 ms, 5, 32771, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_722_1">0, 1073938425, 2 ~ 32775, -, -, 0 ~ 32767, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 87, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 166, 627, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 103, -</column>
<column name="Register">-, -, 295, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186">v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, 0, 0, 166, 627, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="loopWidth_fu_241_p2">+, 0, 0, 20, 13, 13</column>
<column name="y_5_fu_272_p2">+, 0, 0, 19, 12, 1</column>
<column name="cmp36727_i_fu_253_p2">icmp, 0, 0, 20, 13, 1</column>
<column name="icmp_ln722_fu_267_p2">icmp, 0, 0, 19, 12, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln685_fu_221_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln720_fu_229_p3">select, 0, 0, 2, 1, 1</column>
<column name="not_bPassThru_i_fu_247_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_height_blk_n">9, 2, 1, 2</column>
<column name="HwReg_height_c25_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_c19_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="stream_csc_read">9, 2, 1, 2</column>
<column name="stream_out_hresampled_write">9, 2, 1, 2</column>
<column name="y_4_fu_72">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="HwReg_width_read_reg_430">12, 0, 12, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp36727_i_reg_450">1, 0, 1, 0</column>
<column name="filt_res1_fu_76">64, 0, 64, 0</column>
<column name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg">1, 0, 1, 0</column>
<column name="loopHeight_reg_425">12, 0, 12, 0</column>
<column name="loopWidth_reg_440">13, 0, 13, 0</column>
<column name="not_bPassThru_i_reg_445">1, 0, 1, 0</column>
<column name="p_0_0_0480783_lcssa798_i_fu_104">8, 0, 8, 0</column>
<column name="p_0_0_0786_lcssa804_i_fu_108">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0536736_lcssa759_i_fu_80">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0536742_lcssa768_i_fu_92">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0738_lcssa762_i_fu_84">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0744790_lcssa816_i_fu_120">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0744_lcssa771_i_fu_96">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0748793_lcssa819_i_fu_124">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0748_lcssa774_i_fu_100">8, 0, 8, 0</column>
<column name="p_0_2_0_0_0740_lcssa765_i_fu_88">8, 0, 8, 0</column>
<column name="p_lcssa788810_i_fu_112">8, 0, 8, 0</column>
<column name="p_lcssa789813_i_fu_116">8, 0, 8, 0</column>
<column name="pixbuf_y_15_fu_132">8, 0, 8, 0</column>
<column name="pixbuf_y_16_fu_136">8, 0, 8, 0</column>
<column name="pixbuf_y_16_load_reg_462">8, 0, 8, 0</column>
<column name="pixbuf_y_17_fu_140">8, 0, 8, 0</column>
<column name="pixbuf_y_17_load_reg_467">8, 0, 8, 0</column>
<column name="pixbuf_y_18_fu_144">8, 0, 8, 0</column>
<column name="pixbuf_y_18_load_reg_472">8, 0, 8, 0</column>
<column name="pixbuf_y_fu_128">8, 0, 8, 0</column>
<column name="select_ln685_reg_435">1, 0, 2, 1</column>
<column name="y_4_fu_72">12, 0, 12, 0</column>
<column name="y_5_reg_457">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_hcresampler_core, return value</column>
<column name="stream_csc_dout">in, 24, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_num_data_valid">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_fifo_cap">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_empty_n">in, 1, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_read">out, 1, ap_fifo, stream_csc, pointer</column>
<column name="HwReg_height_dout">in, 12, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_num_data_valid">in, 2, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_fifo_cap">in, 2, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_empty_n">in, 1, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_read">out, 1, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_width_dout">in, 12, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_num_data_valid">in, 2, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_fifo_cap">in, 2, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_empty_n">in, 1, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_read">out, 1, ap_fifo, HwReg_width, pointer</column>
<column name="p_read">in, 1, ap_none, p_read, scalar</column>
<column name="stream_out_hresampled_din">out, 24, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_num_data_valid">in, 5, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_fifo_cap">in, 5, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_full_n">in, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_write">out, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="HwReg_width_c19_din">out, 12, ap_fifo, HwReg_width_c19, pointer</column>
<column name="HwReg_width_c19_num_data_valid">in, 2, ap_fifo, HwReg_width_c19, pointer</column>
<column name="HwReg_width_c19_fifo_cap">in, 2, ap_fifo, HwReg_width_c19, pointer</column>
<column name="HwReg_width_c19_full_n">in, 1, ap_fifo, HwReg_width_c19, pointer</column>
<column name="HwReg_width_c19_write">out, 1, ap_fifo, HwReg_width_c19, pointer</column>
<column name="HwReg_height_c25_din">out, 12, ap_fifo, HwReg_height_c25, pointer</column>
<column name="HwReg_height_c25_num_data_valid">in, 2, ap_fifo, HwReg_height_c25, pointer</column>
<column name="HwReg_height_c25_fifo_cap">in, 2, ap_fifo, HwReg_height_c25, pointer</column>
<column name="HwReg_height_c25_full_n">in, 1, ap_fifo, HwReg_height_c25, pointer</column>
<column name="HwReg_height_c25_write">out, 1, ap_fifo, HwReg_height_c25, pointer</column>
</table>
</item>
</section>
</profile>
