{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702115784938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702115784939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  9 03:56:24 2023 " "Processing started: Sat Dec  9 03:56:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702115784939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115784939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zynet -c zynet " "Command: quartus_map --read_settings_files=on --write_settings_files=off zynet -c zynet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115784939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702115785697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702115785697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/zynet.v 1 1 " "Found 1 design units, including 1 entities, in source file src/zynet.v" { { "Info" "ISGN_ENTITY_NAME" "1 zynet " "Found entity 1: zynet" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/weight_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/weight_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Weight_Memory " "Found entity 1: Weight_Memory" {  } { { "src/Weight_Memory.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/Weight_Memory.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sig_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sig_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sig_ROM " "Found entity 1: Sig_ROM" {  } { { "src/Sig_ROM.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/Sig_ROM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/relu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/relu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReLU " "Found entity 1: ReLU" {  } { { "src/relu.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/relu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/neuron.v 1 1 " "Found 1 design units, including 1 entities, in source file src/neuron.v" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "src/neuron.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/neuron.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/maxfinder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/maxfinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 maxFinder " "Found entity 1: maxFinder" {  } { { "src/maxFinder.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/maxFinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/layer_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/layer_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Layer_4 " "Found entity 1: Layer_4" {  } { { "src/Layer_4.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/Layer_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/layer_3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/layer_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Layer_3 " "Found entity 1: Layer_3" {  } { { "src/Layer_3.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/Layer_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/layer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/layer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Layer_2 " "Found entity 1: Layer_2" {  } { { "src/Layer_2.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/Layer_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/layer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/layer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Layer_1 " "Found entity 1: Layer_1" {  } { { "src/Layer_1.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/Layer_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/include.v 0 0 " "Found 0 design units, including 0 entities, in source file src/include.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/axi_lite_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file src/axi_lite_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_lite_wrapper " "Found entity 1: axi_lite_wrapper" {  } { { "src/axi_lite_wrapper.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/axi_lite_wrapper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702115798482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115798482 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "neuron neuron.v(39) " "Verilog HDL Parameter Declaration warning at neuron.v(39): Parameter Declaration in module \"neuron\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/neuron.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/neuron.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1702115798485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zynet " "Elaborating entity \"zynet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702115798845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_data_4 zynet.v(303) " "Verilog HDL or VHDL warning at zynet.v(303): object \"out_data_4\" assigned a value but never read" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702115798858 "|zynet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_valid_4 zynet.v(304) " "Verilog HDL or VHDL warning at zynet.v(304): object \"data_out_valid_4\" assigned a value but never read" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702115798858 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(149) " "Verilog HDL assignment warning at zynet.v(149): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798858 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(162) " "Verilog HDL assignment warning at zynet.v(162): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798858 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(172) " "Verilog HDL assignment warning at zynet.v(172): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798859 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(209) " "Verilog HDL assignment warning at zynet.v(209): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798859 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(222) " "Verilog HDL assignment warning at zynet.v(222): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798859 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(232) " "Verilog HDL assignment warning at zynet.v(232): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798859 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(269) " "Verilog HDL assignment warning at zynet.v(269): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798859 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(282) " "Verilog HDL assignment warning at zynet.v(282): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798859 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(292) " "Verilog HDL assignment warning at zynet.v(292): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798859 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(329) " "Verilog HDL assignment warning at zynet.v(329): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798859 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(342) " "Verilog HDL assignment warning at zynet.v(342): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798859 "|zynet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 zynet.v(352) " "Verilog HDL assignment warning at zynet.v(352): truncated value with size 32 to match size of target (1)" {  } { { "src/zynet.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798859 "|zynet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_lite_wrapper axi_lite_wrapper:alw " "Elaborating entity \"axi_lite_wrapper\" for hierarchy \"axi_lite_wrapper:alw\"" {  } { { "src/zynet.v" "alw" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702115798860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slv_reg7 axi_lite_wrapper.v(126) " "Verilog HDL or VHDL warning at axi_lite_wrapper.v(126): object \"slv_reg7\" assigned a value but never read" {  } { { "src/axi_lite_wrapper.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/axi_lite_wrapper.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702115798864 "|zynet|axi_lite_wrapper:alw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 axi_lite_wrapper.v(333) " "Verilog HDL assignment warning at axi_lite_wrapper.v(333): truncated value with size 32 to match size of target (5)" {  } { { "src/axi_lite_wrapper.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/axi_lite_wrapper.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798864 "|zynet|axi_lite_wrapper:alw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer_1 Layer_1:l1 " "Elaborating entity \"Layer_1\" for hierarchy \"Layer_1:l1\"" {  } { { "src/zynet.v" "l1" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/zynet.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702115798865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer_1:l1\|neuron:n_0 " "Elaborating entity \"neuron\" for hierarchy \"Layer_1:l1\|neuron:n_0\"" {  } { { "src/Layer_1.v" "n_0" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/Layer_1.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702115798997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 neuron.v(71) " "Verilog HDL assignment warning at neuron.v(71): truncated value with size 32 to match size of target (16)" {  } { { "src/neuron.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/neuron.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798999 "|zynet|Layer_1:l1|neuron:n_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.v(72) " "Verilog HDL assignment warning at neuron.v(72): truncated value with size 32 to match size of target (10)" {  } { { "src/neuron.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/neuron.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702115798999 "|zynet|Layer_1:l1|neuron:n_0"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "b_1_0.hex neuron.v(87) " "Verilog HDL File I/O error at neuron.v(87): can't open Verilog Design File \"b_1_0.hex\"" {  } { { "src/neuron.v" "" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/neuron.v" 87 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702115799003 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Layer_1:l1\|neuron:n_0 " "Can't elaborate user hierarchy \"Layer_1:l1\|neuron:n_0\"" {  } { { "src/Layer_1.v" "n_0" { Text "C:/Users/sxc210186/Downloads/vipin/quartus/src/Layer_1.v" 29 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702115799004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702115799219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec  9 03:56:39 2023 " "Processing ended: Sat Dec  9 03:56:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702115799219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702115799219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702115799219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115799219 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702115799930 ""}
