<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.0-->
<!-- ##TE Last Modification:2017.04.11-->
<!-- ##################################################################### -->
<!-- ## replace part_name with correct FPGA PART from board.xml-->
<part_info part_name="xcku040-sfva784-1-c">
<pins>
    <!--insert ip pin settings and locations here, see ug895 or other board part files-->
    <!-- ################################ DDR4 NT5AD256M16B2-GN HP-Bank 44 1.2V ###############################################-->
    
    <pin index="1"  name ="c0_ddr4_act_n" iostandard="SSTL12_DCI" loc="AD25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="2"  name ="c0_ddr4_adr0" iostandard="SSTL12_DCI" loc="AB27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="3"  name ="c0_ddr4_adr1" iostandard="SSTL12_DCI" loc="AF28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="4"  name ="c0_ddr4_adr2" iostandard="SSTL12_DCI" loc="AC27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="5"  name ="c0_ddr4_adr3" iostandard="SSTL12_DCI" loc="AE28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="6"  name ="c0_ddr4_adr4" iostandard="SSTL12_DCI" loc="AC26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="7"  name ="c0_ddr4_adr5" iostandard="SSTL12_DCI" loc="AH26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="8"  name ="c0_ddr4_adr6" iostandard="SSTL12_DCI" loc="AA28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="9"  name ="c0_ddr4_adr7" iostandard="SSTL12_DCI" loc="AG27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="10" name ="c0_ddr4_adr8" iostandard="SSTL12_DCI" loc="AD26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="11" name ="c0_ddr4_adr9" iostandard="SSTL12_DCI" loc="AF27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="12" name ="c0_ddr4_adr10" iostandard="SSTL12_DCI" loc="AB25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="13" name ="c0_ddr4_adr11" iostandard="SSTL12_DCI" loc="AC28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="14" name ="c0_ddr4_adr12" iostandard="SSTL12_DCI" loc="AG26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="15" name ="c0_ddr4_adr13" iostandard="SSTL12_DCI" loc="AH27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="16" name ="c0_ddr4_adr14" iostandard="SSTL12_DCI" loc="AB24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="17" name ="c0_ddr4_adr15" iostandard="SSTL12_DCI" loc="AG25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="18" name ="c0_ddr4_adr16" iostandard="SSTL12_DCI" loc="AC23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
                    
    <pin index="19" name ="c0_ddr4_ba0" iostandard="SSTL12_DCI" loc="AA27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="20" name ="c0_ddr4_ba1" iostandard="SSTL12_DCI" loc="AF25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="21" name ="c0_ddr4_bg" iostandard="SSTL12_DCI" loc="W23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="22" name ="c0_ddr4_ck_c" iostandard="DIFF_SSTL12_DCI" loc="AE26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="23" name ="c0_ddr4_ck_t" iostandard="DIFF_SSTL12_DCI" loc="AE25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="24" name ="c0_ddr4_cke" iostandard="SSTL12_DCI" loc="AC24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="25" name ="c0_ddr4_cs_n" iostandard="SSTL12_DCI" loc="AE27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    
    <pin index="26" name ="c0_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc="W25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="27" name ="c0_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc="AC22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    
    <pin index="28" name ="c0_ddr4_dq0" iostandard="POD12_DCI" loc="W24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="29" name ="c0_ddr4_dq1" iostandard="POD12_DCI" loc="AA24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="31" name ="c0_ddr4_dq2" iostandard="POD12_DCI" loc="Y27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="32" name ="c0_ddr4_dq3" iostandard="POD12_DCI" loc="Y26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="33" name ="c0_ddr4_dq4" iostandard="POD12_DCI" loc="V26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="34" name ="c0_ddr4_dq5" iostandard="POD12_DCI" loc="AA25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="35" name ="c0_ddr4_dq6" iostandard="POD12_DCI" loc="V24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="36" name ="c0_ddr4_dq7" iostandard="POD12_DCI" loc="W26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="37" name ="c0_ddr4_dq8" iostandard="POD12_DCI" loc="Y20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="38" name ="c0_ddr4_dq9" iostandard="POD12_DCI" loc="AA20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="39" name ="c0_ddr4_dq10" iostandard="POD12_DCI" loc="Y21" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="40" name ="c0_ddr4_dq11" iostandard="POD12_DCI" loc="AB21" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="41" name ="c0_ddr4_dq12" iostandard="POD12_DCI" loc="W21" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="42" name ="c0_ddr4_dq13" iostandard="POD12_DCI" loc="AA23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="43" name ="c0_ddr4_dq14" iostandard="POD12_DCI" loc="AA22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="44" name ="c0_ddr4_dq15" iostandard="POD12_DCI" loc="AB22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>

    <pin index="45" name ="c0_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc="Y28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="46" name ="c0_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc="W28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="47" name ="c0_ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc="Y23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="48" name ="c0_ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc="Y22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>

    <pin index="49" name ="c0_ddr4_odt" iostandard="SSTL12_DCI" loc="AD24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="50" name ="c0_ddr4_reset_n" iostandard="LVCMOS12" loc="AB26" DRIVE="8"/>

    <!-- # A_DDR4-PAR has only one pin (Pin U1-AD28)   #-->
        
    <!-- ################################ DDR4 NT5AD256M16B2-GN HP-Bank 46 1.2V ###############################################-->
    
    <pin index="51"  name ="c1_ddr4_act_n" iostandard="SSTL12_DCI" loc="B25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="52"  name ="c1_ddr4_adr0" iostandard="SSTL12_DCI" loc="B27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="53"  name ="c1_ddr4_adr1" iostandard="SSTL12_DCI" loc="H27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="54"  name ="c1_ddr4_adr2" iostandard="SSTL12_DCI" loc="B28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="55"  name ="c1_ddr4_adr3" iostandard="SSTL12_DCI" loc="J26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="56"  name ="c1_ddr4_adr4" iostandard="SSTL12_DCI" loc="B26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="57"  name ="c1_ddr4_adr5" iostandard="SSTL12_DCI" loc="K28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="58"  name ="c1_ddr4_adr6" iostandard="SSTL12_DCI" loc="A27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="59"  name ="c1_ddr4_adr7" iostandard="SSTL12_DCI" loc="K27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="60" name ="c1_ddr4_adr8" iostandard="SSTL12_DCI" loc="A28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="61" name ="c1_ddr4_adr9" iostandard="SSTL12_DCI" loc="H28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="62" name ="c1_ddr4_adr10" iostandard="SSTL12_DCI" loc="C26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="63" name ="c1_ddr4_adr11" iostandard="SSTL12_DCI" loc="C27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="64" name ="c1_ddr4_adr12" iostandard="SSTL12_DCI" loc="H26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="65" name ="c1_ddr4_adr13" iostandard="SSTL12_DCI" loc="J28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="66" name ="c1_ddr4_adr14" iostandard="SSTL12_DCI" loc="A25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="67" name ="c1_ddr4_adr15" iostandard="SSTL12_DCI" loc="K26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="68" name ="c1_ddr4_adr16" iostandard="SSTL12_DCI" loc="K25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
                    
    <pin index="69" name ="c1_ddr4_ba0" iostandard="SSTL12_DCI" loc="F25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="70" name ="c1_ddr4_ba1" iostandard="SSTL12_DCI" loc="L24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="71" name ="c1_ddr4_bg" iostandard="SSTL12_DCI" loc="D26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="72" name ="c1_ddr4_ck_c" iostandard="DIFF_SSTL12_DCI" loc="G26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    <pin index="73" name ="c1_ddr4_ck_t" iostandard="DIFF_SSTL12_DCI" loc="G25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="74" name ="c1_ddr4_cke" iostandard="SSTL12_DCI" loc="B24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="75" name ="c1_ddr4_cs_n" iostandard="SSTL12_DCI" loc="J25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>
    
    <pin index="76" name ="c1_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc="F24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="77" name ="c1_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc="L23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    
    <pin index="78" name ="c1_ddr4_dq0" iostandard="POD12_DCI" loc="D24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="79" name ="c1_ddr4_dq1" iostandard="POD12_DCI" loc="E25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="81" name ="c1_ddr4_dq2" iostandard="POD12_DCI" loc="E26" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="82" name ="c1_ddr4_dq3" iostandard="POD12_DCI" loc="F27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="83" name ="c1_ddr4_dq4" iostandard="POD12_DCI" loc="D25" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="84" name ="c1_ddr4_dq5" iostandard="POD12_DCI" loc="G27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="85" name ="c1_ddr4_dq6" iostandard="POD12_DCI" loc="D28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="86" name ="c1_ddr4_dq7" iostandard="POD12_DCI" loc="E27" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="87" name ="c1_ddr4_dq8" iostandard="POD12_DCI" loc="H23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="88" name ="c1_ddr4_dq9" iostandard="POD12_DCI" loc="K21" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="89" name ="c1_ddr4_dq10" iostandard="POD12_DCI" loc="J23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="90" name ="c1_ddr4_dq11" iostandard="POD12_DCI" loc="K22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="91" name ="c1_ddr4_dq12" iostandard="POD12_DCI" loc="G24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="92" name ="c1_ddr4_dq13" iostandard="POD12_DCI" loc="K20" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="93" name ="c1_ddr4_dq14" iostandard="POD12_DCI" loc="H24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="94" name ="c1_ddr4_dq15" iostandard="POD12_DCI" loc="L22" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>

    <pin index="95" name ="c1_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc="E28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="96" name ="c1_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc="F28" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="97" name ="c1_ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc="J24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>
    <pin index="98" name ="c1_ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc="K23" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST" IBUF_LOW_PWR="FALSE" ODT="RTT_40" EQUALIZATION="EQ_LEVEL2" PRE_EMPHASIS="RDRV_240"/>

    <pin index="99" name ="c1_ddr4_odt" iostandard="SSTL12_DCI" loc="C24" OUTPUT_IMPEDANCE="RDRV_40_40" SLEW="FAST"/>

    <pin index="100" name ="c1_ddr4_reset_n" iostandard="LVCMOS12" loc="A24" DRIVE="8"/>
    <!-- # Net B_DDR4-PAR has only one pin (Pin U1-C28)  #-->

    <!-- ################################ CLK ###############################################-->
    <pin index="101" name ="sysclk_200_p" iostandard="LVDS" loc="R25" DIFF_TERM="FALSE"/>
    <pin index="102" name ="sysclk_200_n" iostandard="LVDS" loc="R26" DIFF_TERM="FALSE"/>

    <pin index="103" name ="si5338_clk0_p" iostandard="LVDS" loc="R23" DIFF_TERM="TRUE"/>
    <pin index="104" name ="si5338_clk0_n" iostandard="LVDS" loc="P23" DIFF_TERM="TRUE"/>    
    
    <pin index="105" name ="si5338_clk1_p" loc="V6" DIFF_TERM="TRUE"/>
    <pin index="106" name ="si5338_clk1_n" loc="V5" DIFF_TERM="TRUE"/>    
    
    <pin index="107" name ="si5338_clk2_p" loc="AB6" DIFF_TERM="TRUE"/>
    <pin index="108" name ="si5338_clk2_n" loc="AB5" DIFF_TERM="TRUE"/>

    <pin index="109" name ="si5338_clk3_p" iostandard="LVDS" loc="T24" DIFF_TERM="TRUE"/>
    <pin index="110" name ="si5338_clk3_n" iostandard="LVDS" loc="T25" DIFF_TERM="TRUE"/>    


    <!-- ################################ SYS CTRL ###############################################-->
    <pin index="111" name ="EN_OSC" iostandard="LVCMOS33" loc="AF24"/>    
    <pin index="112" name ="XIO" iostandard="LVCMOS18" loc="P28"/>    

    <pin index="113" name ="EN_DDR4PWR" iostandard="LVCMOS33" loc="AD20"/>    
    <pin index="114" name ="PG_DDR" iostandard="LVCMOS33" loc="AE20"/>    

    <pin index="115" name ="EN_GTPWR" iostandard="LVCMOS33" loc="AH23"/>    
    <pin index="116" name ="PG_GT" iostandard="LVCMOS33" loc="AH22"/>    

    <pin index="117" name ="PLL_SDA" iostandard="LVCMOS33" loc="AB19"/>    
    <pin index="118" name ="PLL_SCL" iostandard="LVCMOS33" loc="AB20"/>    

     <pin index="119" name ="DDR4_PAR_44" iostandard="SSTL12_DCI" loc="AD28"/>
     <pin index="120" name ="DDR4_PAR_46" iostandard="SSTL12_DCI" loc="C28"/>
    <!-- ################################ UART ###############################################-->

    <pin index="121" name ="UART_0_TX" iostandard="LVCMOS33" loc="AG24"/>    
    <pin index="122" name ="UART_0_RX" iostandard="LVCMOS33" loc="AH24"/>    
    <!-- ################################ I2C CLK ###############################################-->
    <pin index="123" name="iic_b2b_sda_i" iostandard="LVCMOS33" loc="AA19"/>
    <pin index="124" name="iic_b2b_scl_i" iostandard="LVCMOS33" loc="Y19"/>

    <!-- ################################ End file ###############################################-->
    
  </pins>
</part_info>
