`timescale 1ns / 1ps

module Accumulator(
    input logic clk,
    input logic LD, CLR,
    input [7:0] D,
    output logic [7:0] Q
);
    always_ff @(posedge clk or posedge CLR) begin
        if (CLR)
            Q <= 0;
        else if (LD)
            Q <= Q + D;
    end
endmodule


