// Seed: 3636306520
module module_0 (
    output supply1 id_0,
    input id_1
);
  assign id_0[1] = id_1;
  logic id_2, id_3;
  always id_0 = id_1;
  assign id_3 = id_2 - 1;
endmodule
`timescale 1ps / 1ps
