Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep  8 19:31:24 2025
| Host         : eecs-digital-48 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.635        0.000                      0                  106        0.069        0.000                      0                  106        9.020        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         15.635        0.000                      0                  106        0.069        0.000                      0                  106        9.020        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.635ns  (required time - arrival time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.828ns (21.411%)  route 3.039ns (78.589%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.866     3.160    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y97        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/Q
                         net (fo=2, routed)           1.123     4.739    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]
    SLICE_X111Y97        LUT6 (Prop_lut6_I1_O)        0.124     4.863 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1/O
                         net (fo=2, routed)           0.996     5.859    design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1_n_0
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.124     5.983 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0/O
                         net (fo=1, routed)           0.449     6.432    design_1_i/led_controller_w_0/inst/lc/en_in
    SLICE_X111Y100       LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_2/O
                         net (fo=4, routed)           0.471     7.027    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_2_n_0
    SLICE_X111Y101       FDSE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861    23.040    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDSE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C
                         clock pessimism              0.129    23.169    
                         clock uncertainty           -0.302    22.867    
    SLICE_X111Y101       FDSE (Setup_fdse_C_CE)      -0.205    22.662    design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 15.635    

Slack (MET) :             15.635ns  (required time - arrival time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.828ns (21.411%)  route 3.039ns (78.589%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.866     3.160    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y97        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/Q
                         net (fo=2, routed)           1.123     4.739    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]
    SLICE_X111Y97        LUT6 (Prop_lut6_I1_O)        0.124     4.863 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1/O
                         net (fo=2, routed)           0.996     5.859    design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1_n_0
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.124     5.983 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0/O
                         net (fo=1, routed)           0.449     6.432    design_1_i/led_controller_w_0/inst/lc/en_in
    SLICE_X111Y100       LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_2/O
                         net (fo=4, routed)           0.471     7.027    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_2_n_0
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861    23.040    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C
                         clock pessimism              0.129    23.169    
                         clock uncertainty           -0.302    22.867    
    SLICE_X111Y101       FDRE (Setup_fdre_C_CE)      -0.205    22.662    design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 15.635    

Slack (MET) :             15.635ns  (required time - arrival time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.828ns (21.411%)  route 3.039ns (78.589%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.866     3.160    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y97        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/Q
                         net (fo=2, routed)           1.123     4.739    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]
    SLICE_X111Y97        LUT6 (Prop_lut6_I1_O)        0.124     4.863 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1/O
                         net (fo=2, routed)           0.996     5.859    design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1_n_0
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.124     5.983 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0/O
                         net (fo=1, routed)           0.449     6.432    design_1_i/led_controller_w_0/inst/lc/en_in
    SLICE_X111Y100       LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_2/O
                         net (fo=4, routed)           0.471     7.027    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_2_n_0
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861    23.040    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/C
                         clock pessimism              0.129    23.169    
                         clock uncertainty           -0.302    22.867    
    SLICE_X111Y101       FDRE (Setup_fdre_C_CE)      -0.205    22.662    design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 15.635    

Slack (MET) :             15.635ns  (required time - arrival time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.828ns (21.411%)  route 3.039ns (78.589%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.866     3.160    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y97        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/Q
                         net (fo=2, routed)           1.123     4.739    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]
    SLICE_X111Y97        LUT6 (Prop_lut6_I1_O)        0.124     4.863 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1/O
                         net (fo=2, routed)           0.996     5.859    design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1_n_0
    SLICE_X111Y99        LUT5 (Prop_lut5_I0_O)        0.124     5.983 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0/O
                         net (fo=1, routed)           0.449     6.432    design_1_i/led_controller_w_0/inst/lc/en_in
    SLICE_X111Y100       LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_2/O
                         net (fo=4, routed)           0.471     7.027    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_2_n_0
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861    23.040    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/C
                         clock pessimism              0.129    23.169    
                         clock uncertainty           -0.302    22.867    
    SLICE_X111Y101       FDRE (Setup_fdre_C_CE)      -0.205    22.662    design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                 15.635    

Slack (MET) :             16.064ns  (required time - arrival time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.905%)  route 2.510ns (78.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.866     3.160    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y97        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/Q
                         net (fo=2, routed)           1.123     4.739    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]
    SLICE_X111Y97        LUT6 (Prop_lut6_I1_O)        0.124     4.863 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1/O
                         net (fo=2, routed)           0.412     5.275    design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I4_O)        0.124     5.399 r  design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1/O
                         net (fo=25, routed)          0.975     6.374    design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1_n_0
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861    23.040    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]/C
                         clock pessimism              0.129    23.169    
                         clock uncertainty           -0.302    22.867    
    SLICE_X110Y100       FDRE (Setup_fdre_C_R)       -0.429    22.438    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                 16.064    

Slack (MET) :             16.064ns  (required time - arrival time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.905%)  route 2.510ns (78.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.866     3.160    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y97        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/Q
                         net (fo=2, routed)           1.123     4.739    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]
    SLICE_X111Y97        LUT6 (Prop_lut6_I1_O)        0.124     4.863 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1/O
                         net (fo=2, routed)           0.412     5.275    design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I4_O)        0.124     5.399 r  design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1/O
                         net (fo=25, routed)          0.975     6.374    design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1_n_0
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861    23.040    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[17]/C
                         clock pessimism              0.129    23.169    
                         clock uncertainty           -0.302    22.867    
    SLICE_X110Y100       FDRE (Setup_fdre_C_R)       -0.429    22.438    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                 16.064    

Slack (MET) :             16.064ns  (required time - arrival time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.905%)  route 2.510ns (78.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.866     3.160    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y97        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/Q
                         net (fo=2, routed)           1.123     4.739    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]
    SLICE_X111Y97        LUT6 (Prop_lut6_I1_O)        0.124     4.863 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1/O
                         net (fo=2, routed)           0.412     5.275    design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I4_O)        0.124     5.399 r  design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1/O
                         net (fo=25, routed)          0.975     6.374    design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1_n_0
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861    23.040    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/C
                         clock pessimism              0.129    23.169    
                         clock uncertainty           -0.302    22.867    
    SLICE_X110Y100       FDRE (Setup_fdre_C_R)       -0.429    22.438    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                 16.064    

Slack (MET) :             16.064ns  (required time - arrival time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.704ns (21.905%)  route 2.510ns (78.095%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 23.040 - 20.000 ) 
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.866     3.160    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y97        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDRE (Prop_fdre_C_Q)         0.456     3.616 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]/Q
                         net (fo=2, routed)           1.123     4.739    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[4]
    SLICE_X111Y97        LUT6 (Prop_lut6_I1_O)        0.124     4.863 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1/O
                         net (fo=2, routed)           0.412     5.275    design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_1_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I4_O)        0.124     5.399 r  design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1/O
                         net (fo=25, routed)          0.975     6.374    design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1_n_0
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861    23.040    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[19]/C
                         clock pessimism              0.129    23.169    
                         clock uncertainty           -0.302    22.867    
    SLICE_X110Y100       FDRE (Setup_fdre_C_R)       -0.429    22.438    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                          -6.374    
  -------------------------------------------------------------------
                         slack                                 16.064    

Slack (MET) :             16.136ns  (required time - arrival time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.368%)  route 2.071ns (74.632%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 22.865 - 20.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          2.058     3.352    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.456     3.808 f  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/Q
                         net (fo=2, routed)           0.951     4.759    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]
    SLICE_X111Y99        LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_3/O
                         net (fo=2, routed)           0.444     5.327    design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_3_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I2_O)        0.124     5.451 r  design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1/O
                         net (fo=25, routed)          0.676     6.127    design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.686    22.865    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[0]/C
                         clock pessimism              0.129    22.994    
                         clock uncertainty           -0.302    22.692    
    SLICE_X110Y96        FDRE (Setup_fdre_C_R)       -0.429    22.263    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                 16.136    

Slack (MET) :             16.136ns  (required time - arrival time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.368%)  route 2.071ns (74.632%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 22.865 - 20.000 ) 
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          2.058     3.352    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.456     3.808 f  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/Q
                         net (fo=2, routed)           0.951     4.759    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]
    SLICE_X111Y99        LUT6 (Prop_lut6_I4_O)        0.124     4.883 r  design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_3/O
                         net (fo=2, routed)           0.444     5.327    design_1_i/pulse_maker_w_0/inst/mpm/pulse_INST_0_i_3_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I2_O)        0.124     5.451 r  design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1/O
                         net (fo=25, routed)          0.676     6.127    design_1_i/pulse_maker_w_0/inst/mpm/counter[0]_i_1_n_0
    SLICE_X110Y96        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.686    22.865    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[1]/C
                         clock pessimism              0.129    22.994    
                         clock uncertainty           -0.302    22.692    
    SLICE_X110Y96        FDRE (Setup_fdre_C_R)       -0.429    22.263    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -6.127    
  -------------------------------------------------------------------
                         slack                                 16.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.637     0.973    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.246    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.406 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.406    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.445 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.446    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.500 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.500    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1_n_7
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     1.431    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.637     0.973    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.246    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.406 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.406    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.445 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.446    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.511 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.511    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1_n_5
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     1.431    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.637     0.973    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.246    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.406 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.406    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.445 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.446    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.536 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.536    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1_n_6
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[17]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     1.431    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.637     0.973    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.246    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.406 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.406    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.445 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.446    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.536 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.536    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1_n_4
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y100       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[19]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X110Y100       FDRE (Hold_fdre_C_D)         0.105     1.431    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.637     0.973    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.246    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.406 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.406    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.445 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.446    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.485 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.485    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.539 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.539    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]_i_1_n_7
    SLICE_X110Y101       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X110Y101       FDRE (Hold_fdre_C_D)         0.105     1.431    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.916%)  route 0.133ns (23.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.637     0.973    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.246    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.406 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.406    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.445 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.446    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.485 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.485    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.550 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.550    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]_i_1_n_5
    SLICE_X110Y101       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[22]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X110Y101       FDRE (Hold_fdre_C_D)         0.105     1.431    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.636     0.972    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X109Y97        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.168    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff[0]
    SLICE_X109Y97        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.906     1.272    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X109Y97        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
                         clock pessimism             -0.300     0.972    
    SLICE_X109Y97        FDRE (Hold_fdre_C_D)         0.075     1.047    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.469ns (77.874%)  route 0.133ns (22.126%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.637     0.973    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.246    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.406 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.406    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.445 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.446    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.485 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.485    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.575 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.575    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]_i_1_n_6
    SLICE_X110Y101       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[21]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X110Y101       FDRE (Hold_fdre_C_D)         0.105     1.431    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.469ns (77.874%)  route 0.133ns (22.126%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.637     0.973    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.246    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.406 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.406    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.445 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.446    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.485 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.485    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.575 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.575    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]_i_1_n_4
    SLICE_X110Y101       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y101       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[23]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X110Y101       FDRE (Hold_fdre_C_D)         0.105     1.431    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.472ns (77.984%)  route 0.133ns (22.016%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.637     0.973    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y98        FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.246    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]
    SLICE_X110Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.406 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.406    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[8]_i_1_n_0
    SLICE_X110Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.445 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.446    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[12]_i_1_n_0
    SLICE_X110Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.485 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.485    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[16]_i_1_n_0
    SLICE_X110Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.524 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.524    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[20]_i_1_n_0
    SLICE_X110Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.578 r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.578    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[24]_i_1_n_7
    SLICE_X110Y102       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/pulse_maker_w_0/inst/mpm/clk
    SLICE_X110Y102       FDRE                                         r  design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[24]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X110Y102       FDRE (Hold_fdre_C_D)         0.105     1.431    design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X112Y113  design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X112Y113  design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X110Y96   design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X110Y98   design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X110Y98   design_1_i/pulse_maker_w_0/inst/mpm/counter_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y95   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y95   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X112Y113  design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X112Y113  design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X112Y113  design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X112Y113  design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y95   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y95   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X112Y113  design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X112Y113  design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X112Y113  design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X112Y113  design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         10.000      9.500      SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X111Y101  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.561ns  (logic 0.124ns (3.482%)  route 3.437ns (96.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.850     2.850    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.124     2.974 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.587     3.561    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X108Y94        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.683     2.862    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X108Y94        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.045ns (3.003%)  route 1.453ns (96.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.254     1.254    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.045     1.299 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.199     1.498    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X108Y94        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.905     1.271    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X108Y94        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 3.986ns (63.833%)  route 2.258ns (36.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          2.058     3.352    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDSE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDSE (Prop_fdse_C_Q)         0.456     3.808 r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/Q
                         net (fo=3, routed)           2.258     6.066    leds_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     9.596 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.596    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.131ns  (logic 4.013ns (65.463%)  route 2.117ns (34.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          2.058     3.352    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/Q
                         net (fo=3, routed)           2.117     5.925    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     9.483 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.483    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.068ns  (logic 4.175ns (68.799%)  route 1.893ns (31.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          2.058     3.352    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.419     3.771 r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/Q
                         net (fo=3, routed)           1.893     5.664    leds_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.756     9.420 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.420    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 4.028ns (68.285%)  route 1.871ns (31.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          2.058     3.352    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.456     3.808 r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/Q
                         net (fo=3, routed)           1.871     5.679    leds_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     9.251 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.251    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.414ns (77.056%)  route 0.421ns (22.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.719     1.055    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/Q
                         net (fo=3, routed)           0.421     1.617    leds_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.890 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.890    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.463ns (77.231%)  route 0.431ns (22.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.719     1.055    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.128     1.183 r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/Q
                         net (fo=3, routed)           0.431     1.614    leds_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.335     2.950 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.950    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.399ns (72.549%)  route 0.529ns (27.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.719     1.055    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141     1.196 r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/Q
                         net (fo=3, routed)           0.529     1.725    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     2.983 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.983    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.372ns (70.126%)  route 0.584ns (29.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.719     1.055    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDSE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDSE (Prop_fdse_C_Q)         0.141     1.196 r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/Q
                         net (fo=3, routed)           0.584     1.780    leds_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.011 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.011    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[2]
                            (internal pin)
  Destination:            design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 0.124ns (3.331%)  route 3.599ns (96.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[2]
                         net (fo=2, routed)           3.599     3.599    design_1_i/led_controller_w_0/inst/lc/stop_in
    SLICE_X112Y113       LUT5 (Prop_lut5_I4_O)        0.124     3.723 r  design_1_i/led_controller_w_0/inst/lc/mode[1]_i_1/O
                         net (fo=1, routed)           0.000     3.723    design_1_i/led_controller_w_0/inst/lc/mode[1]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.855     3.034    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X112Y113       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[2]
                            (internal pin)
  Destination:            design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 0.124ns (3.340%)  route 3.589ns (96.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[2]
                         net (fo=2, routed)           3.589     3.589    design_1_i/led_controller_w_0/inst/lc/stop_in
    SLICE_X112Y113       LUT5 (Prop_lut5_I4_O)        0.124     3.713 r  design_1_i/led_controller_w_0/inst/lc/mode[0]_i_1/O
                         net (fo=1, routed)           0.000     3.713    design_1_i/led_controller_w_0/inst/lc/mode[0]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.855     3.034    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X112Y113       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.670ns  (logic 0.150ns (4.087%)  route 3.520ns (95.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.850     2.850    design_1_i/led_controller_w_0/inst/lc/rst_in
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.150     3.000 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1/O
                         net (fo=4, routed)           0.670     3.670    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1_n_0
    SLICE_X111Y101       FDSE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861     3.040    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDSE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.670ns  (logic 0.150ns (4.087%)  route 3.520ns (95.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.850     2.850    design_1_i/led_controller_w_0/inst/lc/rst_in
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.150     3.000 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1/O
                         net (fo=4, routed)           0.670     3.670    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1_n_0
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861     3.040    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.670ns  (logic 0.150ns (4.087%)  route 3.520ns (95.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.850     2.850    design_1_i/led_controller_w_0/inst/lc/rst_in
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.150     3.000 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1/O
                         net (fo=4, routed)           0.670     3.670    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1_n_0
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861     3.040    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.670ns  (logic 0.150ns (4.087%)  route 3.520ns (95.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.850     2.850    design_1_i/led_controller_w_0/inst/lc/rst_in
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.150     3.000 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1/O
                         net (fo=4, routed)           0.670     3.670    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1_n_0
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          1.861     3.040    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.277ns (29.839%)  route 0.651ns (70.161%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btns_IBUF[1]_inst/O
                         net (fo=2, routed)           0.651     0.883    design_1_i/led_controller_w_0/inst/lc/go_up_in
    SLICE_X112Y113       LUT5 (Prop_lut5_I2_O)        0.045     0.928 r  design_1_i/led_controller_w_0/inst/lc/mode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.928    design_1_i/led_controller_w_0/inst/lc/mode[1]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.989     1.355    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X112Y113       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/mode_reg[1]/C

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.277ns (29.416%)  route 0.664ns (70.584%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btns_IBUF[1]_inst/O
                         net (fo=2, routed)           0.664     0.896    design_1_i/led_controller_w_0/inst/lc/go_up_in
    SLICE_X112Y113       LUT5 (Prop_lut5_I2_O)        0.045     0.941 r  design_1_i/led_controller_w_0/inst/lc/mode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.941    design_1_i/led_controller_w_0/inst/lc/mode[0]_i_1_n_0
    SLICE_X112Y113       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.989     1.355    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X112Y113       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/mode_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.044ns (2.854%)  route 1.498ns (97.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.254     1.254    design_1_i/led_controller_w_0/inst/lc/rst_in
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.044     1.298 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1/O
                         net (fo=4, routed)           0.244     1.542    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1_n_0
    SLICE_X111Y101       FDSE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDSE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.044ns (2.854%)  route 1.498ns (97.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.254     1.254    design_1_i/led_controller_w_0/inst/lc/rst_in
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.044     1.298 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1/O
                         net (fo=4, routed)           0.244     1.542    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1_n_0
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.044ns (2.854%)  route 1.498ns (97.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.254     1.254    design_1_i/led_controller_w_0/inst/lc/rst_in
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.044     1.298 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1/O
                         net (fo=4, routed)           0.244     1.542    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1_n_0
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.044ns (2.854%)  route 1.498ns (97.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.254     1.254    design_1_i/led_controller_w_0/inst/lc/rst_in
    SLICE_X108Y96        LUT1 (Prop_lut1_I0_O)        0.044     1.298 r  design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1/O
                         net (fo=4, routed)           0.244     1.542    design_1_i/led_controller_w_0/inst/lc/q_out[3]_i_1_n_0
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=65, routed)          0.995     1.361    design_1_i/led_controller_w_0/inst/lc/clk_in
    SLICE_X111Y101       FDRE                                         r  design_1_i/led_controller_w_0/inst/lc/q_out_reg[3]/C





