# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
# Date created = 15:00:40  August 28, 2009
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Cyclops_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C8Q208C8
set_global_assignment -name TOP_LEVEL_ENTITY Cyclops
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:00:40  AUGUST 28, 2009"
set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name VERILOG_FILE Tx_fifo_ctrl.v
set_global_assignment -name VERILOG_FILE common/cdc_mcp.v
set_global_assignment -name VERILOG_FILE common/cdc_sync.v
set_global_assignment -name VERILOG_FILE common/clk_div.v
set_global_assignment -name VERILOG_FILE common/clk_lrclk_gen.v
set_global_assignment -name VERILOG_FILE common/I2S_rcv.v
set_global_assignment -name VERILOG_FILE common/I2S_xmit.v
set_global_assignment -name VERILOG_FILE common/NWire_rcv.v
set_global_assignment -name VERILOG_FILE common/NWire_xmit.v
set_global_assignment -name VERILOG_FILE common/OneWire_rcv.v
set_global_assignment -name VERILOG_FILE common/OneWire_xmit.v
set_global_assignment -name VERILOG_FILE common/pulsegen.v
set_global_assignment -name VERILOG_FILE RFIFO.v
set_global_assignment -name VERILOG_FILE Rx_fifo.v
set_global_assignment -name VERILOG_FILE SP_fifo.v
set_global_assignment -name VERILOG_FILE sp_rcv_ctrl.v
set_global_assignment -name VERILOG_FILE SPI.v
set_global_assignment -name VERILOG_FILE SPI_REGS.v
set_global_assignment -name VERILOG_FILE sync_usb.v
set_global_assignment -name VERILOG_FILE Tx_fifo.v
set_global_assignment -name VERILOG_FILE async_usb.v
set_global_assignment -name VERILOG_FILE ADF4112_SPI.v
set_global_assignment -name VERILOG_FILE clkmult3.v
set_global_assignment -name VERILOG_FILE clock_det.v
set_global_assignment -name VERILOG_FILE Cyclops.v
set_global_assignment -name VERILOG_FILE debounce.v
set_global_assignment -name VERILOG_FILE flash.v
set_global_assignment -name VERILOG_FILE gpio_control.v
set_global_assignment -name VERILOG_FILE gpio_oport.v
set_global_assignment -name VERILOG_FILE HPF_select.v
set_global_assignment -name VERILOG_FILE I2S_LR_Capture.v
set_global_assignment -name VERILOG_FILE led_blinker.v
set_global_assignment -name VERILOG_FILE LPF_select.v
set_global_assignment -name MISC_FILE "O:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.dpf"