Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct 26 12:21:07 2021
| Host         : snownp-stg4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: clk25_int_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.613        0.000                      0                    1        0.380        0.000                      0                    1        3.000        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk50MHz_clk_50MHz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     1  
  clk50MHz_clk_50MHz       18.613        0.000                      0                    1        0.380        0.000                      0                    1        9.500        0.000                       0                     3  
  clkfbout_clk_50MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk50MHz_clk_50MHz
  To Clock:  clk50MHz_clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       18.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.613ns  (required time - arrival time)
  Source:                 clk25_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50MHz_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk25_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50MHz_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50MHz_clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50MHz_clk_50MHz rise@20.000ns - clk50MHz_clk_50MHz rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50MHz_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockChip/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClockChip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClockChip/inst/clk100MHz_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClockChip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClockChip/inst/clk50MHz_clk_50MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClockChip/inst/clkout1_buf/O
                         net (fo=1, routed)           1.625    -0.915    clk50
    SLICE_X52Y96         FDRE                                         r  clk25_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  clk25_int_reg/Q
                         net (fo=2, routed)           0.753     0.294    clk25_int
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     0.418 r  clk25_int_i_1/O
                         net (fo=1, routed)           0.000     0.418    clk25_int_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clk25_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50MHz_clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    ClockChip/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  ClockChip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    ClockChip/inst/clk100MHz_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  ClockChip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    ClockChip/inst/clk50MHz_clk_50MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  ClockChip/inst/clkout1_buf/O
                         net (fo=1, routed)           1.504    18.484    clk50
    SLICE_X52Y96         FDRE                                         r  clk25_int_reg/C
                         clock pessimism              0.601    19.085    
                         clock uncertainty           -0.084    19.002    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    19.031    clk25_int_reg
  -------------------------------------------------------------------
                         required time                         19.031    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                 18.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk25_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50MHz_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk25_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50MHz_clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50MHz_clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50MHz_clk_50MHz rise@0.000ns - clk50MHz_clk_50MHz rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50MHz_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockChip/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockChip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockChip/inst/clk100MHz_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockChip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockChip/inst/clk50MHz_clk_50MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockChip/inst/clkout1_buf/O
                         net (fo=1, routed)           0.564    -0.600    clk50
    SLICE_X52Y96         FDRE                                         r  clk25_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  clk25_int_reg/Q
                         net (fo=2, routed)           0.285    -0.175    clk25_int
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.130 r  clk25_int_i_1/O
                         net (fo=1, routed)           0.000    -0.130    clk25_int_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clk25_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50MHz_clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockChip/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockChip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockChip/inst/clk100MHz_clk_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockChip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockChip/inst/clk50MHz_clk_50MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockChip/inst/clkout1_buf/O
                         net (fo=1, routed)           0.834    -0.839    clk50
    SLICE_X52Y96         FDRE                                         r  clk25_int_reg/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091    -0.509    clk25_int_reg
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50MHz_clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockChip/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   ClockChip/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     clk25_int_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     clk25_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     clk25_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     clk25_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     clk25_int_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50MHz
  To Clock:  clkfbout_clk_50MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockChip/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   ClockChip/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockChip/inst/mmcm_adv_inst/CLKFBOUT



