/*
 Copyright (C) 1991-2013 Altera Corporation
 Your use of Altera Corporation's design tools, logic functions 
 and other software and tools, and its AMPP partner logic 
 functions, and any output files from any of the foregoing 
 (including device programming or simulation files), and any 
 associated documentation or information are expressly subject 
 to the terms and conditions of the Altera Program License 
 Subscription Agreement, Altera MegaCore Function License 
 Agreement, or other applicable license agreement, including, 
 without limitation, that your use is for the sole purpose of 
 programming logic devices manufactured by Altera and sold by 
 Altera or its authorized distributors.  Please refer to the 
 applicable agreement for further details.
*/
MODEL
/*MODEL HEADER*/
/*
 This file contains Fast Corner delays for the design using part EP2C5T144C8
 with speed grade M, core voltage Auto, and temperature 2147483647 Celsius

*/
MODEL_VERSION "1.0";
DESIGN "IcePack";
DATE "10/15/2023 18:53:54";
PROGRAM "Quartus II 64-Bit";



OUTPUT LEDA1;
OUTPUT LEDA2;
OUTPUT LEDA3;
OUTPUT LEDA4;
OUTPUT LEDA5;
OUTPUT LEDA6;
OUTPUT LEDA7;
OUTPUT LEDA8;
OUTPUT LEDB1;
OUTPUT LEDB2;
OUTPUT LEDB3;
OUTPUT LEDB4;
OUTPUT LEDB5;
OUTPUT LEDB6;
OUTPUT LEDB7;
OUTPUT LEDB8;
OUTPUT ~LVDS41p/nCEO~;

/*Arc definitions start here*/

ENDMODEL
