$date
	Wed Apr 03 14:16:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Counter3Bit $end
$var wire 3 ! tb_count [2:0] $end
$var reg 1 " tb_clk $end
$var reg 1 # tb_nreset $end
$scope module TestCounter $end
$var wire 1 # count_nreset_i $end
$var wire 1 " pulse_i $end
$var wire 3 $ count_o [2:0] $end
$scope module dff_firstbit $end
$var wire 1 % d_i $end
$var wire 1 " enable_i $end
$var wire 1 # nreset_i $end
$var reg 1 & q_o $end
$upscope $end
$scope module dff_secbit $end
$var wire 1 ' d_i $end
$var wire 1 ( enable_i $end
$var wire 1 # nreset_i $end
$var reg 1 ) q_o $end
$upscope $end
$scope module dff_thirdbit $end
$var wire 1 * d_i $end
$var wire 1 + enable_i $end
$var wire 1 # nreset_i $end
$var reg 1 , q_o $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
0,
0+
1*
0)
0(
1'
0&
1%
b0 $
0#
0"
b0 !
$end
#10
1"
b0 -
1#
#20
0%
1(
b1 !
b1 $
1&
0"
b1 -
#30
1"
b10 -
#40
0'
1+
1)
1%
0(
b10 !
b10 $
0&
0"
b11 -
#50
1"
b100 -
#60
0%
1(
b11 !
b11 $
1&
0"
b101 -
#70
1"
b110 -
#80
0*
1,
1'
0+
0)
1%
0(
b100 !
b100 $
0&
0"
b111 -
#90
1"
b1000 -
#100
0%
1(
b101 !
b101 $
1&
0"
b1001 -
#110
1"
b1010 -
#120
0'
1+
1)
1%
0(
b110 !
b110 $
0&
0"
b1011 -
#130
1"
b1100 -
#140
0%
1(
b111 !
b111 $
1&
0"
b1101 -
#150
1"
b1110 -
#160
1*
0,
1'
0+
0)
1%
0(
b0 !
b0 $
0&
0"
b1111 -
#170
1"
b10000 -
#180
0%
1(
b1 !
b1 $
1&
0"
b10001 -
#190
1"
b10010 -
#200
0'
1+
1)
1%
0(
b10 !
b10 $
0&
0"
b10011 -
#210
1"
b10100 -
#220
0%
1(
b11 !
b11 $
1&
0"
b10101 -
#230
1"
b10110 -
#240
0*
1,
1'
0+
0)
1%
0(
b100 !
b100 $
0&
0"
b10111 -
#250
1*
b0 !
b0 $
0,
0#
b11000 -
#260
1"
