<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jan  7 22:49:27 2021" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k70t" NAME="design_1" PACKAGE="fbv676" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="FC0" SIGIS="undef" SIGNAME="External_Ports_FC0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or2_0" PORT="a"/>
        <CONNECTION INSTANCE="fc0not" PORT="a"/>
        <CONNECTION INSTANCE="xup_nor2_1" PORT="a"/>
        <CONNECTION INSTANCE="xup_or2_1" PORT="a"/>
        <CONNECTION INSTANCE="xup_or3_2" PORT="b"/>
        <CONNECTION INSTANCE="xup_or3_5" PORT="b"/>
        <CONNECTION INSTANCE="xup_or4_1" PORT="c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="FC2" SIGIS="undef" SIGNAME="External_Ports_FC2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fc2not" PORT="a"/>
        <CONNECTION INSTANCE="xup_or4_0" PORT="c"/>
        <CONNECTION INSTANCE="xup_nor2_0" PORT="a"/>
        <CONNECTION INSTANCE="xup_or3_1" PORT="b"/>
        <CONNECTION INSTANCE="xup_or3_4" PORT="b"/>
        <CONNECTION INSTANCE="xup_or2_3" PORT="a"/>
        <CONNECTION INSTANCE="xup_or2_5" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="FCU1" SIGIS="undef" SIGNAME="External_Ports_FCU1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fcu1not" PORT="a"/>
        <CONNECTION INSTANCE="xup_or4_0" PORT="a"/>
        <CONNECTION INSTANCE="xup_and2_4" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="FCD1" SIGIS="undef" SIGNAME="External_Ports_FCD1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fcd1not" PORT="a"/>
        <CONNECTION INSTANCE="xup_and2_3" PORT="b"/>
        <CONNECTION INSTANCE="xup_or4_1" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="GT0" SIGIS="undef" SIGNAME="External_Ports_GT0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or2_0" PORT="b"/>
        <CONNECTION INSTANCE="gt0not" PORT="a"/>
        <CONNECTION INSTANCE="xup_nor2_1" PORT="b"/>
        <CONNECTION INSTANCE="xup_or2_1" PORT="b"/>
        <CONNECTION INSTANCE="xup_or3_2" PORT="c"/>
        <CONNECTION INSTANCE="xup_or3_5" PORT="c"/>
        <CONNECTION INSTANCE="xup_or4_1" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="GT1" SIGIS="undef" SIGNAME="External_Ports_GT1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt1not" PORT="a"/>
        <CONNECTION INSTANCE="xup_or4_0" PORT="b"/>
        <CONNECTION INSTANCE="xup_or3_0" PORT="c"/>
        <CONNECTION INSTANCE="xup_or4_1" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="GT2" SIGIS="undef" SIGNAME="External_Ports_GT2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gt2not" PORT="a"/>
        <CONNECTION INSTANCE="xup_or4_0" PORT="d"/>
        <CONNECTION INSTANCE="xup_nor2_0" PORT="b"/>
        <CONNECTION INSTANCE="xup_or3_1" PORT="c"/>
        <CONNECTION INSTANCE="xup_or3_4" PORT="c"/>
        <CONNECTION INSTANCE="xup_or2_3" PORT="b"/>
        <CONNECTION INSTANCE="xup_or2_5" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DRC" SIGIS="undef" SIGNAME="xup_or3_8_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_8" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DRO" SIGIS="undef" SIGNAME="xup_or3_7_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_7" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AT0" SIGIS="undef" SIGNAME="xup_or4_4_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or4_4" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AT1" SIGIS="undef" SIGNAME="xup_or4_3_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or4_3" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="AT2" SIGIS="undef" SIGNAME="xup_or4_2_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or4_2" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CMU" SIGIS="undef" SIGNAME="xup_or2_6_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or2_6" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CMD" SIGIS="undef" SIGNAME="xup_or2_2_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or2_2" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="O0" PORT="en"/>
        <CONNECTION INSTANCE="Flr0" PORT="en"/>
        <CONNECTION INSTANCE="C0" PORT="en"/>
        <CONNECTION INSTANCE="S0" PORT="en"/>
        <CONNECTION INSTANCE="GD1" PORT="en"/>
        <CONNECTION INSTANCE="GU1" PORT="en"/>
        <CONNECTION INSTANCE="Flr1" PORT="en"/>
        <CONNECTION INSTANCE="O1" PORT="en"/>
        <CONNECTION INSTANCE="C1" PORT="en"/>
        <CONNECTION INSTANCE="S1" PORT="en"/>
        <CONNECTION INSTANCE="GU2" PORT="en"/>
        <CONNECTION INSTANCE="GD2" PORT="en"/>
        <CONNECTION INSTANCE="O2" PORT="en"/>
        <CONNECTION INSTANCE="S2" PORT="en"/>
        <CONNECTION INSTANCE="C2" PORT="en"/>
        <CONNECTION INSTANCE="Flr2" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="undef" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="O0" PORT="reset"/>
        <CONNECTION INSTANCE="Flr0" PORT="reset"/>
        <CONNECTION INSTANCE="C0" PORT="reset"/>
        <CONNECTION INSTANCE="S0" PORT="reset"/>
        <CONNECTION INSTANCE="GD1" PORT="reset"/>
        <CONNECTION INSTANCE="GU1" PORT="reset"/>
        <CONNECTION INSTANCE="Flr1" PORT="reset"/>
        <CONNECTION INSTANCE="O1" PORT="reset"/>
        <CONNECTION INSTANCE="S1" PORT="reset"/>
        <CONNECTION INSTANCE="C1" PORT="reset"/>
        <CONNECTION INSTANCE="GU2" PORT="reset"/>
        <CONNECTION INSTANCE="GD2" PORT="reset"/>
        <CONNECTION INSTANCE="Flr2" PORT="reset"/>
        <CONNECTION INSTANCE="C2" PORT="reset"/>
        <CONNECTION INSTANCE="O2" PORT="reset"/>
        <CONNECTION INSTANCE="S2" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="O0" PORT="clk"/>
        <CONNECTION INSTANCE="S0" PORT="clk"/>
        <CONNECTION INSTANCE="C0" PORT="clk"/>
        <CONNECTION INSTANCE="Flr0" PORT="clk"/>
        <CONNECTION INSTANCE="GD1" PORT="clk"/>
        <CONNECTION INSTANCE="GU1" PORT="clk"/>
        <CONNECTION INSTANCE="Flr1" PORT="clk"/>
        <CONNECTION INSTANCE="O1" PORT="clk"/>
        <CONNECTION INSTANCE="S1" PORT="clk"/>
        <CONNECTION INSTANCE="C1" PORT="clk"/>
        <CONNECTION INSTANCE="GU2" PORT="clk"/>
        <CONNECTION INSTANCE="GD2" PORT="clk"/>
        <CONNECTION INSTANCE="O2" PORT="clk"/>
        <CONNECTION INSTANCE="S2" PORT="clk"/>
        <CONNECTION INSTANCE="C2" PORT="clk"/>
        <CONNECTION INSTANCE="Flr2" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="enabling" SIGIS="undef" SIGNAME="External_Ports_enabling">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_6" PORT="c"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/C0" HWVERSION="1.0" INSTANCE="C0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Wait0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="S0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="C0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_6" PORT="b"/>
            <CONNECTION INSTANCE="xup_or3_8" PORT="c"/>
            <CONNECTION INSTANCE="xup_or4_4" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/C1" HWVERSION="1.0" INSTANCE="C1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_DoorOpen1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="S1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="C1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_3" PORT="c"/>
            <CONNECTION INSTANCE="xup_or3_8" PORT="b"/>
            <CONNECTION INSTANCE="xup_or4_3" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/C2" HWVERSION="1.0" INSTANCE="C2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_FLOOR2_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="S2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="C2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_4" PORT="a"/>
            <CONNECTION INSTANCE="xup_or3_8" PORT="a"/>
            <CONNECTION INSTANCE="xup_or4_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Flr0" HWVERSION="1.0" INSTANCE="Flr0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_dff_en_reset_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_or3_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_6" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="Flr0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_and4_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_or4_4" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Flr1" HWVERSION="1.0" INSTANCE="Flr1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_dff_en_reset_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_or3_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="Flr1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_5" PORT="a"/>
            <CONNECTION INSTANCE="xup_and5_0" PORT="e"/>
            <CONNECTION INSTANCE="xup_and5_1" PORT="b"/>
            <CONNECTION INSTANCE="xup_or4_3" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Flr2" HWVERSION="1.0" INSTANCE="Flr2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_dff_en_reset_0_9"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_or2_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="Flr2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_and4_1" PORT="b"/>
            <CONNECTION INSTANCE="xup_or4_2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/GD1" HWVERSION="1.0" INSTANCE="GD1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_dff_en_reset_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and5_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="GD1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_6" PORT="a"/>
            <CONNECTION INSTANCE="xup_or2_2" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/GD2" HWVERSION="1.0" INSTANCE="GD2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_dff_en_reset_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="GD2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_3" PORT="b"/>
            <CONNECTION INSTANCE="xup_or2_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/GU1" HWVERSION="1.0" INSTANCE="GU1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_dff_en_reset_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and4_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="GU1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_3" PORT="a"/>
            <CONNECTION INSTANCE="xup_or2_6" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/GU2" HWVERSION="1.0" INSTANCE="GU2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_dff_en_reset_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and5_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="GU2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_4" PORT="b"/>
            <CONNECTION INSTANCE="xup_or2_6" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/O0" HWVERSION="1.0" INSTANCE="O0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_dff_en_reset_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="O0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0" PORT="d"/>
            <CONNECTION INSTANCE="xup_or3_7" PORT="c"/>
            <CONNECTION INSTANCE="xup_or4_4" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/O1" HWVERSION="1.0" INSTANCE="O1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_dff_en_reset_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and2_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="O1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S1" PORT="d"/>
            <CONNECTION INSTANCE="xup_or3_7" PORT="b"/>
            <CONNECTION INSTANCE="xup_or4_3" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/O2" HWVERSION="1.0" INSTANCE="O2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_FLOOR2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_and2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="O2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S2" PORT="d"/>
            <CONNECTION INSTANCE="xup_or3_7" PORT="a"/>
            <CONNECTION INSTANCE="xup_or4_2" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/S0" HWVERSION="1.0" INSTANCE="S0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_dff_en_reset_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="O0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="S0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C0" PORT="d"/>
            <CONNECTION INSTANCE="xup_or4_4" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/S1" HWVERSION="1.0" INSTANCE="S1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_DoorOpen1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="O1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="S1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C1" PORT="d"/>
            <CONNECTION INSTANCE="xup_or4_3" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/S2" HWVERSION="1.0" INSTANCE="S2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_FLOOR2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="O2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="S2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2" PORT="d"/>
            <CONNECTION INSTANCE="xup_or4_2" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/fc0not" HWVERSION="1.0" INSTANCE="fc0not" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_inv_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FC0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="fc0not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_0" PORT="d"/>
            <CONNECTION INSTANCE="xup_and3_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/fc2not" HWVERSION="1.0" INSTANCE="fc2not" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_inv_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FC2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="fc2not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/fcd1not" HWVERSION="1.0" INSTANCE="fcd1not" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_inv_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FCD1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FCD1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="fcd1not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_or3_4" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/fcu1not" HWVERSION="1.0" INSTANCE="fcu1not" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_inv_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FCU1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FCU1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="fcu1not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_2" PORT="a"/>
            <CONNECTION INSTANCE="xup_or3_5" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/gt0not" HWVERSION="1.0" INSTANCE="gt0not" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_inv_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_GT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="gt0not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_0" PORT="c"/>
            <CONNECTION INSTANCE="xup_and3_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/gt1not" HWVERSION="1.0" INSTANCE="gt1not" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_inv_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_GT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="gt1not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_0" PORT="d"/>
            <CONNECTION INSTANCE="xup_and3_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/gt2not" HWVERSION="1.0" INSTANCE="gt2not" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_inv_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_GT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="gt2not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_and2_0" HWVERSION="1.0" INSTANCE="xup_and2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_and2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_or2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Flr0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_and2_1" HWVERSION="1.0" INSTANCE="xup_and2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_and2_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Flr2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or2_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_and2_3" HWVERSION="1.0" INSTANCE="xup_and2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_and2_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_nor2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_nor2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_FCD1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FCD1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_and2_4" HWVERSION="1.0" INSTANCE="xup_and2_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_and2_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_nor2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_nor2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_FCU1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FCU1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_and2_5" HWVERSION="1.0" INSTANCE="xup_and2_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_and2_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Flr1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_and3_0" HWVERSION="1.0" INSTANCE="xup_and3_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and3" VLNV="xilinx.com:XUP:xup_and3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_and3_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="gt0not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt0not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="fc0not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fc0not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="gt1not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt1not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_and4_0" HWVERSION="1.0" INSTANCE="xup_and4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_and4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Flr0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or4_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="gt0not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt0not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="fc0not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fc0not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GU1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_and4_1" HWVERSION="1.0" INSTANCE="xup_and4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:XUP:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_and4_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_or4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Flr2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="gt2not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt2not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="fc2not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fc2not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GD2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_and5_0" HWVERSION="1.0" INSTANCE="xup_and5_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and5" VLNV="xilinx.com:XUP:xup_and5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_and5_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_or2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_or3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="gt1not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gt1not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="Flr1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and5_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GD1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_and5_1" HWVERSION="1.0" INSTANCE="xup_and5_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and5" VLNV="xilinx.com:XUP:xup_and5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_and5_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and3_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Flr1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="xup_or2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="xup_or3_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="xup_or3_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and5_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GU2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_nor2_0" HWVERSION="1.0" INSTANCE="xup_nor2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_nor2" VLNV="xilinx.com:XUP:xup_nor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_nor2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FC2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_GT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_nor2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_3" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_nor2_1" HWVERSION="1.0" INSTANCE="xup_nor2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_nor2" VLNV="xilinx.com:XUP:xup_nor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_nor2_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FC0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_GT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_nor2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_4" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or2_0" HWVERSION="1.0" INSTANCE="xup_or2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FC0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_GT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or2_1" HWVERSION="1.0" INSTANCE="xup_or2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or2_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FC0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_GT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or2_2" HWVERSION="1.0" INSTANCE="xup_or2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or2_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="GD2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GD2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="GD1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GD1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CMD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or2_3" HWVERSION="1.0" INSTANCE="xup_or2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or2_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FC2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_GT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or2_4" HWVERSION="1.0" INSTANCE="xup_or2_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or2_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="C2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="GU2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GU2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr2" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or2_5" HWVERSION="1.0" INSTANCE="xup_or2_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or2_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FC2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_GT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or2_6" HWVERSION="1.0" INSTANCE="xup_or2_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or2_2_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="GU1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GU1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="GU2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GU2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CMU"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_0" HWVERSION="1.0" INSTANCE="xup_or3_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_and2_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_GT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_5" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_1" HWVERSION="1.0" INSTANCE="xup_or3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="fcd1not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcd1not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_FC2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_GT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_2" HWVERSION="1.0" INSTANCE="xup_or3_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="fcu1not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcu1not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_FC0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_GT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_3" HWVERSION="1.0" INSTANCE="xup_or3_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="GU1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GU1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="GD2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GD2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="C1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_4" HWVERSION="1.0" INSTANCE="xup_or3_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="fcd1not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcd1not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_FC2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_GT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_5" HWVERSION="1.0" INSTANCE="xup_or3_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_4_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="fcu1not_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fcu1not" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_FC0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_GT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and5_1" PORT="e"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_6" HWVERSION="1.0" INSTANCE="xup_or3_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="GD1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GD1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="C0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_enabling">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enabling"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr0" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_7" HWVERSION="1.0" INSTANCE="xup_or3_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="O2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="O1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="O0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DRO"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_8" HWVERSION="1.0" INSTANCE="xup_or3_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_7_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="C2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="C1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="C0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_8_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DRC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or4_0" HWVERSION="1.0" INSTANCE="xup_or4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:XUP:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FCU1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FCU1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_GT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_FC2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_GT2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or4_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or4_1" HWVERSION="1.0" INSTANCE="xup_or4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:XUP:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or4_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_FCD1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FCD1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_GT1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_FC0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FC0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_GT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and4_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or4_2" HWVERSION="1.0" INSTANCE="xup_or4_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:XUP:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or4_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="C2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="S2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="O2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Flr2_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr2" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or4_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AT2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or4_3" HWVERSION="1.0" INSTANCE="xup_or4_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:XUP:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or4_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="C1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="O1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="S1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Flr1_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr1" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or4_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AT1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or4_4" HWVERSION="1.0" INSTANCE="xup_or4_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:XUP:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or4_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Flr0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Flr0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="O0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="O0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="S0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="S0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="C0_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C0" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or4_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AT0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
