.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000011000
000000000000000000
000000000000010001
000001110010110001
000000001001010001
000100000000000100
000000000000011000
000000000000000000
000000000000000000
000000000000000100
000011110000001100
000000011000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 6 0
000000011000000010
000100000000000000
000000000000000000
000000000000000001
000000000010010101
000000000011110001
001100111000000100
000011010000000000
000000000000000000
000100000000000010
000000000000001100
000000000000001100
000001010000000100
000000001000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000001011000000001
000001110000000001
000010000001010001
000001110001010000
001100000000000100
000000000000000000
000010111000000010
000101010000000000
000000000001000110
000000000001111000
000000000000000100
000000000000000001
000000000000000001
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010110000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000111000000000
000000001000010000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000011000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000010011000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000010111110
000000000001111000
000000000000000100
000000000000000001
000010000000000001
000011010000000000

.io_tile 22 0
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000011111000000100
000000010000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000010000010010110
000001110001011100
000000000000011100
000000000000000001
000000000000000001
000000000000000000

.io_tile 23 0
000000011000000010
000100000000001000
000000000000000000
001011010000000001
000001011000001101
000000000001111100
001101111000000100
000000001000000000
000000011000000010
000100000000000000
000000000001011110
001000000001111000
000000000000000100
000000000001100001
000000000000000001
000010110000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000100110
000000000000010100
001000000000000100
000000000000000000
000000111000000000
000000001000000000
000000000000110010
000000000000110000
000000000000011100
000000000000000001
000010000000000010
000010110000000000

.ipcon_tile 0 1
000000010000001111000011110101001100110000110000001000
000000010000001111000111101111010000110000110010000000
101000000000000111100111101111111010110000110010001000
100000000000000000100000000101010000110000110000000000
000000000000100111000011100011111000110000110010001000
000000000000001011000100000001010000110000110000000000
000010100000001111100111100001001010110000110000001001
000001001110000111100100000001100000110000110000000000
000000000000000000000011110111001000110000110000001000
000000000000000000000111101101110000110000110010000000
000000000000000111100000001011101100110000110000001001
000000000000000011100010000111010000110000110000000000
000000000000000001000011111111111000110000110000001000
000000000000000001000111010101100000110000110000000010
000010000000000111100000010011101110110000110000001000
000001001110001111000011000111100000110000110000000010

.logic_tile 1 1
000000000100000000000111000101101110010110110000000000
000000000000001001000010000011101101011111110010000000
000000000000000011100011101111001000011110100000000000
000010100000000111100100001101111011101111110010000000
000000100000000000000000000001101110010110110000000001
000001000000001001000011100001111101101111110000000000
000000000000010111100000001111101101011111100000000010
000000000000100000000010010001011011101111100000000000
000000000010000111000011100101111100011111100000000000
000000000000000111000010011011101110010111110000000100
000000000000100011100000000001011111011111110000000000
000000000000010000000000001011111011001111010000000001
000000000000001111100010011001001010011111100000000000
000000000000001011000011000001101000101111100010000000
000000000000000011100011101101101100010111100000000010
000000001110000000100100001101011100111111010000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000011011000001111100000000010
000000100000000000000000001111001101011111110000000000
000000000000001000000111000000000000000000000000000000
000000001000000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000001000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000000000010110100000000000
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000100001000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000001000000001000000000000000
000000010000000001100011110011000000000000
101000000110000000000000000000000000000000
100000000000000000000000000001000000000000
110000000000000000000000001000000000000000
010000000000011111000000001101000000000000
000010100001010000000011101000000000000000
000001101100100000000110011111000000000000
000000000000000000000000000000000000000000
000000000100000001000011110011000000100000
000000001000000101100000000000000001000000
000000000000000001100000000101001100000000
000000000000000000000000000000000000000000
000000000000000001000000001001001000000000
110000001000000001000000000000000001000000
110000000000000000000011010111001011000000

.logic_tile 7 1
000100000000000000000000000000000000000000000100000000
000000001110000000000000000011000000000010000000000000
101000000000001000000000000000000000000000000000000000
100000000001000111000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000001111110010111100000000001
000000000001010000000000000111011111111111100000000000
000101000000001000000111000000000000000000000000000000
000000000001001111000110000000000000000000000000000000
000000001000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 1
000000000000001000000011100000000000000000000000000000
000000000000000101000010010000000000000000000000000000
101000001000000000000000001101011100011101000100000001
100000100001010000000000001111101101101000000000000000
010010100000000000000111000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000001000001000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000100000000000011000111101000011111100000000000
000000000001000000000000000111011000000111010000000000
000000000000001111010010001011111111010110000100000000
000000000000000101110111011111101010111111100001000000
000000000110000001000111101011111100001001100010000000
000000000000000000100100001101101111101001110000100000
000000001010010101100000000000000000000000000000000000
000000000000100011000010000000000000000000000000000000

.logic_tile 9 1
000001000000000001000000000000001111010001110000000001
000000000000000000000010000101001001100010110000000000
101000000000001101100011110011111011010001110000000000
100000000001001111100011100011011101101011110000000000
010001000110000111000000011001011011011111100000000000
010000000000000000000011110101001101101011110000000001
000000000110001001000110000000011110000100000100000000
000000001100001011100000000000010000000000000000000010
000001001010100111000111001001111110111111000000000000
000010000000010000000000000011111110110110000000000000
000000000000000000000011100000011000000001010000000000
000000000000000001000110001011000000000010100000000000
000000000000001111000000000000001010000100000100000000
000000000000001111000000000000010000000000000000000000
000000000000000000000011111000000000000000000100000000
000000000000000000000010000001000000000010000000000000

.logic_tile 10 1
000000000000000000000000001001111000010111110000000000
000000000000000000000000001001100000000001010000000000
101000001000000111100111100000000000000000000000000000
100000100001001101000111100000000000000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000101000010000001000000000010000000000000
000000000000000000000111111000011010001110100010000000
000000100000000000000111101101011011001101010000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001101000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000

.logic_tile 11 1
000001000000000001100110100111001100000111010010000000
000010000000000000000000000000111110000111010000000000
101000000001011000000010101111111100010100000000000000
100010100001110101010100000111110000111110100000100000
000000000000001111100010001111000000000110000000000000
000010000001000101000100000011101011101111010000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000001000000000010000000000000
000000000000000000000110010000011000000100000100000000
000000000100000000000010000000010000000000000000000000
000000001000001000000011110011001011100000010000000000
000000000000000001000010101001101101010000010000000000
000000000000000111000000011111001110000010100000000000
000000000001000111000011100001100000101011110000000000
000000001000000000000111101101001100101000000000000000
000000000000000111000100001011011010010000100000000000

.logic_tile 12 1
000000000000001111000111100101001100011101100000000000
000000000000000001100000001011011110011110100001000000
101001001010001000000110111000011110010100100000000000
100010000001000001000010101011001000101000010000000000
000100000000001001100000000000000000000000100100000000
000000000000001011000000000000001000000000000000000000
000001001000000000000011100111011001000000100000000000
000010000000000000000110010000111101000000100000000000
000000000000110001000110011011111010010100000000000000
000000000000110000100010100111110000010110100000000000
000001000000000000000010010101111001000011000000000000
000010100000000000000111111001101001000111000000000100
000000000000000001000010000111101001000110000000000000
000000000000000000100000000101111111001101000000000000
000000000000100001000110011011111000101001000000000000
000010100001000000100011011011111100010000000000000000

.logic_tile 13 1
000000000000000101000111110000000000000000000000000000
000010100000010000100110100000000000000000000000000000
101010101000100001100011101011001111100001010000000000
100001000010010000000011111011001000010000000000000000
110000000100100000000000001011101001000010100000000000
100010000000001111000000000101111110000000100000000000
000100000000000101000000000000011000111000000000000000
000100000000000000100000001011011000110100000000000100
000000000000001000000110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111000111001000010111110000000000
000000001100000000000100000111110000000010100000000000
000001000110000011100011100001100000000000000110100010
000010000000001011100000000000100000000001000000000000
000000001110000111000010000111100000000110000000000100
000000000000000000000000000000101010000110000000000001

.logic_tile 14 1
000000000000001001100011101011011000010100000000000000
000000000000001111000110011101101110100000010000000000
101000001010000111100011111001000000001001000000000000
100000100001000000100011010011101011001111000000000000
110000000000001101100010001001101001111111100000000000
100000000000000001000011101001111110111101000010000000
000011001100000000000110100101101010000100000000000000
000011100000000000000000000111111101010100100000000000
000000001010000101000111000001011111010110100010000000
000010000000000000100100000101001111000000010000000000
000001000000000101000010000000011110110110100110000000
000010101110000000000100001111001001111001010000000000
000000000000000111000000010011101000110110100110100000
000000000000010001000010000000111000110110100000000000
000000001100001111100110100111100000101001010000000000
000000000000000101000000000011101010100000010000000100

.logic_tile 15 1
000000000000100101000111110000011111101011000000000000
000000000000010000100110000111001100010111000000000000
101000000000000000000011100001001101001001010000000000
100000000000000111000000000000101011001001010000000000
110010000000001001100000001001101010010111100000000000
100000000001000111000000001011101101001011100000000000
000000000000000111000000001000001110100010110000000000
000100000000100000100011100111011111010001110000000000
000001000100000011100000010011100001001001000000000000
000010000000011001100011010101101000010110100000000000
000001001110100000000111100011011110000001010000000000
000010100001011001000110000001100000010110100001000000
000000000000000101100011110000000001000000100101100010
000000000000000000000110100000001010000000000011000000
000001001110000001000000000000000000010000100010000110
000000100000001111000000001001001100100000010001100100

.logic_tile 16 1
000000000000001111100110110000000001000000001000000000
000000000000000111000011110000001110000000000000001000
101000001110001000000000010001011110001100111100000000
100000000000000001000010000000001010110011000000000000
110000001010001111100110000001001000001100111100000000
110000000000000101000000000000101000110011000000000000
000000000001110000000110000001001001001100111100000000
000000000000110000000011100000001111110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000001001011110011000000000000
000001000000000000000000000101111000111101110000000100
000010000000000000000000001001111010111111110001000000
000001000000000000000111100000011010100010110000000000
000000000000000000000000000101011011010001110000000000
000000001000000111000000010001011000111110100000000000
000000000000000000000010000001100000010100000000000000

.logic_tile 17 1
000000000011010000000011011001101100101001010100000000
000000000000000000000011001001110000101010100000000010
101000001100001101000011100101001110101011110100000000
100000000000000111100011101011100000000011110001100000
110000000000001111000111100000000000000000100100000000
100000000000000111100100000000001101000000000010000000
000000000000000011100000011000000000111001110010000100
000000000000001001100011010101001010110110110011000011
000000000000000000000110011101111111011111110000000000
000000000001010000010011010111101100000111110000000100
000000000000000111000000000001100001111001110101000000
000000000011010001100000001011001100100000010000000000
000100000000000111100111101000011000011100000000000000
000000100000000000100100000101001001101100000000000000
000000000000101001000000011101001110100000010000000000
000000001001011011100010001111011001100000100010000000

.logic_tile 18 1
000000001110000111100111111000011000010100000000000000
000000000000000000000010100011000000101000000000000100
101000000000000011100000000000000001111001110000000000
100010100001010000100000000001001010110110110010000000
000000000000000101000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000100111000000001000001110111101010110000000
000000000001000001100000001011010000111110100000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000001001010010110100010000000
000000001000000011000100001001100000101011110000000000
000000000010000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000

.ramb_tile 19 1
000011100110001111100000001000000000000000
000010010000010011100000000011000000000000
101000000001010000000000001000000000000000
100000000000100000000000001111000000000000
010001000000000000000010000000000000000000
110000001000000000000000000011000000000000
000000000000000111100000001000000000000000
000000000000000000000011100111000000000000
000000000000001000000011100000000000000001
000000000000001011000000000001000000000000
000000000000001000000000000000000000000000
000001000010000011000000000001001101000000
000000000000000000000010011000000000000000
000001000000000000000111010101001111000000
110001000001010101100000011000000000000000
110010100000101001100011001101001111000000

.logic_tile 20 1
000000000000000000000000000000000000000000100110000000
000010000000000000000000000000001010000000000000000000
101000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100100000011100010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000000000001000000100100000100
000000000100000011000000000000001010000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000101100000000000000011011101100111110100000000000
100000000000000000000011111111000000101000000000100000

.logic_tile 21 1
000000000000000000000111100000011010000100000100000000
000010100000001111000111100000010000000000000001000000
101001000001001101000000000101011001001111110000000000
100000100000000011100011101011101111001111100000000100
110000000000000000000110010111101100111111100000000000
110000001100001111000010010001111011111110100010000000
000000000000010001100000000001011000000010100000000000
000000000000100000000010100000110000000010100000000000
000000000000000000000110100001101000111101010000000000
000000100000010000000000000000010000111101010000000000
000000000000000000000000001001011000000001000000000000
000000000000000000000000001111111101000110000000000000
000000000000000000000111000101011111000111000000000001
000000000000000000000000001001011010101111010000000000
010010100000000000000000010000000000000000000100000000
100001000000000000000011111101000000000010000000000001

.logic_tile 22 1
000001000000000000000000011011011010000111110000000000
000000000000000000000011111111111001011111110000000000
101001000000000000000000010000001110000100000000000000
100010101000000000000011110000000000000000000000000000
110000000000100000000111101011111011011111110000000000
100010100000010000000100000111111001001011110000000000
000000001100000000000000000000001010000100000100000000
000001000001000000000011110000010000000000000000000000
000000000010000000000011100111100000010110100000000000
000010100000001001000000000000100000010110100000000000
000001000000000111000111001011011111011111100000000001
000000100000000000100100000011011011011111010000000000
000000000110000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000100001000111010000000000000000000000000000
000000100001000000000110100000000000000000000000000000

.logic_tile 23 1
000000000010000001000110000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
101000000000001000000000000111000000000000001000000000
100000000000000101000000000000101110000000000000000000
110000000000000000000000000111001001001100111100000000
110000100000010000000000000000101110110011000000000000
000000001100000111000000000111101000001100111100000000
000000000000001001100000000000001001110011000000000000
000000000010000111100000000101101001001100111100000000
000000000001010000100000000000001100110011000000000000
000000000000001001100110000111001001001100111100000000
000000000000000001000000000000101100110011000000000000
000000001010000000000010010011001001110011001100000000
000010100000010101000010000000001000001100110000000001
010001000000000111100000000111101001001100111100000000
110000100000000000000000000000001101110011000000000000

.logic_tile 24 1
000000000010000111100110111101001000000010000000000000
000000000000000000000010100001011001000000000000000000
000000000000001111100111101111001101011111110000100000
000000000000000101000000000001101111001111010000000000
000000000000010001000000001011101110010110110000000000
000000000000001101100000001011111111101111110000100000
000000000000000111000011100011111111011110100000000000
000000000001001001000100000001101010011111110001000000
000000000000000000000011100111111111000111110000000000
000000000000001001000010011111011010011111110001000000
000000000000000001000010001011101010010111100000000000
000000000000000000000011110011101101110111110000000001
000010000000001000000011100001111110011111110000000100
000000000000000011000011101111111101000111110000000000
000000000000000011100000000011111010011111100000000000
000000000110000001100011111011111110010111110000000100

.ipcon_tile 25 1
000000010000000011000111100011001110110000110010001000
000000010000000111100011011111000000110000110000000000
101000000000001000000000001111111000110000110010001000
100000000000000111000011110101100000110000110000000000
000000000000000011000111100011001000110000110010001000
000000000000000000100011011101110000110000110000000000
000000000000001000000000001111011110110000110000001000
000000001000000111000011110011000000110000110000100000
000001000110000111000111110111101010110000110010001000
000000000000000000100011111001110000110000110000000000
000000001110000111100111110001001010110000110010001000
000000001100000000000111100001000000110000110000000000
000000000000101111100011111111011100110000110000001100
000000000000010111000111101011110000110000110000000000
000000000000100111100011111011011000110000110000001100
000000000001010000000110111101110000110000110000000000

.ipcon_tile 0 2
000000000000000111100011110001011100110000110000001000
000000000000000000100011110011010000110000110001000000
101000000000000111100111100101111110110000110000001000
100000000000000111100111110011010000110000110001000000
000000000000000001000111101111001110110000110000001001
000000001000010000100100000001100000110000110000000000
000000000001011111100000011101001110110000110000001000
000000000000101111100011010101000000110000110000000010
000000000000000011100110101111111010110000110000001100
000000000000001111000100001001010000110000110000000000
000000000000001000000011110011101110110000110010001000
000000000000000011000011111011010000110000110000000000
000001000000000111000011000001101000110000110000001000
000000000000001001000010011101110000110000110001000000
000000000000000000000010001001011100110000110000001000
000000000000000001000100000001110000110000110000000010

.logic_tile 1 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000011010000000000011111111011010111110000000010
000001000100000000000011001111111001011111100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000000111000000010011011101011110100000000001
000000000000010000000011011111011110101111110000000000
000000000000000000000010001011001001010110110001000000
000000000000000000000000001111111101101111110000000000
000010000000000000000010010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000111100010000111011110010111100000000000
000000001101010000100010001101111111111111100001000000

.logic_tile 2 2
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000110100000000000000000000000000000100100000000
000010000000010000000000000000001000000000000000000100
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110001001010000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 4 2
000001001011110000000000010000000000000000000000000000
000010000000000000000011000000000000000000000000000000
101010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010000000000000000111100000000000000100000001
000000000000000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
100000000001010000000010000000000000000000000000000000

.logic_tile 5 2
000010100000000000000111100000001000000100000100000000
000011000000000011000000000000010000000000000000000100
101000000001011000000000000000000001000000100100000000
100000000000101111000000000000001011000000000000000000
010000001010001000000011110000001010000100000100000000
110000000000001101000010110000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000100000000000000011000000000000000000000001000000
000000000110000000000000000111000000000000000100000000
000010000000000000000000000000100000000001000000000100
000000000001010000000000000001000000000000000100000000
000000000000100000000000000000000000000001000000000100
000000000100000000000000000000001010000100000100000100
000000000000000000000011100000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000111100000000000000000000000000000000
110000000000100000000000000000000000000000
110000000000010000000000000000000000000000
000000000000000011100000000000000000000000
000000001110000000100000000000000000000000
000000000000100000000000000000000000010000
000000000000010000000000000000000000000000
000010001000000000000000000000000000000000
000001000000000000010000000000000000000000
000001000000000000000111000000000000000000
000010000000000000000100000000000000000000
010010100000010000000000000000000000000000
110001001110100000000000000000000000000000

.logic_tile 7 2
000000000000000011000000000000000001000000100100000000
000000001000000000000010000000001010000000000001000100
101000000110000011000010101101000000011001100000000000
100000001111010000000100000011001101010110100000100100
010000000101000111000000001111111000011001110000100000
010000000000000000000011110111001100000110100000100000
000001000111010001100000011000001110010111000000000000
000010000001110000000010011111011000101011000000000100
000000000000001000000111000000011010000100000101000001
000000001100101111000000000000010000000000000000000000
000001001010000001000000011101001100010100110010000000
000010000001010000000011000001001110100100110010000000
000000000000000000000111001000001011001011100000000000
000000000000000001000000001011011111000111010010000000
000000000001011111000111100000000001000000100100000001
000010000000100011100011110000001001000000000001000000

.logic_tile 8 2
000000000000000001000110100001000001011111100000000000
000000100000100000100000000011001100000110000000000000
101000000000000000000000010001100000000000000100000001
100000000000001101000010100000100000000001000000000000
000000001010001101100000010000011100000100000100000000
000000000000011011000010100000000000000000000000000001
000000000010000111010000000101000000000000000100000000
000010000000000000000000000000000000000001000010000000
000010000010010000000000000000001011001011100000000000
000000001110100011000000000011001010000111010000000000
000000000001010101000000001000001101010111000000000000
000010000000100001100000001111001110101011000000000000
000001001000000111000000001101000000101001010100000001
000000000001000000000000000001101110100110010000000000
000000000000000000000000000000000000000000000101000000
000010100000000111000010001001000000000010000000000000

.logic_tile 9 2
000000000010000101000010010011101110010111110101000000
000000001110000000000110000101101110100010110000000000
101000000000001101100010001011001010001111110101000000
100000000000000101000100001001101101001101010000000000
010000000100001111000111110101001000010110100000000000
110000001110000101100011110011110000101010100000000000
000001000000000111100000001101001000010111110100000000
000010000000011101000000000101011100010001110001000000
000000000110000101100010001001001110000011000100100000
000000000001010111000110110101111010010011100000000000
000000000000000101000010111101011101011111100100000000
000000000000000000110010101111011000011101000001000000
000000000001100101000000000001011101011111100100000000
000000001000101001100010100101001000101110000010000000
000000000000000000000010100101011111010110000100100000
000000100000010101000110110101011110111111010000000000

.logic_tile 10 2
000000001010000111100011100001000001011111100000000000
000000001010001001000010000011101101001001000000000000
101000000000000111100000000000011100001100000000000000
100000100000000000100000000000001000001100000000000000
010010101010101000000011101001111010011100100010000101
010001000000010111000011000101011101101100100000000000
000000000100000001100000000101000001000110000000000001
000000000000000000000010001101101100101111010000000000
000000000000000111100000010111101110001011100000000000
000000000000001101000011100001101111000110000001000000
000001000000000101000000000111100000000000000110100011
000010000000000001100011110000000000000001000010000100
000000000001001000000011100111101010000001010000000000
000000000000100101000000000000000000000001010000000000
000000000110000111000000010000000000000000000101000001
000000000001010001100010100011000000000010000000000010

.logic_tile 11 2
000000000000000000000111001001111010000000100000000000
000000000000000101000110011001001111000001010000000000
101000001011110011100000010011011010010010100010000000
100000100000110000100011111111001100010001100000000000
000000001000001001100000011001000001010110100000000000
000000000000000101000010000111101111100110010000000000
000000000000000101000111100001011100001110100000000000
000010100000000001000010010000111110001110100000000000
000000100000001011100000001101001011110000010000000000
000001000000000111100000001011101001100000000000000000
000000000101010000000000000000001010000100000100000000
000000100000110000000011110000000000000000000000000000
000000000011011011100010011111101010100000010000000000
000000000000001001100010101001111000010100000000000000
000000000000101001100010001101101111001110100000000000
000000101001000001000111110111101011001100000010000000

.logic_tile 12 2
000000000000000101000010001001101100010000000100000000
000000000000000000100110000011111011000000000000000000
101000100000001000000111100000011110010100100000000000
100000000000000111000100001111011001101000010000000000
110010100000000001100111001001001010000000100000000000
010001000010000000000010010001111100000001010000000000
000000000000001000000110001000001010011100100010000000
000000000000000001000000000101001011101100010000000000
000000001010001000000011110001011111010111000000000000
000010100000000111000011010000001101010111000000000000
000000000000001000000010010101101001001101010000100000
000000000010001011000111100000111111001101010000000000
000000001010000011100110110011111110001110100000000000
000000000000000000100010100000101110001110100000000000
000000100000000001000010010111101110000001110000000000
000100001000000001000010000000011001000001110000000000

.logic_tile 13 2
000000000000000000000111100000001011001100000010000011
000000000000001101000000000000001001001100000010100001
000001000000000000000010100111100001010000100000000010
000010000000000000000011100000001110010000100000000001
000100000000001000000000000111101100111000000000000000
000010100000000101000000000000111110111000000000000000
000001000000000011000111000000001111101000010000000000
000000100000000000000100001011001101010100100000000000
000010000110000000000011101000011000010100000000000000
000000000000000000000100000101010000101000000000000100
000001000000000101100110100001011000101001100010000000
000000100000000000000000001001011010011010100000000000
000000000000001001100000000101000001100110010000000100
000000001010001011000000000000001001100110010010000011
000000001010001101000000011101100000010000100000000000
000100000000000001000010100011101110101001010000000000

.logic_tile 14 2
000000000000000101100111101101111101000001110000000000
000000000000000001000000000001111011000000100000000000
000001000000101111000110001000001100110000010000100000
000010000000000111100111100111011101110000100000000000
000000100110000101100010101001011000101100000000000000
000001000000000000000111110101111011001100000001000000
000000000000000111000111101001011000010000000000000000
000000000000100000000111101011011100100001010000000000
000000000110001111100110110001011000111000000000000000
000010100110000111000010100000011111111000000000000000
000000000000000000000110000101000001100000010000000000
000000000001001111000100000111001001110000110000000000
000000000000001000000110001101011100000000010000000000
000000001100000001000000001001111100000001110000000000
000000000000100000000000001001111101010100000000000000
000010101001000001000000001011101000100000010000000000

.logic_tile 15 2
000000000000000000000000011101011011010111100000000000
000000000000000000000011101111111000000111010000000000
000001000000000011100111100001111011011100000000000000
000010000000001111100100000000001010011100000000000000
000000000000001001000111101011011110001011100000000000
000010000000100001100110000011001100010111100000000100
000001000000101111100010110001011010001011000000000000
000000000000011101000011110101111111000011000000000000
000000000000000001000000000111011000100111000000000000
000000000000001111000000001101001110101100010000000010
000001001010100011100110110011101101000111000010000000
000000100001001001000010000000101111000111000000000000
000000100001000011100000010011111000111111000000000000
000000000010000001100011010101001011001000010000000000
000000100000001001000111011101111111101001000000000000
000010100000000111000010101001101101001001000001000000

.logic_tile 16 2
000000000000000000000000000011101101011110100000000000
000000001100100001000010010101011110011101000001000000
000000000000000000000111010111111000010000110000000000
000000001000001111000011100000101010010000110000000100
000000000000000011100110001101011111110010010000000001
000001000000001101000011101001111101001001110000000000
000000101000000001000010001011001110100011100000000000
000000000000101101100110001111101011101000110000000000
000000000100000101000010011011101110010111100010000000
000000001110100000000111111111111000001011100000000000
000000100000000111100010101101101011001111110000000100
000000000001000000000010011001111100001001010000000000
000000000111000001000010001101111000100000000000000000
000000000000100000100011110101111001110100000000000000
000000000001000001000110100111000001010000100000000000
000010101000000000000011110011101010110000110000000000

.logic_tile 17 2
000000001110001101000010000000000001000000100100000000
000001000000000111100011100000001101000000000000000000
101000001010001101000111110001101011011111110000000000
100001000000000001100111111011101000001111100001000000
010010000000001001000010000001101010010111110000000000
010001000000000001100000000011100000000010100000000000
000000000000000000000110010000000000000000100100000000
000000000000000000000010000000001001000000000000000000
000010000000000011100111001001011100010111100000000000
000000000000001111100000001101001000001011100000000000
000000000000001001000000010001100001001001000000000000
000000000000000101100010100111001011101001010000000000
000001000001011000000000001001100000010110100010000000
000000001000001011000000000011000000000000000000000010
000001001010101011100000001101011110001001000000000000
000000000001000101000000000111101100000010100011000000

.logic_tile 18 2
000010100000000111000111101011001001110111110000000000
000001001110000000000000001111111110111001110001100000
101000001100001000000011011000000000000000000110000000
100000000001010011000111100101000000000010000000000000
110010100010000001000000001011001111010111100000000000
100100001100000101100000001011011100000111010000000010
000000000000011000000000000000000000000000000110000000
000000000001100001000000000101000000000010000000000000
000000000000000111000011000001000000000110000000000000
000000000000000001000100000000001010000110000000000000
000000000001011000000000000011011001000111010000000000
000001000000100011000011000000011001000111010000000000
000100000100000000000111001011001111101011110000000100
000000000000001111000111100111101000011111110000100010
000000100110001111000110001011101110010111100000000000
000011100000000101100000000111011100000111010000000000

.ramt_tile 19 2
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010110000000000000000000000000000000
000000110001000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000010000000000000000000000
000001000000000000000000000000000000000000
000010001110000000000000000000000000000000
000000000001100000000011100000000000000000
000000000001010000000000000000000000000000
110011000000100001000000000000000000000000
110011000001000000100000000000000000000000

.logic_tile 20 2
000000000010000111100000000101011101111111000010000110
000000000000000001000000000111111001111111100010000100
101001001010100000000110010000001010000100000100000000
100000100001010111000011110000000000000000000000100000
110001000000000111000000000101100000000000000110000000
110000100000000000100011110000100000000001000000000000
000100001110001000000000000000001100000100000100000000
000000000001011101000010000000000000000000000001000000
000000000000000000000000001111011010010111100000000000
000000000000000001000000001111001000000111010000000000
000010100000000000000010000000000001000000100110000000
000001001000000011000000000000001001000000000000000000
000000000000000001000010001000000000000000000100000000
000000000000000111100000000001000000000010000010000000
000000000000100000000111000011101111111111110010000101
000000000000010111000000000001001110011110100000000000

.logic_tile 21 2
000000000010000000000000001101101010111111110010000000
000000000000000000000000001101011110010110110010100001
101001000000100000000000001101101010010101010000000000
100010100001010000000000001011000000101001010000000000
000000000110001111000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000101001100111000000000000000000000000000000
000000000000010101000100000000000000000000000000000000
000010000000010111000000001011001011101111010010000000
000000001100000000000000001101001111011111110011000000
000000000000000000000011100101100001111001110100000000
000000000001011111000000000000001110111001110000000000
000000000000110111000110100000011110111101010010000000
000000100000100000000000001111010000111110100000000000
110000001100000000000010100000000000000000000000000000
010000000000000001000110000000000000000000000000000000

.logic_tile 22 2
000000000110101001100010100101101000000100000000000000
000010000000000001000110110000111010000100000000000000
101000001110001101000110001101101001000000010000000000
100000000000000111100000000101011011000000000000000000
110000001001110101000000000011000000010110100000000000
010000000001000000100000000000000000010110100000000000
000000000000000101000000001001001001001000000000000000
000000000000101101100010110101011000000000000000000000
000000000000000101100000000001111010001000000000000001
000000000000000000000011010001001001000000000000000001
000000001110000011000000000001100000000000000100000000
000000000000000000110000000000000000000001000000000000
000000000000000000000000000001111100111101010000000001
000000000000000000000000000101100000111100000000000010
000000000000000000000000000000000000100000010000000000
000000000000010000000000001001001000010000100000000001

.logic_tile 23 2
000000000000000000000000010101101000001100111100000000
000000000000000000000010100000101100110011000000010000
101000000000101000000000000001001001110011001100000000
100000000001010001000000000000101011001100110000000000
110000000000000000000110000111001000001100111100000000
110010100000000000000000000000101101110011000000000000
000001000000000001100000000101001001001100111100000000
000000100000000000000010000000101011110011000000000000
000011100000001000000000010101101001001100111100000000
000001000000100001000010000000101000110011000000000000
000001001100000000000000000101101000001100111100000000
000000100000000000000000000000001111110011000000000000
000000000100100101100010000101101000110011001100000000
000000000000000000000110010000101110001100110000000000
110010001100000011100110000111101001001100111100000000
110001000000000000100000000000101011110011000000000000

.logic_tile 24 2
000000000000000000000110110001101110001100110100000000
000000000000000101000010100101100000110011000000000000
101000000000001111100011110001100000010110100000000000
100000000000010001000010100000100000010110100000000000
110010000000001111000111101111101100011111100010000000
010001000000000101000000001011011111010111110000000000
000000000000001101100110101101011101011111100000000000
000000000000000101000000001111111110101111100000000000
000000000001000000000010001001011011000010000000000000
000000000000001001000011101101101010000000000000000000
000000000000101001100110011001011110000010000000000000
000000000001001011000111001011101010000000000000000000
000000000000001000000010000011100001100000010000000000
000000000000000001000000000001001000000000000000000000
110001000000001001100000001011011101010111100000000000
010000100010001111100010010111011000111111010000000000

.ipcon_tile 25 2
000010100000100000000000011111111100110000110000001000
000000000000010000000011100111100000110000110001000000
101000000000100000000111000011001110110000110000101000
100000000011000111000111001101110000110000110000000000
000000000000010000000000000111001100110000110000001000
000000000000000111000011110111010000110000110000000100
000000000000000011100011111011011010110000110010001000
000000000000000000100111010111010000110000110000000000
000000000110001011100111111101111100110000110010001000
000000000000000011000011101111110000110000110000000000
000000000000000011100111100001101000110000110000001000
000000000000000000000011110101010000110000110000000100
000000100010001111100011111001101100110000110000001000
000001000000001111100111101011100000110000110000100000
000000000000001111100111000101111000110000110000001000
000000000000000111000011111111010000110000110010000000

.ipcon_tile 0 3
000100000000001000000000000001111000110000110000001001
000100000000001101000000000111010000110000110000000000
000000000000001011000010010101111100110000110000001001
000000000000001111000111111011100000110000110000000000
000000100000001111100000011111011100110000110000001000
000000000000001111100010111011010000110000110000000010
000000000000001000000111001001011000110000110000001001
000000000000000111000100001111010000110000110000000000
000000100000000011100111010111111010110000110000001001
000000000000000000100011110111000000110000110000000000
000000000000000000000011110111011000110000110000001000
000000000000000001000111110011100000110000110000000010
000000000000000011110111101101001010110000110000001000
000000001000000111100000001011100000110000110000000010
000000000000000000000000011011001010110000110000001000
000000000000000001000011111111100000110000110000000010

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 2 3
000000000001100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000100100000000
000100000000000000000000000000001101000000000000000000
000000000000000000000010000000000001000000100100000000
000001000000000000000000000000001100000000000000000100
000000001010000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001000000000111000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000100110000000000010000000000000000000000000000000
101000001010000000000000000000000000000000100100000000
100000001110000000000000000000001011000000000000000000
010000000000000000000000000000000001000000100100000000
010000000000000000000011110000001011000000000000000000
000000001000000000000111100000000000000000000000000000
000000000001010000000110110000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111001011011111000000010001000000
000000000000000000000100001101111101010000100000000010
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000111100000000001000000100100000000
100000000000000000000000000000001001000000000000000001
010000001010100000000011101000000000000000000100000000
110000000001010000000000000011000000000010000001000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000101000000
000000000001000001000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 3
000001001000011101000000000011000001001001000000000000
000000000000110001000000000011101010101001010000000000
101000000000000000000000000111001111010000000000000000
100000000000001001000011110001011111110000000001000000
110000000000010000000000000011101010001001010010000000
010000000000100000000010100001011110000000000000000100
000000001000000001100000010000011000000100000100000000
000000000000000000000011100000000000000000000000000000
000010000000001000000011110000000000000000000000000000
000000000100000111000011010000000000000000000000000000
000000000000000011000000000000000001000000100100000000
000000000010000000100000000000001011000000000000000000
000000000011000011000010001000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010110000000000000000000000000000

.ramb_tile 6 3
000011100010000111000000000111001010000000
000000010000000000100011110000010000010100
101001000000000011100011110001101000000000
100010000000000000000010010000110000010000
110000000001000000000110000101101010000000
110000000000100000000111110000010000010001
000100000000000000000111100011101000000001
000000000001011111000100001111010000100000
000100000001010000000000001111101010000001
000100000000100000000000001101110000110000
000101000000101000000000010101001000000001
000110000000010101000011010001110000100000
000000000000000000000111101001101010000000
000000000000000001000111101011110000000001
110000000110100111100011101111101000000000
110000100000000000000110100001110000110000

.logic_tile 7 3
000010100000000000000000000000011110001011100000000000
000000000000000000000011100101011001000111010001000000
101010000110000111100000011011011110010000110010100001
100001000000010000000011010011001111100110110000000000
110000000000000111100010000000011011000111010000000000
010000001110000011000111110101011100001011100010000000
000010101100000011000000001111101110010100110010000000
000000100001000000000010000111001011011000110001100000
000000100000001000000010011000001111000111010001000000
000000000000001111000011001001001010001011100000000100
000000000011000111100000001001100000000110000000000100
000000100000100011100010000001101010101111010000000000
000000000001100111100000010000000000000000000100000000
000000000010001111100011011101000000000010000000000100
000000000000101001000000001111111100010001100010000000
000010100000011111100010000011011101110010110000000000

.logic_tile 8 3
000000100000000000000110001011101100010111100000000000
000010000000001001000010011111011101011011100000000000
101000000000000000000000001000011100101000000000000000
100001001101010000000000001011000000010100000000000000
010000000000000000000111110000011100101000000000000000
110000000000100000000111111111010000010100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010100011000000000010000000000000
000000000000010011100011100101011011110100010000000000
000000000010000000100010100000111101110100010000000000
000000000110000111000010110001000001100000010000000000
000000000000001001010011010000001101100000010000000000
000001000000010000000011000011001000010111110000000000
000010100000101011000000001011111001001011100000000000
000000000001000000000011000000000001100000010000000000
000000000001010000000000000111001101010000100000000000

.logic_tile 9 3
000000001000001101000000000000011111000000100010000000
000000000110011011100011110011011000000000010010000000
101000100001001111000000000111011111001111110100000000
100000000110001011000011100101101110001101010000000100
010010000000111000000000001001001110011111100100000000
010010100000110101000010110111001000101110000010000000
000000001010000001100110001011011010010000100010000000
000000001100000111100100001111001101101000000000000101
000001000000010000000111101101011001011111100000000000
000000100000100101000100001111101011001011100000000000
000000000001000000000111101000001101000001000011000000
000000000000000000000100001011001111000010000010000000
000010000000001000000010101111100000000000000000000000
000000000000000101000000001001101100000110000010000001
000000000001000111010010001011000001000000000000000000
000000001001001111000110100101001111000110000010100000

.logic_tile 10 3
000000000001000011100110010000000000010000100000000000
000000001000101101100011111001001010100000010000000000
101000000000100011000010100011001110010100100000000000
100000000001010000000010110001101011111101110000100000
110000001011000001000000010011101001010001110000000000
110000000000000000000010111011111110101011110000000000
000001001010100000000111010000000001000000100100000000
000010000010010000000011100000001111000000000000000000
000000000010000000010111001011111000011101100000000000
000001000000000000000010111101101101101101010000000000
000000100000000000000011111001011001000001110000000101
000000001000000000000010101001011011000000100010000000
000010100000000011000111111011011110010110100010000000
000000000000000111100111101011100000010101010000000100
000000000000000001000000010011001110010100100000000000
000010100000000001100011110111101111111101110000000000

.logic_tile 11 3
000000100000001000000010101000011110101000000110000000
000000000100000111000000000101010000010100000000000000
101001001000000000000011110111011010000111010000000000
100000100000000000000011100000011101000111010000000000
010000001110100001000111100000001100000100000110000001
110000000000010001100011110000000000000000000000000010
000001000001000001100010101000000001001001000110000010
000010000001110000000110011011001100000110000010000010
000100000000000001000110000101011001001101010000100000
000000000000000111000100000000111001001101010000000000
000101000100100111100010001101001100000000000000000100
000000100000000000000100001101001010000100000000000001
000010100000001111100000000001101000000001010000000000
000000000000011001000000000001110000010111110000000000
000001001001000000000000000111011010001011100000000000
000010100000100000000010010000011110001011100010000000

.logic_tile 12 3
000001101110101001100000010000001101001011100000000000
000010000000010001000010000111001010000111010001000100
101100000000000000000110000011111111001011100000000000
100000000000000000000100000000111111001011100000000000
000110000000000111100000000111001010010110100000000000
000001000001000001100000000101100000101010100000000000
000000000000001011000010101000001001001001110000000000
000000000000000001100100001001011101000110110000100000
000000000100000101100111111001001010010110100000000000
000001000000000000000111101101000000101010100000000000
000001000011001000000010000011011100001110100000000000
000010000000100101000011110000111101001110100000000000
000000100000000001000000010000000000000000100100000000
000011100001010000000010100000001000000000000000000000
000000001000000000000111011011100001001001000000100000
000000000000000000000010001011001010101111010000000000

.logic_tile 13 3
000000100000010101000011101011000000101001010000000000
000001100000000000100011110101101011011001100000000000
101100000000000101100111111001100000011001100000000000
100101000110000000000010000111101000010110100000000000
000000000000000000000111000001111101000110110000000000
000000000000000000000111100000111100000110110000000000
000000000000000001000010100111111011100011100000000000
000000000000000011100100001001111111010100110000000000
000000000001000000000110010111001010010100000000000000
000001000000000000000010000111110000010110100000000000
000000001000000101100110001111001000101101010010000000
000000000001000011000000000011011110011101000000000000
000010001001011111000011110001100000011111100000000000
000010100010100011000010101111001101000110000000000000
000101000000001000000010000000000001000000100100000000
000100100001000101000111110000001010000000000000000000

.logic_tile 14 3
000000000000000011100111101001001010010000100000000000
000000000000001111100000001101111011101000000000000000
000101001011000011100000010001100001010000100000000000
000110000001000101100011001111001101010110100000000010
000000000000000111000011110111011010111000000000000000
000000000000000111100110110000011110111000000000000000
000100100000001111000011100001001100010000110000000000
000101000000100111000010000000011000010000110000000000
000000001011100101100111001111000001010000100000000000
000010100000001001000010011001101010101001010000000000
000001000000000000000010110001011101010000100000000000
000010101000000000000011010011011010000000010000000000
000000101110001001100000010001001010000111010000000000
000000000000100001100011110000101010000111010000100000
000000100000000000000011100111101101101111010000000000
000000001000000000000000001011101000010111110000000010

.logic_tile 15 3
000010100000001011100000000111001011111111000000000000
000001000111010001000011110011011111000100100000000000
101000001000001001000111110111011000101000000000000000
100000100000000001100111110000010000101000000000000000
110000000000000000000010000001000001101111010000000001
100000000000001001000111111101001101001001000000000100
000000000000000000000111111001100001110110110100000000
000000000000000000000110000011001000010110100001000000
000000000000000000000000001001111101101111010000000000
000000100000001111000000001111001110101011110010000000
000000001110000011100010101111011010010110110010000000
000001000000011001100010001101111010100010110000000100
000010100000000001000010000111111111101011000000000000
000100001000000001000100001001011111001010110000000000
000000000110001011100010011001011101010010100010100000
000000100010001111000111011001001101110011110000000000

.logic_tile 16 3
000000000000001111000111100101101100010100000000000000
000000000000001111100100001011110000111100000000000000
000000000001000000000110010111111110110011110000000000
000000000000000000000010110101011001000100100000000000
000000000001010011000011100001001101010111100000000000
000000000000101001100000000001001011000111010001000000
000000000000000000000110011011011101010010100001000000
000000000010101101000110011001001111110011110001000000
000000000001000101100110111111011010010111100000000000
000010001111010111000011011101111111000111010000000000
000000000001011000000110101111001101000111010000000000
000010100010101011000000000101001110010111100011000000
000000000000001001100010011011011100000110100010000000
000000000000000111000010111001011011001111110000000000
000000001100001111000011110111101010110011000000000000
000000000000001011000011001001101110011110000000000000

.logic_tile 17 3
000001000000000000000010000111111100111110100101000000
000000100000000000000010001001010000010110100000000000
101000000000000000000000000111100000001001000000000000
100000000000000111000000000000001100001001000001000000
110000000000001001100010110101001110000010100000000000
100000000001010111000011111101110000101011110000000001
000000100000100000000110000101101010010111100000000000
000000000001000001000000000111101010001011100000000000
000000000000000101000011100011111110101011110000000000
000001000100000000100010111111111001101111010000000000
000000000000100000000010001001101100000100000000000000
000000000001010000000000000101011101101000010000100000
000000000000000011100010011001000000000110000000000111
000000000000001001100111011111101110101111010001100000
000000000000001001100110110000011110101000000000000000
000000000001010001000011010011000000010100000011000100

.logic_tile 18 3
000000000000001111100111110011011001101111000100000000
000000000000001011000011110000011000101111000000000011
101011000100001000000111000011001110010011100000000000
100001001101000101000100000000011110010011100000000000
110000000000001111100000001111011010000010100000000000
100000000101010111000000000111010000101011110000000000
000011100000100101000000011001011101111111110000000000
000010100001000000000010111001001111111000110000000001
000000000010000001000111110111001010010011100100000000
000000000000001111000010010000101010010011100000000000
000100000001000000000000000111001010010110100110000000
000000001000100001000000001011000000010101010000000000
000100000000000001100111010001000001011111100100000000
000010000000001001000110001001001010001001000000000000
000000000001000111000000010011000000000110000100000000
000000001010000000000010010001101001011111100000000000

.ramb_tile 19 3
000000000000000000000011101000000000000000
000000010000000000000000001101000000000000
101001001110000000000011101000000000000000
100010000000101001000100001101000000000000
110000000000000111100000000000000000000000
010000001010000111000000000101000000000000
000000000000000000000111111000000000000000
000000000000010001000111000111000000000000
000101100101001000000000011000000000000000
000011100000001011000011100011000000000000
000000001111011000000000000000000000000000
000000000000000011000000000101001001000000
000000000000100000000010000000000000000000
000000001010010000000000000011001111000000
010001000000000000000000001000000001000000
010010100000000001000000000101001001000000

.logic_tile 20 3
000000000100000000000000011111000000110110110000000000
000000000000000000000010001111001001100000010001000000
101000001110000000000010100101000000000000000100000000
100010000000000000000000000000000000000001000000000000
110000000000000111000111101000011111000110110000000000
110000001000000000100100001011001110001001110000000000
000000000000000000000011110101000000000000000100000000
000000000000000000000011010000100000000001000000000000
000000000000001000000000000000011000000100000100000000
000000000000000101000000000000010000000000000000000000
000000001000000111000011111011000000100110010000000000
000000000000101101000110101101001110101001010001000000
000011100000000000000011110000011100000100000100000000
000000000000001001000111000000000000000000000000000000
000000000001101001000010000011111011000110100000000000
000000000001010001000000001111011101001111110000000000

.logic_tile 21 3
000000000001000001100110111001100000000110000000000000
000000000000000000000010000101001001101111010000000000
101000000000000111000000001000011110001011100000000000
100001000110000000000000000001001001000111010000000000
110010100000000000000000000000011100000100000100000000
110000001000000111000000000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000010000000000000100000000011000000000010000000000100
000010000000000101000000001000000000000000000100000000
000000000000001011100000001011000000000010000000000000
000001000000100111000000001000000000000000000100000000
000010000001000000000010001111000000000010000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000010001010000001100110000011000000101111010000000000
000001000010000000000111110001001010000110000001000000

.logic_tile 22 3
000000001010100000000010100000000001000000001000000000
000000000000000000000100000000001101000000000000001000
101000001110100000000000000111011100010100001100000000
100010100001000000000000001001010000000001010000000000
110000000000100000000010100111001000010100001100000000
110000000001000000000100001101100000000001010000000000
000001000000000000000000000000001000000100101100000000
000000100000000000000000001001001101001000010000000000
000000000000000000000110000111101000010100001100000000
000000000000000000000000001101000000000001010000000000
000001000000000001100000011101001000010100000100000000
000010100000000000000010000011100000000010100000000000
001010000100000001100110110000000001001111000100000000
000010000100010000000110000000001101001111000000000000
110000001110001111100000000011101110000010000000000000
110000000000000001000000001111101101000000000000000000

.logic_tile 23 3
000000000010000000000000010111001001110011001100000000
000000000000000000000010000000101101001100110000010000
101001000000001000000111100001101001110011001100000000
100000000000000001000100000000001111001100110000000000
110001000000000101000110000011101000110011001100000000
010000000000010000000000000000101101001100110000000000
000001000000000000000000000101001001001100110100000000
000000100010000000000010100000101001110011000000000000
000000000000000001100000010011000000010110100000000000
000000000000100000000011100000000000010110100000000000
000000100000001101100110001111101010100000000000000000
000001000000001101000011111101001110000000000000000000
000000000000101000000000010011101100000000000000000000
000000000000000001000010101001001011010000000000000000
110001000000000001000000000001000000010110100000000000
010010100000000000000011110000100000010110100000000000

.logic_tile 24 3
000001100000001001000010101011111000011111100000000000
000010000000000101100000001111101110101111100000000000
101000000001011011100010101111001011010110110000000000
100000000000000111100010101111011000011111110000000000
110000000000000111000011100000000000001111000000000000
110100000100001111100100000000001000001111000000000000
000000001110000101100000010011011100111111100000000010
000000000000000000000010100101011001111101010001100001
000000000000000000000000000111111000011111100000000000
000000000000001001000000000101001110101111100000000000
000000001110000001100010010000000001001111000100000000
000000000000000000000010000000001100001111000000100000
000000000000000111000111101101100001100000010010100100
000000000000000000100100000101101001000000000001100101
010000000000000000000010000011101101111111110000100000
010000000000000001000010000001101001101101010000100001

.ipcon_tile 25 3
000000100001000000000111100101101100110000110000001000
000011000000100000000000000011100000110000110001000000
000000000000100000000000000101011010110000110010001000
000000000001011111000000000111000000110000110000000000
000010100101010111000110101101001010110000110000101000
000000000000101111000111101111100000110000110000000000
000000001110000011100000001101001110110000110000101000
000000000000001111100011000111110000110000110000000000
000000000000001011100111100011101000110000110000001000
000000000000001111100000000011110000110000110000100000
000001000000001000000111110011111100110000110000001000
000010100000001111000011110111100000110000110000100000
000010100001101000000011101101101100110000110000001000
000000000000101111000100001111010000110000110010000000
000000001110001111000111001001111110110000110000001000
000000000000000011100000000111000000110000110010000000

.ipcon_tile 0 4
000000000000000000000000000000011100110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000000000110000110000000001
000000000000000000000000000000011100110000110000001000
000000000000000000000000000000000000110000110000000010
000000000000000000000000000000011110110000110000101000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000011110110000110000001000
000000010000000000000000000000000000110000110000000100
000000010000000111100000000000011100110000110000001001
000000010000001001000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010
000000010000000111100000000000000000110000110000001000
000000010000001001000000000000000000110000110000000010

.logic_tile 1 4
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
101001000000000000000111100000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000100000000000000010000000001000000100100000000
110000000000000000000011110000001011000000000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000100000000001011000000000010000000
000000010000000000000000000111000000000000000100000000
000000010000000000000000000000100000000001000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010101000000111111001101110010100000000000000
000000010000000101000011010111100000111100000001000000
110000010000000001000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000001000000000000000010110111011001010111100000000000
000010000000010000000010101101101110000111010000000000
101000000000001011100110010011101100010111100010000000
100000000000001011100010001111011001000111010000000000
110000000000001000000010001111011011010111100000000000
110000000000011111000000000101011101000111010010000000
000010000000000111100000000001011101010111100000000000
000001000000001101100010110111111010000111010010000000
000000011110001000000000001001101011000000010000000000
000000010000000111000011111011101001100000010010000000
000010010000000011100010000111100000000000000100000000
000000010000000111000111110000100000000001001000000000
000000010000001011100010000011111100001001010000000000
000000010000001111100010000000011110001001010000000000
010000010000000011100010001011001101000110100000000000
010000010000001111100011100111011111001111110000000000

.logic_tile 3 4
000001000000001001100000011011111001001001010000000000
000000000000000001100011000001001010000000000000000000
101000000000001101100000001000000000100000010000000000
100000000000000001000011000111001100010000100000000000
110011000000000101000000011101001110000000010000000001
110000000000000001000011100011101000100000010010000000
000000000000100101000000010001100000000000000100000000
000000000001000000100011100000100000000001000000100000
000000010100000011100111000111111010000110100000000000
000000010000000001100111010101111101001111110000000000
000000010000001001100110001111001100000000000000000000
000000010000000011000011111011001000000110100000000000
000000010000010001100111111101001101001000000000000000
000000010000001011000011100111011101010100000000000000
000000010000100011100011100111101000000110100000000000
000000010001001011000011011111111010001111110000000000

.logic_tile 4 4
000010000000011001100000000000011000000100000100000000
000000000000000001000010000000010000000000000000000000
101000000000100000000011111101111011000000010000000000
100000001111010000000111011111101100010000100000000000
110000000100000001000010010000000000000000100100000000
110000000000000000000111000000001010000000000000000000
000100001100001101000111011001011110010100000000000000
000100000000001011000011100101010000111100000000000000
000010110000000111100111011101001100010111100000000000
000000011010000000100011111101101001000111010000000000
000001011010000001100010000011000001001001000000000000
000010110001011111010000001011101101101001010000000000
000000010010000000000111000111111101000000010000000000
000000010000000000000100001101011100100000010000000000
000000010000001011000111001111111000000000010000000001
000000010000000001000111111101011000100000010000000000

.logic_tile 5 4
000000000000001111100110110001011010010111100000000000
000000000010011011100011001101001100000111010000000000
101000000000000000000000000001011011010111100000000000
100000000000000000000000001101111111001011100001000000
110000000010000101000010111001011101001000000010000000
110000000000001101100011101011101010101000000001000000
000000100000101001100111000000000000000000000000000000
000001000000000111000110100000000000000000000000000000
000011110000000001000000000000001100000100000100000000
000001010000001111100000000000000000000000000000000100
000000010000000111000111101000000000000000000100000000
000000010000000000000011000111000000000010000000000000
000000010000000000000011100111111100001000000000000000
000000010000000000000000000101111000010100000000000010
000000010000001111100000001011011110010000000000000000
000000010000001101100011001101001010110000000010000000

.ramt_tile 6 4
000000000000000000000011110001101110000000
000000000000010111000011100000000000010000
101000000000000001100000000011011110000000
100000000000000000100000000000110000010000
010001000110000001000000000111101110000010
010000000000000000100000000000100000010000
000001000000010001000000001011111110000000
000010000000100000100000000011010000010100
000011111000101000000010001011001110100000
000001010000000111000110001011100000000000
000000010000001111000000011101011110000000
000000011110000011100011010111010000010000
000100010001110000000000010111001110100000
000010010011111001000011010011100000000100
010000010000001000000010010001011110000000
110000011100001011000111001001010000110000

.logic_tile 7 4
000001001011001101000110001111011100011101010000000010
000010001110000101000010011111011100000110100001000100
101010000000100001000010100000000000000000100100000001
100000001111010000100011100000001000000000000000000000
110011000000000000000011111011001010110100010000000000
010000001100100000000010111001111000111100000000000000
000000000000000111100000010101101001110001110000000000
000000000000001111100011001111011000110000110000000000
000001110000000001000111001001011110001101000010000000
000011111010001001000011110111101111001100000010000000
000000010000101000000010000000000001000000100100000010
000000010110001101000100000000001001000000000000000000
000000011010100000000011010101101101001011100001000000
000000010000010001000110110000101100001011100000000000
000000010000000011000010001011001011010001100000100001
000000010000001111100000001011011010110010110000000010

.logic_tile 8 4
000010100001011001000000010011001011101001010000000000
000001000001000011100011100001111100011001010000000000
101000000100001000000111100011111011110100010000000000
100010001110000001000000001101001100111100000000000100
010010000000000001000111000011011010010111100001000000
010001000001010000000110010111001011101111010000000000
000000000000000001000010100011111101111000110000000000
000000000001010111100111101101101001100000110000000000
000001010000000011100111010000000001001111000110000000
000010010000000000100010100000001000001111000000000000
000000011000000001000000010111101111000110110000000000
000000010001010001100011110000011110000110110000000000
000000111000000111100010001111111010000110110000000000
000000010000000000100000001101111101001111110000000000
000000010000001011100000010101011100101001010000000000
000000010000011101000011000001001011100110100000000000

.logic_tile 9 4
000000000001000000000111110111101000110100010000100000
000000001110000000000010000011111110000000000010000000
101000000001010000000111111011001000010111100000000000
100000000000001001000010100101111101101011100000000000
110001000000000000000000010000001101001100000000100011
110000100000000000000010000000001000001100000001000001
000000000000001101100010101011101100000000000010100000
000000000000000111000100001111100000000001010000000001
000000010001001001000010101011101111010111010100000001
000000110001110101000110010101001011101011010000000000
000000010000001101100110100001111111010111110100000100
000000011100100101000011110111101101100010110000000000
000010010001011101100111001001111110101101000010000000
000001011111111011000100000011111100011101000000000110
000000010010000011000000010000001100010100000000000010
000000010000000000000010101101010000101000000000000001

.logic_tile 10 4
000001000000100101100111111111111000101000110110000000
000000100000010000100111100001111001000000110001000000
101000000000001000000111000000000000000000000110000000
100100000000001011000100001001000000000010000000000000
110000000000000000000000001111011111100000000010000000
110010100001011011000000000111001101100110000010000010
000100000000000000000111100011111010000001010000000000
000100000001010000000100000000010000000001010000000000
000000010110100000000011100000001100000100000100000100
000000110001010000000011010000010000000000000000000000
000000010000010001000010010000011100010100000000000000
000000010000101001000010000001000000101000000000000000
000010111011011000000010000101011100110110100100000000
000001010000000001000100000000001101110110100010000001
000000011110000111100000000011100001001001000000000000
000000010000000101000010000000001101001001000000000000

.logic_tile 11 4
000000000001001101000111010001000000010000100000000000
000000000000100101000011101001001111110110110000000000
101000000000101000000111110000000000000000000100000000
100000000001011011000010001111000000000010000000000000
000001001000101101100000001000001011001011100010000000
000000101101000001000000000011001000000111010000000000
000000000000000000000000011001001011010000100010000000
000000000001010000000010101101001001101000000001000001
000000011010001001100110001000001101000110110000000000
000010110001001111010010011011001111001001110000000010
000000110100000000010000010011001100010001100000000010
000000010000001111000011111001101101110001110001000000
000010110000000000000110110111100000000000000100000000
000001011001110001000010000000100000000001000000000000
000000010000000000000010010111111000010111110000000000
000010110000000000000010010111110000000001010000000000

.logic_tile 12 4
000000000000100111100110110000011000000100000100000000
000000000000010000000010000000010000000000000000000000
101001000010000101000011001000011011001011100000000000
100000100000000000000000001101001000000111010000000000
000000101010010001100010001011111010010110100010000001
000000000000010000000000001011100000010101010000000000
000100000010000111100011100101011110010100000000000000
000100000000000001000010011011100000010110100000000000
000011011010000000000011000000000000000000100100000000
000011010000010000000100000000001001000000000000000000
000010110000001000000011110101111100010111110000000001
000001010000000001000110001001100000000001010000000000
000000010000001101100000000000011110011101000000000000
000000010100000001000000000111001010101110000000000000
000001010000001011100000000000011010010111000000000000
000010110000000101000000000111011000101011000000000010

.logic_tile 13 4
000000001000000000000011111011000001110110110000000000
000000100000000000000110000011001111000110000000000000
000000000000010011100110011011100000001001000000100011
000000001000100000100010011001101001101001010011000111
000000001010000000010111000011011001101100000000000000
000000000100011111000100001101101001101000000000000000
000000001100000000000000001000001111011100000010000000
000000000000100000000010111101001101101100000000000000
000010110001110111100010000000011111010100100000000000
000001011000010000100010111001001110101000010000000000
000000010001010000000111010111001100111110100010000000
000000010000001101000011010101110000000001010000000000
000000010000000101000010101000000001100000010000000000
000000110001010000100100000011001111010000100010000000
000000011000001011100010100011001110101000000000000000
000000010000000011000100000000110000101000000010000000

.logic_tile 14 4
000010101010000111000000000001000000000000000101000111
000001000000001001100000000000000000000001000000000100
101000100001011111100000010001111101011111110000000010
100001000000100111100011111011111101010000000000000000
110000000000000111100010100000000000000000000100000010
100000000010100000000100000101000000000010000000100100
000110000001000000000000011000011000000010100000000000
000000001010000000000010100001000000000001010000000001
000001011011000000000010100011101101011100000000000000
000010010000000000000100000000111101011100000000000010
000000010000000101000111000000011111110011000000000000
000000010000100000110010110000011100110011000010000000
000001010000000000000000000000011110000100000101100010
000010010000000000000000000000010000000000000000000010
000000010000000000000010101001001011100000000000000000
000000011110000000000010001101011100000000000010000000

.logic_tile 15 4
000000000000100001100000001000000001100110010000000001
000001000001000000000000001011001011011001100000000000
000011101010001000000000001011111000110011110000000000
000011100010100101000011111011011101000100100000000000
000000001000010000000110100000000001100110010000000000
000000100000100000000000001111001011011001100000000000
000000000000000001000010101101100000111111110000000000
000001000000000000100110010111100000000000000000000000
000001010000000011100011101000000001100110010000000000
000010011010000000100000001101001000011001100000000000
000000010000000000000010010101100001100110010000000000
000000011110001101000011100000101111100110010000000000
000001010110000101000010100011000000101001010000000100
000010011100000000000100001101000000000000000001000100
000010110000011000000000011111011010001111110000000000
000001011000000111000011111101001000001001010000000001

.logic_tile 16 4
000000000000001111100110100000000000000000001000000000
000000001100000101100000000000001000000000000000001000
000001100000001000000000001111101011010010001010000000
000010000000100101000010011101001101011110110000000011
000010001011010111000000010001001001001100111000000000
000001000010100000000010100000101100110011000000000010
000010100000000101100000001011001000011011001010000000
000100001000000000000010011101101000001110010000000010
000100110000100111000000011011101000010010001010000000
000000010000010000000011101001001110011110110000000000
000000010001011001010010101011101000010010001010000000
000000010000101111000110001101101011011110110000000010
000000010000000101000000001011001001010010001000000000
000000010000000111100000001001001000011110110000100000
000000010101000111100000001101101000011011001000000000
000000010000000000000000001101001110001110010000000010

.logic_tile 17 4
000000000000000000000010101000001100101111000100000000
000001000000001101000111100011001101011111000000100000
101000000000000101000000001001001101000110100000100000
100000000000000000100011100001101011001111110010000000
110000000010000000000000001011001101101111110000000000
100000000000000000000011100111011100101101010000000010
000000000000000001100010100111111010010111100001000000
000000000000000000000110110111111011001011100001000000
000000010001011101100011110111001000000110100000000101
000001010000000011100110000001011001001111110000000000
000010110010000000000000011111001110110111110000000000
000001010010000001000011000111101100110001110010000000
000010010000001111100011100011000001101111010100000000
000001010000000011000100000111001010001111000000100000
000000111010001101100110001001111100101001010000000000
000000010010000111100010111111110000101010100010000000

.logic_tile 18 4
000000000000000000000000000000000001000000100100000000
000000001000000000000000000000001001000000000000000000
101000100000001111100000011111000001101001010010000010
100000000000100111100011101101101101011001100000000101
110000100000100111100000000000011000000100000100000000
010000001001001001100000000000000000000000000000000000
000000000111100111000110100101011011110011000000000001
000000000000110101000010100111011111000000000000000000
000011110000000001000000001101111100010110100010000100
000001010000000000100010010101010000010101010011100000
000000010000000000000011100000011110001011100000000001
000000011100010000000100000101011100000111010000000000
000100010001001000000110101000000000000000000100000000
000000010000100001000100000111000000000010000000000000
000000010001000111100111110001100000000000000110000000
000001010001000000100110000000000000000001000000000000

.ramt_tile 19 4
000000010001000000000000000000000000000000
000000011110000000000000000000000000000000
000001011000010000000000000000000000000000
000000110000000000000000000000000000000000
010000000001000000000011100000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010110000000000000000000000000000000000
000010010000010000000000000000000000000000
000010110000100000000000000000000000000000
000000010000010000000000000000000000000000
000100011010000000000000000000000000000000
000000010011000000000000000000000000000000
110000010000000001000000000000000000000000
110000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000001000111100000000000000000100110000010
000000100000000000000110010000001011000000000000000000
101000001010101111100111000111011001111111100000000000
100000000010010011100111110001011101111101010001000100
010010000000000111100011111001011001000110100000000000
010001100000001001000110000011111000001111110000000000
000000000000010000010111000000000000000000100100000010
000000000110000000000110100000001100000000000001000100
000010110000000111100000000001101011110010100000000100
000000010100000001100000000000001111110010100000000000
000000010110010000010010000111011000111111000010000110
000000010000001111000000000111011011111111010000000000
000001110000000001000000001111111111000110100000000100
000011011010000001000000001101011100001111110000000000
000001110000001000000110001011001010000010100000000000
000010110001001001000011111101000000101011110000000000

.logic_tile 21 4
000000100010000111000000000000000000000000000000000000
000001000000010000100000000000000000000000000000000000
101000001100000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001111001110100000000
000000000000000101000010011101001111110110110000100000
000100010000010000000000000000000000000000000000000000
000010110000010000000011110000000000000000000000000000
000011110000000000000000000111100001110110110000000100
000011110101000000000000000000001011110110110000000000
000000010110000001100000000000000000000000000000000000
000000011110000000100000000000000000000000000000000000
010000010000000001000000011000001110000110110000000000
100000010000000000000010100101001000001001110000000000

.logic_tile 22 4
000010100001010000000111000000011001111110110000000100
000000000000100000000100001111011010111101110000000000
101000000110001101000010111011000000101111010100000001
100000000000001011000110111101101001001111000000000001
110000100000000000000111101101100001101111010110000001
100001001000000000000110011001101111001111000000000000
000000101111010001000010111000011011000100000000000000
000000000000000101000011010101011000001000000000000000
000000110100000000000010000001111011010000000000000101
000000010000000000010011000000001011010000000000000100
000010111110000000000000001000001110100011110100100000
000000010000100000000000001101001101010011110000000100
000000010001010001000110000001100000101001010000000101
000000010000100000100000001111100000000000000001000000
000000010000100000000111100001101010101011110100000001
000000010000010000000100001101010000000011110000000010

.logic_tile 23 4
000000001100000000000110000000000001000000001000000000
000000000000000000000010110000001100000000000000001000
101001000010101000000000010111011100001100111000000000
110000100001001001000010010000100000110011000000000000
000000000000000001100000010111001001000001000100000000
000000000000000000100011111001101010101101010000000000
000000000000010101000011110001011010000000010100000000
000000000010100000100010011001101100010110110000000000
000000010100000001100000001101111111111111010010000101
000000010000000000000000001111101101101111010001100000
000010010000001001000000000101101111110001110000000000
000000010000001011000010010000101111110001110000000000
000000010001010001100110011101011111111111110010000100
000000010100000000100010001001101000011110100000100000
110000010000001000000010001101011001111111000000000011
100000010000000011000010000111011100111111100001100000

.logic_tile 24 4
000010000000000000000000011011101010101111010010000010
000001000000000000000011111001001001011111110001000101
101000000000010000000111001101011001111110100000000010
100000000100100000000110101001011100111101110011000001
000000000000000011100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001110001101100110000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001011000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000010010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010001010000000000001000011010111101010100000000
110000010000000000000000000101010000111110100000100000

.ipcon_tile 25 4
000001100000000000000000000000001100110000110000001000
000011000000000000000000000000010000110000110000100000
000000000000000000000000000000001110110000110010001000
000000000000000000000000000000010000110000110000000000
000010100001000000000000000000001100110000110000001000
000000001110000000000000000000010000110000110001000000
000000000000000000000000000000001110110000110000001000
000000000000000000000000000000010000110000110000100000
000000010000000000000011000000011100110000110000001000
000100011010000000000000000000000000110000110000100000
000000010000000011100000000000011110110000110000001000
000000010000000000100000000000000000110000110000100000
000000010000000000000011000000000000110000110000001000
000000010000000000000000000000000000110000110000000100
000000010000000011100000000000000000110000110000001000
000000010000000000100000000000000000110000110000000100

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000010000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000010000000100000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000001100000000000000001000000001000000000
000000001000000000000000000000001101000000000000001000
101000000000000001100110010000011100001100111100000000
100000001100000000000010000000011000110011000000000000
110010000000000000000000000111001000001100111100000000
010000000000010000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000010
000000000000000000000000000000100000110011000000000000
000000010101000000000000000000001001001100111100000000
000000010000100000000011110000001100110011000000000000
000000010000001000000000010000001001001100111100000000
000000010000000001000011010000001000110011000010000000
000000010000000000000110010000001001001100111100000000
000010010000000000000010000000001001110011000000000000
000000010000000000000000000000001001001100111100000000
000010110000000000000000000000001001110011000000000001

.logic_tile 3 5
000000000101001001000010001111111000010000000000000000
000000000000100001100011100101011100110000000000000000
101000000000001000000110000111101011000001000000000000
100000000000000001000000000111011101000110000000000000
110100000000000001000010110001000000000000000100000000
010000000000000001100010100000100000000001000000000100
000001000001010001100000000001001110001001010000000000
000010100000100000000000000011001011000000000010000010
000010010000100001100110100101000000000000000100000000
000000011010000101000011110000000000000001000000000000
000000010000000011000111000111101010000000000000000000
000000010000000000100000001011100000010100000000000000
000000010100001011010011000000000000000000100100000001
000000010110000011100100000000001001000000000000000000
000000010000000111000110100111011001000110100000000000
000000010000001111000000000001101100001111110000000000

.logic_tile 4 5
000000100011000111000000000111100000000000000101000000
000000000100100000000010100000000000000001000011100110
101000000000101111100000011111011110010111100000000000
100000000001010011100010000101001100000111010000000000
110000100000100001100000000011011101000000010000000000
110001001011010000000000000101101001010000100000000000
000000000000001000000000000000000001000000100110000010
000000000000001011000000000000001111000000000010000101
000000010000000111000010100001100000000000000101000001
000000010000000000000100000000000000000001000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010010000111100111000001000001001001000000000000
000000010000000000000111011001001000101001010000000000
000000010000001111000000000000000000000000100100000100
000000010000000111000011110000001111000000000010000001

.logic_tile 5 5
000000000011010000000111001011101110010111100000000000
000000000000010111000010011001111001000111010000000000
101000001100100111000010110001111100001000000000000000
100000000001000000000111000101111110010100000000000000
110010100001110011100000010000011110000011110010000000
010000000000100101100010100000010000000011110001000000
000000000000000000000110100111001011000000010010000000
000000000000000111000000001101001001010000100001000000
000010010100000000000000010000011010000100000110000000
000010010000010000000011110000000000000000000000000000
000000011010000000010111100000000000000000000000000000
000000010000000000000110110000000000000000000000000000
000000010000000111000000010001000001100000010010000000
000000010110000001100011100001101011000000000000000000
000000010000000000000000011000000000000000000100000001
000000011100000000000011000001000000000010000000000000

.ramb_tile 6 5
000000000000001111100000000001011000100000
000000010000001011100000000000000000100000
101000000000001001000110100001101100000000
100000000000001011100100000000010000100000
110000001010100111100010000111111000001000
110000100001010000000000000000000000010000
000100000000010111100000011011001100000010
000100000000000000100010011111010000000000
000010111111111000000000001101111000000010
000001011010011111000010010101100000000001
000001110000001111000000001101001100010000
000011110000100011100000001001110000100000
000000010000000000000111000111011000000001
000000010000000111000100000001000000000001
110000110000000000000000011101001100010000
010001010000001111000011000011010000100000

.logic_tile 7 5
000000000101001000000000001001100000111001110000000000
000010000000001011000000001001101100100000010000000010
101000000000000111100110110001100001100000010000000000
100001000000000000100111010101101101110110110000000000
010000000011000000000010001011111010100001010000000000
110000100000100001000100001001001000111001010000000000
000100000000000111100110011011011010111101000110000000
000000000100011111100010110001111100111101010000000000
000110010110001111000000001111111011111000110000000000
000001010000000011100011011001001111100000110000000000
000000010000000001000111110001101110111000100000000000
000000010000000001100110110000111110111000100000000000
000100010000010000000111111111011011100001010000000000
000000011000011111000111001001101110111001010000000000
110000010000001001100011001101111101111001010000000000
010000010000001001100111111101011111111010100000000000

.logic_tile 8 5
000000000100000101100000010101000000000000001000000000
000001000001010101000010100000101000000000000000000000
000000000000000000000010101101101000100001001000000001
000001000000000000000000001111001010000100100000000000
000011101011011011100010110101101000001100111000000110
000001000110101111000011110000101010110011000000000000
000000001010001101100000010011101001001100111000000010
000000000000000101000010100000101010110011000000000000
000001010000001000000000010001001000001100111000000000
000000010110001111000011010000001011110011000000000011
000000010010000000000111100001001001001100111000000100
000000010000000000000010100000101101110011000000000010
000000110010000000000000010001101000001100111000000010
000011110010000000000010010000101101110011000000000000
000000110000000000000000010011001000001100111000000000
000001010110000000000011000000001111110011000000000001

.logic_tile 9 5
000000000000001000000000000101011010000000100010000000
000000001110001001000010100000011100000000100010000000
101000000000001000000000000001001111001000000010000000
100010100000001001000000001111001011001110000011000000
110000100000111000000000001000000000100000010000000000
000000000000011001000010100001001001010000100000000000
000000000110000011100010110011100000000000000110000000
000000000000000000000010010000100000000001000000000000
000000111100001101000000000000001101110000000000000000
000001010110011011100000000000001011110000000000000000
000000010000000101000010100000011010000100000100100000
000000011010000000100111000000000000000000000000000000
000000010000000111100000011000011100101000000000000000
000000110001010000100011001101010000010100000000000000
000000010100000000000010001111011110010111100000000000
000000010001010000000000000011011011011011100000000000

.logic_tile 10 5
000000000001010000000000010000011000000100000101000000
000000001011100001000011110000000000000000000000000000
101000100000000111100111000101011111010100100000000000
100001000000000111100000001111001110111110110000000000
110011000001010101000000001000001100101000000000000000
110011000000001111000000001111010000010100000000000001
000000000000010011100011101101100001100000010000000000
000000000010100001100000000101001111111001110000000000
000001110000100000000011101001111110111100010000000000
000011111100010000000100000001111110101100000001000000
000000010000000000000010000001011011010100100000000000
000000011100000000000011001111011101111110110000000000
000000011000000111100111011111000001111001110000000000
000000010000000000100010011101101101101001010000000000
000000010001000011000110000101101000110001110000000000
000010010000100001000110100101111111110111110000000000

.logic_tile 11 5
000010000110100000000111101111101000000100000000000010
000000001100010000000000000001111100010100100010000001
101000000000001111100000000011011111100000000010000000
100000000000000001100011111011011111100110000001000000
010000000001110011000010001111011111000001110010000101
110000000101100000000100001001011011000000100000000000
000000000000000000000011111000001010101011110001000000
000001000000001111000111000111000000010111110000000000
000011110000001000000011101000000000000000000100000000
000011011010001001000000001011000000000010000000100001
000000010000001000000000001000000000000000000100100010
000000010000001001010010001101000000000010000000000010
000001010001001000000010101101111110000001010000000101
000010110000101001000000000011011100000001100010000000
000001010001001000000010111011001111100000000010000000
000000110000100111000010010001011111100110000000100000

.logic_tile 12 5
000000000000000111100111101001001110000000000000000000
000001001101001101010110111101001101100000000000000000
000001000000000111000111100001001100000111100000000000
000010101000100000100000000011001011100111110000000000
000000000000110111000000000011001000001111100000000000
000010000000111011000010110001111001011111110000000000
000000000000000101100010001001011010110111110000000000
000100001000001101000100000111001011110001110000000000
000010010000101101000010110101101010111110100000000000
000101011100010011100111010101011000111101100000000000
001000010000100000000000001001001000101111110000000000
000000010000001101000010111001011010101101010000000000
000000011000101000000000001111001010011110110010000000
000000110101001011000011110011111000101110110000000000
000100010000000000000000000001011101010111110000000000
000100010000100001000000001101011000101111010000000000

.logic_tile 13 5
000000001010101111000000000000011100101000000000000001
000000100000010101100010001001010000010100000000000010
101000000010000101100111000011001011001010100000000000
100000000000000000000100001101001111111010100001000000
000000000001110101100000000111011001000111010000000000
000000000000110000000011101011011010111111110000000000
000000001100000111000111100101101100000111100000000000
000000100000000000000100000111111000011111010000000000
000000011110001000000000000000011110111100110100000000
000010110000000011000010110000001000111100110010000000
000000010001010101000111001000000001100000010000000000
000000010100000000100000000001001100010000100010100000
000001010000000000000111100000001110000011000000000000
000010010000001101000100000000001101000011000000000000
110000010000001011100000011111000001110110110000000100
110001011110000001000010000001101100000110000000000000

.logic_tile 14 5
000000100110000001000000011000001011001001010000000000
000011100001001111100010100111011001000110100000000100
000001000001000111100111110001001100000011110000000000
000000100000000000000010100111010000101010100000000000
000000000000010000000010000011011110000010000000000000
000000001001010000000111011101011100000000000000000100
000010100000001000000000000001000000100000010000000001
000000001111011111000000000000101101100000010000000010
000001011110001001100010111001100001001001000000000000
000010010000001001000111011011101001010110100000000000
000000110000010000000000000001111110011011000000000000
000000011000000000000010111101101000110011000000000000
000000010000100000000000001001111001010011010000000000
000000010101000001000000001001101101110011000000000000
000000010001010101000000011001000000110110110000000000
000000010000000000100010000101101101001001000000000000

.logic_tile 15 5
000000000000000000000000000001100000000000000000000000
000000000000000111000000000001000000101001010010000000
101000000000000111100000001000000001100110010000000000
100000000000000000000000000011001101011001100000000000
110000100000001000000000000101011100101010100000000000
110001000001010101000000000000010000101010100000000000
000000100111001000000000001000000001100110010000000000
000000000100000101000000001011001010011001100000000000
000000010000011000000000001011100000111111110000000000
000000010000100001000000000011100000000000000000000000
000000111010000101000110000000001111110011000000000000
000000010000001101100000000000001101110011000000000000
000010011011010101000111000000011100110011000000000000
000000010110100000100100000000011100110011000000000000
000100010000001000000000001000000000000000000100000000
000100010001011011000000000111000000000010000010000001

.logic_tile 16 5
000000001101110000000110100111001001010010001000100001
000000000000110000000000001111101010011110110000010000
000000000000001000000000010111101000010010001000000000
000010100000100101000010101011001001011110110000100000
000010000000001000000010010011101001011011001000000001
000001000000001111000110101111001111001110010000100000
000000000001010101100000000101001000010010001000100001
000000000000100000000000001011101011011110110000000000
000000010000000000000010100111101001011011001000000000
000000010000000000000000001111101101001110010000000100
000000010000010101000111010111001001001100111000000000
000000010000100000100010010000001101110011000000000000
000010110000001101100010110111001001001100111000000000
000001010000001111000011000000001000110011000000000000
000000010000000111100111000001101000001100111000000000
000000010000000000000110110000101010110011000000000000

.logic_tile 17 5
000010100000001000000010110111001101000110100000000000
000001000000000111000110011111001110100000110000000000
000000000000000101100110110011100000100110010000000000
000000000010000000000010100000101011100110010000000000
000010100000001000000010100011101000011001100000000000
000001001110000111000110110011011001011010010000000000
000001000111000000000000001111101010101001010000000000
000010000000100000000000001001010000101010100010000000
000000010000110111100010101011001010101111100000000000
000000010000111101000000001001101011100000100000000000
000000010000000001000010011111001010101001010010000000
000000010000000000100011100001010000101010100000000000
000010010111010001000011000011001010001010000000000000
000000010000111111000100000111011111000111100000000000
000000010000000111000000000001001111000010010000000000
000000010000000000100000000011011101001011010000000000

.logic_tile 18 5
000010100100010000000000000001111111010111000100000010
000110001100101001000000000000001010010111000000000000
101000100000000011100000010011011100101100010100000000
100000000000000111100010000000001011101100010000000010
110000000000001000000000011000011110010111000100000010
100001001010001111000011011011001000101011000000000000
000000001000000111000010001000011000000111010100000000
000001000000000000100000000111011010001011100000000100
000000010001000000000000001000011110001110100100000000
000000010000101111000000001111001110001101010010000000
000010010001010111000111101000011001010011100100000000
000001010000100111110110000011001110100011010001000000
000001010000110111100010001111001110010111110000000000
000000010001110001000010001101010000000001010000000000
000001011111001000000111001000001110111001000100000000
000000010010000011000100001011011011110110000010000000

.ramb_tile 19 5
000000000000000111100000000000000000000000
000000010001000000000000000111000000000000
101000001101000000000000000000000000000000
100000000000100000000000001011000000000000
110000000000000111100011100000000000000000
010000000010000000100100000101000000000000
000001000001000111000000001000000000000000
000000100000100000100000001111000000000000
000000011001000111100111011000000000000000
000000010000000000000011110101000000000000
000010110000000000000011100000000001000000
000000010000000000000000000011001101000000
000000010000001011100000000000000001000000
000000010000000011000000001101001111000000
110001010000100011000010000000000000000000
110000110001000000100110010001001110000000

.logic_tile 20 5
000100100010010001000000000101101100010111100000000000
000001000110000000100010001011001110000111010010000000
101001000000001000000000010001100000000000000100000000
100010100000000111000010000000000000000001000000000001
010000000001000111000000001000000000000000000100000000
010000000110100000000000000111000000000010000001000000
000000001100101000000110000011011101010111100000000000
000000000001010101000100000011101111001011100000000000
000000010000011111000111100011011101110010100000000000
000000011010000101100111100000101011110010100001000000
000000010100100001000000000101011000010111110010000000
000000010010011101000000000001010000000001010000000000
000000010000000111100010000000000000000000100100000000
000010110000000000000100000000001100000000000000000000
000001010000100111000000010000001110000100000100000000
000010110000000000000011110000010000000000000000000001

.logic_tile 21 5
000011100000000000000010110101101100111111000010000000
000010100001010000000010000101101011111111010000000100
101001000000000000000000010000000000000000000000000000
100010000000000000000011010000000000000000000000000000
110010000000000011100110101011100001000110000000000000
010001001010000000100011111011001001101111010000000000
000000000000000011100000000111100000000000000100000001
000000000000000000100011110000000000000001000000000110
000010010000000011100000010111000001100110010000000000
000010010000000000100011101001101010010110100001000000
000000010000001111000111000111111101000110100000000000
000000010000000111010111101001101101001111110010000000
001000010000000000000000000000001010000100000100000000
000000010010000000000011110000010000000000000000000100
000000010000010111100010000000000000000000100100000011
000000111000000000000100000000001111000000000000000000

.logic_tile 22 5
000010000001011111000110000001000000101001010100000000
000000000000000111000100000011001101110110110000000000
101000000000000001100000000101011100000010100000000000
100000000000000000000000001101011010000000010000000000
000000001010001111000000010101101011101100010010100010
000000000000000001000010010000011111101100010000100001
000000001110000111100000000111100000100000010001100011
000000100000001111000000001001101111110110110011000000
000000010000001000000000010000011100000011110000000000
000000010000100001000010100000000000000011110000000010
000000010000000101000111000111000001100000010000000000
000000110100001111000110100111001110010110100000000000
000000010001000001000000010001100001110110110000000100
000000010000101111000011110000001100110110110000100001
010000010000000000000110111001000001000000000000000000
110000010000100001000010101111001101100000010000000000

.logic_tile 23 5
000000000000000000000010100101100001111111110000100100
000010000000000000000000001011101111111001110000000110
101100000100000101000110000111100000010000100000000000
100000000000000000100000000000001011010000100000000000
000000000000000101100110010001100000010110100000000000
000000000000000000000010001011100000000000000000000000
000000000000100000000000010111000000000000000100000000
000000000001000000000010000000100000000001000000000000
000000010000000000000010011000001100111000100000000000
000000010000000000000111000011011011110100010000000010
000000110001001000000000000000001010001100000000000000
000001010000001011000000000000001001001100000000000000
000000010000000000000110101001111000000001010000000100
000000010000000000000000000111100000010111110000000011
010001011101110001100011101111100001101001010100100101
100010110001110000000100000001001001110000110010000011

.logic_tile 24 5
000010100001000000000000000000000000000000100110000000
000000000000100000000000000000001111000000000001000000
101000000001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000111100000000011000000010110100000000000
000000000000000000000000000000000000010110100000000000
000010110001011000000000000000000000000000000000000000
000000011110000001000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010001010000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000010110000010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000011110000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000001011100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000101000000000111101101000001000000000000
000000000000000000100000000111011010000110000000000001
101000000000000001000011101011001010010111100000000000
100000000000000000100000000001001000000111010000000000
110000000000000001100000001001101110010111100000000000
010000001010000000100000001111101111001011100000000010
000000000001010001100000011000000000000000000100000000
000000000000100000000010111101000000000010001000000000
000010000000000000000110000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000010000000000001100000010000000000
000000000000001001000100000111001101010000100000000000
000010100000001001100111000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000001000000010000000000000000000000000000000
010000000000001011000100000000000000000000000000000000

.logic_tile 2 6
000000001100000001100000000111001000001100111100000000
000000000000010000000000000000000000110011000010010000
101000000000000001100000010000001000001100111100000000
100000000000000000000010000000001000110011000000000010
110000000000000000000110000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111110000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000011000000001100110011000010000000
000000000000011000000000000000001001001100111100000000
000000000000100001000000000000001000110011000000000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001001110011000000000000
000000000000000000000110000111101000001100111100000000
000000001110000000010000000000100000110011000000000000

.logic_tile 3 6
000000000000000001000000001111011000010111100000000000
000000000000000001000011111011111000001011100000000000
101001000000000101100110111011111000000110100000100000
100010100000000000000011010001111100001111110000000000
110000000001010111000000010001000000000000000100000000
110000000100000001100010100000000000000001000000000000
000010000000010000000000000101000000000000000100000000
000000000000100000000000000000000000000001000000000000
000000000000000111110000001111101010010111100010000000
000010000010000000000000001111111000000111010000000000
000000000000000000000000000000001000000100000110000000
000000000000000000000011000000010000000000000000000000
000000000000010000000111010000001010000100000100000000
000001000000000000000110000000000000000000000000000000
110000000000000000000110000000000001000000100100000000
100000000000000001000011000000001110000000000000000000

.logic_tile 4 6
000000000000001000000010001011001000000110000000000000
000000000000000101000000000111111100000001000000000000
101000000000000011100111011111001110001000000000100000
100000000000000000100011111111101010101000000010000000
010000000000000111000011100111111001001000000000000001
110001001010000001000000000001001001010100000000000000
000000000000010001000000011111111010010111100000000000
000000000000100000100010100111101110001011100000000000
000010100010110000000011110001100000000000000101000111
000000001010001101000111000000100000000001000000000001
000010100000000000000000000000011100000100000101000010
000001000000000000000010010000010000000000000011000000
000000000001110101000110000101101110010111100000000000
000000000000001011100011110101101101000111010000000000
000000000000001101000111110000000000000000000110000011
000000000000001111010011001111000000000010000000000010

.logic_tile 5 6
000100000010000000000000010111100000000000000101000000
000100000000000000000011110000100000000001000000100100
101000100000000000000110111001101101111001010000000000
100000000000000000000111011101101001101001000010000000
110010000000000000000000000101000000000000000110000001
000001000000100000000010000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000010100000101000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000000000000000000000010000000000000000000000101000000
000000000000000000000110011111000000000010000001000000
000000000100000000000000000000000001000000100100100000
000000000000000001000010010000001101000000000011000000
000001000000000111100000001001011110010111100000000000
000000100000000000000010011011101110000111010000000000

.ramt_tile 6 6
000000000000010000000111000011101110000001
000000000001010000000100000000000000100000
101010100000001111100000010011111110000000
100001001000000011000011010000110000010000
110010100000000001000011110001001110000100
010001000000100000000111010000100000100000
000001000110001001000000001001111110000001
000000100000001011000000000001010000010000
000000000000000000000010011011001110000000
000000001100000111000011011001100000100000
000000000000000111100000001101011110010001
000000000000000000000010000101010000000000
000001000110100000000000000101001110001000
000000000000000001000000001101100000010010
010000000000000000000010001011011110001000
110000000000000111000000000111010000100000

.logic_tile 7 6
000101000000000000000000011000000000000000000101000000
000000100000000000000011110001000000000010000000000000
101000000010000111000000011011001001010101000000000000
100010000001000111000011000011011101111110000010000001
110010000010000000000011010011011111101001000000000000
000101000000000000000011000111011101110110100000000000
000010000000000000000000010011011101110001110000000000
000001000001000001000011110011011011110000010000000000
000000000000000111100000001000000000000000000100000010
000000100000000001000000000111000000000010000000000000
000000000000000001000111101011101010100001010000000000
000000000000000000110011100101111011110110100000000000
000000001100000001000000001011001111111100010000000000
000000000000000001000000001001001101011100000000000000
000010000000100001000000001101011101111000110000000000
000011100000010001000010000001111110010000110000000000

.logic_tile 8 6
000110100101010000000110110101001001001100111000000010
000000000110010000000011010000101100110011000000010010
000000000000000000000000010111101000001100111000000001
000010000000000000000011110000101100110011000000000000
000100001001010000000000010101101000001100111000000110
000001001011010000000010100000101101110011000000000000
000001000000100101100110110001101000001100111000000010
000010000001000000000010100000101111110011000000000100
000000101010000101000110100001001001001100111000000011
000011100001000000100011110000101010110011000000000000
000000000000001101000111100101101001001100111000000001
000000000000000111100000000000101101110011000000000000
000000100000000000000000000011101000001100111000000001
000011100000010000000010110000001001110011000000000000
000000000001000101100111100111101000001100111000000000
000000001100100000000100000000001101110011000010000000

.logic_tile 9 6
000000000001101001100110100001011011011111100101000000
000000000000011011100110100001011110101110000000000000
101000000001011011000110011011101010111001010000000000
100010100000001011000110011111101110100001010000000000
010000000001101111100111011101011011010110000100000000
110000100000001011000110111101001010111111010000000100
000100000110000001100010001011101011101001010000000000
000100000001010101100110101011101111100101010000000000
000000001000010001000000000101011000001011100101000000
000000000000000101000000001001011100011111100000000000
000010100000000000000111011101011000111000100000000000
000001000000000001000011111111001011110000110000000000
000000000001110000000000000011011001111000100000000000
000000001000010001000000000000001100111000100000000000
000000000001010001000000010001100000001001000100100000
000000100000000000100010110101101001101111010000000000

.logic_tile 10 6
000000000000100000000000010011100001100000010100100000
000000000001000000000010001101101110110110110000000000
101000001000000001100000001011100000011111100000000000
100000000000000000000000000111001110000110000000000000
000001000001000001100010100000000000001111000100000000
000010000101010000000000000000001001001111000001100000
000001100000000001100000011111000001111001110000000000
000010000000011111100010000111001011100000010000000000
000000000110100000000000000111111100101011000110000000
000000000001000000000010000000111010101011000000000100
000010000100001011100010001011111111011110100000000000
000011000000000001000110010101111100101111110000000000
000000101010101101100110000011100000111001110100100000
000000000110010101000000001011101111010000100010000000
000000000000000011100011101101100001011111100000000000
000000001110001001100110000001001010101001010001000000

.logic_tile 11 6
000000000000000000000000000000011110000100000100000001
000000100000001011000010000000010000000000000001000100
101000000000000000000000000001000000000000000100000000
100000000000000000000011110000000000000001000001100000
110001000000010001000000001011101111010110100010000000
110000000000000000000000001101011100101001000000000000
000000000000100000000111000001000000000000000100000000
000000000000010000000000000000100000000001000001000000
000000000110000000000000010000000000000000100110000001
000010100000000000000010100000001010000000000000000000
000000000000100111110000000001101101011111110000000000
000001000001001001100000000111111110101110100010000100
000000100000001011100011100000000001000000100100000000
000000000000000101000010000000001110000000000000000000
000000000000001111000000000111000000000000000111000010
000010100000000111100010010000000000000001000000000000

.logic_tile 12 6
000000001010011011100011110001011110111100000110000000
000000000000100001100010001101001100111101000010000010
101000000001000000000011011000011000101100000100000001
100000000000000000000111000011011010011100000000000000
110010100000001011000010010011000000000000000110000000
110001001100100011100111110000100000000001000000000001
000010100000000000000000000101000000000000000100000000
000000001100000000000000000000000000000001000010100001
000000000000100000000110000000001010000100000110000000
000000000001000111000100000000010000000000000000000101
000000000000000111000000000001001001011110100000000000
000000000000000000100000000111011111011111110000000000
000001000000010000000010100001011110101101010110100100
000010000000101101000100001101101100000100000001000000
000000001100001000000000001000000000000000000110000000
000000000000001011000010001001000000000010000000000000

.logic_tile 13 6
000000000001010000000111111001101101000001010000000000
000000000000100000000010101001101110000010010010000001
101010100001010011000011111011011010001000000010000000
100001000000100000100011110011011100001101000010000100
000000000000001101100011010001101011111110000000000000
000010100110100101000110101001001101111111100000000000
000000001110000111000110100101001001111111100000000000
000000000000000000000000000101111101010111010000000000
000000100001011011100111101111100001101001010101000100
000001101100100111000000000011001010101111010000000000
000010100000001011100010110111011110000111100000000000
000000000000000001000111111101111010011011110000000000
000010100000000001000010000001001010011110100000000000
000001000001000001000000001001101110000111110000000000
110010100001011011100111100101000000101001010000000000
100000000000001011000100001011001110010000100000100000

.logic_tile 14 6
000001100000000000000111111001011011011111110000000000
000010000001000000000010100011111101010000000000000000
101010100011000000000000001011100001010000100000000000
100000000000100000000000001101101110110000110000000010
000010100000001111100000000000000000000000000100000000
000010100000000001000011100101000000000010000001000000
000010000000010101000010101011111110011011000000000000
000001000000000000000011110011101011110011000000100000
000001001010000000000010100111000000000000000000000000
000010001100000000000100001111100000101001010010000000
000000000000010111100000010001000000100000010010000000
000000000000001101000010010000101101100000010000000010
000000001010100000000011101000011101010000110000000000
000000000000010000000110111011001110100000110000000000
000000000000000101000000000101111011000010000000000000
000000000000001101100010010101101111000000000000000100

.logic_tile 15 6
000010100000000011100011100001000000010110100100000000
000001000000001111000000000000000000010110100000100000
101010100000100111000000010001011001001001000000000010
100000001110011001000010101011001000000101000011100000
110000000001000001000010010001001011110011000000000000
010000100000101001000010001101101001101101000000000000
000000000110000001000010100000011010110011000000000000
000000000000000000000010110000011111110011000000000000
000000000000000001000111111011001010000111010000000000
000001000000000000000111010101011010101011010001100000
000000000000000000000000000101111000101010100000000000
000000000001001101000000000000110000101010100000000000
000000001000000000000000000000011011110011000000000000
000000000000000000000010010000011011110011000000000000
000000000000000000000000000101111100101010100000000000
000001000011000000000000000000100000101010100000000000

.logic_tile 16 6
000000000000001000000000000111101000001100111010000000
000000000000000111010000000000101111110011000000010000
000000100000010000000110100001101001101101111000100000
000000000000000111000000001011001001100001000010000001
000001000000000101100110110101101000001100111010000001
000000000000000000000011100000101011110011000000000000
000001000111000000000000000111101001001100111000000000
000000101010000000000011100000101100110011000000000000
000000001111010000000110100111101000001100111000000000
000100000001100000000000000000001010110011000000000001
000010000000000011100010000001001000001100111000000001
000000001110100000100100000000001011110011000000000000
000000000100000101000111000011101000001100111010000000
000010100000000000100111000000101110110011000000000001
000000000000010111100111110111101000001100111000000000
000001000001000001000011000000001111110011000000000001

.logic_tile 17 6
000001000000100000000010100111101101000101110000000000
000000100001010001000100001101111111011100010000000000
101010000000000000000110011101011101000101110000000000
100000000000100101000010001011101100101100100000000000
110011001100001000000110000000011010000001010000000000
110011100000000101000000001011010000000010100000000000
000000100001001000000000010000011110000010100100100010
000000000001010101000011100011000000000001010010100111
000000000000001011100010111001101001100000000000000000
000100000000000101100011101001111000000000000000000000
000000000000000001100111101011001011100111110000000000
000000000001000101100000000011011101100100000000000000
000000001100000101100011100101011110101010100000000000
000000000000010000000111110001001011011010010000000000
000000000001011111100110001101001110100011100000000000
000000000000100101000110000101101111110101000000000000

.logic_tile 18 6
000000000001011000000110110101100000000000000100000000
000000000000100111000011100000000000000001000000000000
101000100001010111100000000000001010000100000100000000
100000001100000000000010010000010000000000000000000000
110000000000001101100011101001101011010111100010000000
110000001110000101000010110111011111000111010001000000
000010100000001000000011100000011000000100000100000000
000001001100001011000100000000010000000000000000000000
000000000000001000000110010000000001000000100100000000
000000000000000011000110010000001011000000000000000000
000010100000000000000000000000001100111000100000000101
000001000000000000000000001001001110110100010000000000
000101000000001000000010000111101010000000000010000000
000010000000001111000011110101001101000001000000000000
000001100000010001100011100001001000100010000000000000
000010000100101101000100001111011101000100010000000000

.ramt_tile 19 6
000000010100000000000000000000000000000000
000001010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
110000000011000000000000000000000000000000
110000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000100000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110110000010000000000000000000000
000010100001110000000000000000000000000000
000000000000100000000010000000000000000000
000000100010000000000000000000000000000000
110000000000000001000000000000000000000000
110000000001010000100000000000000000000000

.logic_tile 20 6
000010000000000111100111111000000000000000000100000000
000000000000000000000110001001000000000010000001000000
101000000111001101100111011000000000000000000100000000
100000000010001111100110011101000000000010000001000000
010000000000000111100111000001111100101001000000000000
110000000110000000100100000000001010101001000000000000
000000000000000011100000011000011000000110110000000000
000000000000000001100011010101011001001001110000000100
000000001100000000000111100001000000101111010000000001
000000000000000000000100000000001001101111010000100001
000010000000000001000000000000011010110011110000000000
000000000000000000000000000000001110110011110000000001
000000000001010000000000001001101100101001010010000001
000000000000000001000000000001110000101010100000000000
000000100000100001000000001111100000010110100000000100
000000000001000011100000000111001001100110010000000000

.logic_tile 21 6
000000100000000000000000000000000001000000100100000000
000011000110000000000000000000001001000000000001000000
101000000001011111100000010011000001100000010000000000
100000000000101011000010011011001101101001010000000000
010000001001110001100011100001100000000000000100000001
110000000100010000000000000000000000000001000000000000
000000000000000000000000001000000001110110110000100000
000000000001010111000000000111001010111001110000000100
000000000000000101100111100101100000101111010000000000
000010100000000001000000000000001010101111010000100100
000000000001101000000011100111111100010111110000000000
000001000000000011000000000111100000000010100010000000
000010100000000000000000000000001100000100000100000100
000000000101001111000000000000000000000000000000000000
000000000000001000000011000000011000000100000100000000
000000000000000101000000000000000000000000000001000000

.logic_tile 22 6
000000000000000000000111101011101101110110100000000000
000000000000000000000100001101001110110110010000000000
101001001010000111100111100000011100110011110010000010
100000000000000000000111100000001111110011110001000010
110000001110001111100000001111011111000000000000000000
100000000010001111100000000101001100010000000000000000
000000000000000101000110001101011000010110100100000000
000000000000001101000111110101010000101010100000000000
000010000001000101000000000001100000100000010000000000
000010000100100000000000000111001111101001010000000000
000000000111001101000011101001100000000110000100000000
000010000000100101100100001001101010101111010000000000
000000000000001111100010001001011010010111110100000000
000000000000001001100011111001110000000010100000000000
000000000000001101100000011000011001010111000100000000
000000000000000001000011011111011101101011000000000000

.logic_tile 23 6
000000000001101101000000000001000000000000000110000000
000000000000000001000000000000000000000001000001000001
101001000000000000000010100001001010010101010100000000
100010100000000000000000000000000000010101010000100010
000000000000101001100000000000001010000011110100000101
000000001100000101000000000000000000000011111011000100
000001000000100000000011101011100001101001010000100011
000010101011000000000100001111001001100110010000000100
000000000111010000000000000011100001101001010000000000
000000000000000000000000000111101011000110000000000000
000001000001000000000010000000000000000000100100000000
000000100000100011000000000000001010000000000000000000
001000000000000111000000000001011110010101010100000000
000010100000000000000000000000010000010101010000100000
110000001011010000000000010000000000000000000000000000
100000001110100000000010000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000011100000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000

.dsp2_tile 0 7
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000010100000000000000000010011100000000000001000000000
000000000100000000000010000000100000000000000000001000
101000000000010001100000000000011110001100111100000000
100000000000100000000000000000011100110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000100000000001000000110000000001000001100111101000000
000100000000000001000000000000001101110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000000000110011000000000010
000000000000010000000111100000001001001100111100000000
000000000000000000000100000000001000110011000000000010
000010100000000000000000000111101000001100111100000001
000000000100000000000000000000100000110011000000000000
000000000000000000000111110101101000001100111100000000
000000000000000000000110000000100000110011000010000000

.logic_tile 2 7
000010100001011000000110010000001000001100111100000000
000000000000000001000010000000001000110011000000010100
101000000000000000000110000111001000001100111100000000
100000000000000000000000000000000000110011000010000000
110000000000100000000000000000001000001100111101000000
010010000010000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000010
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100100000
000000000000000000000010100000001100110011000000000000
000000000001011000000000000111101000001100111100000100
000000000000100001000000000000000000110011000000000000
000000000000000001100000000111101000001100111100000010
000000000000000000000000000000100000110011000000000000
000000001000000001100000010000001001001100111100000001
000000000000000000000010000000001001110011000000000000

.logic_tile 3 7
000010100000011011100000000000011100110000000000000000
000000000000011111000000000000011000110000000000000000
101000000000000001100111001011101010001000000000000000
100000000000000111000100000111101010010100000000000000
010000101001000101000010001000000000000000000100000000
110000000000000111100100000011000000000010000001000000
000000001110001001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000000000000000001111000001001001000000000000
000000000110001011000000000001001010010110100000000000
000000000000000000000010010000000000000000100101000000
000000000000000001000010010000001000000000000000000000
000000000000000001000000000001111001000110100000000100
000000001010001011000000000111011110001111110000000000
000000000000001001000000011111101101010111100000000000
000000000000000001000011100101001111001011100000000000

.logic_tile 4 7
000010000000000111000000010000001110000100000100000001
000000001010000000000010100000000000000000000000000001
101000000001010000000000000001011010000110100000100000
100000000000100000000000000001101101001111110000000000
010000000100000111100111100000011110101111110100000100
110001001011010000100000001111011100011111110000000000
000000000000000111000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000100000100101000000011110000011100010000000100000000
000001000001000101000111010111001101100000000000000010
000000000000000011110000001000000000000000000100000110
000000000000000000100000001101000000000010000010000100
000000000000000011100010100000011010000100000110000111
000010100010101001100000000000000000000000000000000010
000000000000010000000000010000001010000100000110000000
000000000000100000000011100000000000000000000010000101

.logic_tile 5 7
000010000010000001000000011101001011000010000000000000
000000000000000000000010111001101010000000000000000000
101000001110101000000000000001000000000000000000000000
100000000100000111000010100000100000000001000000000000
010010100110000011000111000111111010010111100000000010
110010000000000101000110101011111010001011100000000000
000001000000000101000010000000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000000101110000111000000000011000001111001110000000000
000001000000000000000011110111001011100000010000000001
000010100000000000000000010000011100110000000000000000
000001000000000000000011000000011000110000000000000000
000101000011000111000000000111001110111101010000000000
000000000000001001100010000000100000111101010010000000
010000000000000000000011100000011110000100000100000000
010000000000000000000111110000010000000000000001000000

.ramb_tile 6 7
000010100000010000000010000000000000000000
000010011000000000000100000011000000000000
101000000000001000000000000101000000000000
100000000000000011000011101001100000000000
110000000000000000000011000000000000000000
010001000110100000000100001111000000000000
000000000000000000000111000011100000000000
000100000000000000000100000111000000000010
000010100110001000000000010000000000000000
000000100000011111000011010111000000000000
000000000000000001000010001001100000000000
000000000000001001100100001011100000000000
000000000010000001000010001000000000000000
000001000000100001100000001111000000000000
010000001010011000000010001101100001000000
010000000000101111000000000011101110001000

.logic_tile 7 7
000000000000010000000000010111011110100000000000000100
000000000000001111000011100111001000000000000001000000
101011001110001000000111110111011011111000100000000000
100011100000001111000110001101101001110000110000000000
010000000000000001000000000101001011111000100000000000
010000001010100001000010011111101011110000110000000000
000100000000101011100111001011001011011100100000000011
000000000001011011100100001111101100101100100001100000
000001001110000011100000011011000001111001110000000000
000010000000000000100011101001001000010000100010000000
000000000110000111100110100111011101111100000000000000
000000000000001111100100001101101010111000100000000000
000010000000000001000111000011100000000000000100000001
000000000010000111000100000000100000000001000000000010
000001001010100000000000000000000000000000000000000000
000110100001010001000010010000000000000000000000000000

.logic_tile 8 7
000001000001010001100000010001101000001100111000000000
000000000000110000100010110000001100110011000000010001
000000000000001101100000010101001000001100111000000001
000000000000000111100011100000101000110011000000000001
000000000000011000000011010101001001001100111010000000
000001001010001101000011100000001001110011000000000001
000000000000001000000111000001101000001100111010000010
000100000000001101000100000000001011110011000000000000
000000101000000111100000000011001000001100111000000000
000010100010100101110000000000001001110011000001000000
000001000000000000000000000101101000001100111000000100
000010000000000000000000000000101100110011000000000000
000000100000100111100000000011001001001100111010000000
000001101100010000100000000000001111110011000000000000
000000000000000000000111100111001001001100111000000000
000000000001010000000000000000001010110011000001100000

.logic_tile 9 7
000000001000000000000110001111100000101001010010000001
000000000000000000000000000001000000000000000000000000
101100000001010111000011001011111110101000000000000000
100110000001001001000100001001000000111101010000000000
000011101111010000000111010000011001010111000000000000
000000000001010000000110001111011010101011000000000000
000000000000000001100010001000011111010011100000000000
000000000100100001000000000011011001100011010000000000
000000000000001000000000010001101110101000110100000000
000000000001000111000011010000011110101000110001000100
000001000000001111100000000101100000100110010110000000
000000100000000001010000001101101111101001010000000100
000000100110000001100010010111000000100000010100000100
000001000001010000000011010011101011110110110001000000
000100000000000111100110001000001100101011000100000000
000100000000100001100000000101011001010111000000000100

.logic_tile 10 7
000000000000000000000000000101100001000110000000000000
000000100010000111000010011101001001011111100000000000
101100001010001000000010011011101111101001000000000000
100000000000010111000111001011101001111001010001000000
010000101010001000000010001111111100100000110000000000
010011100000000101000000001101011000111000110001000000
000000000000001111100010011101101101101001000000000000
000010101000001011000111101111111101110110100001000000
000000000000000000000011110000001010000011110001000101
000000100000000000000010110000000000000011110001100000
000000000001010000000011100111111001101100010100100000
000000000000000000000010000000101011101100010000000000
000100001000000001000000001011011100100000110001000000
000100000000100001000000001101111000111000110000000000
000110000000010000000011000101111011111100010001000000
000001000101101111000010010111101101011100000000000000

.logic_tile 11 7
000000000000000000000011110000011110000100000111100000
000000001011010001000110010000000000000000000000000000
101000000001000001000011111111111001100001010001000000
100000100000001111100110011011011111111001010000000000
010000100000101001000110000011011011101000000010000001
110001000001001001000000000001011000010100100001000000
000110101110000000000011110101000000101001010010100011
000000000010000000000010011011001111001001000011100100
000000001000101101100110100011101001101001000000100000
000000000001001011000100000111111001110110100000000000
000000000000000111000111000111011001101001010010000000
000000001110000000100000000111111101100110100000000000
000001000000000111100010001001111100011101000100000000
000010000000001001000010001111001100010110000010000000
000010000100001001000111100101101001010111010010000000
000001000000001101100010000101111001111111100000000000

.logic_tile 12 7
000010100000101000000000000000000000000000100100000000
000001001000011111000011110000001111000000000011000000
101100000000001101100000001101111000100001010000000000
100100000000000001100010101011101111000010100000000000
010011000000000000000110100111111101111100010001000000
110011000001000101000010100011001001101100000000000000
000000000010000001100111100111111100011011100010000000
000000000100000111000100001101101010110111110000000000
000010000100101000000000000000011000000100000000000000
000000101101011011000000000001001001001000000000000000
000000000000101101100110100111100000000000000100000000
000000000001000011100000000000000000000001000000100000
000001000010101000000111000000001111110000000000000010
000000100001010011000010000000001010110000000010000011
000000000000000011100110001000000000000000000100000000
000001000000100001100100000101000000000010000000100101

.logic_tile 13 7
000000001100001000000011110000001100000100000100000000
000000000000100101000011110000010000000000000000000001
101001000000000000000111110101001101011111110000000000
100100100000000000000011100111011110101110100000000000
000000000011000111100000000111001100001011100000000000
000010000000100000100000001011001001111111110000000000
000100000000000111000000000001011000010110110000000000
000000001110000000000000000111011111101111110000000000
000000000110010011100111011111001000010110110000000000
000000100100100101100110011011011101001111010000000000
000000000000010111000010110111011110010110110000000000
000000000000100000100011101111111110001111100000000000
000000100000111101000111110111111101101001000010000000
000001001100111001000110010111111010001001000000000000
000101100000001001000111111111101101011000010000000000
000111100000001011000111001001001100011101010000000000

.logic_tile 14 7
000000100000000101100110100001111001000010000000000000
000001000000000000000011101111101110000000000000000000
101000000001000001100110000000011100000100000101000010
100000001000100000000000000000010000000000000000000100
110000001010000011100111100011101010000111010000000001
100010001100000000100110000101111011111011010000000000
000000000000000101000000001000001101010011010000000000
000000001010000000100000001011001111100011100000000000
000010100000001000000111000001011100000001010000000000
000001000000010111000100000000010000000001010000000000
000000000111000000000010010000011110100011100000000000
000000001110100000000111011111011001010011010000000000
000000000010000111100110010000001101101111000101000000
000100000000010000000010011001011010011111000000000000
000000000001010011000111010000001111001010110000000000
000000000000000000000011110001001101000101110000000000

.logic_tile 15 7
000000001110000011100000000101111110010000000010100010
000000001100000111100000000001001110010110000000000001
101000000000000000000000011011101110010000000010000000
100000101000100111000011000101001011100001010010000110
000010101010000000000110000000000001000000100101000000
000000000000000001000010010000001110000000000000000000
000100100000000000000000000001111001100111000000000000
000001100000001111000000000001011111011100100000000000
000000000000010111000111110011011010000001010010000011
000000100000101001100111101011101110000010010010000000
000010000000000000000000000101001110001011100010000001
000000000000000001000011110101111100010111100000000000
000000000001000001000010001000000001001001000000000000
000000000000000000000100001011001111000110000000000000
000000101100000001000111010000001100000100000100100000
000001000000101001000110000000000000000000000000000000

.logic_tile 16 7
000000001010100000000110000101001000001100111010000001
000000000000010111000111100000001010110011000000010000
000010001110001000000000000111001000100100111000000000
000000000000000101000000001001101100110001100000000101
000001000000001101000110000111001000100100111010000011
000010000000000101100100001101101001110001100010000000
000110001010000000000000000001101001001100111010000000
000100000110001101000010110000001010110011000000000000
000000000000000111100111100011101000001100111000000000
000010100000000000100010000000101000110011000000000001
000000000000000101000010000011001000001100111010000000
000000000000000000100010110000101101110011000010000000
000011000000010111100010100101101001001100111000000000
000001000001100000000110010000101101110011000000000001
001000000000000000000000000111001001001100111010000001
000000001010100000000000000000001100110011000000000001

.logic_tile 17 7
000000000000011001000010110011101000101001010001100000
000000000000001111100011111111110000101010100000100000
101000000000000101000000010101111001100000000000000000
100001000000000000000010001101111000000000000000000000
000000000000100111000010111111001001111110010000000000
000010100001010000100010000011111101000001100000000000
000000000000000101100110011111001000101010100000000000
000000000000001111100011111011111001011010010000000000
000001000000100000000000010111011110111010110000000000
000010000111000000000010010111001011001010000000000000
000000000001010001100111011001001010101001010100000000
000000000001010001000110010011000000010111110000000000
000000100000001111000110000001011011100111000000000000
000001001011000101100111111011111111110001100000000000
010100001010001001100010001101011110100010110000000000
110100000000001001100000000101101000011101000000000000

.logic_tile 18 7
000000000011001101100000001000000000000000000100000000
000000000000100011000000001001000000000010000000000000
101000100010011000000011100101111100101000000010000000
100000001010101111000111110001100000000000000000000000
010000001010001011000011101011101010100111000000000000
110000000110000111000110000101111100011100100000000000
000010000000000011100010100001100000000000000100000000
000000000000100000100011100000000000000001000000000000
000000000000000000000111100001100000000000000100000000
000001000000001001000100000000100000000001000000000000
000000000000001000000111000000001010010011100000000100
000001000010001001000111110101001110100011010000000000
000000001000000000000000000101111111111111010000000000
000001000001011111000000000001111110011111100000000110
000001000000000001000000000000011100101011110001000000
000000101010000000000010011011010000010111110000000000

.ramb_tile 19 7
000000100000000001000011000001001000000000
000000011001010000100111110000010000000100
101000000001000000000000000011001010000000
100000100010001001000000000000110000000100
010000000000000111100011000111101000000000
010001001111011001100100000000010000000100
000011100000001000000111110101101010000000
000111100010100011000111111011110000000100
000000000000100000000010000101101000000000
000001001001000000000011101111110000010000
000000000000001000000010001101001010000000
000000000000001111000100001011010000010000
000000001100000000000011101101001000000000
000000000000100000000100001111010000000001
010000000001001000000011001011101010000000
010000000000000011000100000101010000000001

.logic_tile 20 7
000010100000011001000111100000000000000000000100000000
000001001000101011000000000011000000000010000000000000
101000000000001000000011000111111101010111000000000000
100010101110000001000000000000101011010111000000000000
110000000000000001100110001000000000000000000100000000
110000000000000000000100001011000000000010000000000000
000000000000000001000000011101000001100110010010000000
000001001111000000100010001001001110101001010000000000
000000001100000000000000000000011100000100000100000000
000001000000000001000000000000010000000000000000000000
000000101100100000000010100001111110100010110000000000
000000000001010101000010100111001001101110000000000000
000000000000001000000011100000000000000000000100000000
000000000001001111000100001101000000000010000000000000
000000100000000111100110100001011010101100000000000000
000000001000001001100000000000001000101100000000000000

.logic_tile 21 7
000000000001011011100010100001101110000000000000000000
000000000001010101100011101001111100001000000000000000
101000100111000000000110100000000000000000000100000000
100001000100101101000000000101000000000010000000000000
010000000101011101000010011011000000000110000000000000
110000000000101011000010010001001000011111100000000000
000000001110000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000100000
000010000000001001100000000101001111001000000000000000
000000000000000111000000000101101101000000000000000100
000000000000000000000000001000000001000110000000000000
000000001000000000000010001111001110001001000010000000
000000000000001000000000010001011000101011110000000000
000000000000000001000010010000010000101011110011000010
000000000001011000000000000000000000000000100100000000
000010000000100111000011100000001001000000000000000000

.logic_tile 22 7
000000101001010000000010100000011110110000000010000000
000001000000000000000000000000011101110000000000000100
101000000000000101000111100000011111101100010011000000
100000000000010000000010101001011111011100100001000110
010010100000000000000111001111111000101000000011100010
110000000000000000000000001011100000111110100001000001
000001000001010001100010101101100001101001010010000010
000010101110000000100011101001101111100110010001000001
000010100000000101100000010000011010000110110000000000
000000000000000000000010100111011111001001110000000000
000001000101100000000011111000011001111001000010100100
000010100000100000000011011011011111110110000011000110
000000000000010101000010001011011110000000000000000000
000000000110000000100100000101011101000100000001100000
000000000000000001000111100000011110000100000100000000
000000000000000000000110000000000000000000000000000000

.logic_tile 23 7
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000100000001000000000000011101010010100000000100000
100011000000000111000000000000000000010100000000000000
110000000000000001000000000111100000000000000100000000
100000000000000000100000000000000000000001000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000010001111000000000000000000000000000000000000

.logic_tile 24 7
000000000000100000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010101110100000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000010100000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000001000100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000100000001000000000000000001000001100111100000001
000001001010000001000000000000001000110011000000010000
101000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000100
000010100000010001100000010101001000001100111100000000
000000001010000000000010000000100000110011000010000000
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001101110011000000000001
000010000000010000000110000101101000001100111100000100
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000000000000
000100000000010000000000000101101000001100111100000000
000100000000000000000000000000100000110011000010000000
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000100000110011000000000001

.logic_tile 2 8
000010000001000000000110000000001000001100111100000010
000000000000000000000000000000001100110011000000010000
101000000000000000000000000000001000001100111100000010
100000000000000000000000000000001100110011000000000000
110000000001010000000000010101001000001100111100000010
010000000000000000000010000000100000110011000000000000
000010100000000001100110010000001000001100111100000000
000001001110000000000010000000001001110011000000000100
000000000010001001100000010111101000001100111100000000
000000000000000001000010100000000000110011000000000100
000010000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000100
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000100000110011000000000100

.logic_tile 3 8
000000100000010000000000010000011010000100000100000001
000001000000101111000011110000010000000000000000000000
101000000000001000000011101011111001000110100000000000
100000000000000001000100000111001010001111110000000000
110000100001000000000000010011111000100000000010000001
110001000000110000000011010000011100100000000000000110
000000000000000000000000000001000000000000000101000000
000000001100000001000011110000000000000001000000000000
000000000001001001010000000000001100000100000100000000
000000000100101011000000000000000000000000000000000100
000010000000001011100000010011101001010111100000000000
000001000000000111000011111101111111000111010000000000
000010100000010000000111100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000000000000000010000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000

.logic_tile 4 8
000011100001001000000111010111101000000110000000000000
000000000000111111000011100001111001000001000000000000
101000000001000101100010100000001010000100000100000000
100000000000101101000100000000000000000000000000000000
110000000000101111100110100101101100010111100000000000
010000000111011001100010101001001011001011100000000000
000000000000001111000010010011111100000000100000000000
000000000000000011100110001011011010000000000000000100
000010000001001111100110110001111011000001110000000000
000010000000100001100011010011111000000000110000000000
000001000000001000000010100000000000000000000000000000
000010101110000011010010000000000000000000000000000000
000000100010000001000000000001001011000000000000000000
000000000000000000100000000111111010000000100000000000
110000000000100000000110001111111011001001010000000000
100000000001000000000110010001111101000000000000000000

.logic_tile 5 8
000000001100000000000000010101011101000000000000000000
000000000000000000000010101011001111100000000000000000
101000000000000011100110101111001100111001110000000000
100000000000000000100000000101001110111001010011000010
110000001101001001100111110101001101010100100000000000
000010100000010101100111000000101101010100100000000000
000010100001001001100000000000000001000000100101100010
000000000000100101100011100000001000000000000000000001
000001001100101111000111010001101101100000000000000100
000010100001000001000010000000111110100000000000000001
000010101110000111100010001001001011001000000000000010
000000000000000000100011101101111101101000000000000000
000010100000010011100000000000000001000000100100000010
000000000000001011000000000000001010000000000010000010
000000000000000101000010100101000000000000000100000000
000000000000000000100100000000000000000001000000100100

.ramt_tile 6 8
000001001100010000000000001000000000000000
000000010000100000000010011011000000000000
101000000000000001000010001001000000000000
100000011000000000100100001001100000000100
110100000000000000000011101000000000000000
110100000000000000000000001111000000000000
000000000000000000000111101111000000000000
000000000001000000000100001011000000000100
000000000101000000000000000000000000000000
000000000000101001000010011011000000000000
000000000000110001000111011101100000001000
000000000001110000100011000001100000000000
000000100001110001100111110000000000000000
000001100000100000100011010011000000000000
110100000000000111000010001101000000000000
110100000000000000000000000011101111000100

.logic_tile 7 8
000000000000000000000010100011000000000000000100000000
000000000000100000000100000000100000000001000000000000
101000000000000000000010100101100000000000000100000000
100010000000001101000111110000100000000001000000000000
110001100001000001000000000000000000000000000100000000
110011101010100000000000000011000000000010000000000000
000001000010000000000111000000011000000100000100000000
000010000000000000000010110000010000000000000000000001
000110000100000000000010000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000000111000000000011001001100000000110000000000000
000000100000000000000000001101001001000000000000000000
000001001000000000000011101001111100000000000000000001
000000000101000000000100000111110000000010100000000000
000000000001110001100000000101000000000000000100000000
000000000001110000000000000000000000000001000000100000

.logic_tile 8 8
000000000100001000000000000001101000001100111000000001
000000000000101101000011000000101111110011000000010100
000000000001010000000110100111001000001100111000000000
000000000000100011000100000000101010110011000001100000
000000000000100000000000010101101000001100111000000001
000010000011010011000010110000101111110011000000000001
000000000010000000000011110001001000001100111000000000
000000000000000000000110110000001101110011000000000100
000010100000000000000111100011001001001100111000000000
000001000000000000000000000000101011110011000000000100
000010100001010000000000000001101000001100111010000100
000000000100000000000000000000001101110011000000000000
000000001010000000000111100011001000001100111000000000
000100000000000000000000000000101001110011000010000000
000010000001010000000000000111001000001100110010000000
000001000001000000000000000000101011110011000000000000

.logic_tile 9 8
000000000000100001000000000001011110111101000000000000
000010100000010000100011100101011101110100000000000000
101000000001010000000111100000001110001110100000000000
100010101100100000000111010011001111001101010000000010
110000000000000111100000011101100000010110100000000001
110010100001000000100011001001001110011001100000000000
000010000000011000000000001111000000000110000000000000
000000000100000001000010110011001101101111010000000010
000000000000000111100111110111011011111000100110000001
000000100000000001000010110000011100111000100010000000
000010000000001111000000011011100000101001010000000000
000000000010001101100010110111100000000000000000000000
000000000000100011100010001000000001100000010000000000
000010100000011001000010010111001101010000100000000000
000010101000101001100000010001001101000001010010000001
000000000100001001100011111101101001011111100000000000

.logic_tile 10 8
000000001000001011000110010101011001000101010000000000
000000000010001011100011100001111001101101010011000100
101010100000000000000111011111011110010110100000000000
100001000000000000000111011101100000010101010000000000
010100001101010111100111101000011100001011100000000000
110010100000100000000011100111001001000111010000100000
000000000000000000000010010101000000011001100100000001
000000001111001011000011110000001001011001100000000000
000110101010000000000111010001011110010101010100000001
000111100000001111000011010000000000010101010000000000
000000000001011111100000000011001101111000110010000000
000001000011011011100000001111011010100000110000000000
000010000000001000000111001000001101001011100000000000
000001000000000011000110000111011100000111010000000000
010000000000001001000000000011011010101001000001000000
000000000000000001100000000111111111110110100000000000

.logic_tile 11 8
000100000000000111000110100111011000101010100100000000
000100001110000000000100001111110000101001010000100100
101010000000100000000111010001100000000000000100000000
100000001101001001000110000000000000000001000001000000
000000000001001001000111100111101101101001000001000000
000001001000000001000000000011011110110110100000000000
000000100011010000000011101000001100000111010000000000
000000000001010111000100000101011010001011100000000000
000001000000100000000111100001000001111001110000000000
000010000111011011000111000101001001010000100000000000
000000100000001000000000001101011110111000110000000000
000000000110000001000000000111101001100000110001000000
000000000000001000000110010001101111111000100110000000
000000000110001111000010110000101100111000100001000000
000010000001010001000000000101100000000000000100100000
000001000000100001000000000000100000000001000000000000

.logic_tile 12 8
000000001001010000000000001111111011100001010001000000
000000000000000000000000000101101110111001010000000000
101100000000000111000111100101000001111001110100000000
100010100000000000000000000111001101100000010001000100
010000000001010111000011101111000000111001110110000000
110010000000001111100100001011001111010000100001000000
000000000100000111000111101011001111101001000001000000
000000000000000111000100000101001000111001010000000000
000000000000000011100111000101011011101001010000100000
000000000010000011000111001011001010100110100000000000
000000000000011000000111110101111011101001000000100000
000010100000101101000011000011011010110110100000000000
000010100000000001000011101001111011101001010000100000
000001000000100111100100000011101010100110100000000000
000000000001100001000010011111100000010110100000000010
000000000000110111100010110111101101011001100000000000

.logic_tile 13 8
000000001100000111100011101101111100001101000011000000
000000000000000000000100000101101010001000000000000001
101000000000010111100111100101011011000000100010000010
100000001000100000000100001001001000010100100000000001
000011000000101011100000001000011011001110000010000010
000010000101010111000000000011001101001101000000000101
000000000001000011100000000000000000000000100101000000
000000000000100001000011110000001111000000000000000000
000010100000100000000111100000000000000000000100000000
000000101000010000000010001011000000000010000001000000
000010100001011111000000010101101010000000010000000000
000000000000001001000010111011001010000010110000000001
000000100000000001000000010000000000000000000100100000
000000100001010000000011000111000000000010000000000000
000000000000000000000000001101011010010000000000000100
000100000000000000000000001001001000010010100000000000

.logic_tile 14 8
000000000000001011100110000111111001101111100000000000
000010000000001111000010000111001000001010000000100000
000000100000011111100011110001111101100000000010000000
000001001100101011000111000111101111000000000000000000
000000001000000111100010001011101000000010000000000000
000010100000000101000010111111011000000000000000000000
000000100001000011100010000001001110000011110000000000
000001000000101001000111101111110000010101010000000000
000001000000000000000111011101101010000010000000000000
000010101110000001000010001011011100000000000000000000
000100100000101001000011000101001011110111110000000000
000001000001000001100010001011101011110001110010000000
000000000001100001000010011011111001111011110000000000
000010100001000101100010010101111110101011110000000110
000001000000101001000110100101101100100000000000000000
000000100000011011000011110101111000000000000000000001

.logic_tile 15 8
000000000010001101000111001111011010010111100000000001
000000000000001111010010000001111001000111010000000100
101011000110000111000000010001000000000000000100000100
100010000001001001100011100000000000000001000000000000
000000000001000101000010001101001000110011110000000000
000000000100000111100111110011011111001000010000000000
000001001001000000000011110011000000111111110000000000
000000100001100001000111110011100000000000000000000000
000010000000000101000111100001111011010000000010000101
000000100001000000100010000111001001100001010000000000
000000000100001000000000000111011011000100000010000000
000000000110001001000000001011011010010100100010000000
000000000000000111000011110101101011010100000000000000
000000000000000000100010000111011111100000010010000001
000110100111010000000111000101001010001110010000000000
000001000101000000000100000000011000001110010000000000

.logic_tile 16 8
000000000000000101000111010101101000110011000000000000
000000001000000000100011011001001100001100110000010010
000000100001000111100000000001101000101010100000000000
000000100001000000100010110000110000101010100000000000
000000000000010000000010101000011000011010100000000000
000000000000100000000110111111001111100101010010000000
000000000110001000000010000001011100101010100000100000
000000001100000101000000000000100000101010100000000000
000000000000100000000000000001000000111111110000000000
000010001100000111000000001001000000000000000000000000
000001000000100000000000001101100000010110100010000100
000000100000011101000000000111101001001001000000000000
000000000000000000000011100000000000100110010000000000
000000000000000000000000001101001001011001100000000000
000000000110001000000011100000001000110011000000000000
000000000101000101000000000000011011110011000000000010

.logic_tile 17 8
000010000000010011000000010001001010000010100100000010
000000000000001011000011010111000000010111110000000000
101000000000001101000011011011111010111110100100000100
100000000100001011000111101111100000010110100000000000
110001000000100000000000000001111101000000000010000000
100000100001000111000000001001001000010010100000000000
000000001011000001000010011111100000111001110000000000
000000000100001011000011011101001101100000010010000100
000000000000000000000110000001111111000001000000000000
000000000000000000000100001001001011000010100000000000
000010000000001001000111111000011011110001010100000010
000001000010001001000110101001001010110010100000000000
000000001110000001000000001000011010110001010001000101
000000000000000000100000000011011000110010100000000000
000000100001001011100000001001111010111110100100000000
000001001010101011100010001011100000101001010000000100

.logic_tile 18 8
000000000000000000000110010101001000111101010100000000
000000000010000000000011110000110000111101010000000010
101010000000000000000000000000000000111001110100000100
100001000000000000000011111101001111110110110000000000
010001000000000000000000000011101010111101010110000000
010010000000000000000010000000110000111101010000000000
000010000000000011100110000000000000111001110100100000
000000000001000000000011100111001011110110110000000000
000000000110000000000111111101000000101001010100000000
000000000000000000000111001101100000111111110000100000
000000101100100000000010000111000000111001110101000001
000000000001000000000000000000001011111001110000000000
000001000000000001100000011011011010101111110000000000
000000001000000001000011100101111101010110110000000000
010000000000000000000000000001100000111001110100000100
100000001110000000000000000000101011111001110000000000

.ramt_tile 19 8
000000000000000000000000010111101010100000
000000000000000000000011110000010000100000
101100000000011011100000010111111010000001
100000101110111111100011100000010000000001
010001000110000001000000000001101010100000
010000000000000000000011100000010000000000
000000001011110000000011100001111010000000
000010100000101111000000000011110000100100
000000000001010001000111101011001010001000
000000000000000000000100001011110000100000
000000000100000000000011001001111010001000
000001000000000001000110011011010000001000
000000000000000011100000000101101010000100
000000001010000000100010000101010000000100
110011000001111111100000000111011010100000
010011000000100011100000001111010000000100

.logic_tile 20 8
000101000000000111000000000111000000000000000100000000
000000000000000000110010100000100000000001000001000000
101001000000100101000000000000000001000000100100000000
100000000101000000000000000000001101000000000001000000
110000000000000101100111100000011000100100000000000000
110000000000000000100000001001001100011000000000000000
000001000000000111000000001000001010010011100001000000
000010000101010000100010011111011110100011010000000000
000100100000001000000000000111000000011111100010000000
000001000010001111000010000101001101001001000000000000
000000000011010000000110110000000000000000000100000100
000000000000100000000011100001000000000010000000000000
000000000001011011100111000000011011101000110010000000
000100000100001011000010000111011101010100110000000000
000000000010000000000000000101100000000000000100000000
000001000000000000000011000000000000000001000000000001

.logic_tile 21 8
000000000011011000000000000101100000000000000110000000
000000000000010111000011110000100000000001000000000000
101000000001010011100000000000011000000100000100000000
100000000000000011000011110000000000000000000000000001
010000000100000000000000001000000000000000000100100000
010000000000010000000010101101000000000010000000000001
000000100000000000000111010000011000000100000110000100
000000001110000000000110100000010000000000000000000100
000000000000100000000000000000001110110000000000000000
000000100000010000000011100000001101110000000000100000
000000000110000000000000000111000001101111010010000000
000000000000000000000000001101001011000110000000000000
000010000000000011100000000000000000000000000100000000
000001000000000111100000000001000000000010000010000000
000000000001000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000001000000

.logic_tile 22 8
000000000000111111000000000000000000000000000000000000
000000000000001111000011000000000000000000000000000000
101000100000001000000010100000000000000000000000000000
100001000000000101000010010000000000000000000000000000
000000000000000001000000000000000001111001110000100000
000000000000001101000011110101001100110110110000000000
000000000000001001100000010101101001010111100000000000
000000000000010111000010100001011101000111010000000010
000000000000000000000000001001111110000010100000000000
000000000100000000000000000001100000010111110000000000
000001000001000000000010000000000000000000100110000011
000000000000101001000100000000001011000000000001100100
000000000000010011100000000000011010011101000100000010
000000000000100000100000000111001000101110000000000000
010000000001001000000000000000011001001110100000000000
100000000000100101000000000101011011001101010000100000

.logic_tile 23 8
000000000000001000000000000000000000000000000000000000
000000000110001011000000000000000000000000000000000000
101000100000000000010000001011100000101001010000100000
100101000000000000000000001101100000111111110001100000
110010000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000100000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000101001000001100111100000000
000000001010000000000000000000000000110011000000010001
101000000000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000010000000
000000000000001000000110000111001000001100111101000000
000000000000010001000000000000100000110011000000000000
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000000001001001100111100000000
000001000110000000000000000000001100110011000000000100
000000000000001000000000010000001001001100111110000000
000000000000000001000010000000001000110011000000000000
000000000000000001100000010000001001001100111100000000
000010000000000000000010000000001101110011000010000000
000000000000000000000000000101101000001100111100000001
000000000000000000000000000000100000110011000000000000

.logic_tile 2 9
000000100000000000000000010101001000001100111100000001
000011000000000000000010010000000000110011000000010000
101000001000000001100000010111001000001100111100100000
100000000000000000000010000000000000110011000000000000
010010000000001000000000010101001000001100111100000000
010000000000010001000010000000100000110011000000000000
000000000000000000000000000111001000001100111101000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111110000000
000000001110000000000000000000001100110011000000000000
000000000000011000000110000000001001001100111100000000
000000000000100001000000000000001000110011000000100000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001001110011000000000100
000000000001000000000000000000001001001100111100000000
000000000000100000000000000000001101110011000000000000

.logic_tile 3 9
000000000000000000000000010011011100101000000000000000
000000001010100000000011100000000000101000000000000000
101000000000000001100000010000001110000100000100000010
100000000000100000000011010000010000000000000000000000
110000000000100001100000011101011000000010000000000000
010000000100000101000010100111001100000011000000000000
000010100000000101000110100101101000001001010000000000
000000000000000000100011110000011111001001010000100000
000010000000001101000000011101111101010111100000000000
000010000000000001100011111101101110001011100000000000
000000000001000011100111000000011001110000000000000000
000000000000100000100100000000011101110000000000000000
000000100000010001000010010011101010010111100000000000
000001001010000000100011000111011010000111010000000100
110000000000000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 4 9
000010000000000000000000001000001110101000000000000010
000001000110000000000000000111000000010100000000000100
101000000000100111000000000011101101010111100000000100
100000001000000000100000001011101000000111010000000000
110000100000000101000000010111100000000000000100000001
110001000000000111000010100000100000000001000010000001
000000000000001000000111010000000001000000100111000000
000000000000000101000111100000001100000000000011100010
000000000000001111000011100011101010010111110100000000
000000000000001111000010110000100000010111110000000000
000010000000000111000010000101011101000000100000000000
000000000010000011100111100011001010000000110000000000
000010001110101101000111000101011010000000010000000100
000001000110001101000100000111111101100000010010000000
000000000000001001010000010011111011000010000000000000
000010100000001101100011000000111110000010000000000000

.logic_tile 5 9
000001100101001101000000010000000001000000100110000000
000010000100100101100011010000001100000000000000000000
101010100001010011000000011000000000000000000100000000
100000000000100000100011110011000000000010000001000000
110000001100001000000000000111001100000000000000000011
110000000000000111000010110011011000010000000001000100
000100000001011000000000001111111110010111100000000010
000000001110000111000000000001101000001011100000000000
000001100000000000000011100101001010000010100000000000
000011000000001101000000000000010000000010100000100001
000001000000000001000000011000011000000001010000000000
000000100010000001000011000101010000000010100000000001
000001000000000000000111000000000000000000000100000100
000010100000100111000000001001000000000010000000000000
000100000000000111000111100000011100000100000100000000
000100000000000000100100000000010000000000000000000000

.ramb_tile 6 9
000000000000110000000000000000000000000000
000000011001011001000000000001000000000000
101000000000000000000000011101100000000000
100000001100000000000010110111100000010000
010001000100000101100111100000000000000000
110000000110000000100000001111000000000000
000100000000000111100011101101000000000000
000000000000000000000100000011000000000000
000001000000000000000000000000000000000000
000010100001010000000010101011000000000000
000000100000001101000010101011100000000000
000000000001011111000000001111000000000000
000001000000000000000010001000000000000000
000000000010001111000100001111000000000000
010000001001000000000010010001100001000000
110000000000100101000111010111101101000000

.logic_tile 7 9
000000000000000000000000000000011000000100000100000101
000000001100000000000000000000010000000000000001000001
101010100001010000000110100000001010000100000100000001
100000000000100000000000000000010000000000000011000100
110000000100000101000110110101011100111000000000000000
000000000000000000000011101111111010010000000000000000
000000000000000000000000000000011110000100000100000000
000100100000000000000000000000010000000000000000100100
000000001011000000000010101000000000000000000100100100
000000001010100000000100000111000000000010000000000000
000000000001010111000111100000000001000000100100000100
000000000000000000000000000000001100000000000000000000
000111000000010101000111100000001100000100000100000100
000110100100100000100000000000010000000000000001000000
000001000000000101000010100111000000000000000100000000
000010000000000000100100000000000000000001000000000011

.logic_tile 8 9
000101001111001011100000010001101111100000000000000000
000110000101010011100010110011111100110100000000000000
101001001100100111000111100000011000000100000100000000
100000100001001001100111100000000000000000000001000000
010000000000000001000010001001101010101000000000000000
110000001010000001000100001101101101010000100000000000
000001000000001000000011101111000001011111100000000100
000000100000000011000100000101101000001001000000000000
000000100011001000000111011111101100001001100010000100
000011100000111001000110011001111000101001110000000000
000000000000000000000000001001011011100000000000000000
000000000000000111000000001001111110111000000000000000
000000001100010000000011001001011001100000010000000000
000000000001010000000111001111011011010000010000000000
000000100000000000000111100101000000000000000100000000
000000001110000001000010000000000000000001000010000000

.logic_tile 9 9
000001001000001011100111101011001110100000010000000000
000010000000000111100010000111011000010000010000000000
101000100000101000000111101011011000010110100000000100
100001000010001011000100000111000000010101010000000000
000100000000001101000110010001101010101000110100000000
000001000000100001100011010000111011101000110001000000
000000000000000001000000000011000001100000010000000000
000000000110001101000000000111101111111001110000000000
000000000110001111100111110001001100000110110000000000
000100100000011011000010000111011111001111110000000000
000000000000000111000000000000011010000100000100000000
000000000000000000000000000000000000000000000001000000
000000001110100101000011010101011100110011110000000000
000000000110001111000011100101001001110001010000000000
000010100000000111000000010000000001011111100000000100
000001000000011111100011101001001010101111010010100101

.logic_tile 10 9
000000000100010101000111000101001000001110100000000000
000000000000100001000100000101111011001111110000000000
101010000001011101000010100001111100010111010100000010
100001000000100101100110101111101101010111100000000000
110011101000101101000011101011111101000111010100000000
110001000001010001100010010011011000101011110001000000
000000000000100000000111101101101010010111100000000000
000000000001001001000010010101101001011011100000000000
000000000000001000000110000101111111010110110100000001
000001000000000101000000000011101101010101110000000000
000000000000000101000110111001000001101111010100100000
000000000000001101000010010111001001001001000000000000
000001001010100101100011101001001011011011100110000000
000010001010010000000110101111001100010111100000000000
000000000000110001100010101111101111011011100100100000
000000000001011101100000000001001110101011010000000000

.logic_tile 11 9
000010000000011111100011100101001100011101100000000000
000100000000001111100010000101101000011110100000000000
101001000000001001000011110101011010010100100000000000
100010000000000111100011110101111100111110110000000000
000000001110001111000111001000011010010111110100000100
000000000110001111000010001001000000101011110000000000
000000000000111011100111001111000000010110100000000000
000000001110101101110110010001100000111111110000000010
000000101111011101000000000001101001101000010100000001
000001001100101011100000001001111010110100010000000000
000001100000100011100010000001011110010111110000000000
000010000000010000000000000011011111000111010010000000
000011100000000111000010110001011011000010000010000000
000000100000000000100111100111011110000110000000000010
010000001100100111100011101000001101010111000000000000
010100000000000000100100000011001101101011000000000000

.logic_tile 12 9
000000001110000111100000000111000001101001010111000000
000001000001010000000011101001101110011001100001000000
101010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110101000101010000000110110000000000000000000000000000
010011000000100000000010010000000000000000000000000000
000000000000100000000110000111011111101000110100000000
000001000001010111000000000000001100101000110001000000
000101000001010000000000001000011011111001000110000000
000000100000100001000011111011001110110110000001000100
000000100000010001000000001101101100000001010000000000
000000000000100000100011000111101011100001010000000000
000100000000000001000010000000000000111001110000000000
000000000010000011000011101111001011110110110001000000
000001000000001011100000000111000000010000100000000000
000000000000000101000000000111101000010110100000000000

.logic_tile 13 9
000001000000000111000111100001100000000000000110000110
000000100110000000100011000000100000000001000000100001
101000000000101111000111011111011100110100010010000000
100000000110000111000011111011011111100110010000000000
010011101000001111100111001001011100000001010000000000
110011000000000011100010100101010000000011110000000000
000000000000000111000000000101011001011011100000000000
000000000000000111000000000101011010110111110000000000
000011000000000011100000001000001000101000000000000000
000011100000001001100010101111010000010100000000000000
000000000000010001000010010111101000000001010000000000
000000000000000000000010001101110000010110100000000000
000000000000000111000000001001111100000110000000000000
000000000000100000000010110111001101000111010000000000
010000000000000001100111100000001100000000110010000110
010000000000000000000100000000001100000000110000100101

.logic_tile 14 9
000001100000100000000110111111111001011110110000000000
000010101001010000000011001011101111101110110000000000
101000000000100111100011110111000000000000000000000000
100000001011010000000011001001000000010110100001000000
000000000000000000000011110101100001001111000000000000
000000100001010000000011110111001001100110010000000000
000010000001001000000000000000000000000000100100000000
000000000000100001000000000000001011000000000001000000
000001000000000000000000000001111001011111110000000000
000000000000000111000000001101011111011001110000000000
000001000000000000000110000111000001001111000000000000
000010100000000000000110001001001101011001100000000010
000001000000101101000000000000000000000000100100000000
000000000000000001000000000000001100000000000000100000
000000000000000000000010000111001000000011110000000001
000000001000000000000010000111010000010101010000000000

.logic_tile 15 9
000000000000010101000011111011111000000010000000000000
000000000000000000100010001001101100000000000000000000
101000000000001101000011110011101011011011100000000000
100000000000000101100010001001101001111011110000000000
000000001110000111000111101101101011011011100000000000
000000000000010111100000001101101101110111110000000000
000000000000000001000011110000011000010100000000000000
000000001000000000000010110001000000101000000010000010
000000001001000001000111000001001100010100000000000000
000000000000100111000100000000010000010100000010000000
000000000001000000000110100101100000000000000100100000
000101001010100000000011110000000000000001000000000000
000000100110000000000000000001001100000011110000000000
000001000000000000000000001001000000010101010000000000
000110100001000000000000011011101011011011100000000000
000100000100000000000011011111111001111011110000000000

.logic_tile 16 9
000001000000000101100000010000000001100110010000100000
000000000001001101000010100001001111011001100000000000
000000000000001001100000000000011000001100000000000010
000010100100000001000000000000001100001100000000000000
000001000000000111000000000001001100000001010010000000
000010100000000111100000000000000000000001010000000000
000000100000000001100011100000000001010000100000100000
000000000110000000000100000011001000100000010000000000
000000000000000101000111100011101011010111010000000100
000000000000000000100111101011001011111111010000000000
000010100000000111100000000101011100011111110000000000
000000000000010111000000001011001010100110110000000000
000000000110000000000000000011000000010000100010000000
000000000000000000000000000000001001010000100000000000
000000100001010000000011111101100000011111100000000000
000011000101100000000010011111001100100000010000000000

.logic_tile 17 9
000000000000001001000111001001011101100011010000000000
000000000000001001100010000111011101001101100000000000
101000000111001011100000010001111000111001000000000000
100001000000100011100011010000011001111001000010000000
110000000000001111100010000111001000110001010010000001
010000000000000001000010010000011100110001010001000000
000110100000001111100000000001001111101001110100100000
000000000000001001100010001011111010010101110000000001
000001000110100000000011100101011010111001000100000000
000010000001000111000111110001111111111111000000000011
000100000110000111000010001111101110010111100000000000
000100000000000000100011110001101010000111010011000000
000000100000101001000010001000011100001011100000000000
000001000001001001000010110101001010000111010000000000
010000000000000111100111100000001010110011000000000000
100000000101010000000000000000011111110011000000000100

.logic_tile 18 9
000000001010101000000111101000001101101000110100000000
000000001011001011000000000011011010010100110010000000
101000000000010000000011111000001011000110110100000001
100000000000000000000110101001011110001001110000000000
110000000101010000000110000001011111001110100100000010
100000000001110000000000000000101001001110100000000000
000010000001000011100110100011011110010111110000000000
000001000000100000100110100111100000000010100000000000
000001000000000000000111000011111110010110100100000000
000010000000000101000011110001100000101010100000000001
000000100000000000000010000111011011101111000100000010
000001000010000101000110100000011011101111000010000000
000001000000001011100010000000001100101000110100000000
000010000000000111000100000011011111010100110010000000
000000100000001001000110100111111100111001000110000000
000000000000000011000100000000111101111001000000000000

.ramb_tile 19 9
000011000110000000000000000011101010011000
000010110000010001000011100000110000000000
101000001101011001000000000001001010000101
100000000001110111100000000000100000000000
110000000000001111000000010101001010100001
110000000111011111100011100000010000000000
000010100000000000000000000011101010001010
000001101100000000000000000111000000000000
000000000110010000000000001001101010100000
000000001100100000000000001011010000000001
000000000000000111100111101111101010100000
000000000000000011000111111111100000001000
000010001000000000000111001011101010000000
000000001100000001000110000001010000000100
110000000000100011000011110001001010100000
110000000001010000000011001111000000000010

.logic_tile 20 9
000010000001011000000000001101001110100110010000000000
000001000000000001000010100111111100100101100000000000
101000000000000111100000001111101110000001010101000010
100000001100000111000010101101110000010111110000000000
000000000101001111000000011101001011000110100010000000
000000000111111111000011111011011011101100000000000000
000000000110000000000111111001101001100000000000000000
000001000000001111000011110001011111000000000000000000
000010100000011111100110101101100000001001000100000100
000000100000000101000000001111001010101111010000000000
000000000000000001000000000111111100010100000100000100
000100000001001001000010000111100000111101010000000000
000000000000000000000011101011000000110000110000000000
000000001100001001000011111001101000000000000000000000
010000000000000111100010011111100000001001000101000010
100000000000000000100110000011101100011111100000000000

.logic_tile 21 9
000000000000010001000000000000000000000000000100000000
000000000101100101000011110111000000000010000000000000
101000100000001000000000001011111100111100000000000000
100000000000001001000011110101010000010100000000000000
110000000110011001000000000011011011001001010000000100
010000000000000111000000000000011110001001010000100000
000001100100000111100000000001000000000000000100000000
000001000010000101000010110000000000000001000000000000
000000000000010001100000001000000000000000000100000000
000000001000000000000010100101000000000010000000000000
000000000000001001000000001000011000110110000000000000
000000000110000001000010010011001111111001000001000000
000001000000000101100000010001001011000000000010000100
000000000000000000000010000101001001000001000000100000
000001000000000011100110100001011110110110000000000000
000000000000000000000000000000111111110110000001000000

.logic_tile 22 9
000010000000000001000000000000000001000000100100000000
000011101000001111100000000000001000000000000000000001
101000000000001011100000000000000001000000100110000000
100000000000001111100000000000001000000000000000000001
110000000000000000000000000000011100000100000100000000
010000000110000000000000000000000000000000000000000100
000000000001001101000111000101101111010111000000000000
000010001110100001100000000000111010010111000000000001
000000000010000000000010100001000000000000000100000100
000111100000000000000110000000000000000001000000000000
000010100000000111000000000001000000000000000100000000
000000000110000000100000000000000000000001000010000000
001001000000001000000010100000001111000111010000000000
000010000000001001000000001111001110001011100000100000
000000000001001001100000001000011010001011100000000000
000000000000101001000000000111001101000111010000000000

.logic_tile 23 9
000000000000000001100010100001001111110100010100000001
000010000000001111000110110001101011101000010001000000
101000000000001000000110010011100000011001100100000000
100000000000000001000010000000001000011001100000000000
000000000001000000000110011101101100111100000100000001
000010001010100000000011111111000000111101010001100100
000001000001001000000010110001011010111100000000000000
000000001010101111000110000111010000101000000000000000
000000000000001001000000000000001010110000000000000000
000000000000000001100000000000011001110000000000000000
000001000000010000000010100001101101111101110000000000
000010100000011101000100001101101001111101010000000000
000000000000001000000000000000011011011101000100000000
000000001110000001000000001101011110101110000010100000
110000100000010001100111001101011001111001100110000000
100001000001010000000000001011101001111000100000000010

.logic_tile 24 9
000010100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.ipcon_tile 25 9
000100000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000010001000000000000000001000001100111100000000
000000000010000001000000000000001000110011000000010010
101000000000000001100000000000001000001100111100000000
100000000110000000000000000000001100110011000000100000
000000001110000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000100
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000100000
000011100000000001100000010111101000001100111100000100
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000110000111101000001100111101000000
000000000000000000000000000000100000110011000000000000
000000000000001000000110010111101000001100111100000000
000000000000000001000010000000100000110011000000000001

.logic_tile 2 10
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000101001000001100111100000000
100000000100000000000000000000000000110011000000000000
110001001100001001100000010101001000001100111100000000
110000000000000001000010000000100000110011000000000000
000100000000001001100110000000001000001100111100000000
000100000110000001000000000000001001110011000000100000
000000000000000000000000000101101000001100111100000010
000000000000000000000000000000000000110011000000000000
000010000001010000000000000101101000001100111100000000
000001000100000000000000000000000000110011000010000000
000000000000000000000111000111101000001100111100000000
000001000000000000000000000000100000110011000000000000
000000100000000000000000010101101000001100111100000000
000001000100000000000010000000100000110011000000000000

.logic_tile 3 10
000000000000000000000111110011001010010111100000000000
000000000100000000000010100011101110001011100000000010
101010000000001101000110110111101010000110100001000000
100001000000000111100011100111001111001111110000000000
110000000000001111100010001001101001001001010000000000
010000000001000101100100001111011000000000000000000000
000000000000000001000111100000000001000000100100000000
000000001110010000100100000000001111000000000000000000
000010100001001111000010010111001100000110100000000001
000000000000000011000111111001011011001111110000000000
000000000000000000000000000001111010000110100000000000
000000001100000000000011111011111110001111110000000000
000000000000001111000110010001101101000110100000000000
000000000000000011100011000011111101001111110000000010
000000000000000011100110011101101110000110100000000000
000000000000001111100011000111011100001111110000000000

.logic_tile 4 10
000000000001000001000110010101111110101000000000000001
000001000000100000100010010000010000101000000000000000
101010100000000000000111000000000000100000010010000000
100001000000000000000010011111001001010000100000000000
010110100000000011100000000001001011000000000000000000
010000000010000001100010101011011101000100000000000000
000000000001011000000000010101001101000000100000000000
000000001100100001000011000111001001000000000000000000
000000000000011000000000000111001011000000010000000000
000000000000001101000010000000101100000000010000000000
000000001100000011000000010000000001000000100100000000
000000000000000001000010110000001011000000000000000000
000000000000000000000110010111011000000010000000000100
000000000110001001000010000101011100000000000000000000
000010000000000000000000011111011001000000000010000010
000001001100000000000010000011111010000000010000000010

.logic_tile 5 10
000000000000000001000000001000011101110001010010000000
000000001000000000100010010101011100110010100000000000
101000000000000001100000001111100001100000010000000101
100000000000000000100000000011001111000000000011000010
110011100001010000000000000001100000000000000110000000
000000000000100000000000000000000000000001000010100100
000000000000000101100000000000001110000100000110000001
000000001100000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
000000000010000000000000000000000000000001000011000000
000000000000000011100011100000000001000000100100000000
000000000001011001000000000000001110000000000000000000
000000100000100111000010100000000000000000000100000101
000001000000000000100000001111000000000010000011000000
000100100000101101000000010000001000000100000100000000
000101001110010011100011000000010000000000000000000000

.ramt_tile 6 10
000000000000100000000000001000000000000000
000000010001010000000000001001000000000000
101000101111010000000011100111100000000000
100000011100100000000111111101000000000000
010001001100000111100111111000000000000000
110000000000100000000110111111000000000000
000000000000000111000000011101000000000000
000000000000100000000010111001000000000000
000000100000001000000000000000000000000000
000000001000000111000010001011000000000000
000010001000010001000000001011000000000000
000001000000000000000000000111000000000000
000010000001010011100111100000000000000000
000001001000000000000100001111000000000000
010000000000001011000010001111000001000000
110000001100001111100100000011001011000000

.logic_tile 7 10
000010101011010101000000010001000000000000000100000001
000000000100000000100010010000000000000001000000000010
101000001110000111100000010001101100101000000000000000
100000000000000111000011110000000000101000000000000000
110000000001010111000000001111001111101011110000100001
110000000000001001000010101101011010010101110000000100
000000000000010001100010101011011101110110110000000000
000000100000100000100110110011111000110100010001100100
000000000001010101100000001111101110101011110000000101
000000000010000101000010100011011001101010110000000000
000001000001111101100000010011001110110110110000000101
000010100001110101000010100011101010110100010000000101
000001001000101001100011100101100000000000000100000010
000010100010010101000010100000100000000001000000000011
000001000001110000000000000101011000111110100000000100
000000101110110101000000001111011011110100010000100000

.logic_tile 8 10
000001000000100001000000010101000001100000010000000000
000000100001000000000011010000001100100000010000000000
101001000000000000000011101000001011011100000000000000
100010101000000101000100001011001110101100000000000000
110000100000000101000000000001111110101000000000000000
010000000000001101100000000000110000101000000011000000
000010100100000000000111001111011110101000010000000000
000000000010000000000100001011011111000100000000000000
000001000000101000000000000000001010110000000000000000
000010000001000101000011110000001001110000000000000000
000001000001110000000111000011100000001001000000000000
000000000000010001000110100101101000101001010000000000
000010000000000111000000001111011100100000000000000000
000011000001000000000011101101111100110100000000000000
000000000010010000010110010000011000000100000100000000
000000000010001111000011100000000000000000000000000000

.logic_tile 9 10
000100000000101001000010111000011101100011010100000000
000000000101000001000111001101001111010011100001000000
101000000000000101000011100101101100011111100000000000
100000100000000000100011010011011101101111100000000000
000000000001001000000110100111001011111011110000000000
000000000000100111000010111111111101010010100010000000
000000100000000111000010001011111000010000000001000000
000001001110001011100000000101011000110000000010000000
000000001010001111100010000101011100000010000010000100
000000000000001001000111100000011001000010000001100000
000001000000001001100111011001000001010110100000000000
000010001110001101000010011001001110100110010000000000
000000000000100001000010000111011000111011110000000000
000000000000010000100110110111101011010010100010000000
000000100000000001000111000011011110101110000000000000
000001000000001001100100001111001001111101010010000000

.logic_tile 10 10
000010100000001000000000000000000001000000001000000000
000000000000001101000010110000001010000000000000001000
101001000110001111100111110101111011110000001000100100
100010100000000101100010000000101001000000110001000000
110000000000100000000010010000001001001100110000100000
010000000001000000000111111101001011110011000000000000
000000000000000111100010011101001001000010000000000000
000000000000001001100011011001111000000000000001000100
000000000000000000000000011101100001110000110100000010
000000000000000000000011011001101101110110110000000000
000000000110100101000000010000011111001110100000000000
000010101100000000000010101101001010001101010000000000
000000000001000000000000010111101110000001010000000000
000000000001110000000010000000010000000001010000000000
010010101010100001000000001001011001000011110000000000
010010100001011111000010001111011100000011100000000000

.logic_tile 11 10
000010100000000000000110110000011000000100000100000000
000000000000100000000110110000010000000000000000000100
101000000000000101000110101011101010010000110010000000
100001000100000000100111101111111100100110110001000000
000000000001010111000010010001100000001001000000000000
000000000010100000100011100000001001001001000000000000
000100101011000011100000010111111010001110100000000000
000100000001000000100011100000101011001110100000000001
000000000100000011100000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000000000000000000000001101000000000000000000000000
000011100000000000000011110001000000010110100000000000
000100000001000111100000001001011000000000000000000000
000110100110100000000000001001100000101000000000000000
000000000001010000000111101000000001001001000000000000
000000000000000000000010000001001011000110000000000000

.logic_tile 12 10
000101000000100001000000010000000001000000100110000000
000010001010010000000011110000001010000000000000000001
101000000000000101000000010000000000000000000100000000
100001000010001001000011010001000000000010000001000000
010000001111000000000000010101011101011100100000000000
010000000000100000000011100000101000011100100000000000
000000100000000111000110000000000001000000100101000001
000000000001001111000110000000001010000000000000000010
000010000000010000000010001011011011111000000000000000
000001001110000000000000001101111001100000000000000000
000010101000001101100000000000011100000100000110100000
000001000000000001000010010000010000000000000000000000
000010100010000000000000000000001110000100000110000000
000001000000100001000011100000000000000000000000000100
000010000001010000000000000011111001010110000010000000
000001000000000000000000001111001000101010000010000000

.logic_tile 13 10
000000000010000101000111100101100000000000000110000000
000000000110001101000100000000000000000001000000000000
101000001101010000000010101011111001101001000000000000
100000100000000111000011111011111001100000000000000000
000100000000000001100000000001000000000000000100000000
000100001100000101000000000000000000000001000000000000
000010100000000001000000000101100001010110100000000000
000010100010010001000011010011001111111001110000000011
000001000000100111000000011101001110000010100010000000
000000000001000000000010000011010000101011110000000001
000000000000101000000110011001111110111110110000000000
000000000000010101000010111011001110010110110000000000
000000001100100000000000010111111010000111010010000000
000000000001011111000011000101011000000001010000000000
000011100001001001000000000011000000000110000000000000
000001101110100011000011110101101001011111100000000000

.logic_tile 14 10
000000000000000000000011100011011010011111110000000000
000000000001000000000000001111001101011001110000000000
101000100100010101000111000101111010001001010000000000
100101001110000000100111101111011110000010100000000000
000000000000001001000111000001101011000110100000000001
000000000001000111000100000000001001000110100000000000
000101000000001011100010011111111101000010000000000000
000010001000000111100110101111111001000000000000000010
000000100000001001000000000000011010000100000100000000
000010100000000001000010000000010000000000000000000000
000000000000000001100000011101001100011110110000000000
000001000000000000000010100111011100101110110000000000
000001000000001101100011110011100000001111000000000000
000000101011000101000110010111001011100110010000000010
000010100001001000000110000111001100000010100000000000
000001000000100011000010101001000000111101010000000000

.logic_tile 15 10
000000000000000011100000010000001101110000000000000000
000000000000000000100011100000011011110000000000000000
000000100010001000000010110101111000000000000000100001
000001001011001111000011110001010000111100000000000011
000010100011000000000010000101001101010110010000100000
000000100000000001000100000000001111010110010000000000
000000000001010001000010001101101010011111110000000000
000000000000100000000000001111011000011001110000000000
000000100110001001100010000000001100000001010000000000
000001000000001001000011000011000000000010100010000000
000001000001010000000010000001101110000010100000000000
000000100000000000000000000011010000111110100000000000
000000000001000000000110000011011000000010100000000000
000000100000000000000000001011010000111101010000000000
000000001110000000000110000001011011011111110000000000
000000000001000000000010010001101101101110100000000000

.logic_tile 16 10
000000000000100101100000000001011000010100000000000000
000000000001010000000000000000010000010100000000000000
101010100000001000000110111000000000100110010000000100
100000000110000111000010001101001111011001100000000000
110000000000100000000000000001011100010100000000000000
010100000000010000000000000000010000010100000000000000
000000000001011000000000000011000000111111110000000000
000000100000100101000010111111000000000000000000000010
000000000100000000000000011111100000000000000100000000
000000000000001101000011100111000000111111110010000000
000010000110000000000110001000000000100110010000000000
000010000000000000000100000101001111011001100000100000
000001001110000000000000011000000001011001100100000000
000000000000000001000011010001001001100110010000100000
010001000000001001000110000000011110010101010100000010
000010000001000001100000000111010000101010100000000000

.logic_tile 17 10
000000000000100000000111011011101011110010010000000000
000000000001010000000010101011111000100111000000000000
101000000001011001000111101011111101100110010000000000
100010100110100111100000000101011100100101100000000000
110000000000001101000010010000000000000000000101000010
100000000000000011000011011101000000000010000010000000
000000100010001000000111110101101011010111100001000000
000001100001000011000111110101101111000111010001000000
000000000000000000000010000101101100000111010000000000
000010100001000011000010010000111110000111010000000000
000010101000001101100111000011011110000110100010000000
000001000000001111000011001111111010001111110001000000
000000000000001111100000000001101001000110100000000000
000000000000000111000010011001011110011100000000000000
000000000000000001000110010111101101010010110000000000
000000000110100000100010000111001001000001100000000000

.logic_tile 18 10
000000000000101011100000011001000001101001010000000000
000000000001010101100010110101001111011001100010000000
101001001001000111000111110000011000000100000100000000
100000100000001111100011110000010000000000000000000000
010000000000001001100011010001111110010000010000000000
010000000000000001000010000101111100101111100000000000
000010100001001011100000001011101110111010110000000000
000000000000100111100000000101001110000101000000000000
000000000100100000000000010001101010000000110010000000
000000000000010111000010011011011111000000000000000000
000010000001110000000000000001100000000000000100000000
000000000000000001000010010000000000000001000000000000
000001001010100001000110000001100000110000110000000000
000010000001010111000011101011001000000000000000000010
000010101110000000000111010011101010010111100000000000
000000000100000000000111000101111111000111010001000000

.ramt_tile 19 10
000000000000000011000000010101111000000000
000000000000011001100011110000000000100000
101000001111010111100000000001011010100000
100000101110000000100000000000100000000100
110000000000000001000011100011111000001000
110000101100000000100100000000000000000010
000000000000001111100000001001011010000001
000000001110000011100000001111000000100000
000000000000000000000011011111111000000100
000000001100000000000111111011000000000000
000000000000000011100000000011011010000000
000000100000000000100010001011100000000100
000011100001101000000010000111011000000000
000011100001111011000000000101000000100000
110000000101011001000000000101011010000001
110000001110101111100011110001100000000001

.logic_tile 20 10
000010000000001000000010110011111001101000000000000000
000000000000000001000111101101011000100000000000000000
101000001011011000000111110001001101101001010000000000
100100000000001001000011110011001010000110100000000000
010000100000010001100010101000000000000000000100000000
010000000100100000000000001011000000000010000001000000
000000001011000111000000001011011110110100000000000000
000010000000001101000010000101001110111100000000000000
000000000001000011100010101011001000010000110000000000
000000000110000111100000001001111111100000010001000000
000000000000000101100111100001101010100000000000000100
000000100000100000000010001011101001101000000000000110
000000000000001000000110000001001100010100000000100000
000000000000000001000000000000110000010100000000000000
000000000000000111100000001101100001111001110000000101
000000001101010000100000001101001101100000010000000001

.logic_tile 21 10
000000100000000111100000000000000001000000100110000000
000000000000000011100000000000001010000000000000000000
101000000001010111000000001101011100000011110000000000
100000100000001101100000001011110000000001010001000000
110000100001010101000010010101100000000000000100000000
010001001010000000100110010000000000000001000000100000
000010100000001001100111101000000000000000000100000000
000001100000001001100000000001000000000010000000000000
000000000000000000000110100000001010000100000100000000
000000000110000000000010010000010000000000000001000000
000010000010010011100111111101011000000000010000000000
000000000000000000100010101111001101000001000000000000
000000000000000111000000000000000000000000100100000000
000000001100000000100000000000001000000000000000000000
000000000000100000000000011111011010101001010000000100
000000000001010000000011110011011000010100100000000000

.logic_tile 22 10
000010000000000001100000011101011011000010000000000000
000001000000001111100010001101001001000000000000000000
101000000000001000000000010001100000001001000001000101
100000000000000001000010010000001000001001000001100100
011010100001001000000111001001000000101001010010000001
010001000000101001000100000001000000000000000000100110
000000000011011000000110010000001010000100000100000000
000000000000101011000110010000010000000000000000000000
000000100000000101100000000000001111001100000000000000
000001000000000000000011000000011111001100000000000000
000000000000010000000000000011000000000000000100000000
000000000100000000000000000000100000000001000000000000
000000100000000000000111000111001100110000010000000000
000001001100001101000010010001001111010000000000000000
000010000000010000000111001000000000001001000000000001
000001000110100000000100001101001010000110000000100100

.logic_tile 23 10
000000000000001000000000010000000000000000100100000000
000000000000000101000010000000001101000000000000000000
101010100100000001100110100000000000000000000100000000
100000000000000000000010101011000000000010000000000000
010000000000000000000011111101000001010000100011000000
110000000000000101000011011001001011000000000000000001
000000001100000000000010101101100000101001010010100001
000000000000010000000000001001100000000000000001000101
000000000000001001000010000111101110101000010010000000
000000000000000001000010000111101100000000010000000000
000000100011010000000000000111000001010000100000000000
000001000000000000000000001101101001110000110000000000
000000000000000101100011100011000000000000000100000000
000000000000000001000011100000000000000001000000000000
000000000001000000000000001001001000010010100000000000
000001000000100000000010010001011111000000000000000000

.logic_tile 24 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101010000001110000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000010100000000000000000000011000000000010000000000000
000010000001101000000000000000000000000000000000000000
000011000000101101010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000101001100000000000001000001100111100000000
000000000101000001000000000000001000110011000000110000
101010000000001001100000000000001000001100111110000000
100001000000000001000000000000001000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000100000000000010000000100000110011000000000010
000000100000000000000000010111001000001100111100000000
000001000000000000000010000000100000110011000000000001
000100000000100000000000000000001001001100111100000000
000100000001000000000000000000001000110011000000000100
000000000000000000000110000000001001001100111100000000
000000000110000000000000000000001000110011000000100000
000001000000100000000110000101101000001100111100000000
000000000001010000000000000000100000110011000000100000
000000000000000000000000000000001001001100111100000000
000000001010000000000000000000001101110011000000000010

.logic_tile 2 11
000000000000100000000000010111001000001100111100000000
000000000001000000000010000000000000110011000000010001
101000000001000000000000000101001000001100111100000000
100000000000100000000000000000000000110011000000100000
110000000000000001100110000000001000001100111100000001
110010000000000000000000000000001001110011000000000000
000010100001010000000110000101001000001100111100000010
000000000110000000000000000000100000110011000000000000
000010100000000000000000000000001001001100111100000100
000000000000000000000000000000001100110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000001
000000000000001000000111100111101000001100111110000000
000000000000010001000100000000100000110011000000000000
000000000001010001100000010101101000001100111100000000
000000000000000000000010000000100000110011000001000000

.logic_tile 3 11
000000000000000001000011100001000000000000000100000000
000000000000001101100000000000100000000001000000000000
101000000000001101000000001011001011100000000001100011
100000000000000001100000001011001110000000000001000100
010000000000001001100010000000000000000000000000000000
110000000000000001100110110000000000000000000000000000
000000000000000000000011100111100000000000000100000000
000011100010000000000000000000100000000001000000000000
000010100000001000000110000101001100000110100000000000
000000000100001011000010101111111101001111110000000000
000010000000000000000010001101101100000110100000000000
000011000000000000000000000001111010001111110000000000
000010100011000111100111100001111110000110100000000000
000000000110100111000000000111011000001111110000100000
110010100001011111000010010111111000001000000010000000
100001000000100101100010010111001000010100000000000000

.logic_tile 4 11
000000000000000101000000001000011010101000000010000110
000000001110000000000000001101010000010100000000000000
101010100000001001000000000011011101000100000000000000
100001000000000001100000000101101000000000000000000000
110000000000000001000000000111000000000000000110100000
000000000000001001000011010000100000000001000000000001
000010000000000000000010110000000000000000100100100010
000000000000000000000110000000001011000000000010000101
000000000000100000000000010000000000000110000000000000
000000001011010000000010110111001010001001000000000000
000000000000001001000000000001100000100000010000000000
000000000000001101000010000000001000100000010000100010
000100000000000101100000001111111101100000000000000000
000100000000000000100010001011101110000000000000000000
000000000001000101000000011011101100000000000000000000
000000001110100000000011000001011010001000000000000000

.logic_tile 5 11
000000000000000101000011100001011011000000010010100000
000010000000000000000011110111001001010000100000000000
101001000000000101000000000101100000000000000110000000
100010000010000000000011110000100000000001000000000010
110100000000100000000000000000000000000000100100000000
010001000000010111000000000000001001000000000011000010
000000000001100000000010110000000001000000100110000000
000000000001110111000011100000001011000000000000000010
000000001110011000000000000101001000000000100010000010
000000100100001001000010010000011100000000100000000000
000000000000000101000000000000000001000000100110000001
000000000000001101100000000000001000000000000010100000
000000000000000001000000000111100000000000000100000000
000000000000000000100010110000000000000001000011000010
000000000000000000000110000011111111000010000000000000
000000001000001111000100001111011100000000000000000010

.ramb_tile 6 11
000001101000101000000000010000000000000000
000010110000010011000010011101000000000000
101000000001000001100110001001100000100000
100000000000101111100100000101000000000000
110001000000000011000110000000000000000000
010000000001010000000100001111000000000000
000100000000001111100110101001000000000000
000100000000001001100100000001000000000000
000000000001010000000000000000000000000000
000000000000000000000011111001000000000000
000010000000000000000010101101100000100000
000001000010000000000000001011100000000000
000000000000000000000010101000000000000000
000000000001010000000000000111000000000000
010000000000000101000000001101000001000000
110000000000000000000010101111001001001000

.logic_tile 7 11
000000000000010011000000000111000000100000010000000000
000000001010100000000000000000001010100000010000000000
101010000000001000000000000000000000000000000100000000
100000001110001011000000001111000000000010000000000000
110001000001010111000000001001001110000001010000100000
000000100001010000000000001111000000010110100000000000
000100001101001000000000000000000000000000000100000000
000010000000001111000011100001000000000010000001000000
000010100000000000000110111111000000101001010000000000
000010100010000000000010100001000000000000000000000000
000000000000000000000000001000000000000000000110000000
000010100000000000000000001101000000000010000000000000
000000100000001000000000011000000000000000000100000000
000000000000000101000011000001000000000010000000000000
000000000000000000000110100011000001100000010000000000
000000000000000000000000001011101010110110110000000000

.logic_tile 8 11
000000001000000111000111110111001100111000100000000000
000010001110010000000010001111101101101000010001000000
101000000001000111100000011111101100010110110000000000
100000000011010000100011110001001100011111110000000000
010001000001010011100111101101100000000000000010000011
110000100000100000000111101001001101000110000010000001
000010001100011111000000010101111110010111110000000000
000000000000100111000010001101001100100111110000000000
000100101100101101000011010001011100111101010000000000
000100000001001101000011101001000000101000000000000000
000000000000000001100110100101011111011111110000000000
000001000000000000000100000011001101000111110000000000
000000001111010101000010100000011010000011110100000100
000000000001100000000010100000010000000011110001000000
010100000000000101000000000111101110010111100000000000
100110001000000000000000001011001001111111100000000000

.logic_tile 9 11
000000000010000101000000010000011110001111110100000000
000000101100000011100011000000011000001111110000000100
101010001010000011100111111000011100010111110100000000
100000000110000111100111011011010000101011110000000100
000011000000000111000000001001001111001111100000000000
000001000000000111000000001001001010101111110000000000
000001000000001101000111100011111010011111110000000000
000010101100001111100000000001001010000111110000000000
000000000001100000000000001001100001110110110100000100
000000000010110000000000001101001111010110100000000000
000000100000100000000011100101111001010111110000000000
000001000001010111000010000001001001011111100000000000
000000000110101000000000001001011110011111100000000000
000001001111001111000000000101001001101011110000000000
110000000000001111000111110101011011000111110000000000
110000001000000111000011000001001010011111110000000000

.logic_tile 10 11
000010100000011101000011101000000001110110110000000000
000000001010001011000000001111001100111001110000100000
101010000000001111100111110011011110110100000110000100
100001000000000011100111110000001110110100000000000000
010010000001010011100111010101111011100000000000000000
110001000000100000100111010000101011100000000011000100
000000000111000111100010001001011000000110100000000000
000000000000000111000011111001001000101111110000000000
000000000000100000000000011000001010101000000000000000
000000000011001111000011011001010000010100000000000000
000001001000000000000000000001011010010111110000000000
000010001010000101000000000001001001000111010000000000
000000000000101000000010000001011000010111110000000000
000000000000011111000000000001001111001011100000000000
000001001110010011100111000011001010000010100000000000
000110100000000000100100000000100000000010100001000000

.logic_tile 11 11
000010000000000000000010001001001100011101000000000000
000000000000000001000100000101101000101111010000000000
101000000000101111100110100001111011001101010000000000
100000000101001111100000000011001011001111110000000000
110000000000000011100000001000000000000000000100000000
010000100000100001100000000111000000000010000010000000
000100000110000111100000000111001011000110110000000000
000000000000000000100011001111001000001111110000000000
000001100001010001100011100011011000100000000000000000
000001000000000000100111100000111111100000000000000001
000000000110000000000000000000000001000110000010000000
000000001110010000000000000011001000001001000000100000
000000000000000001100110010001101100001000000010000100
000010000000100000100111111111111101000000000000000010
000000001010000011100000000000000000000000100100000000
000001000010000000000000000000001010000000000010000000

.logic_tile 12 11
000000000000010000000111111000011011100000000000000000
000000000000100000000011011111001100010000000010000000
101000000000000101100111010011000001010000100000000000
100000000000000000000111100000101000010000100000000000
010000000001100000000111110001100000001001000000000000
010001000001110000000111100000001111001001000000000000
000000000000001111100011110000011011000000110000000000
000000001000010101100111010000001000000000110000000000
000110100010000000000000011001000000111001110110000000
000001001110010000000011101101101011100000010001100000
000001000001000000000000000001111010101000110110100001
000010100000001101000000000000111111101000110000000000
000000000000100000000111100001111011111001000100000000
000000001010010000000110000000111011111001000011000000
000010100000000000000110100000000001010000100000000000
000010001110000000000100001101001000100000010000000000

.logic_tile 13 11
000001100000001000000011111101001100001100000000000000
000011000000001111000111110001011100101100000000000000
101000000001001111000000000001001010111110100000100000
100000000000100001000000000000110000111110100000000000
000010000001100000000111100000011010000100000100000000
000000000001010001000000000000000000000000000001000000
000000000000001000000010000000011111000001110000000000
000000001010000111000000001001001000000010110000000000
000000001000001011000110000000000001100000010000000000
000000001100001011000000000001001011010000100000000000
000101000000000000000000000101100000000000000100000000
000110000000000000000000000000100000000001000001000000
000000000100100000000000000000000001000000100100100000
000010100000000000000000000000001111000000000000000000
000000000000000101100011100000000000000000100100100000
000000000000000000100000000000001100000000000000000000

.logic_tile 14 11
000001000000000011100010001011101101110000000000000000
000010100000000000100100001011001001010000110000000000
101000000001011101000011110000011010000111010000000001
100000001110001111100011010001011001001011100000000000
000001101000010101000111100011111011001011100000000001
000011100000000000000100000101111000001001000000000000
000000000000000001000110010101000000000000000100000000
000000000100000000000010000000100000000001000000100000
000000000000000001000000001000000000000000000100100000
000000000000000000010000000111000000000010000000000000
000000000001010001000010010101100000110000110000000000
000000100000000000000010101111001110100000010000000000
000000000000001001100011110001111001100000010000000000
000000001011010001000010100111011111010000010000000000
000010001000000111000010000111000000000000000100000000
000000100000100000000000000000100000000001000000000000

.logic_tile 15 11
000000000000000111000000000000011100010100000000000000
000000000000000000100000000101000000101000000000000000
101000000000000011100000000011111111011111110000000000
100000000001000000000000000001001101011101010000000000
000000001000000101000000010000000000001001000000100000
000000000001011111000010100111001010000110000000000010
000100000000100000000110011000011010000111010000000000
000000001011000000000011101101011101001011100001000000
000000000000000000000010011111101010001011100000000000
000000000000000000000011100111001101111111110000000000
000000100000100001100111000101000000010000100010000000
000001000000001001100100000000001110010000100000000000
000000000000001001100000000001100000000110000000000000
000000000000001001000000000101001110110110110000000000
000000000000001011100000000000000000000000100100000000
000000000001011011100000000000001011000000000000000000

.logic_tile 16 11
000001000001010000000111101111101000011011100000000000
000000100000100001000011111011011000111011110000000000
001000001000001000000011101111100000000000000110000000
100000000000000001000000000011100000101001010000000001
010001000000000001100000000011001110010100000000000000
010010000000000000000000000000000000010100000000000000
000000000100001101100000001101100000111111110000000000
000000000110100101000000001001000000000000000000000010
000000000000100001100110000011001100000001010000000000
000010000001000000100100000000100000000001010000000001
000000000000010111000000011101000000000000000100000000
000000000000000000000011010011000000101001010010000000
000010100000001000000000000011011010010100000000000000
000000000000000001000000000000000000010100000000000001
110010101101011001000111000000011001110011000000000000
110000000000001011000100000000001001110011000000000010

.logic_tile 17 11
000000000001001000000000000101111100100111110000000000
000000001110101111000011100001101001011000000000000000
101010000000000111100010001011011101011100010000000000
100001000000100101000110010011101110000101110000000000
110001000011011101000011011001101010010111100000000000
100010100000001011100010101011101111000111010000000001
000001000001010000000000000011011111011110000000000000
000000100000000001000010000111011101000101000000000000
000000000000000000000011110000001011110011000000000000
000000000000001001000011010000011001110011000000000010
000000100000000011000110110111100000000000000110100110
000001101100000001000111010000000000000001000001000000
000000000111001000000110001011011010010101110100000100
000000000001101001000000000001101010101001110000000000
000000000000001001000011101101000001000110000100000000
000000000010001011100000000101101000011111100000100000

.logic_tile 18 11
000100000000000101100111100011011010000000000010000000
000000100000001111000010101001011011100000000000000000
101000000001011011100111000001011001000001110000000000
100000000110101111000011101111001001000000010010000000
110001000000000001000010101001101111000001100000000000
110010000110000000000010001001011010111110010000000000
000000000001000001000111110011001100010000000000000000
000000000010000001000010000001101100000000000010000000
000000000110011001100000010000011110000100000100000000
000000000000001001100010000000010000000000000000000100
000010100000000011100000001101011110101111010000000000
000010101110001111000000000101001001101111100000000000
000000000000000001100111010001001011010010000000000000
000000000000000000000111000111011011000000000000000000
000001001101010011100000001001011101111110000000000000
000000100000100000000010000011001001111111100000000000

.ramb_tile 19 11
000001000000000111100011111000000000000000
000000110000000000100111101011000000000000
101000000010001000000000000000000000000000
100010001100001111000000001001000000000000
110000000000000000000000000000000000000000
110000000000000000000000001011000000000000
000000000000000000000000001000000000000000
000010100000000111000000000111000000000000
000010100000000000000010110000000000000000
000000000000000000000111111001000000100000
000000100000000000000000001000000000000000
000001001000001001000011100101001101000000
000000000000000000000010011000000001000000
000010000000000000000111000001001111000000
110000100000000000000010000000000000000000
010000000010001111000000001111001000000000

.logic_tile 20 11
000110100000000000000000010011001010111101010010000000
000001000000000101000010011111110000101000000001000001
101000000101110001100111110001000001010000100010000000
100000000001111101000010010000001110010000100001000000
010000000000010011100111111011111010100000000000000000
110000100000001111100111011011111100000000000000000010
000000000110000111100010001001001101000001000000000000
000000001101010000000010110111011100000010100000000000
000000000000010000000011101001101111010111110000000000
000000000000100111000111101101001001011111110000000000
000000001100000101000110001001111010100000000000000000
000000001010000000000011111101001010000000000000000000
000000000000001000000010000000011000000100000100000000
000000000000001111000111110000010000000000000001000000
000000000000101000000000000001001010001000000000000000
000000001000000001000000000101101111000010000000000000

.logic_tile 21 11
000000000000001000000000011101011000010110100010000001
000000000000000001000010011001110000010111110010000001
101011000001000001100111000011111011111111000000000000
100000000000111001000010100101111011010110000000000000
010000000010001000000000011000000000000000000110000000
010000001110000101000010100001000000000010000000000000
000000000000000000000110001001001100101001010000000000
000000000000000000000011100111011110010100100000000000
000000100110000000000000011000011000010101010000000000
000001000000000111000011001111000000101010100000000000
000000000011000000010000010011000000000000000100000000
000010000000000000000010000000000000000001000000000000
000000000000000101100000000111000000000000000100000000
000000000001001011100011110000100000000001000010000000
000000000000000000000110000111000000000000000100000000
000000001000000001000100000000000000000001000001000000

.logic_tile 22 11
000000000000011000000000000000000001000000100100000000
000000001110000101000010100000001010000000000000000000
101000000010001000000000010001011001110000010000000000
100000000000001011000010010111011010010000000000000100
010001000000000101000110000101111101101000000000000000
010010100000000001100100000001011110100000010000000100
000000000100110001000000000101000001001001000000100000
000000000000000111000011100000001011001001000000000000
000000001100000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000110010101011100101000000000100000
000001001010000000000010110000010000101000000000100000
000000000001001000000000000000001101000111010000100000
000000000000100001000000001101011000001011100000000000
000001000001000101100000000000000000000000100100000000
000010101010100000000000000000001010000000000000000000

.logic_tile 23 11
000000000001010001100000010000001110000100000100000000
000000000100100000000011110000010000000000000000000000
101000001110000111000000000000000000000000100100000000
100000000000010000000000000000001110000000000000000000
010000000000001000000000000001111111101000000000000000
010000000110000011000000000011011011100000010000000000
000001000000000000000110010011011101100000000000000010
000000000110100000000010000001001000110000100000000000
000000000000000101100000000001111011100000010000000000
000000000000001111100000000011011110101000000000000000
000001000000001000000000000000000000000000000100000000
000000000000000101000010000101000000000010000000000000
000000000000000000000000000000001100000100000100000000
000000000000000001000010000000000000000000000000000000
000000001100000101100000010000011100000100000100000000
000001000000000000000010100000010000000000000000000000

.logic_tile 24 11
000010100000000111000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
101001000001010000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000010000000000000000001000000000000000000000
000010100000000000000011100000011110000100000100000000
000001000000000000000100000000010000000000000000000000
000000000000000101100000010000000000000000000000000000
000000001010000000100010110000000000000000000000000000

.dsp1_tile 25 11
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000010100
101000000000001000000000000000001000001100111100000000
100000000000000001000000000000001000110011000001000000
000100000000000000000110000111001000001100111110000000
000100000000000000000000000000100000110011000000000000
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000001000000
000000100000001000000000000000001001001100111110000000
000001000010100001000000000000001000110011000000000000
000000100001010000000000000111101000001100111100000001
000001000000100000000000000000000000110011000000000000
000110000000000000000000010111101000001100111100000100
000100001000100000000010000000100000110011000000000000
000000000000000001100000010101101000001100111100000000
000000000110000000000010000000100000110011000000000100

.logic_tile 2 12
000011100100000001100110000000001000001100111100000000
000010100000000000000000000000001100110011000000010001
101010100000011000010000000000001000001100111100000000
100000000000100001000000000000001000110011000010000000
010000000000000000000111000000001000001100111100000000
110000100000000000000000000000001101110011000000000001
000100000000010001100000010000001000001100111100000000
000100000000100000000010000000001001110011000010000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001000110011000000000100
000000000000010000000000000101101000001100111100000001
000000000100100000000000000000000000110011000000000000
000100000000000000000000000101101000001100111100000000
000101000000000000000000000000100000110011000000000010
000000000000000000000110000111101000001100110100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 3 12
000000000000000001100000001001000001100000010011100111
000000000000000000100000001011001111000000000001100100
101000000000011000000000001011111110101000000000100100
100000000000101001000000000111110000000000000010100101
110000000000000000000000001111100001100000010011000101
110000000000100000000010000011001101000000000010000110
000000000001001001100000000111111010000100000000000100
000000000000000011100000000000001011000100000011000001
000000000000000000000000001101000001000000000000000000
000000000100000000000000000001101110000110000000000000
000000000000011000000000010011111100100000000010000110
000000000000000001000010100000101000100000000010000011
000010100001010000000111100101100000000000000100000000
000000001100000000000000000000000000000001000000100000
000000000000000111000110000111111000000000000000000000
000000000000000001100000001101000000101000000000000000

.logic_tile 4 12
000010100000000000000011100001001100000000000010000100
000000000000000000000000000101100000010100000000000000
101000000000011000000000000111111000010000000000000000
100000001100100101000000001111001010000000000000000000
110010100000000101000000000011111010101000000000100101
110001000000000001000011110000110000101000000010000100
000000001110010000000010110000000000000000000100000000
000001000000100111000010001101000000000010000001000000
000000000110000001100000010011001000000000010000000101
000000000000000000000010110000011010000000010010100001
000000000000010000000110001000000000100000010000000100
000000000100100000000000000101001100010000100001000001
000000000000000000000111111001001010001000000000000000
000000000010000000000110110111101101000000000000000000
000000000001000101100000000001111010101000000000000000
000000000000100000000000000000010000101000000000000000

.logic_tile 5 12
000000000010010000000110000111011010111000100000000000
000010000000001001000000000111111000101000000000000001
101000100000000011100000010000001010011011100000000000
100000000010000000000011001011001110100111010000000000
110000000000000111000000001101101110101000000000000000
110000000010000000000000001011010000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000000000001000010000000001111000000000000000000
000001000000001000000111100011101000101000000011000010
000010001000000111000000000000110000101000000010100000
000000000000000000000011100011000000000000000100000101
000011000000000000000110110000000000000001000000100010
000000000001000001100011101101101110000000000000000000
000000000000100001000110001011010000010100000000000010
000000001010100001100000011111111000000000000000000101
000000000001010000100010000001010000101000000010100110

.ramt_tile 6 12
000000000100000000000010000000000000000000
000000110000000001000100000111000000000000
101000000000001000000000000011000000000000
100000010000001111000000001001100000010000
110100000000000000000000001000000000000000
110101000000000000000000000001000000000000
000000000001010001000011100111100000000001
000000000110100000100100000111100000000000
000100000000000001000000001000000000000000
000100000100000000100010010101000000000000
000000000001101001000000000011100000000000
000000000000000111100000000011000000000100
000000100000001011100111110000000000000000
000010100000000011000011010001000000000000
110100000001000011100011001101100000000010
110101001100000000100100000011101111000000

.logic_tile 7 12
000010000000000001000000010011101111101000010000000000
000001000010000101100010010111011101000000100000000000
101000001000000111100110100111011011100000010000000000
100000000000000101100100001111001000101000000000000000
110001000000000001100000010000011010001100110100000000
110010000010000000000010010000011101110011000001000000
000001100000000111000011111001011011101110000010100000
000010000000001101000110010101111111111110100000000100
000000000000001101100110110001001110010100000000000000
000000000000000001000010000111000000111100000000000000
000000000110100001000000000011011000110110010000000000
000001000011000000100011111101001101111001110010100000
000000000000001101000111001101011110111011110010000000
000000000000000101000010000111101000010010100000000110
010100100000101111000000011001001010111111010000000000
100100000111000001100010101001101100010110000010000100

.logic_tile 8 12
000100000000000000000000011011101101011111100000000000
000101000000010000000011101111101110011111010000000000
101000000000110111000110001000011100001001010000000000
100000000110000000000110111001011010000110100000000000
110000000000100011000000001001101100011110100000000000
110010101001010101000010100111001110101111110000000000
001100000001101000000000000000001000111000100000000000
000101001000100001000000001101011111110100010000000000
000000000000000101100000000111101101011111100000000000
000000000000000000000010001011101110101111100000000000
000010000000000111000110100000000001000000100100000000
000000001110000000100111110000001100000000000000000100
000001000000000011000010011101011010010100000000000000
000010100000000000000110001001000000111100000000000000
000000000000100101100010010000001010000100000100000100
000000000000010000000111100000000000000000000000000000

.logic_tile 9 12
000010000100000101000000010101000000000000001000000000
000101000000001101100010010000100000000000000000001000
101010000000010000000110010001101001100001001010000010
100001000001010000000111110000111101001000010010100001
000000001010000000000000010011101001110000001000000000
000000000000000111000010010000101111000000110000000000
000001000000000001000000001111001000001100110000000000
000000101111000000000000001011000000110011000000000000
000100000110100000000110011001111111101001000000000000
000100000001000000000010001011111110000000000000000000
000010000001010000000111000011001110010010100010000101
000000000000100000000110000000101101010010100010000011
000000000000100001000000000111100000000000000100000000
000010100001000000100000000000000000000001000000000000
010001000001001101000010010001001000101000000000000000
110000100001110001100010000001011010010100100000000000

.logic_tile 10 12
000101001000000000000000000101100001001100111010000000
000000000110000000000000000000101010110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000000011000011110000000000110011000001000000
000010100100000000000000000000001001001100111001000000
000001100000000000000000000000001001110011000000000000
000000000100000101100000010000001001001100111000000000
000000000001010000100011100000001100110011000000000100
000000000010000001000000000111001000001100111010000000
000000000001010000000011110000100000110011000000000000
000010001011110011100000000011001000001100111000000000
000000100100000000100000000000100000110011000001000000
000010100000000000000000000000001001001100111010000000
000000000000000000000010010000001000110011000000000000
000000001000000111100000000000001000001100111000000000
000000000000000000100000000000001100110011000000000100

.logic_tile 11 12
000001000001011101000110010011011100001111110100000000
000000000001010011000110010101101101001110100000000010
101000000011010101000110000011001011010010100100000000
100010000000000111000111101101011001111011110000100000
110000000000000001100010111011101001010110000110000000
110010001010000101100011110001011110111111010000000000
000000000110010000000111101001001100010111010101000000
000100000000000000000000001011001010101011010000000000
000101000000001001000110011011001111101000000010000100
000110000000000011100111011101001111000100000000000010
000000000000100011100010001001011001000111010100000000
000000000010010001000011100011111111101011110000000001
000000001000000000000111100000011001001100000000000000
000010000000000101000000000000001100001100000000000000
000000100000001001100010010011101101010110110100000010
000000000001001001100010010001101110010101110000000000

.logic_tile 12 12
000101000011000000000000010001111101101000110110000000
000000100000100000000011100000111010101000110000000000
101010100110000000000111111000001010000001010000000000
100000000000000111000111100011010000000010100000000000
010010101100000000000011100011100000001001000000000000
010001000000000000000100000000001111001001000000000000
000000000000000111100000001011100000100000010110000000
000000000000001101000000001011001111111001110001100000
000001100000000000000011100111111100010100000000000000
000011001000000000000100000000100000010100000000000000
000000000000100001100111011111111101101111010000000100
000000001000001111100110010101111101001111010010100001
000000000000000000000010011000011100010100000000000000
000000000000000000000011110001000000101000000000000000
000010100000100000000010000000011001101100010111000000
000000000010000000000010001011011101011100100000000000

.logic_tile 13 12
000011000000101001000000001011111111010000100000000000
000010100000001101100011110001101011110000100000000000
101000000000001111000011101011111010111100000101000000
100000000000000001100100000101001100111100100000000000
000010101010001001000110100000001010011111000000000100
000101001100001011100111101011011001101111000000000000
000000000000010011100110001011011100001011100010000000
000000001000001111100010001001011111000110000000000010
001100000110101001100000001001100000101001010000000000
000000001111000001000011111111000000000000000000000000
000000000001000000000011100101011110101000000000000000
000000100110101101000110010000110000101000000000000000
000001000000000000000000000001001010011110100010000000
000000100100000000000011100000011000011110100000000000
110000100000000111100010001101000000010000100000000000
110001000000000011000000001101001010101001010000000000

.logic_tile 14 12
000000000000001000000010110001100001100000010000000000
000010000000000001000111010000101010100000010000000000
101010000000101111100011110000011010000100000100000000
100100000010000001000010000000010000000000000010000000
000000000110000101100000001111001000101000010000000000
000000000100000000100000000111111001001000000000000000
000000000000000111000111001001011001001100000000000000
000000000000000000100100000011001110011100000000000000
000001000100010011100011100000001100001101000000000000
000010100000000000100010000111001101001110000000000000
000000000000000111000000001011111000010111110000000000
000000000000000111000000000001010000000001010000000000
000000000000000001000000011000000000000000000100000000
000100000000000001100011001111000000000010000000000000
000010101010100001100110100101000000010110100000000000
000000000100000001000000001011001110111001110000000010

.logic_tile 15 12
000000000001100000000110110001011011001110100000000010
000000000001010000000010101001101100001100000000000011
101010001001001001100000011101001100111000000000000000
100001000000100111000010001101111101100000000000000000
000010100100000001100010100000011100001101000000000000
000001001100000000000010000011001101001110000000000000
000010100001010000000111000001100000101001010000000000
000000000000001011000011100111000000000000000000000000
000000000000001000000011011001101011001001000000000000
000000000000000111000111101011011011010110000000000000
000000000100001011100010010111000000101001010000000000
000001000000000111000010100111000000000000000000000000
000001000000100001000000001011100001101001010100000010
000010000000001001000000001001101110111001110000000000
110000000000001111100011111111101011000010000000000001
100000000100000001000111011111101110101011010010000000

.logic_tile 16 12
000000000000001000000010011001001010010111100000000000
000000000000000011000010011011111111000111010010100000
101010000000001001100111101101000001001111000000000000
100000000000000011000100000111101111011001100000000000
000010000010000000000111010001101100000010010000000000
000000000000000101000110000001101100000111100000000000
000001000000001011100010001111011001000010000000100000
000010000000001011000000001011001000000000000000000000
000000000111001111100000001000000001100000010100000000
000000001010101001000010000011001111010000100000000001
000000001100000111100110010101011010000011110000000000
000000000000000001100011000101110000010101010000000000
000011100000000001100011000000011100010100100000000000
000010000001000000000000001011001001101000010000000000
110000000000001011100111001101101010010111110000000000
110001000110001001100111110101010000101000000000000000

.logic_tile 17 12
000010100000001000000111100011111011110100010000000001
000000000000000001000100000000111011110100010000100000
101000000000001011100111010111111000010100000000000000
100000000000001111000011000000010000010100000000000000
000000001100100011100000010101100001010000100100000010
000000000001010000000011110111001000110110110000000000
000000000000100001100111010001011010000110100000000000
000000000000010111000011011111001101001111110000000100
000000000000000000000111010000011100000100000110000001
000010000000100011000010010000000000000000000000000100
000001000001001011100010001011101101000011100000000000
000010001100101101000000001001011110010110000000000000
000000000000000111100011100011111000010001110000000000
000000100000010000100110001111101010101110000000000000
010010000101010111100000000011000000101001010010100100
100000000000000101000000001101001001100110010010000000

.logic_tile 18 12
000000000000001111100111011111001010000000000000000000
000100000010001111000011001101111110100000000000000001
101000001000011101000010100111100001100000010000000000
100000000000100011000000000000101001100000010000000000
010000000001010111100010000001011000110000000000000000
110010100000000111100110110001001100000000000000000000
000000000000000001000010111111011010101001010000000110
000000000001000000000111010111100000101010100000000111
000000000001011111000011100111101101111001000101000000
000000000100001001000100001001111101111111000000000001
000000000001011000000000011011111001110100010110000000
000000000000001011000011001111101011110110110001000000
000010100001001001100110110011001001111001000000100001
000001000000000111000110000000011010111001000010100000
010001000000010000000110000011101010110010010000000000
100000100000101001000011100101001110100111000000000000

.ramt_tile 19 12
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011001010000000000000000000000000000
000000011110100000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000010000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000010000
000110000000000000000000000000000000000000
000101001010000000000000000000000000000000
000000000110000000000010000000000000000000
000000001111000000000100000000000000000000
110110101111000001000000000000000000000000
110100001110000000000000000000000000000000

.logic_tile 20 12
000000000000001000000110000011000000000000000100000000
000000000000001001000010110000000000000001000001000000
101000000000000000000000000001001000101000000000000000
100000000000100000000010101011011001010000100000000000
110010000000000000000010000101101010101001010000000000
010001000000000101000010011101110000101010100010100000
000000000000011000000110010000000001000000100100000000
000000000000000011000011010000001010000000000000000000
000000100000100101000011111101001111101010000000000000
000011000001000000000111011101011001000101010000000000
000000000000110001100000000000000001000000100100000000
000010100100010000000000000000001111000000000000000000
000000000000010001000000011011101010100110000000000000
000000001110100000000010001001001110100100010000000000
000000000001010000000000001000000000000000000110000000
000000001110000101000010100111000000000010000000000000

.logic_tile 21 12
000000100000100101000111100000000001000000100110000000
000001001010011001100110010000001000000000000000000000
101000000000100111100000001001011000000011110000000010
100000000000001101100011111101110000101011110000000000
110000000110010001000000000001000000011111100010000000
110000000001000000000011110001001110000110000000000000
000000000000000001000110111101111110000110100000000000
000000100000000000000111010001101001001111110000000010
000010101100010001100000000000000000000000000110000000
000001100000000000000000000101000000000010000000000000
000000001100100000000000000000000000000000000100000000
000000001111011001000000000011000000000010000010000000
000000000000100101100111000000000001000000100100000000
000000100000000000100000000000001010000000000001000000
000000000000000001000000000001111100000000000000000000
000000000000000000000000001101100000101000000000000010

.logic_tile 22 12
000000000000011000000110000000001010010100000000000000
000000000000001111000010001101010000101000000000000000
101010100010101000000000010000000001100000010000000000
100001000000011111000011010011001011010000100000000000
110010000000000000000011111011111101101010110100000000
010001100000000000000111110011011001010110110000000001
000000000000001011100000000011101110111101010000000000
000000000000011001100011100000110000111101010010000000
000100000000000111000010000011101110100010110100000000
000000000000000000000010010000101001100010110000000000
000000000000001011100011101001001010010110100000000001
000000000000000001100111100101010000101000000000000000
000010101110100000000111000111101000111101010000000011
000001000001001111000000000000110000111101010011000010
010010000000010000000110100001111110101000000001100001
110001000000010000000010001011010000111101010010000011

.logic_tile 23 12
000000000000001000000011101000001001001110100100000100
000000000000000101000010100001011100001101010000000000
101000000101001000000111100000000000000000000000000000
100000000000000011000100000000000000000000000000000000
110000000001010000000111110111101000010101110110000000
100000000000110101000011001001111000010110110000000000
000000000010000111000011100000000000000000000000000000
000000000000010000100100000000000000000000000000000000
000100000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100100001000010000000101101010111101010000000000
000011000000011111000000000000010000111101010000100000
000000000000000000000110100001101011110000010000000000
000000000001000000000000001111101011010000000000000100
000000100000000000000010000000011110010011100100000000
000001001000000000000010011101011001100011010000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101001000000000000000000000000000000000000000000000000
100100100100000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001000000000000001100000100000100000000
000000000000000000100000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000001100000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000000000000000101001000001100111100000000
100000000110000000000000000000000000110011000000000000
000000000000000001100110000111001000001100111101000000
000000000100000000000000000000100000110011000000000000
000100000000000000000110000101001000001100111100000000
000100000000000000000000000000100000110011000000000000
000001000000001000000000000000001001001100111100000100
000000000000000001000000000000001100110011000000000000
000000000000001000000000000111101000001100111100000010
000000000000000001000000000000000000110011000000000000
000000000000000000000000010111101000001100111100000000
000000001000100000000010000000100000110011000000000000
000000000000000001100000010101101000001100111100000100
000000000000000000000010000000100000110011000000000000

.logic_tile 2 13
000000000000001101100111010111011000000110100000000000
000001000000001001000110010101101011001111110000000100
000000000000000001100010101101101010010111100001000000
000000000000000000100000000111001000001011100000000000
000010000000001001100110110101101100010111100000000000
000000000000000101100011010101011001001011100000000001
000000000001001001100111011101101011000110100000000000
000000000000100111100110100001101111001111110010000000
000000000000000001000011000011101100010111100000000000
000000000100000000000000000001001001001011100000000001
000000000000000011100000000101011011000110100000000000
000000000000000000000000000111001011001111110000000000
000000100000001000000000001001001010010111100000000100
000000000000001101000011000101101010001011100000000000
000000000001001000000000010001001001010111100000000000
000000000000100011000010111101011001001011100000000010

.logic_tile 3 13
000000000000001101000111101001011000000110100000000000
000000000000001111100011100001001100001111110000100000
101000000000011101000010110001011010101000000000000000
100000000110001001000111100000110000101000000011000100
000000000000000001000000000101100000100000010011100100
000000000000000000000010100000001001100000010001000111
000101000000000101100010100101011010011100000000000000
000000100000000101000000000000001011011100000001000000
000000101110000111100000001111011111101001000000000000
000000000000000111000000001011101110111111000000000000
000000000000001001100000011001011110010111100000000000
000000000000000001000010101001001110000111010000000000
000000000000011000000000000001000000000000000110000000
000000000001110101000011110000100000000001000010000000
000000000001110001000000000011111001110000010000000000
000000001011010001000000000011011100110000110000000000

.logic_tile 4 13
000001100000000000000110111011001100000010000000000000
000011100000000000000110001001101101000000000000000000
101000000001010111000110010111000001001001000000100000
100000000000000111000011010000001010001001000000000000
110110000000001000000111101101011001000000000000000000
000110000000010111000010000011101000000100000000000000
000000000000000000000000010101000000000110000000000000
000000000110000001000011100000101001000110000000000000
000000001100000001000011110101011110000100000010000000
000000000000000000000011010000011011000100000000000000
000000100001001101000000001001001111010110100000000000
000000001010000001100000001001111100000110100000000000
000000000000000001000110100101100000000000000110000000
000000001000100000000000000000100000000001000000100101
000001000000000000000000010000001010110000000000000000
000010100000000000000010000000011001110000000000000000

.logic_tile 5 13
000000000000001011100000001111001101101111010000000000
000010000000000001000010001101001001011101000000000000
101000100000100111100010101011101110000100000000000000
100001000000000000000111101001011111001100000000000000
010000001000001101000000000011111000100000000000000000
010000000000001111100010100000001100100000000000000000
000100000001000111100111000000011010000010100001000000
000000000110100000100100000001000000000001010000000000
000010000000001001000000000101011110100000000000000000
000000100000000011100000000101011110000000000000000010
000000000000011001100000000001000000010000100100000001
000000000000101001100000000000001011010000100010000000
000000000001110001100111110101001110101000000100000000
000000000011010001000110000000100000101000000010000000
000010000001100000000000000000011010000000110100000000
000011001010110000000011000000011011000000110001100000

.ramb_tile 6 13
000000000010001000000000001000000000000000
000000010000001101000000000111000000000000
101000000001010000000110010111100000000000
100000000010100000000110110111100000000000
110001000110000001000110000000000000000000
010000001100100000000100001101000000000000
000000000000000001100000011111000000100000
000010100000010000100010011111000000000000
000000000001000000000010000000000000000000
000000001000100000000011110101000000000000
000010000000001000000000001001000000000000
000000000111010011000000001001000000000000
000000000000001111100000001000000000000000
000000000101001111100000000101000000000000
110100000000000111100011101001100000000000
010101000000000000100011111101101101000000

.logic_tile 7 13
000000000000000000000000000000001100000100000111000100
000000000000000000000000000000010000000000000010000010
101000001100000000000000000000011010000100000110000101
100000000000100000000000000000010000000000000000000010
110000000000000101100000000000000000000000100100100100
000010100000000000000000000000001010000000000000000000
000000101000110000000110100000000001000000100101000100
000101000000000000000000000000001101000000000000000000
000100000000100101100010100011001111101000010000000000
000001000000000000000111110111001110001000000000000000
000000100000000101000010110000000001000000100100000000
000001000110010000100111000000001100000000000000000010
000010100000000011000000000000000000000000000100000000
000000001101000111100000001011000000000010000000000100
000010101111010111000000000000011100000100000100100111
000000001010100000100000000000010000000000000001000000

.logic_tile 8 13
000000000000000001100110101001000000101001010000000000
000000000000001001100011100101100000000000000000100000
101000000000101001100000010001101010001000000010100111
100000001110010111100011111101011000000110000011000010
110001000111010001100110010111000000010110100010000000
010010100100001111100110010001001001100110010000000000
000000000001000101100000011011001011011111100000000000
000000000000000000000011011101001000101111100000000000
000001000000001111000110000001011001000111110000000000
000100001001011011100111100111001110101111110000000000
000001000001000000000111100001000000010110100000000001
000000000000010000000100001111101100000110000000000010
000001000110000011000111101011011110111101010100000101
000000100000001101000010001001100000101000000001000000
000000001111000111000000001111000000000000000011000000
000000000100101011000000001011101010010000100000000000

.logic_tile 9 13
000000000001010101000000000101111100101000000100000000
000000100000001001100000000000000000101000000000000001
101000000000001101010000000111000000000000000000000000
100000001100010001000011101111000000101001010000000000
000000001000001101000000001001011010101111000000000000
000000000000000011000000001101001111101111010000000001
000010000001110011100010111000011010010000000000000000
000101000110010101000011010101011000100000000010000000
000010001010000000000000000011100000011111100000000000
000001000000000000000011000000101000011111100000000000
000000000001110011100010000101111100000010110010000000
000000001111110001100000000000001110000010110000000000
000001001110101111100111110001101011010111110000000000
000000100001010001100011100101001001011111100000000000
010010100001010000000000001011001011011111100000000000
010100000100100000000000001101101000101111100000000000

.logic_tile 10 13
000000000000001000000000010001101000001100111000000000
000000000111010011000011000000000000110011000000110000
000001000000011111100000000111001000001100111000000000
000010100000001111100000000000100000110011000000000000
000000000001100000000000000000001000001100111000100000
000000000001010000000000000000001001110011000000000000
000010000000000000000011100001101000001100111000100000
000001000000000111000000000000000000110011000000000000
000001000000000000000000000000001000001100111000000000
000110001100000000000000000000001000110011000000100000
000000000000010000000000000000001001001100111000000000
000000000001110000000000000000001010110011000000000100
000010000000000000000010000000001001001100111000000000
000000001000000000000000000000001011110011000000000000
000000000000010000000000000000001001001100111000000000
000000001000100000000010010000001111110011000010000000

.logic_tile 11 13
000010000001010000000110010101011101010111110000000000
000001000110101101000010011011011101000111010000000000
101000001100001011000011001011111100010111100000000000
100000000000101001000010100011011010011011100000000000
010000100000001000000010001011001110000111010100000000
110001000000001111000000000001101110010111110000000010
000110000110101000000000001011011100010111100000000000
000001000000010011000010001001011010100111010000000000
000001000001100101000111111101101011001110100000000000
000010000000101001000011101011101111001111110000000000
000011000000001001000111101000011111100000000010000000
000010101000001111000110000001001111010000000001100101
000010000010001001100111101101101100001111110100000001
000001000000101011000000001001001111000110110000000000
000000000111010111100011110001001000011110100100000010
000000001010100000100111101001011101011101100000000000

.logic_tile 12 13
000000000000001000000010101011001010000001010000000000
000010101001010101000111101111001111000110100000000000
101001000000001111100111101011000000101001010010000000
100010000000000101100110101001100000111111110001000001
010100000000000101000111001111111010000111010100000010
110110100100001101000000001001101000010111110000000000
000000000000010111000000000001000001010110100010000000
000000000000001101100000001011101000100110010000000000
000101000000000001000111101000001110101000000010000000
000000000110000011000011110011010000010100000011000100
000000000000001000000000001011000000101001010000000000
000000000010001001000000000111000000000000000000000000
000000100000001000000111000001011111010111010100000001
000000001000001101000110000101111000010111100000000000
000010100000100001000011110101111110000001110000000000
000001000000010001100111110000001110000001110000000000

.logic_tile 13 13
000011100000001001100000010001101100010000100000000000
000001000000001011000011100001011101110000010000000000
101000000100010101000000011101001110000001010000000000
100100000000100000000010001101000000000011110000000000
010001000000010111000000000101100001010000100000000000
010010001010001111100000000111101100101001010000000000
000100000000000101100000000000011110000100000101000000
000000000000000001000011100000000000000000000010000000
000000100000001111000011011101001100010110000010000000
000000001000000001000010001001001100010101000000000010
000000000000001000000000010000000000000000000110000000
000000000000010111000010110111000000000010000000000010
000100100010000101100000001101111110100000000000000000
000100001110100001100000001011001110110000010000000000
000000000001001001000000000001011010010000110000000100
000000000000101011100000001011001000010000100000000000

.logic_tile 14 13
000010000000000000000110000000001110000100000100000000
000000000000000000000000000000010000000000000000000010
101000000110000011100010101000000000000000000100000000
100000001010001101000000000101000000000010000000000100
000000001110100000000000000000000000000000100100000000
000000000000010000000000000000001111000000000000000000
000000000000001000000111001011000000010110100000000000
000010001100001111000100000001101100011001100000000000
000010000001010011100010010000011110000100000100100000
000001000000000000100010000000010000000000000000000000
000000001000000000000000000000011100000100000100000000
000000000001010000000010100000010000000000000000000000
000001000000000000000110011011001001101000000000000000
000010100000000000000110011101111000010000100000000000
000010100001110000000000010000000001000000100100100000
000000000001010000000010010000001001000000000000000000

.logic_tile 15 13
000010100010000111100000011011011010000010000000000000
000001000000000000000010000001111001101011010010000000
101000000100000101100110111111100001010000100000000000
100000000000000111100110110001001001101001010000000000
110000000001010111100010101101011111001001010000000000
010000000000000000100010101111111101000001010000000000
000110100000101000000000010000001010101000000000000000
000010000000011111000010100001000000010100000000000000
000000000000000001100011100111011111000001010000000000
000010000001010000000011101111011111100001010000000000
000010000000000000000000010000000001000000100110000000
000001001010000000000010000000001010000000000000000000
000000000000001000000110000000000001100000010000000000
000000000000000101000000000101001001010000100000000000
010000000000010101100010001111101010010000110000000001
100000001110000000000111001111111100100000010000000000

.logic_tile 16 13
000010100001011011100111010011101111001101000000000000
000001000001101011100011010000101001001101000000000000
101000000110001011100000011101111101010111100000000000
100000000000000111100010110111011010001011100001000100
010000000000101011100111100011111111101000110100000010
110000000000011111000000000000011000101000110000000001
000000000110100011100000010001001111111001000100000010
000000001010001111100010000000011111111001000000100001
000000000001000000000000000001001011000110100000000000
000000000001110101000010010011001100100000110000000000
000000000000001111000010001011101001000110100000000000
000000000000000011000010001101111000001111110010000000
000000000000101000000011000001001010001111000000000000
000000000000000101000011001011101100000010100000000000
110001100110001000000000000101001100000011110000000000
000011000000000001000011111111001010001001000000000000

.logic_tile 17 13
000000000000000111000110011111011011010111100000000000
000000001010001101000011010001111011000111010000000001
101000000111001111000110100000001001110100010000000000
100000000000101111100000001101011010111000100010000000
110000000000000001000000000111101100001010000000000000
110000000000001111100010000101001000000111100000000000
000000001000001111100010010001011101000110100000000000
000000000000001011000011010001001101010000110000000000
000010000000110001000000000101111000111010000000000000
000001000001010000000000000111001001100011100000000000
000000001110001000000010010101111111010111100000000000
000000000010000101000011001001101011000111010010000000
000010100000100011000011111101111001010111100010000000
000001000001010000000110001011111011000111010010000000
010000000000101011100000000000000000000000100100000010
110000100001010101000000000000001010000000000010000000

.logic_tile 18 13
000000000100101101100000011111000000000110000100000000
000000000000000011000011110001001110101111010000000000
101000000000001000000000001101111110011101100100000001
100010100000000111000011111101111110011110100000000000
110000000000000000000000010101100001001001000000000000
100000000000000111000011101001001101000000000000000000
000000000000001111100010110000000000010000100000000000
000000001010000101100111101111001000100000010000000000
000000000000000111000010000101011110101010100000000000
000000000000000000000000000000010000101010100001100011
000001001100000000000000010111011110001001110100000000
000010100000000000000010011101101110001111110000000000
000000000000001001000110000011001100000010100000000000
000000000110111011000011110001100000101011110010000000
000100000000000111000010010101111000010101010000000000
000000000010000000000011000000010000010101010000000000

.ramb_tile 19 13
000010000000001000000000001000000000000000
000001010000000111000011110101000000000000
101000000000000000000000001000000000000000
100000000001000000000000000101000000000000
110001000000001000000000011000000000000000
110000000000001111000011001101000000000000
000001000001001111100010001000000000000000
000010000000101011000100001111000000000000
000000000100010000000110000000000000000000
000010000000100000000100001001000000000000
000000000000000000000111001000000000000000
000000000000000001000100001011001101000000
000000001110000000000010000000000001000000
000000000000100000000000000001001110000000
110000000001010011100000000000000000000000
010000101110100000000010011101001010000000

.logic_tile 20 13
000001000000000101000010001001001000000010100010000000
000000000000000000000100000101010000010110100000000000
101000000000000000000000011011000001001001000000000000
100010100010000000000011100011101011011111100000100000
110000000000110000000000000000001100000100000100000000
110000000010110000000000000000010000000000000000000000
000000000010001111000000010101100001010000100000000000
000001000000000101100010000000001111010000100001000000
000010100011000101100110100000001100000100000100000000
000000000000100000000110010000000000000000000001000000
000000000100000101000111011001111111010111100000000000
000010000000000000000110101011101010001011100010000000
000000000000101000000011100000001110000100000100000000
000010000000000011000100000000000000000000000000000000
000011100000000111000000010011100000000000000110000000
000000000000000000000011110000100000000001000000000000

.logic_tile 21 13
000000000001000000000000010000000000000000100100000100
000000000100100000000011010000001001000000000000100000
101000000000001000000000000000000000000000000100000000
100010000000000011000000001101000000000010000000000000
110000000000010000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000010001111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000010000001110000100000100000000
000010000000000000000011100000010000000000000000100000
000000001000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000010000000001000000100100000000
000000000000000000000010010000001000000000000000100000
000001000000000000000010001101111111010111100000000000
000000100000000000000000001011011010000111010000000010

.logic_tile 22 13
000010101000000000000110000011001001010111100000000000
000000000000000000000010001001011010000111010000000010
101001000000000000000000000101111100101000000000000100
100000100000000000000000000000110000101000000000000000
110011000000100000000010100000000000000000000000000000
110010100000010000000000000000000000000000000000000000
000000000010110111000111001000000001111001110100000000
000010100000000000100000000111001111110110110000000000
000000001111010101100000000000000000000000000000000000
000000000000100101100000000000000000000000000000000000
000000000001000000000000000011011010010111100010000000
000000000000100000000011100111001100001011100000000000
000000000000000000000011000000011110111101010010000000
000000000000001111000000001101010000111110100000000000
110000100100000011100000000000000000000000000000000000
110001000000000001100010000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000010101111010000010000000000000
000000000000000000000010000101101001000000000000000010
101001000000100000000000000101001110010100000100000000
100000000000000000000000000000010000010100000000000000
000001000000000001100000000111111100000001000100000000
000000100000000000000000000000101001000001000000000000
000000100100011000000000000000000000000000000000000000
000001000110000111000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000100001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000010000000000000000000000000000
100000000001010000000011010000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
100000000000000101100000000000000000000000000000000000
010000100000000000000011100000000000000000000000000000
110001001111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000100000000110001001101111101000010000000000
000100000001000000000000000001011101000000100000000000
000000000001010000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001110000000000000000000

.dsp3_tile 25 13
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000000000110011000000010000
101000000000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000001000000000000000001000001100111110000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000011110000000000110000000001001001100111100000000
000000010000000000000000000000001100110011000010000000
000000010000001000000000000000001001001100111100000000
000000011110000001000000000000001000110011000000000000
000000010000000001100000000111101000001100111100000000
000000010100000000000000000000100000110011000000000100
000000010000000000000110010111101000001100110100000000
000000010000000000000010000000100000110011000000000000

.logic_tile 2 14
000000000000001011100110111111001010010111100000000000
000010000000000001100010010011101010000111010000000000
101010000001010101100000000000011100000100000100000000
100000000000000111000011100000010000000000000000000000
110000001110001011100010001111001000010111100000000000
110000000000000101000000001001111101000111010001000000
000100000000011000000110110011011010010111100000000000
000100000000000011000010001111111000001011100001000000
000000011100000001100000000000011110010000110000000000
000000010000000001000010001011001000100000110000000001
000000010000010000000000001001101101010000100000000000
000000010000000001000011100101011011000000100010000000
000000010000001000000011100111001100010111100000000000
000000010000001101010110001001001100001011100000000000
000000010000001000000000001011001010010111100000000000
000000010000001101000000000001011111000111010000000100

.logic_tile 3 14
000000000000000101000110000001011110000010100000000000
000000001010000000100110011101000000000000000000000000
101000100000000000000010110000011010000100000101000000
100001000000000111000010010000000000000000000000000000
010000000110001000000010000101101111001001010000000000
010000000000000011000000001111001000101001010000000000
000000000000000001000110010111111110011110110000000000
000000000000000001100011111111011100010110100000000000
000001010000101111100110001001001100000000010000000000
000000110001010001000000001101101100000000000000000000
000000010001010000000000001001100000010110100000000000
000000010000000000000000001101100000000000000000000000
000000011110001000000110110011011000101000000000000000
000010010001010001000010000000110000101000000000000000
000010110001000001100111111001101110000000000000000000
000001010000101111000011111111111010000100000000000000

.logic_tile 4 14
000000000001011101000010100001101111000001000000000000
000010000000000011000000001011101001000000000000000000
000000000001001101000010101111001010000000010000000000
000000000001110101000011110011111001000000000000000000
000000000000100111000111011001001010101001010000000000
000000000001010001100011011011001011110110100000000000
000001000000000011100010110101011000000100000000000000
000010000000000000000110100000011010000100000000000000
000100011111000001000000010001101111001001010000000000
000100010100001101000010000001001000101111100010000000
000000010001010101100000001001001110000000000000000000
000000010000100000000010000111011011010000000000000000
000000010000000000000110000101101001001011110000000000
000000010000001001000000000011111110101011110000000000
000000010000011001100000000101111010010000000000000000
000001010001110101010000000011011000000000000000000000

.logic_tile 5 14
000000000000001000000110010101011010010111100000000000
000000000000000111000011011011011010111111010000000000
101000100000000000000111111000011001100000000000000000
100000001000001101000110101011001010010000000000000000
110101000000001101100111100011111111000010000000000000
110110100000000101000110000001011100000000000000000000
000000001010000111100000011101011010111100000000000000
000000000000001111100011101111101100001100000000000000
000000010000001001000000010101111101000000000000000000
000000010010000001000010000001101101000000010000000000
000000010000000011100110110001000000000000000010000000
000010011100100001100110010111100000010110100000000100
000001010011000000000111000001011001100011110000000000
000010010000000111000100000011111001000011110000000001
000000010001010000000000010000000000000000100101000000
000010010000100000000010010000001011000000000000000000

.ramt_tile 6 14
001000000000001000000000000000000000000000
000010010000001101000011110101000000000000
101000100000001000000000001001000000000010
100000011010000111000011101101100000000000
010000000000000011100011110000000000000000
110000001110000000010111010111000000000000
000001000000000011100000011001000000000000
000000101000001111100011110101000000000000
000001011100001001000000010000000000000000
000010010001011111000011110011000000000000
000010010000010001000000000001100000000000
000000010000000000000000000011100000000000
000000010010000001000000000000000000000000
000000010000100000100000001011000000000000
010000010001010000000000001001100000000000
110000011011100000000000000011001011000000

.logic_tile 7 14
001000100000010000000010110000000001000000100100000001
000000001100100111000111110000001111000000000001000100
101000001010010000000111000001011100000110100000000000
100000000010100000000100000101001011001111110000000000
110010100100000000000000010001100000000000000110000000
000001000000001101000011110000100000000001000001100000
000000100000100111000000000111100000000000000110000110
000000000000000000000010110000000000000001000001000000
000000010000100111100000000011011101000000010000000010
000000010000000000000011000111011010010000100000000000
000000011000001000000010000001011100010111100010000000
000001010110001111000111001101011001001011100000000000
000000010000000001100000000101101110010111100010000000
000001010000000101000000001001101000001011100000000000
000000110000000001100010000011000000000000000111000000
000000010000100000100000000000100000000001000001000000

.logic_tile 8 14
000000000000001000000000010000000001000000001000000000
000010000000011101000011100000001001000000000000001000
101000000000011000000000000111011000000001011110000100
100000000000011011000011111011010000111101010000000000
000000000000000101000111000111001000011001010110000000
000000000000010000000111110000101111011001010000000000
000000000000001000000000010011101010111000000000000000
000000000000100101000011111101001110010000000000000000
000000011110100000000011101111111110110000010000000000
000000011011000000000110010111011010010000000000000000
000001010000001011100110001101011001010100110000000100
000000010000001011100100000101101011011000110001000000
000000010110000001100011110011100000000000000000000010
000000010001001111000110001001101000100000010000000000
110001010010001111100000001011001011111000000000000000
100000111110001011000011110111101100100000000000000000

.logic_tile 9 14
000000000100001111000010101111111100100000010000000000
000000000100000001000000001111101110100000100000000000
101011001011011101000010110111100000100000010000000000
100011100000000101000010010011001110000000000000000000
000000000000001001100110100001100000000000000110000001
000000100000000011100000000000000000000001000001100000
000010100000000000000110101101001010101110010000000000
000001000100000000000010100111011010101101010010000000
000000010001001111000110001001001001111100000110000000
000000010000100101100100001011011100111100010000000001
000000010001011111000000000001101110101110000000000000
000000010000000001000011100101011101111101010010000000
000000010000111001100110100101011000100010110000000000
000000011101010011100000000001011100110110110010000000
110010010000101011100111100101111001101110000000000000
100001010000011001000111110101111011111101010010000000

.logic_tile 10 14
000000100001010001000010000101101000001100111000000000
000000000000100000000100000000000000110011000000010000
000000100001000101100011100000001001001100111000000000
000001001101110000100000000000001001110011000000000100
000000000000000000000000000001001000001100111000000000
000000000110000000000000000000000000110011000000000100
000111001000001111100000000101101000001100111000000000
000110000000001111000000000000000000110011000000000000
000000011011000000000111000011001000001100111001000000
000000010001000000000000000000100000110011000000000000
000000110000000000000000000000001000001100111000000001
000000010000000000000000000000001001110011000000000000
000000010000100011100000000001101000001100111000000000
000100110011000000100000000000000000110011000000000000
000000010000000000000000000111001000001100111000000010
000000011010000000000000000000000000110011000000000000

.logic_tile 11 14
000000001101010111000000010000011001010111000000000000
000010000000100011000011101101001011101011000000000000
101000101101000011100000010111000000000000000100000000
100001000001100011100011110000000000000001000010000000
010000000010000001000111101111011101011111110000000000
010000001100000000000000001001101111001111100000000000
000010000001000000000011110011000001010110100000000000
000010100001000000000011111011001000011001100000100000
000000010001001000000011100000000000000000000101100000
000000011010001011000111010001000000000010000000000000
000000010001001111100111001011000000000110000000000000
000000110000001101100000000001101000011111100000100000
000101011000000111100000001101111100011111110000000000
000100010000000000000011110011111010001011110000000000
000000011110100000000111001001011000000010100000000000
000000010000010000000000000001000000010111110000100000

.logic_tile 12 14
000001000001101111100000000001001010000001010001000100
000010000000110111110000000000010000000001010000000010
101000000001001111000010101101000001000110000000000000
100000000000100011100010010111001011011111100000000000
000000000000011011000000010101000001101111010100000000
000010000000101101000010000000101000101111010000000000
000000000110000111100011111000011001000110110000000000
000000000000000001000111000101011110001001110000000000
000000010000010111100000000111101101001011100000000000
000000011101010000000000000000001111001011100000000000
000010110000000000000110111001000000011111100000000010
000001110000000000000110000001001010000110000000000000
000000010010000001000000001011100000101001010000000000
000010110101010000000000001101100000000000000000000000
010100010000001000000010001111011101010000110000000000
110100010000000111000110011111011001100000010000000000

.logic_tile 13 14
000000000100000000000000000000001100000100000100100000
000000000001010000000010010000010000000000000000000000
101010000000101000000000010101100001010110100000000000
100001100001011011000010001111101101100110010000000000
000001000001110000000111000000000001000000100100000000
000000000001010011000110000000001000000000000000000000
000000001100000000000111001001011000010111110000100000
000000000000010101000100001011110000000010100000000000
000000010110110000000111011000000000100000010000000000
000000010111010000000010110011001101010000100000000000
000000010000000000000110101111111111001100000000000000
000000010000011001000100000111011111101100000000000000
000000011000000000000000010000011010000100000100000000
000000010001000000000010000000000000000000000000000000
000101010000001001000110000101000000001001000000000000
000010011110000001000011100101101011001111000000000000

.logic_tile 14 14
000000000000101101100000010000011110101000000000000000
000000000001000111000011110001000000010100000000000000
101001001011001101000000010111101110010100000000000000
100110000000101001000010001101100000101001010000000000
010000000000000000000010010000011110000100000110000011
010000000000101111000111000000010000000000000010000000
000100100100000111000000000101011010001000000000000000
000001100001000111000010010011101110010110100000000000
000000010000001001100000010101111000010111110000000000
000100011010100011000011010011000000000001010000000000
000010010000001000000010001001111001010010100000000000
000011110000000001000010101011011011100010010000000010
000000010000101001000000001001001010101000000000000000
000000011010010001000000000011011101011000000000000000
010000010000001000000010010011011100100000000000000000
100000011110001011000111000101111011110000100000100000

.logic_tile 15 14
000000000001000001000000001111111010111101010110000000
000000000000100000100010001001100000101000000000100000
101000000000001101000011111011111011100000000000000000
100000000000001011100011110001111110110100000000000000
110010000000100001100111100101101111111000100100100000
110000000000010000000011100000111111111000100011000001
000001000000000001100111111000001001101100010101000000
000010100001010001000011111001011011011100100000100001
000000010000001001000011110101100001111001110110100000
000001010100000101100111101011101000010000100000000000
000001110111111011000000001101001100010100000000000000
000010110000101111000011100011101000111000000000000000
000010010000000000000010001011001100000111010000000001
000001010000000000000011110101011010000001010010000000
000000010000101000000111011011100000111001110111000000
000000010001010101000111111101001011100000010010000000

.logic_tile 16 14
000000000110000101000000000000011100000001110000000000
000000000000100111100000000011001111000010110000000000
101000000000000011000000000000000000000000000100000000
100000000000000000000000000001000000000010000001000000
000010000000100000000000000011000000000000000110000000
000001001010011101000000000000000000000001000000000000
000010100000100011100110000001000000100000010010000000
000001001110000000000011100000001100100000010000000000
000001010001011001000010000011011011001011100010000000
000010110000001111100000000000111011001011100000000000
000001011000000111100000000101100001000110000000000000
000010010000000000100000001111001000101111010010000000
000000010000001000000110100101000000000000000100100000
000000010000001001000010000000000000000001000000000000
000000010000010000000000000000000000000000100100000000
000000010000000000000000000000001110000000000000000000

.logic_tile 17 14
000000001000000101000111100000011001000000110000000100
000000000000000000000100000000001010000000110010000001
101000100000001011000111000111101110101001010100000000
100001001110001001000100000011000000101010100001000000
110000000000001011100111001111011000001010000000000000
110000000000101011000000000001011100001011010000000000
000000101010011001000110010101101010010111100000000001
000001000000101001000010000001111001000111010000000000
000000011100001001100000010011101000010111100000100100
000000010000000001000010001101111101000111010000000000
000000010000000001100010001000011111111000100100000001
000000010000000000000010011111001100110100010000000000
000000010000000111000111001000011011101100010100000000
000000010000000001000000000111011101011100100000100000
110100010000000001000000001101001100000010010000000000
000101011010100000100010010101001010001011010000000000

.logic_tile 18 14
000000000000000000000010010001100001000110000000000000
000000000000000011000011101011001101011111100010000000
001000000000000101000011001011001110010111110000000000
100000000000000000000000000011110000000001010010000000
010000000000100000000111100101011000000010100010000000
110000000110000101000110001011110000010111110001000000
000010000000000011100000010000001100001110100000000000
000000000000000000100011101111011010001101010010000000
000000010110000011100110100001011010111110100100000000
000000011110000000000110010000110000111110100000000001
000000010000000001000000001000000001010000100111000000
000010010001000000000010001101001110100000010000000001
000000010000101000000011010011001110010011100010000000
000000010000001111000011010000101101010011100000000000
010001110000001000000000000001001000010110100000000000
110000010100000001000000000011010000010101010000000000

.ramt_tile 19 14
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001110000000000000000000000000000
000000010100110000000000000000000000000000
110000100110100000000000000000000000000000
110000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001010001010000000000000000000000000010
000000111010000000000000000000000000000000
000011110000000000000000000000000000000000
000011110000000000000000000000000000000000
000000010000000000000010000000000000000000
000000010000000000000000000000000000000000
110000010000000001000000000000000000000000
110000011000000000100000000000000000000000

.logic_tile 20 14
000000000000000000000011110111011111000110100000100000
000010100100000000000111011101001111001111110000000000
101000000000000011100111000000000000000000000000000000
100000000000000000100100000000000000000000000000000000
010000000110000000000111110001101011000111010010000000
010000000100000000000011100000111101000111010000000000
000000000000000111000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000010010000001000000000000111001001010111100000000000
000000010000000011000000000011011111000111010000000010
000000010010001000000011111000000000000000000100000000
000000010000000011000011000001000000000010000000000000
000000010001011011100000000111011101010111100000000010
000000010000101011100000000111011010001011100000000000
000000010001000000000011110011111111010111100000000000
000010110000101101000011010111011111000111010001000000

.logic_tile 21 14
000011001000001111000110010011011000101000010000000000
000011000000001011100010101001001010000000100000000000
101000000000000111100011110011101111000001010000000000
100000000000001111100010000001111000000010010010000000
010000000110000111000111000011011000000001000000000000
110000000000000000000000000001001010010110000000000000
000001000000000101100010100000000000000000000100000000
000010100001010000000100000111000000000010000000000000
000000010000001001000111101001101101011100000000000000
000000010000000011100100000001011101001000000000000000
000001010000100000000000000001101110010110100000000000
000010110000010000000011111001100000000001010000000000
000000010000010011100111100000000000000000000100000000
000000010000101101000100000011000000000010000000000000
000000010000000000000000001101111010010100000000000100
000000010000000000000000001001010000111110100000000000

.logic_tile 22 14
000000001110001101000111110111101010100000000000000000
000000000001000111100110100001011111000000000000000000
101000000000001111100000001001001100100000000000000000
100001000000100101010000000101101000000000000000000100
010010000000001101000111100000011100101000000010000000
110000000001000101000011110011010000010100000000000000
000100000000001000000111111000000000100000010000000000
000000000000000101000011100001001110010000100000000000
000010110000001000000000000001000000000000000100100000
000000010001010001000000000000100000000001000000000000
000000010000100000000110001001100000100000010000000000
000000011000000000000000000111001010000000000000000100
000000010000000000000110000101100000000000000100100000
000000010001001111000000000000100000000001000000000000
000010110010000000000000000101011010100000000000000000
000000010000001111000000000001011010000000000000000000

.logic_tile 23 14
000000000001110000000111000101001101110100010100000000
000000000001010111000100001101011011110110110000000000
101000000000000111000000000001101010110100010100000000
100010000000000111100011110111111011110110110000100000
110000000000001000000111000101011101010001110100000000
010000000001000011000111111101001100010111110001000000
000000000000001111000011101001101010101101010100000000
000000000000000111000011100101011010011101100001000000
000001010000000000000110010101011000111000100100000000
000010110000000000000111001101001111111110100001000000
000000010000101111100111010001000001001001000000000000
000000010000000001000010000000001101001001000000000000
000000010000001000000110011001001111101101010100000000
000000010100000001000011010101111001011101100000000001
010000110011010000000000001011101010101101010100000000
100000010000010000000000001101111010011101100001000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
101000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010100111000000001101111111001001110100000000
000000010000000000100000000001011100001111110010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000010100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000011100000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000101000111000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
101000000000000000000000000000011110000100000110000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001000000111000011010000000000000000000000000000
000000100000000111000000000101111100000110100000000001
000001000000000000000000000001011011001111110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000101111100010111100000000000
000000010100000101000011111001011010001011100010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000001000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000111000001011010010111100000000000
000000000000000111000000000001101010001011100000000000
101000000000000000000111011001001101000110100000000000
100000000000000111000110001001011100001111110000000000
000100000000000001000000001111000001001001000100000010
000000000000000000000000001111001100101111010000000000
000000000000000000000110011111011001001000000000000000
000000000000000001000011111101001111101000000001000000
000000110000100000000000000011100000010110100000000000
000001010001011001000010011111100000111111110000000000
000000010000011101100111000011011010000010100011000101
000000010000001011100100000000010000000010100010100000
000000110000000001000111101111100001101001010100000100
000000010000001001000000001001001110100110010000000000
010000010000000111100011110111100000000000000100000000
100000010000001001000011010000000000000001000000000000

.logic_tile 3 15
000000001100001111100111000101011101000000110000000000
000000000000001111000100000101001001101000110000000000
101011000000000000000000010000000000000000100111100001
100010100000000000000010000000001000000000000000000000
110000000001010001100010000000000000000000100110000100
000000100000000001000000000000001000000000000010000000
000000000000000000000110000101000000000110000000000000
000000000000000000000000000000001111000110000000000000
000000011110000000000010011001001100101000000000000000
000000010000000000000110001011110000000000000000100000
000000010000000111000000010011001111110100000000000000
000010010000000000000010110101111111000000000000000000
000001010000000000000110000000000001001001000000000000
000010110000000000000010001101001011000110000000000000
000000010000000001100110101111111110000110100000000000
000000010000110000000010011111011111010110100000000000

.logic_tile 4 15
000001000110000011100000010101111110101000000000000100
000010100001000000000010101011100000000000000000000000
101000000000000000000111000011111010010100000000000000
100000000000100000000111111101110000000000000000000010
110000000000100000000000000000001110000100000100000000
110000000001010000000011100000010000000000000000000000
000000000000000101100010100011011101010111100000000000
000000000000000000100010001011001100000111010000000000
000000011100101000000010111001001111011111100000000000
000000010001010111000111001001001110001111100000000100
000010010000000101100000001000000000000000000100000000
000001010000000001100011101001000000000010000000000000
000000010110100000000111000000011011100000000010000000
000000010001010011000010011011011010010000000000000000
110010110000101001100000000001000001010000100000000000
100000010000001111000011000000101111010000100000000000

.logic_tile 5 15
000000000110000111100110111011011000000000010000000000
000001000000001111100011010111101011100000010001000000
101000000001110111100111100000000000000000000100000000
100000000000010000000100001111000000000010000000000000
110000001110101001100110000111101101010111100000000000
110000000001011111000000000101001011001011100000000000
000000001100000011100010000001001100010000000000000000
000000000000000000000011110001111001110000000000000000
000000011111011001000010111011011001010111100000000000
000000010000101011100110000101011101001011100000000000
000010110000000000000000011001001100010110100000000000
000000011010000000000010001101000000010101010010000000
000000010000001001000111000000000000000000100100000000
000000010000001101000011100000001110000000000000000000
000001010000100001000000000000000000100000010000000000
000010010000000001000000000111001010010000100010000000

.ramb_tile 6 15
000010100110000000000011100011101100000000
000000011110000000000000000000010000100000
101000000001011000000000000101001110000000
100000000000001111000000000000010000100000
110001000000100101100000001111101100000000
010000000100000111100000001101110000100000
000100000000100001000010001011101110000000
000000000000000000100110011101110000100000
000000010100001001000010111001001100000000
000000010000001111100011000101110000100000
000000010000000101100010000011001110000000
000000010000000000100111100101010000100000
000010010000000000000010101011101100001000
000001010000100000000000001111110000000001
010000010000000011000010010111101110000000
010000011000000000100011110011010000000001

.logic_tile 7 15
000000000000000001000000011000011110101000110101000000
000000000000001101000010000101011100010100110000000000
101000000000001000000000010001011101110110000101000000
100000001100000001000010000001001010110000001000000000
000000001000000001000110000011011101111000100000000000
000000000000010000100000000101011000010100000000000000
000000000001010001100000001011101010111101010100000000
000000000001111101100010111111110000101000000000000000
000001011000011011100000000111011010101001010110000000
000010010000100001000000001001000000101010100010000000
000000110000000000000110011101101011100010010100000001
000000010110000001000010111101001010100001011000000000
000000010001010000000000010111101111111000100101000000
000000011000000001000011100000101001111000100000000000
110010110001010000000000011011101010111111010110000000
100000011101010000000011100101101111101001000000000000

.logic_tile 8 15
000001001100001011000110010001101000100011010100100000
000010100001001111000011000000111110100011010000000000
101000000000001011100111010001011000000010100000000000
100000000000001011000110001101110000010111110000000000
000000000110001000000000000001100000111111110000000000
000000000000000101000010010001000000000000000000000100
000000000011001001000011100000001110000111010000000000
000000000010000101100000001101011110001011100000000000
000000010001001001100011101011101101100001000000000000
000010110000001011000100000111011010000000000000000000
000000010000000101100010010101111111101011010000000000
000010111000100000000010100001111101000111010000000000
000011010000001011100111001011000000100110010100000000
000010110000000001100100000001001110010110100000000100
000000010000000001100011101011101100101001010100000000
000000010000000000000100000101101010111001010001000000

.logic_tile 9 15
000000000101000000000011101111101010111001010110000000
000000000000001111000110000001101011110000000000000000
101000000000000111000000000000011100010111110000000000
100000000001000011000011010111000000101011110010000000
000001000000100011100111100001111010011111110000000000
000000000000010011000111100001011010001011110000000000
000000000000010111000110100011111110110011000000000000
000000001000000000100010000011101111000000000000000000
000000010001011111100111100011101010101010000000000000
000000010000011111100110000011111001001010100000000000
000000110001011011100111100011011111100010000000000000
000000010100000111100010001011111100001000100000000000
000000010111001000000000001101001110001001010000000000
000000010000000111000011111101001011010110100000000000
010100010000001111100111101001100000011111100000000000
110100110010001011000110000111101001000110000000000010

.logic_tile 10 15
000000001000000000000000010101101000001100111000000000
000000000000010000000011100000000000110011000000010001
101000100001010000000011100101001000001100111000000000
100001000010100000000100000000000000110011000000000000
010000000000000111100000000111001000001100111000000000
010000000110000000000000000000000000110011000010000000
000100000000010111100000010101101000001100111000000010
000100000110001001100011000000000000110011000000000000
000001010000000000000111100000001000001100111000000100
000000110000000000000000000000001111110011000000000000
000010110000000011100000001000001000001100110000000100
000000011100000000100000001001000000110011000000000000
000000011110001111100111001101101100011111100000000000
000000010010000111000100001111111110010111110000000000
000000010000010000000111001000000000000000000101000000
000000011011110000000100000011000000000010000000000100

.logic_tile 11 15
000110000000001001000000000000000000000000000100000000
000000000000001111100010000111000000000010000010000000
101000000110100111000000000000000001000000100101000000
100000000110011101000010100000001000000000000000000000
010100000000001111000111101101111111111110100000000000
010000001100000111100100001001011000111000100010000000
000001000001010000000000000001000000000000000100000000
000010001010000001000000000000000000000001000010000000
000100110000001111100011000000001011000111010000000000
000001010000001011100100000011001110001011100000100000
000000010000010111000000010101011100010111100000000000
000001011000100000000011011011011100000111010000000000
000001010000000011000000000001001111011110100000000000
000000010000000000100010001101011111101111110000000000
000001010110000111100010010000000001000000100101000000
000010010111010000000010010000001100000000000000000010

.logic_tile 12 15
000000000000010101100000000000001011111001000010000100
000000000000100000000011001001011110110110000001100000
101000100001011001100010100011111110010111000000000000
100001001000100011000011000000001000010111000010000000
110010000100000001100000010000000001000000100100000000
110000000000000000100011010000001010000000000000000000
000001000000000001000000001011011001101010110000000000
000010100000000111000000000111101100010110110000000000
000000011110000000000000010000000000000000100100000000
000000010000001011000010010000001100000000000000000100
000010010001101101000000000101011000101000010000000000
000000010100111011100000000111011111000100000000000000
000000011111010001000011100101100000000000000100000000
000000010000100001000010000000000000000001000010000000
000100011100100101100010101111011111000111010000000000
000000010001001111110100000001011001000001010001000100

.logic_tile 13 15
000001100110101111000010100111101110110100010110000010
000011100010010011000011100000011011110100010001000000
101001000000001111000000001001001110101000000000000000
100010100000000111000000000001101001010000100000000000
110000100000000011000110101001001101000010000001000000
010001000000000011100010001111001010101011010010000010
000010000000000101000110001101111100000110110010000000
000001001110000000000011101101111000000000110000000010
000000010010000001100000000111011110101001010100000000
000000011110000000000011110001000000101010100001000000
000000010000001000000111101001100001101001010100100000
000010110000001101000010001011001110011001100011000000
000000110000000101100000010101001011010011100000000000
000101010100000001000011000000011100010011100000100000
000001010000001000000111011101001001100000010000000000
000010010000000111000010001111011000100000100000000000

.logic_tile 14 15
000000001000001011100010101001011110000110110010100001
000000000000001101100010011001101111000000110000000000
101010100000010111100000010000011011000111010000000000
100000000100001111000010000001001111001011100000000000
000001000000000111000111000011111010011101000100000110
000110100000001111100111110000011000011101000000000000
000000000000001101110011100011011101000100000000100000
000010000000001011100011100000011101000100000000000000
000001010000001001100000000111011000111100000010000101
000000010000001101000000001101101010101100000010000110
000000010000001011100010001111101000101001010000000000
000000011110001011100111110101010000000001010010000000
000000010000000000000010011011001011101001000000000000
000000010000000001000011101111001011010000000000000000
010001010000100111000010010001111100010111100010000000
100000110000010001000011011101001110000111010000000000

.logic_tile 15 15
000000000001010000000110001001001100000110110000000000
000000001010000000010000001101101011000000110001000010
101000000001011000000011100111000000000000000100000000
100000000000010001000000000000100000000001000000000000
000011100000000001100011100000011110000100000101000000
000011000001000000000000000000000000000000000000000000
000000000000010111100010010101111111100000000000000000
000000000000000000000011101011001001110000010000000000
000000010000101111100111000000011100000100000100000000
000000110111001101100100000000000000000000000000000000
000000011010000001100000000001101101010011100000000000
000000010000000000100000000000001011010011100000000000
000000010000000101100011000101100000000110000000000010
000000011110000000100000000101101110101111010000000000
000000011000100001100000010000000001000000100101000000
000000010000001111000011110000001111000000000000000000

.logic_tile 16 15
000010000000010011000000010101011100101011110000000100
000000000001001001100010000000000000101011110010000000
101000001110000011100000000001001010110110110010000101
100000000000000000100000001101001010111110110000000000
000000000000000001000000010111000000000000000100000000
000000000000000001100011100000000000000001000000000000
000000000000010000000011100101100001100000010011000000
000000000000000000000100000001101111110110110000100000
000010110000000101000011100011011001001011100010000000
000011010000000000100100000000101101001011100000000000
000000010000101001100111110000001011100001010000000000
000000010000000011000010000011001110010010100000000000
000000010110001000000000000000011100000100000100000000
000000010001001111000000000000010000000000000000000000
000010010000001000000000000001011100010011100000100000
000000010000000111000010000000101101010011100000000000

.logic_tile 17 15
000000000000000001000111101111101100011101100110000000
000000000000000000100011100001011101011110100000000001
101000000000001000000011100101101100101001110100000000
100000001110001111000000001011111111101010110010000000
010000000000000111000010001011001110101101010110000000
010000000000001111100000001111101101011101100000000000
000000000000000101100011010011100000000110000000000000
000010000100000000000011101001001000000000000000000000
000000010001000000000010010011001010110100010100000000
000000010000000000000011111011101011111001110010000000
000001010000001000000000000000000000000000000000000000
000010110000000101000000000000000000000000000000000000
000000010110000000000110000001111011101000010000000000
000001010000001111000011000000111010101000010000100000
010010110000010000000010000101001111011100000000000001
100000010000000011000110000000011111011100000000000000

.logic_tile 18 15
000010100110000001000011101001001110010111110000000000
000000000001010000100011001111110000000010100001000000
101000000000101111100000010011001011000110100000000000
100000000000010001000011111011101110001111110000100000
000000000000000001000000011111000000000000000000000000
000000000000000000000010101101000000010110100011000000
000010001110001000000010100011001101010111100000000100
000000000000000111000110001101101110000111010000000000
000000010000000000000010011001011100110000000100000101
000000010000001001000011000001001001110000100010100000
000000010100000001100000001011101110000001010000000000
000000010000000001000000000101010000000000000000000000
000000011000000000000010001001111110010111100000000000
000000010000000001000010000111001101000111010000000010
000000010001000001000010001001100000101001010000000101
000000010000000001000000001101100000000000000010000100

.ramb_tile 19 15
000010100000100000000000001000000000000000
000101010000010000000010001111000000000000
101000000000000111100111011000000000000000
100000100000000000000111100111000000000000
010010000001010000000011111000000000000000
010001000001100000000111001101000000000000
000000000000000011100010001000000000000000
000000000010000000000011101101000000000000
000101011000000000000000000000000000000000
000000110001000000000000001101000000000000
000000010000000011100000001000000000000000
000000010100001111000000001001001011000000
000000010001000000000000001000000001000000
000010110000100000000000001001001010000000
110010111000001000000111001000000001000000
010001010110001011000100000011001000000000

.logic_tile 20 15
000010001010000000000000010101000000111111110000000100
000001000001000000000010001011000000101001010010000001
101000000000001000000110000001011100100001010000000000
100000001010000011000011000000111100100001010000000000
000000000001010001100111100111100001101111010100000000
000000000000100001000100000101101001111111110001000000
000001000000001111000000000111011000101011110010000000
000010000000000001000000000011010000000011110000000000
000010010001010011100000010001101111001111110000000000
000001010001000111100011101101101000000110100000000000
000000010010000000000111100011011011000110100000000000
000000010100000000000011111111001101001111110010000000
000000010000001011100000011111011111010111100000000001
000000010000000111000011010111101010000111010000000000
000010110000000111100000010001100001001001000100000000
000001010000000111100011100000101010001001000001000000

.logic_tile 21 15
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000001000000000000111101010111101010000000100
100010000000001011000000000000100000111101010000000000
110010001010101111000000000000000000000000000000000000
010001101110010101100000000000000000000000000000000000
000000001111000000000000010011101011110001010000000000
000000000000100000000010000000001110110001010000100000
000000010000000000000000000011100000000000000100000010
000100010000000000000010000000000000000001000010000000
000000011010001011000011100000000000000000100100000000
000000010000000101000100000000001010000000000000000000
001000010001000000000000000011100000000000000100000000
000000010000100000000000000000100000000001000000000000
000001010000001001100110100001111111000011100000000000
000010010000001011000000000000001011000011100000000000

.logic_tile 22 15
000010000001011000000111010001011101010001110100000000
000000001100001111000110011001101010010111110000100010
101000000000000011100000000000001100101000000000000000
100110000000000000000011101111000000010100000000000000
010000000000000111100010001111101000101000100110000000
110000001100000000100100000101111000101000010000000000
000101000000000011100110001101111010011101100110000000
000000000000000000000100001011011001101101010000000000
000000010000011000000000001001001111010001110100000000
000000010000100111000000000101101110010111110010000000
000001010000000011100111000001101011010100100100000000
000000010010000000100100001001101000111110110000000100
000000011100001111000110001111101000010101110100000000
000000010000000111100011110101011110010110110000000010
010000010001110001100000010101101110011101100100000000
100000010000011001000010111111011001101101010000100000

.logic_tile 23 15
000000000001000000000110001000000000010110100000000000
000000000000100000000000000101000000101001010000000000
101000000000000000000000000000001010000100000100000000
100010000000000000000010110000000000000000000000000000
110010100000000001000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000100000000101000000001000000000000000000100000000
000011000010000111100000000101000000000010000000000000
000000010001010001100000000000000001001111000000000000
000000010000100000000000000000001001001111000000000000
000000010000000000000000001111000000011111100000000000
000000010000100000000000001111001100000110000000000010
000000011111010001000011100000000000000000000000000000
000010010000100000000100000000000000000000000000000000
000000010100000011100000011000011110001011100000000000
000000010000000000100011001111001001000111010000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000111101011001111111101010100100000
000010000000000001000100000101111100101101010000000000
000000010001000000000000011111111011110001110100000001
000000010000100000000011101111001011111001110000000000
000010110000000111100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000001000000010000000000000000000000000000000
010000010110000001000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000001010000000000000000000000000000110000110000001000
000010110000000000000000000000000000110000110000000000
000010110000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000001000000100000000000000111100000000000001000000000
000010100000000000000000000000100000000000000000001000
101010100000000000010000000000000001000000001000000000
100000001010000000000000000000001010000000000000000000
110010100000100000000000010101001000001100111100000001
110010000001010000000010000000100000110011000000000000
000000000000001001100000000000001000001100111100000000
000000000000000111000000000000001101110011000000000001
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000000100
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000000000110011000000000100
000000000000000000000010000000001001001100111100000000
000001000000000000000000000000001101110011000000000010
010000000000000000000110010111101000001100111100000000
100000000000000000000011010000100000110011000000100000

.logic_tile 2 16
000000000000000000000110110000000000000000000000000000
000000001010000000000010100000000000000000000000000000
101010000000001000000000000000000000000000000000000000
100001000000001011000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000101100111100101111011000110100000000000
000000000000000000000000000111101111001111110000000000
000001001100000111000110010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000111101101110111110110000000
000000000000000101000000001011011110010111110000000000
010100100000001101000000000001101000100000000000000000
010101000000000011100011111001111100000000000000000000

.logic_tile 3 16
000000000000001001000000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
101000001010001001100111100101011100010111100000000000
100000000000001011100111101011011010000111010010000000
000000000000000001000010000000000001100000010000000000
000001000000001101000000000001001000010000100000000001
000000000000000000000011101111011111111001010110000001
000000000000000000000000000001101111110000000000000000
000001000000101001100011110011111100010000000000000000
000010101111011001100110111011011100110000000000000001
000000001100000111000110000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000010010000011011000001000000001000000
000000000100000000000100001101011001101000000000000000
000000000000000101100000000001111011010111100000000000
000000000000001001100010000001111110000111010000000000

.logic_tile 4 16
000001000000000000000111000000000000000000000110000000
000000100000000001000100000101000000000010000000100000
101000000100001111100111000000011001100000000000000000
100000000000001011100100000101001001010000000000000000
010000000000000001000010000001000000101001010001100100
110000000000000001100110101111100000000000000010100011
000100000000000000000000000001011101011100000000000000
000000000110001001000000000000001000011100000000000000
000000000110000000000000000101011110010110100000000000
000000000000000000000000000111110000000001010000000000
000001000000001000000000000000000000000000100000000000
000000100000000001000000000000001110000000000000000000
000000100000001001100110100000011010000100000100000000
000000000100001101000100000000000000000000000011000000
010000000000000000000111001111101110111110100000000000
100000000000000000000110001111110000010110100010100111

.logic_tile 5 16
000000000010000101100000001111100001111001110000000000
000000100000000000100000000111001101010000100000000001
101000000000001000000000000101011010000110100000000000
100000000100001011000010011111011010001111110000000000
110000000000001011100000000111111010111000100000000000
110000000000000011000000000000001101111000100000000001
000000000000001000000011111001111100111101010000000000
000000000000000111000111110111100000101000000001000000
000001000000000000000000010000011010000100000110000000
000000101010000000000011000000010000000000000000000000
000010000000000000000000010000011000000100000100000001
000000000000000011000011000000000000000000000000000000
000000000010100000000010010001000000000000000100000001
000000000001110000000011110000000000000001000000000000
000000000000000011000111000111100000000000000100000001
000000000000001111000000000000100000000001000000000000

.ramt_tile 6 16
000000000000001000010110110111101100010000
000000000100000101000010100000110000000000
101010000001001000000000000001111100100000
100001000000101011000000000000010000100000
110001001000000000000000000011101100000001
110000000000000000000000000111110000000000
000000001111010011100000000101111100001000
000000000000000000100011101001010000000000
000100100000000000000110100111101100000100
000100100100000000000000000001010000100000
000010100001001000000111001111111100000000
000001000000001011000110011101010000010000
000000000000000101000010100000001100000010
000010000001000000100010101001010000000000
110000000001010111000111100111111100000000
010000000000101001100110001111110000010000

.logic_tile 7 16
000000000000000101000000001001000000010110100000000000
000000100000000000000000000001000000000000000000000000
101000100001011101000010110011011011000000010010000001
100000001000001011100111010001101100100000010010000000
010000000101000000000011001011001010000000010000000000
110010000000000000000110010111111111010000100000000000
000010101101010101000111001111100000000000000000000000
000000000000000001000100001011100000010110100000000100
000001000000100000000111010111011000101000000000000000
000010100001010000000011100000010000101000000000000000
000000101010000101100011001001111011010111100000000000
000001001100000000000100000001111010000111010000000000
000001001010000000000111001000000001000110000000000000
000000000000000001000110000101001000001001000000000000
000000001111000001100110100000000000000000100100000001
000000000000000000000100000000001111000000000000000010

.logic_tile 8 16
000000000000000011000110011000000001000110000100000000
000000000000000000000011111001001011001001001000000000
101000001010000101000110010011001111111111000000000000
100001000000100101100010001101101111010110000000000000
000000000000000111100000001000001011100000000000000000
000000000000001101100010000001001100010000000000000000
000010000000100000000010100000011110101000110100000000
000001000100010000000100000001011001010100110001000001
000000000001000000000000001111011000000000000000000000
000000100000000011000011111001101010010000000001000000
000000000000001001100011101111100001100000010100000000
000000000000000101000000000011101101110110110001000000
000001000110001111100000000111101110000010100000000000
000010101100000001100010000011000000000011110000000000
110100100001010000000010111001011110101001010100000100
100100001110010001000111001001110000101010100000000000

.logic_tile 9 16
000100001000001111100010101001011010010110110000000000
000010101010001011000010110001011000101111110000000000
000000000000001001100110110011111110100000000000000000
000000000000000011000111000111111011000000000000000001
000001100000111101100111111011001011011110100000000000
000000000001111011000110100001001001101111110000000000
000000001101000011100000001011111011101011010000000000
000000000000000101100010001011001100001011100000000000
000000000000001001000110000011001001100000000000000000
000010001000000111100000001001111110000000000000000000
000000000001011111100010011111011011111111000000000000
000001001010101111100010001111101110010110000000000000
000010000000001111100111000001101110100010110000000000
000000000111010101100010010111111100010110110000000000
000000000000011101100110001101001011100000000000000000
000000000000001111000011110101011000000000000000000000

.logic_tile 10 16
000000000000101101000110000101001001000000110000000000
000000001110001111000011100111011000000000000000000000
101000000111010101000000000000011100000100000100000000
100000100000101101100010100000010000000000000000000000
010010000000010001100000000111011010111110100000000000
010000000110011011000010000001101111110100010010000000
000100000000101011100010000000011101001100000000000000
000000000110011011100000000000001110001100000000000000
000000001000001001000000011001011000101110010010000000
000000100000001111000011001001001000101101010000000000
000010100000001111100011111011011101101110000000000000
000000000000000111100111010111001100101101010000000000
000010100000011011100010111111001100000000000000000000
000000000001111001000110010111001010000000010000000000
010110000000001011100000001101101100011110100000000000
110101001010001011100000001011111011011111110000000000

.logic_tile 11 16
000010100000000000000111000111100000000000000100000101
000000001001000000000010010000100000000001000000000000
101000001000000000000010100000000000000000100101000000
100000001110001011000110100000001100000000000001000100
110000000000000001000000010000000000000000000110100000
110000000000000000000010010101000000000010000001000000
000010100000010000000010000000011110000100000100100000
000000000001000000000100000000010000000000000001000000
000001000001000111000111001111011101100001010000000000
000010000000000000100000001011111100100000000000000000
000010101000010000000011111001011010100000000000000000
000001000000100101000011001011111111110000010000000000
000000001001010011010110101001101001101110000000000000
000000100110100000100110000111111001111101010010000000
000100000000000111000111010111011000001000000000000000
000100000001000000100111111011001011101000000010000000

.logic_tile 12 16
000000001000001000000000000001100000000000000100000000
000010000100001001000000000000000000000001000001000000
101000000000101001100000000000000001000000100100000000
100000000000001101100000000000001010000000000001000000
110001100000101000000000000000000000000000000100000100
110011000000001101000000000001000000000010000010000000
000110101010001000000000000000000000000000000110000000
000000000000010111000000001011000000000010000000000001
000100000011000000000111000000000001000000100100000001
000000000000100000000000000000001000000000000000000000
000010001000000000000000000000011110110000000000000001
000000000000000000000010000000001110110000000000000000
000000001001100000000010000101000000000000000100000001
000010000001110111000000000000000000000001000000100000
000000000000100001100000000000011100000100000100000001
000001000001000000100000000000010000000000000000100000

.logic_tile 13 16
000010100000000111000110001011101010010101000000000000
000001000000000000000011110011001111111110000001000000
101000000000000101000000001111101011000000010000100000
100000000001010111100010011101111010000001010000000000
000000100000000101000111101111001101110110100100000010
000000100000000001100110111011111000111111110000000000
000000000000001111000111100101111001101100000000000000
000000000000001111000110011101111110111100000000000000
000010101010000101100111111111111100010000110010000000
000001000000000000000110110011101101100110110010000001
000010001010000011000000000101001110010110110000000000
000001001110000001100011110000001000010110110010000000
000001000000000011000111010011011000000001000000000000
000000101100000000000011100000001011000001000000100000
010001000001011000000110110001001010000000000000000001
110000100000101011000011101001110000000001010000000000

.logic_tile 14 16
000000000000001111000011100111011000111101010111000000
000000000000010111100100001101100000010100000000100000
101000000000001111000011100101111010000110100000000000
100000000000001111100100000111101001001111110000000000
110010101010010111100011100001101111101000110100000000
110000000110110000000010000000111101101000110001000001
000100000000001001000011100000001011111000100110000000
000000000000001011000000001111001111110100010001000000
000000000110000000000011100011101110101001010100100000
000010101100010000000100000111110000010101010001100001
000000000000000000000011100111111001011100100000100000
000100000000000000000010011101001010101100100001000000
000000000010010001000010000111001100111000100101000101
000010100000100111000011100000111000111000100000000011
000100000000001111000000001101111010000110100000000000
000000000000001111000011100111101000001111110000000000

.logic_tile 15 16
000001000000100111000010000000000000000000000000000000
000000000000000111100011110000000000000000000000000000
101000000000000011100111111000011000101100000000000000
100000000010000000000010001001011010011100000000000000
000100000000101011100000011111111101111001010100000000
000000000000010011000011001011111100110000000000000100
000000000000000111000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000001000000000001111100000000000000000000000
000000000100001111000000000101000000101001010000000001
000000000000001000000010000001011111010111100010000000
000000000000000011000111010001011000000111010000000000
000000100000010000000000001001101000010111100000000000
000001000000001001000000001111011001000111010000000000
110010100000000111100010000101001100001001000010100000
110001000000000001000010010111001011101011110000000000

.logic_tile 16 16
000000000001100000000000000000000001000000001000000000
000010101010110000000000000000001000000000000000001000
101000000001001000000110010011100000000000001000000000
100000001100101011000011010000100000000000000000000000
000000100000100000000000000101001000001100111000000100
000001000110000001000010000000100000110011000000000000
000100000000000111010000000001101000001100111010000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000001010000000000000000000000000110011000000100000
000000100000000000000010100000001001001100111000000000
000000100001000000000110000000001101110011000000000000
000000000000000000000010000111101000001100110000000000
000000000000000000000100000000100000110011000000000000
010000000000000000000011100111101111100001010100000001
110000000000000000000010110000111001100001010000000001

.logic_tile 17 16
000000000000001000000000000111000000100000010100000000
000000000000000001000000001111001000110110110000000100
101000000010010000000111100000000000000000000000000000
100000000000100000000100000000000000000000000000000000
000010100000001111100000000000000000000000000000000000
000000101110001111100010000000000000000000000000000000
000000000000010001000111101101100000000000000000000000
000000000000100111000000000101101011010000100000000000
000001001000000000000000000000000001010000100000000101
000000100000000000000000000101001110100000010000000000
000000000000000111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000100000000000011100001111100000001010000000000
000000001100001111000000000000100000000001010000000100
010100000000000011100000000000001110110001110000000000
110000000000000000000000000111011010110010110001000000

.logic_tile 18 16
000000000110001000000110100011100000101001010000100000
000000000110000111000000000001100000111111110011100101
101000001010000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000001010100000000111100000000000000000000000000000
000000000000000000000000010001001111010100100110000000
000000100000000000000010000000011011010100100001000000
000110000000001000000000000000000000000000000000000000
000011100000000011000000000000000000000000000000000000
000010100000000000000010000101000000100000010000000000
000001000000000000000000001001101011000000000001000000
000001000000000000000110000111100001000000000000000000
000000001110000000000000000011101001000110000010000000
010000000001010000000000000000001010000001010000000000
000000000000000000000010011101010000000010100000000000

.ramt_tile 19 16
000001011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000011011000000000000000000000000000000
000000010000100000000000000000000000000000
110010100100000000000000000000000000000000
110010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000010000000000000000000000000001
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000011100000000000000000
000000000001000000000000000000000000000000
110000000000000001000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 16
000000100000000001100000001101100000000000000000000000
000001000000000000000011100111000000010110100001000000
101000000010001000000000011000001110101000110100000001
100000000110000001000010000011001000010100110000000000
110010100000000111100000000000000000000000000000000000
010000000110000000100000000000000000000000000000000000
000010101010001111100000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
000010100000000000000000001011100000101001010100000000
000001000000000000000010010001001001100110010001000000
000000000000000111000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000001000000001000011101111000100100000000
000000000000000000000000000101001001110100010000000010
110000000100000101100110000101011111110100010100000000
000000000000000000000000000000011100110100010000000000

.logic_tile 21 16
000010100001000001100110011111111010000100000000000000
000001001110100000000010001111001101101000000000000000
101000000000101001100000011000001000111100100100000000
100000000001000001000010000001011000111100010000000000
000000000000011111100111110000011111110000100000000000
000000000000000001000010001011001000110000010000000000
000000000000000000000000000001111110000000000100000000
000000000010001101000000001001110000000011110000000000
000000000001010000000010100011001110100000000000000000
000000000000001001000111101111111011000000000000000000
000000000000001000000110001011011100010110100000000000
000000000000000111000000000101100000101000000000000000
000010100000000000000010010101001010000000000000000000
000011101101000000000010100011101010000010000000000000
010000000000001000000010000101000001111001110100000010
000000000000000111000100000101101101100000010000000000

.logic_tile 22 16
000000000000000000010000001111001100100000000000000000
000000000000001101010010110011101111000000000000000000
101000000000000000000011000000000000001111000000000000
100000000000000000000000000000001100001111000000000000
000000000000000000000000000000000000100000010000000000
000000000001010000000011100001001001010000100000000001
000001000000100111000010000000000000010110100000000000
000000000000000000100100001111000000101001010000000000
000000000000000101100000010000000000001111000000000000
000000000000000000000011010000001111001111000000000000
000000100000001000000000001101101100010101010100000001
000100000000000101000000000111110000101001010000000000
000000000000000011100110111000011000001001110110000000
000000000000000000000010100101011101000110110000000100
010100000100000000000000000111001100010101010100100000
100000000000000111000000001101010000101001010000000100

.logic_tile 23 16
000000000000000000000110100111100000000000001000000000
000000000000000101000000000000100000000000000000001000
101000000000000000000000000101011100110011001100000000
100000000000000101000000000000011110001100110000000000
110010000000000101100000000001001001110011001100000000
010001000000000000000000000000101100001100110000000000
000000000000001000000000000011101001110011001100000000
000000000000010101000000000000001010001100110000000000
000000000000010000000110100011001001110011001100000000
000000001110100000000010000000101100001100110000000000
000001000000000000000000000001001000110011001100000000
000000000000001001000010100000001110001100110000000000
000000000000000000000000000111001001110011001100000000
000000000000001001000000000000001000001100110000000000
110001000000001011100000000011101001110011001100000000
110000100000100101000010100000001110001100110000000000

.logic_tile 24 16
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000011000000011110000000000
000000000110000000000000000000010000000011110000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000010101001000001100111100000000
000000000000000000000011110000000000110011000000010001
101000000000010000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000001
010000000010001000000000000000001000001100111110000000
010000000100000001000000000000001101110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000101110000001100000010111101000001100111100000000
000001000000000000000010000000000000110011000010000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000001000000000000000110000000001001001100111110000000
000010100000010000000000000000001101110011000000100000
010000000000001001100000000000001001001100111100000001
100000000000000001000000000000001101110011000000000000

.logic_tile 2 17
000000000000001000000110101001111010111101000000000001
000000000110000101000010001011011011111101010011000001
101000000000001011100110100000000001000000100100000000
100000100000000101000011100000001110000000000000000000
010000100000000101100010110000000000000000000100000000
010000000000011101000110100011000000000010000000000000
000100000000001101100010110001101010100000000000000000
000100000000000001000010111101001001000000000000000000
000011100000101000000010110011111111100000000000000000
000011100111000011000111000001111100000000000000000000
000010100000001101000110011101101111100000000000000000
000001000000001001100110001001001100000000000000000000
000000000000001111100110000101011011100000000000000000
000000000000000101100000001111001011000000000000000000
010000000000000000000000010001101100010111100000000000
100000000000000001000010011011111110000111010000000000

.logic_tile 3 17
000000000000101001000010110011111010101000000000000000
000000000000001111100110100000000000101000000000000000
101000000000001001000000000001111101110111110100000000
100000000000000001100000001111011110010111110001000000
000000000001001000000111101001001100010111100000000000
000000000000000001000111111111011110000111010000000000
000000000000001111100110100101101111110110100100000000
000000000000001011100000000011111111111111110010000000
000000000001101111000111111011101010000110100000000000
000000000001010111000010000101101000001111110000000000
000000000000000001000010101101001000010110000000000000
000000000000001111100011101011111001111111000000000000
000001001110000111100011100001101000001011100000000000
000010100000000000000011101111011100101011010000000001
110010100000001111000010100011101100101111110100000000
110001000000001111100011110101011011001111110010000000

.logic_tile 4 17
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
101000000000000000000000010001101100101000000000000100
100000000000000000000011000000100000101000000011100011
110100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100000001101000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001111010000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000001
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000100111000111000001100000101001010000000000
000000001001000000000110110101100000000000000000000001
101000000001000101000110010000011101111000100000000000
100000000000100011100011111011001000110100010000000000
110001001100000101000000010000000000000000000110000000
110000000000000000000011010111000000000010000000000010
000000000001011000000111101000000000000000000100100000
000000000001111011000100000101000000000010000010000000
000000001000000000000010000001000000000000000110000000
000000000110000000000100000000000000000001000000000000
000000100000000000000000000001101000111101010000000000
000001001010000001000000001011010000101000000000000010
000000000000000001000111001000000000000000000100000100
000000000000000000000000000111000000000010000000000100
010000000000000001100000000101111000000110100000000000
100000001000000000100000001101111001001111110000000000

.ramb_tile 6 17
000001000000000000000110010000001000000000
000000010000000000000111000000010000000000
101000000000000000000000000000001010000000
100000000000000000000000000000010000000000
010010100000000000000110001000001000000000
010000100000000000000100001101010000000000
000000000000000001000010001000001010000000
000000000000000000000010001101010000000000
000100001100000001000010001000001000000000
000110100000010000000110000101010000000000
000000000000001000000000000000001010000000
000000000000000011000000001011010000000000
000001001110100000000000000000001000000000
000000100010000000000000001011010000000000
110000000000000000000000000000001010000000
010000000000000000000000000011010000000000

.logic_tile 7 17
000011000000001000000010000011111000000110100000000000
000010001000000011000010101111001100001111110001000000
101000000001000111000110101101111100000110100000000000
100000000010000000000100000001001001001111110001000000
110000000000000101000010100101011110101001010000000000
010000001001000000100011100001100000101010100000000000
000000000001100111100010000101000000010110100000000000
000010100001010000000100000000100000010110100000000000
000000000000001000000111100111111000101000000010000000
000000100000001101000011110000110000101000000001100010
000000000000001111000000000000000000000000000100000000
000000001110001111000000001011000000000010000000000000
000000001000000000000111100000000000100000010000000000
000010000000010000000100000101001001010000100010000010
110100000000000000000000000000011011110000000000000000
100100000000001011000010010000011001110000000000000000

.logic_tile 8 17
000010101010000011100010010101101000100000000000000000
000000000000000101100010000011011111000000010000000000
101010000000000000000011110001111010100011010100000001
100001000100001111000010000000001000100011010000000000
000000000000100001000010101001000001110110110100000000
000000000000000000000110001001001011100000010000100000
000000001010001101000111001111011110100010100000000000
000010000000001011100011101001011101010100010000000000
000000000110001000000111101101100000111001110100000100
000000000000000111000011100111101011100000010000000000
000000100001000000000000010011000000000000000100000000
000000000010010000000011010000100000000001000000000000
000000001010000001000110001101000000000110000000000000
000000000000000000100000001011101001101111010000000000
000010000000100111100111000001001011000001000000000010
000001001111001111000100000000001110000001000000100100

.logic_tile 9 17
000001100001000001100111110001101110111110100000000000
000000000000010101000111110001011100111000100000000001
101000001000000111000111110000000000000000000100000000
100000000000000111000011100011000000000010000000100000
010000001010001000000111001011001111100010100000000000
010000100000001011000010101111101000101000100000000000
000010100001001111000110001011001110101000010000000000
000001001000000101000000000101111010001000000000000000
000110100000000011100111101001001001000010000000000000
000001100000001101100010001101011001000000000010000000
000010100000000011100000000101101011111110100010000000
000000001010000000000000001101011110111000100000000000
000000000110001000000111000011100000000000000111100100
000000000000000111000110000000000000000001000000000000
000001000001000000000111100000000001000000100101000000
000000101001101101000100000000001001000000000000000000

.logic_tile 10 17
000001101000001001000111001111011000000001000010000001
000000000000000111100010110001101110000000000001000110
101000000001001101000010101000000000111001110000000000
100000001110000011100000001011001100110110110010000000
110000000000010111000010010101100001111001110010000100
010000000000000111000011100000101100111001110011000011
000010000100000001000010001101101000110110110000000000
000001000001001101100010101001011010110100010010000000
000000000000000101100000010111101010100010000000000000
000000000010001001000011100101011100000100010000000000
000000000000011000000010011001011010101000000000000000
000001001000000011000010101111011000011000000000000000
000000100000000001100000000001011011001001000010000000
000000000001010000100010011101101110010111110010000000
000010000000001101100000010000011100000100000100000100
000001000100001111100011100000010000000000000000000000

.logic_tile 11 17
000000001010000000000110110000000000001001000010100101
000000000000000000000111001011001001000110000000000000
101000100000000011100011010000000001011111100010000000
100001000000001111100111000101001000101111010000100000
110000000000001000000110000101101111000110100000000000
110000000100000111000000001101111111001111110000000000
000000100000000001000010010101100000000000000100000000
000000100000000000000011010000000000000001000000000000
000000000000010001000111010000000001000000100100000000
000000000001011011000110110000001001000000000000000000
000110101000101000000010010011111101001001010000000000
000101000110010001000011001011101011000000000000000010
000001001010100000000010011001111100010000110000000100
000010000000000000000011100111111100011001110001000010
000110100000000001100111000001111010100000000000000000
000101000100000000000000000011011001111000000000000000

.logic_tile 12 17
000000001011011111100010010011001001111000100000000000
000000000000101001000110100000011110111000100000100000
101010000000011000000111000101100001011111100100000000
100110100001100001000100000000101011011111100000000100
000000000000000000000000000011111000011001110000000100
000000000000000000000000001011011100000110100010000000
000001000000000000000111100111001000101000000000000000
000000001110000000000011110000110000101000000000000010
000000000100001101100010010001011111100010110100000000
000010000000001101100111000000011100100010110010000000
000010100000011111100000000001000000101001010100000010
000011000000100101000000001011001000100110010010000000
000000000000101111000010001111011110010110100000000000
000010101010001001100010010001000000010101010000000000
000000000000001111100000010111001101011101010000000000
000000001010001111100010001111001001000110100001000010

.logic_tile 13 17
000011001010000000000110101101111011101000010100000000
000011000000001101000010001111101100110100010000000000
101000000001000101100011111101001111000000100000000000
100000000000000000100011111001111101100000010000000000
000010100000011001000010100101111111101000010100000000
000000001001110001000100000111001001111000100000000000
000000000000001000000000010011101010011101010000000000
000000000000000111000011110011101111001001010001000000
000000100001010111000111000011101100011100100010000000
000000000000100111000011011011011010101100100000000000
000000001100000011100110100111001101101001010000000000
000001000000001001100010000101101111100001010000000000
000010100100000111000010000001001110010000110000000000
000001001010000011100011010101111001100110110001000000
110000100000001111100111010001000001111001110010000010
110000000000001011000011110111001000110000110010000000

.logic_tile 14 17
000000000010001001100010100001001100101001010101000000
000010000000001111000111111011100000101010100000000001
101010100001001111000011110001011001001011100000000000
100100000000100001100110000000011110001011100000000000
000000000000000000000110100011100000101001010000000000
000010000000000000000000000011101000100110010000000000
000010100001010101000111100101011000101011110100000000
000001000000000000000100000011100000000001010001000000
000010000000001111100110010000001101001011100000000000
000001000000000001000010000001011011000111010000000000
000000000000000000000011101111101001010111100000000000
000000000001010000000100000001011111000111010000000000
000000000000000000000000000001001101110010100100000000
000000000010000000000000000000001010110010100000000011
000000100010000001000010011111111111000110100000000000
000000000000000001000011111001011000001111110000000000

.logic_tile 15 17
000001000001000000000000000000000000000000001000000000
000000000001110000010000000000001010000000000000001000
101000000000100001100111110001101010001100111001000000
100000000101001111100110010000001111110011000000000000
110000000001010001000011100111101000001100111000000000
110000001111010000000100000000101100110011000000000010
000010001110000000000110000101001000001100111000000000
000000000000010000000010000000101111110011000010000000
000000001100000000000000000101101000001100111000000000
000000000000000001000011110000101101110011000000100000
000000001010000000000000010101101000001100111000000000
000000000000000000000010000000101111110011000000000000
000000000000000000000011101001101001111011010100000000
000001000000000000000111111001101101010010000000000000
110000000000000001100000001111100001100000010100000000
000000000000000000000010001001001000111001110000000000

.logic_tile 16 17
000000000000000001000110011111100000000000000000000000
000010001000000111000011101001101010000110000000000000
101001000000101111100110111001001110010111100000000000
100000000000001101100010000111111000000111010000000000
000000000000101111000011110111001011010000110000000000
000001000000001111100011110011011110100110110010000000
000000000000001111100111010111011001000010000000000000
000000001000000001000111100101001101000000000000000000
000000000000001001100111010101101110110001010100000000
000000000000100111000111110000011000110001010000000001
000000000000000000000010000101011100100000110000000000
000000000000000011000010001001111100000000110000000010
000100000001001111000111001101111000000010100000000000
000100001001111011100011100011110000000000000000000000
010000000000001111100000001011011010111100010000000000
110001000000001011100011000001111101111100000001000000

.logic_tile 17 17
000000000000100000000111100000000001000000100100000001
000000001000011111000100000000001000000000000000000110
101000000000010111000110000011111101000000000010000000
100001000001010101100000001011101111001000000000000010
000010000010001111100111110101011000110110000000000000
000000001000001111000010000011011010111010000000000000
000001000110001001000011101101101110010100110000000000
000010100000000001100100000101111011000000110000000000
000000000001000000000011100111011000100000010000000000
000000000000000111000000001101101010100000100000000000
000000001100100000000010001011111100000000100000000000
000000000000010111000010011111011101000000000010000010
000000100000001000000010000111001000111101010000000001
000001001010000001000010000000010000111101010000000000
010000000000000000000000001001001011000101010000000000
110000001010000000000011100001001101011110100000000000

.logic_tile 18 17
000010100000000000000000000111111011000000010000000001
000000000000000000000000001111101001000000000000000100
101000000000000101000000000000000001000000100100100000
100000000000010000000011110000001000000000000011000110
000000000000100000000000001111011101000100000000000000
000000000000000000000000001011101110000000000010000001
000000000000100000000010100000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000001000001000000000000001011101111000000000000000000
000010000000100000000000001011011110000010000000000001
000000001000010011100000010000000000000000000000000000
000000000001110000100011010000000000000000000000000000
000000000000100000000111001000000000000000000100000010
000000000001010000000111101101000000000010000011000010
010010001110000111000000001001101111000000000000000000
100011000000000000000010001111111010000000100010000100

.ramb_tile 19 17
000000000000010000000000001000000000000000
000100010000100000000000001101000000000000
101010100000001011100111101000000000000000
100000000000001111000100000101000000000000
110000000000000111100011101000000000000000
110000000000000000000000000001000000000000
000000001000001001000111001000000000000000
000000100000001011000100001011000000000000
000000000100000000000011100000000000000000
000000100000010000000000001101000000000100
000110000001101000000111000000000000000000
000100000000110011000100001011001111000000
000000000000000000000010010000000001000000
000000000000000000000011010101001100000000
010010100000010000000000001000000001000000
110000000001000000000000000001001001000000

.logic_tile 20 17
000100100001110011000000000011101010101000010100000001
000011100000010001000000001011111000110100010000000000
101000001000000111100010100111111111000101010000000000
100000000000000000000011100001101000101101010000000000
000000000100010001100000010000000000100000010101000000
000000001010010000100011111011001100010000100000000000
000000000000000111100000000111011101010000000000000010
000010100000001111100010110111011110000000000000000010
000000000000010001100000010000011010000000110000000000
000000001101010001000011010000001010000000110000000000
000000000000100101000111101111101111000001110000000000
000000100001001001000010101001111011000000100001000000
000000000000010101000010101011011101101010000000000000
000000001100000101000000001001001100101011010010000000
010000000000000101000010101011101110000000000000000000
110000000000000101000000000111101110000010000000000101

.logic_tile 21 17
000000000000000101000000000101001110110100010100000000
000000001100001101100010110000001100110100010000000000
101001000000001000000111100000001010100000000000000000
100000000000000101000010111101011100010000000000000000
110000000000001001100110110111001100101100010000000000
010000001110001111000010010000011001101100010000000000
000000000000100000000000000011001110101000110100000000
000000000001011101000010000000011101101000110000000000
000000000001001111000110011111111010001111110000000000
000000000000101111000011000001011010001111010000000000
000001000000000000000000001000011000111001010010000101
000000100100000000000000001001001100110110100010000000
000000000000001111100111000000011110110100010100000001
000000000000010001100000000111011100111000100000000000
111011100000001000000000010001011001101111010000000000
000011100000010011000010000001011010101111110000000001

.logic_tile 22 17
000000000000000001000110000101011101100010000000000000
000000000001010101100011101001101111001000100000000000
101001000000000001000000001101000000000000000100000000
100010100000000000100000000001000000111111110000000000
010010000000000001100111100011011100100010000000000000
110000001010001111000011111011111110000100010000000000
000100000000000000000000001101011110000100000000000000
000000000000000000000000000011011010011100000000000000
000010100000001000000010101111011100101000100000000000
000000000100000111000110111011001111101001110000000000
000000000010110101000111010011001101101000110000000000
000000000001010000100010001001011110111100110000000000
000000000000000001000110001001000000000000000100000000
000000000001001111000100001011000000111111110000000000
010011100011001101100010110001011111011111110011100111
000000000000000111000110100000001111011111110011100011

.logic_tile 23 17
000100000000000000000110000011001001110011001100000000
000000000000000000010000000000101101001100110000010000
101001000000000101000000000111001001110011001100000000
100010000000100000000010100000101110001100110000000000
110000000000101001100000000011101000110011001100000000
010000000000010001000000000000101111001100110000000000
000001001100110111000010100111001000001100110100000000
000000100000100000000000001001100000110011000000000000
000000000000000000000111100000000000001111000000000000
000000000000000000000010000000001010001111000000000000
000000000000000000010110100101011110100000000000000000
000000000000000000000010011001011111000000000000000000
000000000000000000000111111101011001100000000000000000
000000000000000000000010001101001001000000000000000000
010100000001001000000110011000000000000000000100000000
110010000000000001000010101111000000000010000000000000

.logic_tile 24 17
000010100000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
101000001110001000000010100000000000000000000000000000
100000000000000001000100000000000000000000000000000000
110000000000000000000000000101000000000000000110000000
110000000000001101000010111011100000111111110000000000
000000100000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011101000000000000000110000000
000000000000000000000010000001000000111111110000000000
000000001110000000000000001000000001111001110000000100
000000000000000000000000001001001111110110110000100000
000000000000000000000111100000000001001111000000000000
000000000000000000000000000000001011001111000000000000
010000000000000000000000010000001000000011110000000000
000000000000000000000011100000010000000011110000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000001100100000010110000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000100
110000000000000000000000000111001000001100111100000000
110000000000000000000000000000100000110011000000000001
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000001000000100000000000000101101000001100111100000000
000010100001010000000000000000000000110011000001000000
000000000000000001100110010000001001001100111100000000
000000000000000000000010000000001100110011000000000100
000100000010001001100010010000001001001100111100000000
000100000010000001000110000000001101110011000010000000
010000000000000000000000000000001001001100111100000100
100000001010000000000000000000001101110011000000000000

.logic_tile 2 18
000001000000101101100110100001111100100000000000000000
000000100101010101000000001111011000000000000000000000
101000000000001111100110111101011100010111100000000000
100000000000000101100010100011001101001011100000000000
010000100000001101000010010101001001100000000000000000
110000000100001001000010100011111000000000000000000000
000000000000001101000111111111111010100000000000000000
000000000000000001000011100101101111000000000000000000
000000000010101001000110100001011111100000000000000000
000000000000010111000010111011001110000000000000000000
000000000000000001100010100000000000000000100100000000
000000000000001001000110110000001100000000000000000000
000001000001100000000010110101011011000110100000000000
000000100101011101000110000001011011001111110000000000
010000000000000101000110000001111101100000000000000000
100000000000001101100000000111111001000000000000000000

.logic_tile 3 18
000000000000000101100010010001001010011111110100000000
000000000010000101000110000000001010011111110000100000
101000000000000101000010011001011000001000000000000000
100000001100001101000110100101111110101000000000000000
000000100011110001100000001111111100010111100000000000
000001000001011101000000001111101100000111010000000000
000000000001011111100011101000011100101000000000000000
000000000000001111100010111001000000010100000000000000
000001000000000111000000010011011110010111100000000000
000010100000000001100011100001001110001011100000000000
000000000000000101000110101001111011110110100100000000
000000000000000001000011110001011100111111110010000000
000000000000100011100000001011111100000110100000000000
000000000101000111000000001011101101001111110000000000
110000000000001001000110100001011011111111100100000000
110000000000000111100010001001001011101111010010000000

.logic_tile 4 18
000000000000001001000000011101101110000110100000000000
000000001001010001000011000011011001001111110000000000
101000000000001000000000011000000000000000000100000100
100000000000001111000011110111000000000010000000000001
010001000000000000000010000011000001100000010000000001
110010100000010000000000000000101001100000010000000000
000000000000000111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000100000000000111100000011100000100000100000000
000000000000001111000000000000010000000000000001000000
000011100000100111000011100001001100001001010000000000
000001000000001001100100000000001000001001010010000000
000000000000000000000111001011100001101001010000000000
000000000000000000000011110001001111110110110001000000
010000000000000000000111000101101110101000000010000000
100000000000001011000100000000010000101000000000100100

.logic_tile 5 18
000000001010000001100000000000000001000000001000000000
000000000000010000000011110000001111000000000000001000
101000000000000001100000000000011110001100111100100000
100000000000000000000000000000011000110011000000000000
010010100000010000000000000111001000001100111100000000
010011000010000000000000000000100000110011000000000000
000001000000000111100000000000001000001100111100100000
000000101010000000100000000000001101110011000000000000
000000000000100001000110000111101000001100111100000010
000000000001000000100000000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000111100000010000001000111100001000000000
000000000000000000000010000000000000111100000000100000
010000000000011001000011100111101110111101010000000000
110000000000000001000100000011000000111100000000100000

.ramt_tile 6 18
000000000000000111100111110000001110000000
000010100000000001100111110000010000000000
101000000000000000000000000111011100001000
100000000000000000000000000000110000000100
010000000000000011100110010001001110000000
110000100000000000100110010111110000100000
000000000110000011100111100001011100001000
000000000001000011100100000111010000000000
000001000000100000000000000101101110000001
000010100001000000000000000101010000000000
000000000000000001100000001101111100000001
000000000000000000100010000011110000000000
000001001100001001100111001001001110001000
000000000000001011100110000101010000000000
110000000110000111000000000001011100000100
110000000000000000100000001101110000010000

.logic_tile 7 18
000000001010000001100010110011011101010000000000000000
000000000000011001100111101101101101110000000010000000
101001001110000111100111001001001010010000000000000000
100000100000000101000110010001001011110000000000000000
000000000010100011100111110101011000000110100000000000
000000001101001001000110001111011110001111110000000000
000000100001010011000011111001100000110110110100000100
000000000000001001000111000111001100100000010000000100
000000001010010101100111000111011110000010100000000000
000000000000000000100000001001110000101011110000000000
000000001110101001100000010101111000000110100000000000
000000000001001011000010000111011010001111110000000000
000001000000000001000011100001011011000110100000000000
000010000000000001000111100001011011001111110000000000
000001000000001011100000011011111110010111100000000000
000010000000000001000011010101001001000111010001000000

.logic_tile 8 18
000100000110000111000000001111101100100000000000000000
000100000000010111110000001101001101110100000000000000
101000001100000011000011001000000000000000000100000000
100000100000000101100100001001000000000010000000000000
110001000000000101000000010001100000000000000100000000
110000001000000000000010110000000000000001000000000000
000000000000011011100111000001111100101001010000000000
000000000000001101100100001101010000010101010000000000
000010000000000011000000011111101101111000000000000000
000001000000000000000010100011001010010000000000000000
000000000001001111100000000011101011001011100000000000
000000000010010101100010010000101010001011100000000000
000000000111000101000111100001011100000000010000000000
000010000001000000000000000001001110100000010001000000
000000000000001111000000000111100000000000000100000000
000000000000001011000000000000000000000001000010000000

.logic_tile 9 18
000001000000001000000011010111001101110100010100000000
000010001000001111000010000000011000110100010001000000
101000000000011000000011101101100000100110010110000000
100100000000100011000100000111001110010110100000000000
000000000001010000000110010001101111101011000100000000
000000000000000000000010010000101111101011000001000000
000000001001011111100011001000011010000110110000000000
000000000111110001100000000101011011001001110000000000
000100000000100101000110100011001110101010100100000000
000100000001010001000000001101000000101001010000000100
000000100100000000000000000001000001111001110100000000
000000101010000000000000000111001111100000010001000100
000000000001010000010000001001001010101001010000000000
000000000000100111000000000111110000101010100000000000
000000001000000001100110010001001100010111110000000000
000000000001011001000010001101100000000010100000000000

.logic_tile 10 18
000001000010001000000111001111001000010110100010000000
000010000000000101000110100101010000111101010000000010
101000000000010111100110000000011111000000010000000000
100000001010000000100000001001001001000000100000000000
110000000000001000000000001001101100100000010000000000
010000101100000101000011111111011000101000000000000000
000000100000100001000011000001000000111001110000000000
000000000001000000000000001101101010010000100000000000
000001000000001001100011101011101110000000010000000000
000000100000100001000110011011011111100000010000000010
000000100000001111100000010101101100101000000100000000
000101000000001011000010100000000000101000000000000010
000000100000101000000111101111001100101000000011000010
000000000000011111000011000101000000000000000010000011
110110000001010001100010000000011010000100000100000001
010101001100110000000000000000010000000000000000100000

.logic_tile 11 18
000000000000000111000000000000000000000000000110000000
000010000000000000000000001111000000000010000000000000
101000000001000000000000000000001011111100110000000000
100000000010000000000000000000001010111100110000000100
010000001000000101000111101000000000000000000110000000
110000000000000000000100001111000000000010000000000000
000010000001011000000000001000000000000000000100000000
000000000000101011000000000011000000000010000000000000
000000100000000000000000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000100001000101100000010011100000000000000110000000
000000100000000000100010110000100000000001000000000000
000000001010000000000010010001000000000000000100000000
000000000000000000000010110000000000000001000000000000
000000000100000001000011100000000000000000100100000000
000000000000000000000000000000001111000000000000000000

.logic_tile 12 18
000001000110000000000000010000011010000100000110000000
000010000101000000000011100000000000000000000001000001
101000000000000000000000000101000000000000000111000001
100100000000000000000000000000000000000001000000000000
010010000000100101000000000000001010000100000111000100
010000000000001101100010110000000000000000000000100000
000000000000000000000000000011000000000000000110000001
000000000000011101000000000000000000000001000010000000
000100000000100101100000000101000000000000000100100000
000000001101010111100000000000100000000001000000100010
000001000000100000000000000000011110000100000110000000
000010101001000000000000000000010000000000000000100100
000000101111100000000000000000000001000000100110100000
000000000000000000000000000000001110000000000000000010
000010000000000011000011000000000000000000100101000000
000001001100000000000100000000001100000000000010100000

.logic_tile 13 18
000000001110100111100000010111000000000000000100000000
000000000000000000000010000000000000000001000000100000
101010000000000000000000010000000001000000100110000001
100000000000000000000011110000001100000000000000000100
010000000000000000000011101000011110111101010000100000
010000000000000000000110001011010000111110100000000000
000100000110000000000000000011111001010000000000000000
000100100000000000000000000001011101000000000000000000
000010100001000000000000001000000000000000000101000000
000001000000100000000000001111000000000010000000000000
000010100010001001000010100000000000000000000111000010
000011000000001011000111101101000000000010000010000000
000000000001010000000110100000000000000000000100000001
000000000000101001000100001111000000000010000000000000
010001000010000000000011000000001010000100000100000000
100000000001000000000011110000010000000000000010000001

.logic_tile 14 18
000011000000000101100110010000000000000000000000000000
000001000100010000000011010000000000000000000000000000
101000000000000101000110101101101000000000000000000100
100000000000000000000000001001111000000100000000000000
010000001110000000000111000111100000000000000100000000
110000001100010000000100000000000000000001000001000000
000010000001000101000111111011001111010001100010000000
000001000000100000100111000011011101110010110000000000
000001000000001000000110000001111011100001010000000000
000010000001010111000100000000011010100001010000100000
000000000000000011100010010000000000000000100100000100
000000000000000000100010010000001101000000000000000000
000000000000010000000010001000000000000000000110000000
000010100000100000000000001011000000000010000000000000
000000000010011000000000000000000000000000000100000000
000000000000101001000000001001000000000010000000000001

.logic_tile 15 18
000000000000000000000000010000000000000000000000000000
000000100000000000000011110000000000000000000000000000
101000000000011000000111101101011000110000110000100000
100100000000101011000100001011101110110000010000000000
110010100000100000000111100000000000000000000000000000
010001001100010000000111100000000000000000000000000000
000000000000001000000000011000011110111001000100000000
000000000000001111000011000011011011110110000000000001
000000000000101000000000000101001110110100010100000100
000000001100001111000011110000111111110100010000000000
000001000000000111000010101011001001011100000001000000
000010000000000000000000001001011011000100000000000000
000010101011011000000011100000000000000000000000000000
000001001100100111000011100000000000000000000000000000
010010100000000111100010001111100000101001010100000010
100000000000000000000100000101001011011001100000000000

.logic_tile 16 18
000000100000010000000110100000000000000000000000000000
000000000100100101000100000000000000000000000000000000
101000100000010111100111101000000000110110110100000010
100000000000100111100000001011001101111001110010000000
000000000111000000000011100001111010111001000000000000
000000000000010000000100000000011111111001000000000000
000100000000000000000000010101001100000010000000000000
000101000000000000000011111111111001001011000000000000
000011100000100000000111000000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000010100000000011100110001101011001000110100000000100
000001000000000000100010010011101001000000100000000000
000000000110000000000111110111100001100000010000000000
000000000001010000000010000001101101000000000000000001
110000000000000000000000011001011100000000000000000100
000010000000000000000010011111010000000001010000000000

.logic_tile 17 18
000000000000010011000110101101111110111101010000000000
000000000000001111000011100001100000010100000000000000
101001000000000000000010100001011011000001000000000000
100000000100000111000110110001011011100001010000000000
010001000000000000000010110001101011110100010100000000
010010100000001111000010000000111001110100010000000000
000000100000001001100111010011011010100000000000000000
000010000100001001000111100101001111110000010000000000
000000000000001000000000001000011111101100010100000000
000010100000000001000000001001001110011100100000000000
000000000000000000000000001111100000111001110000000000
000000000110010000000000001101101011100000010000000000
000000000010000001100000000001001110110001010000000000
000000000000000000000011110111111011110011110010000000
110010000001001101000110000001111111101100010100000000
000000101010100001100000000000111010101100010000000000

.logic_tile 18 18
000010000001000111000111100011101110000000000010000000
000001000000101111100000001111101100000000100000000000
101010100000000000000110000001111110010101010110000000
100000000110001101000000000011010000010110100000000001
000000001010000101000110110101011001010100100000000000
000000000001000000100011101101111011101001010000000000
000010000000000000000011110111101111100000010100000000
000011001010000000000111111011101110111111100010000101
000000100000001001100110000111011010000101010000000000
000000000100001011000010000001111010001001010000000000
000000101010010000000111001111001100010000000001000000
000001000000100001000000001011101110000000000000000000
000000000000001001100111010011101110000000100000000000
000000000000000011000010001111101100000000000010000000
010000100110001000000111000011101100000110100000000000
100000000001011011000100000001011001000000010000000000

.ramt_tile 19 18
000000010100000000000000000000000000000000
000000110000000000000000000000000000000000
000000110001010000000000000000000000000000
000001010001000000000000000000000000000000
010000000000000000000011100000000000000000
110000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000010101100100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000001
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000001001010000000000000000000000000000
000000000000110000000000000000000000000000
110000000000000001000000000000000000000000
110000000001010000100000000000000000000000

.logic_tile 20 18
000000000110000000000010101011001111000000010001000000
000000000101010000000010110011001101000000000011000001
101011000000000111000010111111101011000010000000000000
100011000000001111000111011011101011000110000000000000
110000000111010001100010100111111100010110100010000000
010000001101000000100000001101011110010110000000000000
000000000000000000000010110011101000000000000000000000
000000100000000000000011110011011110001000000000000100
000010001010000101100000001000011001000001000000000000
000000100001000000000010001101011000000010000000000000
000000001100001000000110010101111110111110110000000001
000100000000000101000010101111101001101001110000000000
000000001000001001000000010111111001111001000100000000
000000000000000101000011010000101001111001000000000000
110000000000011001000010010001011110010110100000000000
000000000000100001100110001111100000010100000000000000

.logic_tile 21 18
000010001000000000000010100000000000100000010100000000
000000000110000000000100000101001110010000100000000000
101000000000000000000000000111000000100000010100000000
100010100000000000000000000000001010100000010000000000
010000000000000101000011100000000000100000010111000001
110000000001001101100100001111001110010000100011100000
000000000000000001000010101111000000101001010110100000
000000000000000000000100001111000000000000000001100100
000000000000100101000000000000000001100000010100000000
000010100000010000100000000111001011010000100000000000
000000000000000000000000000000001110101000000110000000
000000001000000000000000000111000000010100000001000101
000011100000000001000010100000001000101000000100000000
000010001101011101100100000111010000010100000000000000
010000000000000000000000000000001110101000000100000100
110010000000010000000010110011000000010100000011000110

.logic_tile 22 18
000000001110001111000110100001011010101001010100000000
000000000100001111010011000011000000101010100000000000
101010100001010101100111000001000000100000010100000000
100010100000000101000000000011001000110110110000000000
010000000000010011000111110001101111010000000000000000
110000000000000000100110101011011011010110000010000000
000000000000001011000110100111001000101001010100000000
000000000000000111100000000001110000010101010001000000
000000000000001001100000011001111101000010000000000000
000000000000000001000010010101101101000000000000100000
000000000000000111000000000011000000101001010000100000
000101000100001001100011110011001001100110010000000000
000000000000001111000110010101001111111001110000000000
000000001110000111000010100101101000111000100000000000
110110000111010000000000000111011100111101010000000000
000000000010000000000000000000000000111101010010000000

.logic_tile 23 18
000010000000000000000010101011001101100000000000000000
000001000000000101000100001111101000000000000000100000
101000000001001011000000011111011100000100000010000000
100000000100000111000010001111101001011100000000000000
010000000001010000000011101101100001101001010000000000
110000001110000000000000001001001100100110010000000000
000010000011001000000000011000001110101100010100000000
000000000000100001000010100111011110011100100000000000
000010000001000111100111100111111010101100010100000000
000000001110000000000100000000001110101100010000000000
000000000010000001100000010001000000010110100000000001
000000000010001111100011110000000000010110100000000000
000000000000001111000110001111111000101001010100000000
000000000000000111100000001001000000101010100000000000
110010100001000000000111111000011101101000110000000010
000001000000000001000111100011011011010100110000000000

.logic_tile 24 18
000000000000000000000000000001111111000000000000000000
000000000000000000000000000111001001010000000000000000
101000100000001111000011100000000000000000000000000000
100000001000000001100111110000000000000000000000000000
000000000000100000000000001001111110000000000000000000
000000000000010000000000001001101110001000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001000000000000000000000000001000000100100000000
000010100000000000000000000000001010000000001100000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000111000000000111111001001000000000000000
000000000000000000100000000111001001000000000000000010
010000000000001000000000000001100000000000000100000000
110001000000101111000000000000000000000001001110000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000001110000001100000010101001000001100111110000000
000000000000000000000010000000000000110011000000010000
101010000000000000000000000000001000001100111100000001
100000000000000000000000000000001000110011000000000000
110000000001001000000110000000001000001100111100000000
010000000000000001000000000000001001110011000000000000
000100000000000001100110000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000100
000010000000000000000011110000001100110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000111101000001100111110000000
000000000000000000010000000000100000110011000000000000
010000000000000000000000010101101000001100110100000000
100000000000000000000010000000100000110011000000000100

.logic_tile 2 19
000010100000100000000110010001001010000110100000000000
000000000001010000000110100111111001001111110000000000
101000000000001000000000000111100000000000000100000000
100000001100001111000011100000100000000001000000000000
110010000000100000000110111000000000000000000100000000
010000000001010000000011111001000000000010000000000000
000000000000000101100111000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010000011000000010110100100000000
000000000000000000000010010000100000010110100000000000
000000000000001000000000000011101010000111010000000000
000000000000000001000000001101011001101011010000000000
000001000000000001100110011101001000010010100000000000
000000100000010000000010000101111111110011110000000000
010000000000000000000110100101111000010111100000000000
100000000000000000000110111001101111000111010000000000

.logic_tile 3 19
000000000000000111000010100101101011000110100000000000
000000000000000000100011101001011010001111110000000000
101000000000000000000010100000001110111100010000100000
100000000000010101000100001001001101111100100001000100
110000000000001000000000010000011110000100000100000000
010000000000001111000011100000010000000000000000000010
000000000000001001000111000000000001100000010000100000
000000000000001111100110101011001100010000100000000000
000001000000001000000010011001011001010000000000000000
000010100000000011000111101011011000110000000000000000
000000000000000011100111001000000000000000000100000000
000000000000000000000011111011000000000010000000000000
000000000000100011100000000101011011110000000000000000
000000001111010000110000000011111011010000000000000000
010010100000010001100000000001011110010111100000000000
100001000000000000000010101001101010001011100000000000

.logic_tile 4 19
000000000000000000000000010000000000000000000100000000
000000001000000000000011101001000000000010000010000000
101000000000000011100000000101100000000000000100000000
100000000000000000100000000000000000000001000010000000
110000001100000000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000011011110000000000000001
000000000000000000000000000000011000110000000001100000
000000000001010000000010000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000100100000000
000001000000000000000000000000001010000000000000000010

.logic_tile 5 19
000001001000100000000000001000000000000000000100000000
000010100001000000000000000111000000000010000001100000
101001000000000000000000010000000000000000000000000000
100010001010000111000011110000000000000000000000000000
110100000010001000000000000000000000000000000000000000
110100000000000011000000000000000000000000000000000000
000000000000000000000000000000001100110011110000000000
000000001010000000000000000000011010110011110000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000001100100111100110001000000000101111010010000100
000000000001000000000011111001001110011111100000000000
110001000000000011100000000001111101000110100000000000
100000100000000000010000001111001100001111110000100000

.ramb_tile 6 19
000000000000000000000000011000000000000000
000000110110000000000010111001000000000000
101001000000001000000011111000000000000000
100010101010001111000111101001000000000000
010101001110000001000111100000000000000000
110110100100000000000111001001000000000000
000000000000000011100000000000000000000000
000000000000000000100011111111000000000000
000000000001010001000000000000000000000000
000000000000000000100010000101000000100000
000000000000000000000000000000000001000000
000000001100000000000000000111001011000000
000000001011001000000000001000000000000000
000000000001101111000011000101001101000000
010000000000000000000000000000000000000000
010000000000000000010000000011001011000000

.logic_tile 7 19
000001000001010001000110101111101110000001000000000000
000010100001110000100110001101101100000110000000000000
101000001110101000000000000000000001000000100100000000
100000000101001011000000000000001101000000000000000001
110000000000000000000011101111011101010111100000000001
010000000000000111000011100001101010000111010000000000
000000000000111111000110010000000000000000000100000000
000010101100100001000011010001000000000010000000000000
000000000000001000000111110101000000000000000100000000
000000000000000111000111100000100000000001000000000000
000010100001001011100111100111011101010111100000000000
000000000000101101000100000101001010001011100000000000
000000000000000001000000011111101100000001000000000000
000000000001000001000011010111011011000010100010000000
110001101100000001100000000111001001010111100000000000
100010100000000011000010001001011011000111010000000000

.logic_tile 8 19
001010000000110111000000001101101010101000000000000000
000001000001110000100010100011100000000000000010000010
101000001100001000000111100001001101011100000000000000
100000000000001111000100000000111100011100000000000000
110010001000001111100000000000000001000000100110000000
110000000001010101000010110000001110000000000000000000
000000000000000011100000000000000000000000100100000000
000000000000000000100010000000001111000000000000000100
000000001110000011100000010001000000000000000100000000
000010000000010111100011100000000000000001000001000000
000010000000001111100000001001101011101001000000000000
000000001110000101000000001111001001010000000000000000
000010100000101000000010000000001100000100000100000000
000000001001001101000010010000000000000000000000000100
000010101000000001000000010101101100010111100000000000
000001000000010000000010110111001011001011100010000000

.logic_tile 9 19
000000001000100101000110011001011110001000000000100000
000010100001001001000011010101111001101000000000000000
101000000000000101100111101111001000000110100000000000
100000000000001001000011101001011000001111110000000000
000010001110100101100111111101011111001111100000000000
000010100000010111000111110111101011011111110000000000
000000000001011011100111000011101101000000010000000000
000000000000100011100000000011101100100000010000000000
000000001010101001100011111101111100010111100000000000
000000000001001111100011010011011000000111010000000000
000011000000000011000111010101001100100011110101000000
000011100000000011000110100000111101100011110000000000
000010100101010001000010010111011001101110010000000000
000010000000101111100010001111101001011110100000000010
010101000000000101100110110101011110001000000000000000
010000100000100001100011100101011110101000000000000000

.logic_tile 10 19
000000000010101111100000011101011010010111100000000000
000000100000010101100011111001001111001011100000000000
101000000000010011100111111001001110010000110000000000
100000000110001111000011101011001110100110110001000000
010000000110101001100010110000000000000000000100000000
010000000001001111000110000101000000000010000000000000
000010000000100101000000001011011100001000000000000000
000001001000001101100011101111011000101000000000000000
000001000000001000000110011011011001000000010000000000
000000100000000001000011000111101000100000010010000010
000011101000000000000111010000001011011100000000000000
000010000000000000000011101111011011101100000000000010
000100000100100101100111111101011110010111100000000000
000100000000010001100011001001101101001011100000000000
000010000000010001000000001101111000010111100000000000
000001000000001001100010001001011010000111010000000000

.logic_tile 11 19
000000000101010111100000001011001010000000010000000000
000000000000000000000010011101001111100000010010000000
101000000000011111100111001011011110101000010100000000
100000000000100111000000000001101101110100010010000000
000010000000001001000010110101011100001001100010000000
000000000000001111000010110011101010010110110001000001
000000001000000011100010111001011110010111100000000000
000000000000000000100011010111111000000111010000000000
000000000000001111100111110001101010010111100000000000
000000000000001101100111101101101110001011100000000000
000000000110000111100000000000000000000000000000000000
000000000010000101000010000000000000000000000000000000
000000000010001111000110001111011110010111110000000000
000000000001000111100010010101110000000010100000000001
010000000100000111100111101011111100011111100000000000
010000000000000001100010101101101110101011110000000000

.logic_tile 12 19
000000001010000000000000010000011100000100000100000000
000000000001010000000011100000000000000000000000000000
101000000001010000000000000000000000000000000100000000
100100001110100000000000000101000000000010000000000000
110000000001011000000010101000000000000000000100000000
000000000100001111000010010101000000000010000000000000
000000000000010111100000010000000000000000000100000000
000000100000100001100011111111000000000010000000100000
000001000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000001010001000000010101011100111101010000000000
000000000100000000100010111101110000101000000000000010
000000000001110000000000010000011110000100000100000000
000000000000010000000011000000010000000000000000100000
000100000000000111100000000001011111000010000000000000
000000101110000000000011110000101011000010000000000000

.logic_tile 13 19
000000000000000101000000000000001010111100100111000000
000000001010001001100000000111001100111100010010000100
101000000001010000000110001111000000011001100110000010
100100000110100000000000001101101100101001010000000000
000000000000001001000010100000000000000000100100000100
000000000001011101100100000000001011000000000010000001
000100000000000011000000000001011110101001000100000011
000000000000000000000010011111011101101110000000000000
000000000000011111000011100011011110010001110100000000
000000001010000001000100000000001010010001110010000001
000000000000001000000110100000000000000000000101000100
000110101110001011000000000001000000000010000000000000
000000100000001111000111001011001110010100000110000000
000001000000000011100010010011000000111101010000000000
010010100000001101100011101101111111000000100110000000
100001000001000011100100001011001001101000010000100000

.logic_tile 14 19
000001000110000000000000000000000000000000100100000001
000000000001001111000000000000001111000000000000000000
101000000000001101110000000111101111000000000000000100
100000001110000011000011111011001101010000000000000000
010000000001011101000011000000000001000000100100000000
110000000000101111100110110000001100000000000000000001
000000100000001011000000000001100000000000000100000000
000001101010001111000000000000000000000001000000100000
000000000000010000000011000101011001001011000010000000
000000000000100000000000000000101111001011000010000001
000000000110000000000110000001011011000001000000000000
000000000000000001000100000101001010000000000000000000
000100000001000001100110100000000000000000000000000000
000100000100100000100000000000000000000000000000000000
000000000000000001100010001001101010000001010000000000
000000000000000000100000000001100000101001010000000000

.logic_tile 15 19
000000000000000000000011101000000000000000000100000000
000000000001010000000000001101000000000010000000100000
101000000000000000000110110001100000000000000100000010
100100001110000000000011110000100000000001000000000000
110000100000101000000000000011100000000000000100000000
010001000001000111000011000000100000000001000000000100
000100000000000001000111100011011010000101010000000000
000010100100010000000100001101001001101101010001000000
000010100000000000000000001000000000000000000100000000
000001000100000011000011111111000000000010000000000001
000010100110110000000011100000000000000000000000000000
000001000000010000000100000000000000000000000000000000
000000000001010000000000001111011111010010100000000000
000000001100000000000011101101101111000001000000000001
010001000000000000000111000000000001111001110010000000
100000000000000001000100000101001001110110110000000000

.logic_tile 16 19
000010100000010000000011111011011000100000000000000000
000001000100100001000011100001001111000000000010000000
101000000000000101000000001001101110001000000000000000
100100000000101101100000000001011100000000000000000010
000000100110000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000001000101000000000111101110101000010100000000
000000000111110000000011111001001101111000100000000000
000000000000001001000000000111011001001000000000000100
000000000001010001100010100011101000000000000000000000
000001001010010000000010100000001000000111010000000000
000010000100100111000000000001011011001011100000000000
010001000110000000000000001011111101000010000000000000
110010100000000111000000000011011010000000000000000000

.logic_tile 17 19
000010000001010000010000000011001110010100000001000000
000000000000000000000000000000010000010100000000000010
101000000010001000000000000111000000111001110000000000
100000001011011111000000001101001110111111110011100001
000000000000000101000010100000000000000000000000000000
000000000000000000100111000000000000000000000000000000
000001000000000000000111110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000010100110000011100011101101000000111001110010000100
000001100010000000000000000011101110111111110000000000
000000000110000101010000000000011010101000000100000000
000100000000000101100000001011010000010100000001000000
000001000000101001000000000111011010010100000000000001
000010100000000001000011110000010000010100000010000000
010000000010100000000000001101001011000000000000000000
010010001100001101000000000111101100001000000010000000

.logic_tile 18 19
000000000000101101000011001001100000111001110100000000
000000000001010001000100001001001000010000100000000000
101000000000000001000000010101111111111000000000000000
100000000000000101100010101011101111010000000000000000
110000001010001000000010101111000001101001010100000000
110000000100000111000000001001101100011001100000000000
000001000110001111000011100101100000101001010000000000
000000000000000111100111101111001010011001100000000000
000001000000000000000110000001011110101111110000000000
000000100000000000000000000111001011110110110000000000
000000000000000111000000001000000001100000010010000000
000010000000001101000011110011001010010000100011000011
000000000000000011100111010101101010101000110000000000
000010100000000000000110000000101000101000110000000000
110000000110100001000000010001111100000100000000100000
000000000000010011100010000000011001000100000010000000

.ramb_tile 19 19
000000000000100000000011100000000000000000
000000010010000000000000000011000000000000
101010100000001000000111011000000000000000
100000001010000011000111110101000000000000
110000000000000011100000011000000000000000
110000000000000000100011011101000000000000
000000001100001000000010001000000000000000
000000000000000111000000001001000000000000
000010000000010001000000000000000000000010
000010100000000111000000000101000000000000
000000000000000000000000000000000000000000
000000000101010000000000001001001011000000
000000000010101000000010001000000001000000
000000000000001011000100001001001000000000
110010000000000111000000000000000000000000
110000000000000000100000000111001100000000

.logic_tile 20 19
000010100000000101000000001101111011100000010100000000
000000100000000000000010101101101100100000100000000000
101000100000000011100111100011101100000001010100000000
100001000000101101100010110000010000000001010000000000
110010000000000000000000001011101011000100000000000001
110001000000000000000010110001011001000000000001000000
000000000000000111100111101000011100101000000100000000
000000000000001001000111101001000000010100000000000000
000000000000010000000000010001011101000000010010000000
000000000000100000000011011001011101010110100000000001
000001001110000111000110010101111100111101010000000000
000000000100000101000011100000000000111101010000000001
000000000000000000000010001000011000000001010100000000
000010101100000000000100000011000000000010100000000000
010010100000010000000000001001111000111111000000000000
100000000000100000000000000011101011111111100000000000

.logic_tile 21 19
000001100000010000000000010101101111100000010100000000
000001000001101111000011100001111111101000000000000000
101000000000000000000000001000001100000001010100000000
100000000000000000000011111101010000000010100000000000
010011100000000001100000000011101110000000000000000000
010011101000000000000000000101101111000010000000000000
000000000010100000000110000000011001000000110100000000
000000000001010000000010110000011011000000110000000000
000000000001000000000110010011101110000000000000000000
000010001100100000000011001111101010001000000000000100
000000000000000000000110001000000001111001110000000000
000000000000000001000000001111001011110110110010000000
000001000000001000000110011111001100000000000000000100
000000100111000001000011101101011010000100000000000000
010000000010000000000111001000011100000001010100000000
100000000000000000000110001101000000000010100000000000

.logic_tile 22 19
000010000000100111100110000011101111110100010100000000
000000000001000000000011100000001011110100010000000000
101000000100000111000000010101101010101000110100000000
100000000100000101100010000000101100101000110000000000
010000000000101011000110000001100001100000010100000000
010000001100011001100000001011001011110110110000000000
000010000001100001100010100101111000101000110100000000
000000000000000000000100000000101001101000110000000000
000010100000100001100000011011101110111000000000000000
000000000001000000000010001001111101010000000000000000
000000100010100101100110000101111010101000000100000000
000001000000000000000100000001010000111101010000000000
000011000000001000000000011000001011110001010100000000
000011001100000001000010011001001011110010100000000000
010010100000100000000010100101011110111001000000000000
000000000000000000000000000111111111110101000000000000

.logic_tile 23 19
000000000000001001100000010111011011111001110000000000
000000000000000001000010001001101011111000100000000000
101010000000001101000111101111011000111001010000000000
100010000000000101100000001011001111110110010000000000
110000000000001101100110000001101010001101000000000000
010000000000001011000010110101111111000100000000000000
000000000000000101100110101101000000101001010100000000
000000000000001101000000000111101101011001100000000000
000010000000001111100111100000011111111001000100000000
000001000000001111000011110011001110110110000011000000
000000100000000001000110001011111100000000100000000000
000001000101001001100011100011011010000000000000100000
000000000000010101100011100001011110101000110010000000
000000000000100000000111100000011000101000110000000000
110000000000001111100110101111111010101000010000000000
000000000000001111000010010001101100101110010000000000

.logic_tile 24 19
000010100000000000000000000111111010101001010100000000
000000001010000101000000000011010000101010100000000000
101000000000000000000000010011011111000000100000000000
100000000000000000000010000111001111101000010000000000
010000000001010000000011100000000000000000000000000000
110000000000001101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000001111100000101001010100000000
000000000000000001000000000011001000100110010000000000
000010100000001000000000000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000010000000001000000000000111101011101000110100000000
000001000000000111000000000000011001101000110000000000
010000000000000111000000010111111100101000000000000000
000000000000010001000010000111001010111001110000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000111100000001111111100110110100000000000
000000000000001011000011100001111100111000100001000000
101000000000001000000000001111011001000111010000000000
100000000000001011000000000111101111101011010000000000
010000000010000000000000001000000000000000000100000000
010000000000000001000000001101000000000010000000000100
000000000000000000000111000000011100000100000100000000
000000000000000000000100000000010000000000000000000000
000001001110001000000000010000000000000000100100000000
000010101010000101000011010000001000000000000010000000
000000000000000000000110010000001100000100000100000000
000000000000000000000010000000010000000000000000000100
000000000000000000000110000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
010000000000001000000000010000000000000000000100000000
100000000000000101000011000001000000000010000000000000

.logic_tile 2 20
000001000000100000000010111000000000000000000100000000
000000000001010101000110000001000000000010000000000000
101000000000001000000000000111001000010110110000000000
100000000000001111010010101101111010010001110000000000
110000000000000101100011000000000001000000100100000000
010000000110001101000111100000001100000000000000000000
000000000001010111100010100101000000000000000100000000
000000000000101101100000000000100000000001000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000011110000001110000000000000000000
000010000000001000000000001001011110100000010000000000
000001000000001101000000001111001100000000010000000010
000001000000000011000010011101101010000000010000000000
000000101010100000100011111001011010010000100000000100
010000000000000111100000000101111010001001010000000000
100000000000000000000010111001101111000000000000000010

.logic_tile 3 20
000000000001110101000110000000001000000100000100000000
000000001001110000100011110000010000000000000000000000
101000000000000111100000000000000000000000000100000000
100010100000000000000000001011000000000010000000000000
010100000000000001110010100101111101001000000000100000
010100000000000000000100001101101111010100000000000000
000000000000000101000010110000000001001111000000000000
000000000000000111100010000000001000001111000000000000
000000100000000011100011001000011011111100010000000000
000000001000000000000000000101001111111100100000100110
000000000110000001100000000101111110100000010000000000
000000001100000000100011100111111000000000010010000000
000100000000001000000000001000000000000000000100000000
000100000100000001000010111011000000000010000000000000
010000000000000000000010000101011110000111010000000000
100000000000000000000000001111011100010111100000000000

.logic_tile 4 20
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000000000000100001000000000000000000001111000000000000
000000000110000000000010010000001110001111000001000000
000000000000000000000000000000011100101000000100000000
000000000000000000000000001111000000010100000000100000

.logic_tile 5 20
000001001100100000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
101100000000000000000000000001000000000000000100000000
100100000000000000000000000000000000000001000000000100
010001000000100000010011100000000000000000000000000000
110000101101010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010100000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.ramt_tile 6 20
000001010000000000010000000000000000000000
000010010101000000000000000000000000000000
000010110001010000000000000000000000000000
000001010000000000000000000000000000000000
110010000100100000000000000000000000000000
010001000001000000000000000000000000000000
000001000000000011000000000000000000000000
000010100000000000100000000000000000000000
000000000000100000000000010000000000000000
000000000101010000000011010000000000000001
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
010000000000000000000000000000000000000000
110000000001010000000000000000000000000000

.logic_tile 7 20
000001000000001000000111001111000000000000000100000000
000010100000011111000100000001000000111111110001000000
101000001100001111100000010000000000000000000000000000
100000000000000111100011000000000000000000000000000000
110001000000000000000110011101111100000110100000000000
010000100110000000000011000101011000001111110000000000
000000001110000101000000001011100001010000100000000000
000000000000000001100000000101001100110000110000000000
000001000101100000000000000000000000000000000000000000
000000000001111001000010000000000000000000000000000000
000000001110001011100011101001101100010111100000000000
000000000000000011000100000111101011000111010000000000
000000000010001111000010100000011000001001010010000000
000000001100000001100000001101001110000110100000000000
010000000000001001100000001111011110010000000010000000
000000000000000101010000000101101001110000000000000000

.logic_tile 8 20
000000000000101000000111000011011111000110100000000000
000010100001010011000111100001001010001111110000000000
101000000000001000000011100000011010000100000100000000
100000000000001101000000000000010000000000000000000000
010001000100000000000000010000011010000100000100000000
010010100000000000000010100000000000000000000000000000
000000000000001111100010011000000000000000000100100000
000000000001010111000111101001000000000010000000000000
000000001010000001100000001000000000000000000100000000
000000000100001111000011110011000000000010000000000000
000100001110000101100111101111111001101001000000000000
000100000000000111000000001011001111100000000000000000
000000001110100000000000001011101010100000000000000000
000000000001000000000000001111011100000000000000000010
000000001110001101100110000011011001010111100000000000
000000000000001111100010001001101011001011100000000000

.logic_tile 9 20
000000000000100101100010100011111011000000010010000000
000000000100011001100110011101101011010000100000000000
101000000000001000000111011101011111111001010100000000
100000000000001011000011110011011111110000000000000000
000001001010101111100110000111101011001000000000000000
000011000101010101100011100001001010101000000000000010
000000000000000011000010100001101100010100000000000000
000000000000001101000000000001100000111100000000000000
000001000110100001100111100111011000000111110000000000
000010000000011101000010001011111110101111110000000000
000000000000010011000010000011101000010111100000000000
000000000000001001100011111001011110000111010000000000
000001000000001111100111010011000001100000010000000001
000010001010000111000110110000101110100000010001000000
010000000000000001000011110111011100000010000001000000
010000000000000101000111110011111011000000000000000000

.logic_tile 10 20
000100000100000101000111100001000000000000000100000000
000110100110001001000011110000000000000001000001000001
101000001010000000000011110001001011011111110000000000
100000000000001111000011111111111010000111110000000000
110010000000000001000010001111011010010111100000000000
110000000000000000000000001101011000000111010000000000
000000000000001000000111001011001101010111100000000000
000000000000000011000111001111011101001011100000000000
000000000001010001000000010000000000000000100100000000
000000000000001111000011100000001010000000000010000000
000001000001000000000110000000011000000100000100000000
000010000000000000000011110000010000000000000010000000
000001000000000000000011111001101001101000010000000000
000000000000000001000111000001111101001000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000010010011000000000010000000000000

.logic_tile 11 20
000000000001000111000000011011001011100000000000000000
000000000001101011100010100001101111110000100000000000
101000000101010011100000001001100001100000010010000000
100000000010101111100010111011101010000000000001000000
010000000000000011000111100001000000011001100100000000
110000000110011111000110110000001101011001100001000000
000000000000000001100010110101101111001001010000000000
000000000110000101000011010011011100000000000010000000
000000001000000111100111110101101010100000000010000000
000000000000000000000110000000111001100000000000000001
000000000000000001000011110001011100010111100000000000
000000000000000000000111110101011111001011100000000000
000000001000001000000111000111100000000000000100000001
000000000000100001000011100101100000111111110000000000
010000100000100111000010010111111011100010110000000000
000001100001010000100010000111011000110110110000000000

.logic_tile 12 20
000000100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
101010000000000000000000001000000000000000000100000100
100001000000000000000000000011000000000010000000100000
110000000000010000000000001000000000000000000110000100
010000000100100000000000001111000000000010000010000000
000000000000000000000000000011100000000000000100000101
000000000000000000000000000000100000000001000010000100
000000001000010000000000010111000000000000000100000010
000000000100000000000011010000100000000001000010000000
000001000000000101000011010000000000000000000111000010
000000000000000000100011000111000000000010000000000000
000100000010100000000000000000011100000100000101000001
000010100000011001000011010000010000000000000000000000
000000000000000000000011000000000000000000000000000000
000010100000100000000100000000000000000000000000000000

.logic_tile 13 20
000010000000000001100000001111011110010111100000000001
000001001011010111000000000101111111001011100000000000
101010000000000001100000000001001110101000000000000000
100001001010000000000000000000010000101000000000000000
000000001111011000000011101000011100110110100100000001
000000001110000111000011111101011110111001010000000000
000000000000000001000111100001000001100000010000000000
000000000000000111000011000000001111100000010000100000
000001000110000000000000010101111001000001000000000000
000000100001001101000011100011101100000000000000000010
000000000000000000000010010011000000110110110100000000
000000000110001001000111101101101010101001010000000000
000001001010000011100111010000011011100011110100000000
000010100000000000100010101101001111010011110000100000
110000000000000111000011110000011100111100110000000000
110000000000010000100111010000011000111100110010000000

.logic_tile 14 20
000000100110001000000000000101111010000111010010000000
000001001100000111000000000000011000000111010000000000
101000000000000000000111000000000000000000000100000000
100000000000000000000100000101000000000010000000000100
110001100000000000000000000000000000000000100100000000
110011000000000111000000000000001110000000000000000000
000000001011000000000000010000000000000000100110000000
000010101101100111000010110000001100000000000000000001
000000000001010111000000001000000000000000000101000100
000000001100100000000000000011000000000010000000000000
000000000000000000000000000011100000000000000100000000
000000101100000011000010000000100000000001000010000100
000100000000100001000011100000011110000100000100000001
000100100000010000000100000000000000000000000010000000
010000000000101000000000001000000000000000000100000100
100000000100001101000000001001000000000010000010000000

.logic_tile 15 20
000010000000010001100010100011100000000000001000000000
000000000000110000000111110000100000000000000000001000
101001001000000001100000000000011110000100101100000000
100010000110000000000000001001011000001000010000000001
010000000000000000010010110101001000010100001100000000
010000000000000000000110001101100000000001010010000000
000000000101010000000000000000001000000100101100000000
000000000000000000000000001001001101001000010010000000
000010000010000000000110000000001001000100101100000000
000001000100000000000000001101001100001000010010000000
000010100000001000000110010000001001000100101100000000
000001000000010001000010001001001000001000010010000000
000000000001000000000000000001001001000100100100000100
000000000010100000000000000000101101000100100000000000
110000000001100000000110000000000001001111000100000000
000000000001100000000000000000001101001111000000000100

.logic_tile 16 20
000010100000100001100000010000001111100011010100000000
000001000000010000000011010011001000010011100011000000
101000001000000000000110010001011001010011100000000000
100000100000000111000010000000111100010011100000000000
000010100001001111000000000001100001100110010110000000
000000001110100111000010001111101000010110100000000000
000000000001001000000000000000011001101011000101000000
000000000000101101000010101011001011010111000000000100
000000001000010000000111110101111111010011100010000000
000000001011100001000110000000011110010011100000000010
000000000000000001000000010111111100010111110010000000
000000000000000000000011111101010000000001010000000010
000010000001011000000110000001000001100110010100100000
000001001110001111000100000101001000010110100000000000
000000000000000101100000010000001101010011100000000000
000000000000000000000011000101011100100011010000000000

.logic_tile 17 20
000001000000000011100010000001101011000000000010000001
000010001100000000000000000101001001010000000000000000
101001000000011111000000010000011111000110110000000000
100100000000100101000011101001011100001001110000000010
000010001000000111100111100000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000100000000001101100011100000001011010011100000100000
000000000100001011000000000001011100100011010000000010
000000001000000001100110001011001101000010000010000000
000010100000010000000000000001011010000000000000000000
000000000000001001100011101000000001001001000000000000
000000000000001111000100000101001110000110000000000000
000000000000000000000010001111011100111111100100000000
000000000000001001000100001101011111011111100000000000
110010100000001000000111100000000000000000000000000000
010001000000000101000100000000000000000000000000000000

.logic_tile 18 20
000010000010001000000010000101001110100000010000000000
000011001100000111000011100001001111010100000000000001
101000000001011111000011111101101100000110000000000000
100000000000101011000011010101101011001011000010000000
010000000001011111100000010000001110000001010000000000
010000001000101111100011100001010000000010100000000000
000000001000001001100111100101100000000000000100000000
000000000001000111000100001111000000101001010000000001
000000000001011000000010000000011000110000000001000000
000000000000101011000000000000001100110000000001000001
000001000110000000000000000001111001000000000000000100
000000000000000000000000001011011110000010000000000000
000010100000000011100111110000000000000000000000000000
000001000000001001100011000000000000000000000000000000
010000000000001000000000000111001011000000000000100000
100000000000001011000000001001001001001000000001000000

.ramt_tile 19 20
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000010000000000000000000000000000
000000010010000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000001000100000000000000000000000000000
000000001010010000000000000000000000000000
000000000110000000000000000000000000000001
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000011100000000000000000
000000000000000000000000000000000000000000
110000000000000001000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 20
000010000000000101000000011101000000100000010000000000
000000000001000000100010000101101101000000000011000000
101000000101011000000110001001101000101011110000000000
100000000000100001000000001111010000000000000001000100
000000000000000000000010010111011000010101010100000001
000000000000000000000010001001110000010110100000000000
000011000000000001100000010001011001001000000010000001
000010000100000000000011010000101111001000000001000000
000100000001100001100000001000011001101001110100000000
000000001100111111000010001111011000010110110000000000
000100000000000000000000010001100001010000100000000000
000000000000000000000010000000001111010000100000100000
000000000000010000000000000001111011111100100100000000
000000000000000000000011110000111101111100100000000000
110000000000100111100111010011001010001100000000000000
110000000001000000100110000011011000001000000000000000

.logic_tile 21 20
000010100000001101000000011111011100000000000000000000
000001001110000001000011011001010000000001010010000100
000000000010000000000010101011001011011100000000000000
000000000000011101000010010101111100001100000000000100
000000000001000011100110001001011010000000100000000000
000000000000101101100010101101001000000000110000000000
000000000000100000000010100001111110000010100000000000
000000000001000101000000000101011011000010000000000000
000001000110000000000000000111011101010000000000000000
000000100000000000000010000111011001000000000000000000
000010100000000101000111001001001011010000000000000000
000001000100000101000000000101101100100000010000000000
000001000001010111000000001011101110000000000000000000
000000100000001101000000001001101110000010000000000000
000001000100000000000110000001011101100000000000000000
000000100000010000000000000001001001000000000000000000

.logic_tile 22 20
000000000000000000000110001101001101000100000000100000
000000001100000011000010001001111111000000000000000000
101000000000001101000000000000001100111101110000000001
100000000000001111100011101111011010111110110011000000
000000000000000000000000011011001011000100000000000000
000000000000000011000011111001111111000000000001000000
000000000010001101000000011001101100010000100100000000
000000000000010001100011000001001001100010110000000010
000000000000000000000010001101100000101001010100000000
000000000010000111000110000101000000111111110000000001
000000000000000000000000010000000000000000000000000000
000000000110000001000010000000000000000000000000000000
000000000000000000000000011001100000001001000100000000
000000000000000000000011011011001001011111100000000001
110000000000000000000111000001000001010110100000000000
010000000000000000000000001111001011010000100010000000

.logic_tile 23 20
000000000000001000000010000001111100101000110100000000
000000000000000001000111010000101000101000110000000000
101000000001000000000110111101101010111101010100000000
100000000000100000000010001001100000010100000000000000
010000000000001001100011111000011000111000100100000000
110000000000000101000010100011011101110100010000000000
000000000000000000000011101111001000101001010100000000
000000000000000000000100001001110000010101010000000000
000000001000000001000000011011001110100000010000000000
000000000000000000100010001011001111101000000000000000
000000000000001101100000000111100001100000010100000000
000000000100000011000011110101001001111001110000000000
000000100000001000000110000001101011101000110100000000
000001000000000001000000000000111001101000110000000000
010000000000000001100000000001101010111001100000000000
000000000100000000000000000011101001110000010000000000

.logic_tile 24 20
000000000110000000000000000101011111111001000100000000
000000000000000000000000000000011111111001000000000000
101000000000000000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010001000000000000000000000000000000000000
000100000000100000100011110000000000000000000000000000
000000000000000000000111001111011000000001000000000100
000000000000000000000000001011001100000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110011001101110010000000000000000
000000000000000000000011101011001100000000000000000100

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000011010001000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110100100000000000000000000000000000000000000000000000
010001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000001000000000000010010000100000000001000001000000
000000000000000000000010000001000000000000000100000000
000000100000000000000000000000000000000001000010000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
010010000000000101100000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000100000101100010100011100000000000000100000000
000000000000000000100000000000000000000001000000000000
101000000000000000010000000000011110111000110010000000
100000000000000000000000001111001100110100110000000100
110001000001000000000000000000011010000100000100000000
110000100000000000000000000000010000000000000000000000
000000000000000111100000010111111010010111100000000000
000000000000000001100010001001101000001011100000000000
000000000000100001000110100111100000000000000100000000
000000001000010000000100000000100000000001000000000000
000000000000000001100000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000010000000111100101100000010110100000000000
000000000000000111000010000000000000010110100000000100
010010000000000101100110000000000000000000100100000000
100001000000000000000011000000001110000000000000000000

.logic_tile 3 21
000000000000000011100010100101100000000000000100100000
000000001000000111100000000000100000000001000000000000
101000000000000001100000001101111010001111110000000000
100000000000000000000000001111101011000110100000000000
110000000001000000000000000000000000000000000100000000
010000000000000000000011100001000000000010000000000010
000000000001010111100111110011111010010111100000000000
000000000000000000100110011101011111000111010000000000
000000100000000000000000000000000000000000100100000000
000010001000000000000011110000001111000000000000000000
000000000001011000000000000111100001100000010000000000
000000000000100001000000000000001110100000010000000010
000000000000000000000111010001000000000000000100000000
000000000000010000000111100000100000000001000000000000
010100000000001001000000011101100000111001110010000000
100100000000001011000010000001101000110000110001000000

.logic_tile 4 21
000000000101000111000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000001101000010110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010111101100000010000100100000000
000000100000000000000111110111101000110110110000100001
000001000000000000000000000000000000000000000000000000
000000100000100000000010010000000000000000000000000000
000000000000000000000010100101001101000110110000000000
000000000000000000000100000000011011000110110000000010
000000001110000000000000000011111111010100110100000010
000000000011010000000000000000101001010100110001000000
010000000000000000000000001000011000011101000100000000
100000000000000101000000000111001001101110000000000010

.logic_tile 5 21
000000000000000111000000001111101111010111100000000000
000000001000000000010011100001111001001011100000100000
101000000110011111000000011001001010111101010100000010
100000000000101111000010001011100000101000000000000000
000000001110000001100011100111111001000110100000000100
000000000000000000000100000101101000001111110000000000
000000000000000001100000001111000000110110110000000000
000000000000000000000000000111001100100000010000000010
000000001100100101100000000111000000001001000010000000
000000000001010000100000000000001111001001000000000000
000000000000000001000110000101100001101001010100000000
000000000001010000000000000001001101011001100010000000
000000000000001001000010001000011101101000110100000000
000000000000000111000010001111011001010100110001000000
010000000000001000000011111000001011000000010000000000
100000000000000111000111001111011100000000100000000000

.ramb_tile 6 21
000000000000001000000010011000000000000000
000000010000000111000111100101000000000000
101000000000000000000000001000000000000000
100000101100000000000010011011000000000000
010001000000000001000111100000000000000000
110000000000000000100100001001000000000000
000000000000000001000000001000000000000000
000000001110001111100000001111000000000000
000001000000000001000000000000000000100000
000000000000000000000000000101000000000000
000000001000001101100111000000000001000000
000000000000000011100000001001001100000000
000000000000000000000000000000000001000000
000000000001010000000000000001001001000000
110000000111010000010000010000000001000000
010000000000100000000010110011001010000000

.logic_tile 7 21
000010000000000000000111100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
101000000010100111100000001101111110000001000011000000
100000001100010000100000000101111110000000000000100100
110000000000000000000000000000000000000000000000000000
110000000001000001000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
000000001100001111000100000000000000000000000000000000
000001000000101000000000011001111100000000000010000000
000000000001011011000011101101011100000010000001100000
000000001010100000000010100000000000000000000100000000
000000000001010000000000000101000000000010000000000000
000001100001011000000111101101101000011111100000100000
000000000100001011000100001101011101101011110000000000
110000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000001101101101000110100000000000
000010000001010000000011101101011001001111110000000000
101000000000000000000000010000011110000100000100100000
100000000000000000000011000000010000000000000000000000
010101000001010000000000010111000000000000000100000000
010110100000010000000011110000100000000001000001000000
000000000000000000000110000000000000000000100100000000
000000000000000001000000000000001100000000000000000000
000001001010000011100111100011101011010000100010000000
000010100000000000100000001111011101110000100010000010
000000000000000001000000000000000000000000000000000000
000000000001000000000010010000000000000000000000000000
000000001000100000000111000000001110000100000100000000
000000000000000001000111110000000000000000000000100000
110001000000000001000111000000011110000100000100000000
100000100000000000100000000000000000000000000000000000

.logic_tile 9 21
000000000000000111000000000011000000000000000100000001
000110000100000111000010010000000000000001000000000000
101000000000000000000000000101111111111111010000000000
100000000000000000000000000001001010101001000000000000
110000001000101011000111100000000000000000100110000000
110000000001011111000100000000001000000000000000000000
000001000000000001000000010101000000000000000100000000
000000100000000101100011000000100000000001000000000000
000000001000000001000000000011100000000000000100000000
000000000000010000000000000000000000000001000000000000
000000000000000111000000000001000000000000000100000000
000010100000000000000010110000100000000001000000000010
000000000000100000000111001101011010000010000000000000
000000000000010000000100001011011010000000000000000100
000010100000000001100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000

.logic_tile 10 21
000010000000000000000111010001000000000000000100000001
000000000000000000000011010000100000000001000000000000
101000001010001001100111010000000000000000000100000000
100000000000011101000111011011000000000010000000000001
110000000001001101000011110000000000110110110000100000
010000000000101111000011110111001100111001110000000001
000000001000001000000000001001011110101000010000000000
000000000111011011000010100111111010001000000000000000
000001000000000101100011101101011001010111100000000000
000010000000001111100111111001101100000111010000000000
000010000000000000000000010000000001000000100100000000
000000000001000001000011000000001010000000000000000000
000000000100000111000000001001101110001111100000000000
000000000000000001000000001011101011101111110000000000
110010101011010000000010000001101011111011110000000000
100011100000001111000000000011001011010010100000000000

.logic_tile 11 21
000000000000000001110000001011011100001000000000000000
000000000001010000000000000001111111010100000000000001
101000000110001000000111000101001111010111100000000000
100000000000000001000100000111111001001011100000000000
110000001010100011100011100001011110001001010000000000
000000000010010000100000000000011100001001010000000000
000000000110000000000000001011101111010111100000000100
000000000000000001000010000011111111000111010000000000
000000000010000000000010001101111110010111100000000000
000000000000000001000110110011011101000111010000000000
000000000100001001000111110111100000000000000100000000
000000000000001011100111010000100000000001000000000000
000000000001011000000111101111111110000110100000000000
000000100000101011000000000011011010001111110000000000
000000100000100000000111000000000001000000100100000000
000001001100011101000110010000001011000000000000000100

.logic_tile 12 21
000100000000001111000000000011011010000010100000000000
000000000100001111000000000001000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000011000111100111100000000000000000000000000000
110010100000100000100100000000000000000000000000000000
000010100100000000000000001101011000111101010110000000
000001000000000011000000001011010000010100000000000110
000001000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000010000000010000000000010000000000000000000000000000
000001000001100000000011100000000000000000000000000000
000000000000000000000000000000000000110110110000000000
000000000000000000000000001111001000111001110010000100

.logic_tile 13 21
000000100000000001100000000000000000000000000100000000
000001000000001111100000000011000000000010000000000001
101000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110001100001100000000010000001001010111000110010000000
110111000100100000000011100000011000111000110010000000
000001000000000000000000000101011100000010100000000000
000010000000000000000000000000110000000010100010100000
000100000100000000000000000111000000000000000110000000
000100000000000011000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000101000000010000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
010000001011000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000010011100000000000001000000000
000000001010000000000010000000100000000000000000001000
101000001010011000000000000111011010010100001100000000
100000000001000001000000001111010000000001010001000000
110000000000000111100110000000001000000100101110000000
010000000000000000000000000101001001001000010000000000
000001000110100001100110000101001000010100001100000001
000000000100000000000000001111100000000001010000000000
000010000000000000000000000000001001000100101101000000
000001000000000000000010010101001000001000010000000000
000010100000100000000110010101101000010100001110000000
000000000000010000000010001111000000000001010000000000
000000001100000001100000010111001001000100100100000000
000000000000100000000010100000101101000100100010000000
110000000000000000000000000000011010000011110101000000
000010100000000000000000000000010000000011110000000001

.logic_tile 15 21
000000100000010101100010100000000000000000100100000000
000011000000000000000010100000001100000000000000000001
101000001000001111100010100000011011110010110000000000
100000000000000101100010101011011110110001110000000100
110000000000000111100110111001011101000000000010000000
110000100000000000100010100111011000000010000000000000
000000000000000101000010111101111101000100000000000000
000000000000000101000110101111001010000000000000000000
000000100001011000000010000001101001000000000000000000
000001001101110111000000001001111001000000010000000000
000000100000001000000111101101011110000000000000000000
000111000000010001000000001101111011000100000000000000
000010000000010000000010000111100000111001110000000100
000001000000000000000100000000001010111001110000000000
000000000010000001100011100000000001000000100100000000
000000000000001111000010000000001000000000000000000001

.logic_tile 16 21
000010100000000001100110001001001001000000000000000000
000000000000000000100100000101011000000100000010000000
101000001110000111100011100001111010000000000000000000
100000000000000101000100001001001000010000000000000001
000000000001101000000111001000000000000110000001000000
000000000000111001000100001111001011001001000000000000
000000000000000101000000000001111010000001000010000000
000000000000000111000000001001001000000000000000000000
000000001010001111100000011011001010111011010000000000
000000000000001011100011001111001011111101010010100010
000000000010000000000000000001111010001000000000000000
000000000000000111000000000001001001000000000000000010
000000001000000000000000000001111000101000010100000000
000000001111010000000000000011101101111000100000000000
110010100000000001000010111000011111100011110100100000
010001000000000000000111101111001010010011110000000000

.logic_tile 17 21
000001000000000001000010000000000000000000000000000000
000010001000000000100111110000000000000000000000000000
101001000000000001100000001111101000101000010000000000
100010000001010000100000001011011000000000100001000000
110010000111010111100011100001101010101001000100000000
010000000001100001000100000011001001100000000000000000
000000000001000001100000001101101000100001010100000000
000000001110100000100000000111011101100000000000000000
000010000000000000000111001001011000101000000100000000
000001001100001001000011110111001001011000000000000000
000000000000100000000010000101000001111001110010000001
000000000001010000000100000000001000111001110001000000
000000000000000000000000000000011000010100000100000000
000000000000000000000000001101000000101000000000000000
010000000000000111000110100111101001100000010010000000
100000000000001001000100001001111101100000100000000000

.logic_tile 18 21
000010100000000000000010111001101100101000000100000000
000000000010100000000110100101111011010000100000000000
101100001000001111000111111011111001100000000000000000
100000000000010101100010100101111000000000010000000000
110000001100000000000111101101000000000000000000000000
110000000000000111000000001111000000010110100000000000
000010000100000101000010101111101010100000010010000000
000001000001011101000110111001111101101000000000000000
000000000000000000000011101000000000001001000000000000
000000001100000000000010011111001101000110000000000000
000000000000100111000000000111001001100000000000000100
000000000001000000000010111001011111000000010010000000
000000000000001001100111001111011011100010000000000000
000000001100010001000000001101011000001000100000000000
010000000000100000000111010111100001001001000000000000
100000000001010000000110000000101100001001000000000000

.ramb_tile 19 21
000000000100100011000011000000000000000000
000000010001000000100000000000000000000000
101010000011000000000000001011000000100000
100000000000100000000011110111100000000000
010010000001010111100011000000000000000000
110001000000100000000100000011000000000000
000000100000000001000011100111000000100000
000001000110000000000000001001100000000000
000000000000001000000000011000000000000000
000010100110001111000010011101000000000000
000010000000000000000000000101000000000010
000000000000100000000000000111000000000000
000001000000000000000111101000000000000000
000010000000001111000000001111000000000000
010010000000000000000111100001100000000000
110000000000001111000100000001100000100000

.logic_tile 20 21
000010000000001000000000001111011000000000000100000000
000001000000000001000010100101011111101101010001000000
101000000000000101000111110101001101000000100000000000
100000000010000000000011101101101000000001010000000000
000000000000010000000010111000001010000111000000100000
000000000000000000000011101001011100001011000001000000
000000000000001101000111101000000000001001000000000000
000000000000000111100000000101001111000110000000000000
000010100001001000000000001000000000100000010000000000
000000000000100101000000001101001111010000100000000000
000000000000000000000000001101111110000001010010000000
000000000000000000000011000111000000101001010000000000
000010000000011000000110000000001111101011010000000000
000000000110100001000010000001011011010111100000000000
010000000000001011100000000001011101010000000000000001
100000000000000001100000000000111000010000000000100001

.logic_tile 21 21
000000000001001001100110000000001011110000000000000000
000000000000100011000010100000001001110000000000000000
101000000000100101000111011011100000010110100000000000
100000000001010000000010000101101010100000010000000000
000000000000010101000000000001111110010010100000000000
000000000110100101100000000101001001000000000000000000
000001000001010101000110000111111010101111110100000000
000010100000001101100010110000101000101111110000000000
000000100000000000000000010111101010101000000000000000
000001000000010000000010000000100000101000000001000000
000001000000000101100010111001000001000000000000000000
000000100000000000000010100011001001010000100000000000
000000000000000101000000001011101000000000000000000000
000000000000000000000000001101111110000100000000000001
110001000000001111100111110101101101110111110100000000
110000000000000101000110100000011011110111110000000000

.logic_tile 22 21
000000000000000000000110100111011010111101000000000000
000000000110000000000000000000111010111101000010100010
000000000010000000000010100111000001100000010000100000
000000100000000000000110100000001101100000010001000000
000010000000000101000010101001101000000000000000000000
000000001110000000100000001101110000000001010000000000
000000000000000000000110101101011000000000000000000001
000000000000000101000011100101110000000010100001000000
000000000000000000000000000001101001000000000000000000
000000000110000000000000000101111011000000010000000000
000000000000010000000110000101101011000000000000100000
000000000000000000000000001001101001000010000000100001
000000000000000111000000011001101000000000000000000000
000000000000000000000010001101111010001000000000000000
000001100000000000000000000101000000100000010000000000
000000000000000000000000000000001111100000010000000000

.logic_tile 23 21
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000000001100110000111100000000000001000000000
100000000000000000000000000000100000000000000000000000
110000100000000000000000000011001000001100111000000000
010001000110000000000010010000100000110011000000000000
000000000001000011100000000000001001001100111000000000
000000000000100000000000000000001101110011000000000000
000000000000100000000010110111001000001100111000000000
000000000001010101000011010000100000110011000000000000
000000000000000000000110110000001001001100111000000000
000000000110000000000010100000001001110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000010101011000000110011000000000000
010000000000000101100010101111100000101001010100000000
110000000000000000000000000001001011011001100000000000

.logic_tile 24 21
000000000000000001000110100000000000000000001000000000
000000000100001101100000000000001000000000000000001000
101000000000000000000010110111011101001100111000000000
100000000000000000000110000000001001110011000000000000
110000000000000000000010100011001000001100111000000000
110000000000000000000110110000001011110011000000000000
000000000000000111100110110111101001001100111000000000
000000000000000000100010100000001101110011000000000000
000000000000000011100110010101001001001100111000000000
000000000110000000100011000000101110110011000000000000
000000100000000000000110000101101000001100111000000000
000001000000000001000000000000101000110011000000000000
000000000000000011100111001101101000101010010100000000
000000000000000000100100001001101101100101010000000000
010000000000000111100000000000001100101000110100000000
110000000000000000100000001001011101010100110000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000001000010100000000000000101000000000000000100000000
000000000101000000000000000000000000000001000000000000
101000000000000011100000001000000000000000000100000000
100000000000000000100000000001000000000010000001000001
010000000000001000000010100111000000000000000100000000
110010000000001101000100000000000000000001000010000000
000100000001000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000010000011010000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 3 22
000000000001011000000010101101011110010111110100000001
000000000000000101000111101111110000111111110000000000
101000000000001111100111101001000001010110100000000000
100000000000001111000100000011001001100110010000000001
000000000000000111000000011001111110011111110100000000
000000000000001101000011000011001001111111110000000100
000010000000011111100111001011100001010110100000000000
000001000000000101100100000101101001011001100000000010
000000000000000111000000010101001111010111100000000000
000000000010000000000010101011011110000111010000000000
000000000000001001000010000101011010000110100000000000
000000000000000001000110001111001100001111110000000000
000000000000010101100000000001001111001000000000000000
000001000100001111000010000111101110101000000000000000
010000000000000001000010111101100001011111100000000000
010000000000001101000010001001101101000110000000000000

.logic_tile 4 22
000000000000000000000000010000011010000100000100000100
000001000000000000000011100000000000000000000000000000
101000000000001101100000000000000001000000100100000000
100000001100001101000000000000001100000000000000000001
110000000000000000000011101000000000000000000110000000
010000001110000111000000000001000000000010000000000000
000000000000000000000000000111001110010110100000000000
000000000000000001000000000101010000010101010000000000
000000000001000000000000000000000000000000100100000000
000000000000100000000010010000001011000000000000000000
000010000000000001000000001001000001001001000000000000
000000001110001111100000000001101110010110100000000000
000000000000000011100011100000001110000100000100000000
000000000000000011100111110000010000000000000000000000
010000000000011000000000000011101110001110100000000000
100000000000000001010000000000011110001110100000000000

.logic_tile 5 22
000000000000000111000000010101011000010111100000000000
000001000000000001100011110101011110000111010000000000
101000000000100001100111100101011100111000110100000000
100000000100001111000100000001111100100000110000100000
000000100000001101000111001000000001100000010100000000
000000000000010101100110001101001101010000100000000000
000100000001011011100011100001011011010111100000000000
000100000000100011100100001101101110000111010000000000
000000000000011001100000001111111011101001000100100001
000000001110100001000000000011101000110110100011000010
000010100000001000000000010011111000010111100000000000
000011100000000001000011010001001100000111010000000000
000000000000000111100000010000011000110000000000000000
000000000000000000110010000000001100110000000000000000
010000000000001000000000010001000000111001110000000100
100000000110000011000011010000001111111001110001000111

.ramt_tile 6 22
000000010001100000000000000000000000000000
000001010000000000000011110000000000000000
000000010000000000000000000000000000000000
000000010000000111010000000000000000000000
010000000000000000000000000000000000000000
010000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000001
000000000000010000000000000000000000000000
000000000001100000000000000000000000000000
000000000100000000000000000000000000000000
000000000110000000000000000000000000000000
010001000000010000000000000000000000000000
010010100000100000000000000000000000000000

.logic_tile 7 22
000000000000001000000000011011100000000000000000100001
000000000110001111000011100101100000101001010000000000
101000000000100111000000000101101001000000000000100000
100000000000000000100000001011011101000010000001100101
000000000000000000000000000111011101001100000110000001
000000001000001101000000001011101011011110100000000000
000010000000000111000111111001000001001001000000000000
000001000000000000000111100001001011000000000000000000
000000000000000000000110010000000000010000100010000100
000010000000000101000010001001001111100000010011100111
000000000000000001100110100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001001000000110000101001110000000000010000000
000000000000100001000011100011000000101000000010000101
010010000001010000000000000001001001001000000000000000
100001000000000000000000000000011011001000000000000000

.logic_tile 8 22
000000001010000000000000000101011110010100000000000000
000000000000001101000000000000000000010100000011100101
101001000000000011100111001000000000100000010010000000
100010000000000000100100000111001010010000100010000001
000000000000000000000111100011111100000001010000000001
000000000110001101000000000001010000000000000011000000
000000000000000000000111111101011111111111100100000000
000000000000000000000011100001111111011111100010000000
000000000000000001100011100011001010101000000000000000
000000000000000000100100000000000000101000000010000001
000000001110001101000110011011111111110111110100000000
000000000000001111100011011001101000101011110000000010
000000000100000101000010001011101110111111100100000000
000000000000001001000000001101001110101111010000000000
110000001110001101000011101111000000001001000010000000
010000000000001001000010101101101101000000000001000101

.logic_tile 9 22
000110000000100101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001001010000000000000000000000000000000000000000000
010110000001000000000000000000000000000000000000000000
000000000001010000000110000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000010000111000111100000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000001110000000000000000111001001000110100010000000
000000000000000000000000000011111111001111110000000000
000000101110000001000111110000001101110100010100000001
000011100000000000000011000111011011111000100000100110
000001000000000000000000000000001110110001010100000000
000010100000000000000011111111001000110010100010100000

.logic_tile 10 22
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101001000000000000000000000101111000100010110000000000
100000101000000000000010101001111110110110110000000000
110000000000000000000000000000011010000100000100000000
110000000000000000010000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000010001101001001010100000000000000000000000000000000
000000000000010000000000000000000001000000100100000000
000000000001000000000000000000001101000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001110000000000000000010
000000000000000000000011100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
101000001110001000000000010111111001010101110100000000
100000000010001111000011110011101010101001110000000000
110000000000000111000111111000001010000111010100000000
100010100000000000000111110001011000001011100000000000
000100100100001000000011100000000000000000000000000000
000011100001010111000000000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000011100000001001101110000010000000000000
000000000000000000100000001111111101000000000000000010
000000000000000000000110111011100000100000010000000000
000000000010000111000111010111001011000000000000100000
000000001010100111100010000101101010010111100000000000
000010100001000000100011100111101111001011100001000000

.logic_tile 12 22
000000000000000111100000010001011110101001010100000000
000010100100000111100010100011000000101010100000000000
101000000000000011100000000000000000000000000000000000
100001000000000000100000000000000000000000000000000000
110011000000000101100000010011111010000010000000000001
010011001110000000000011100101011001000000000000000000
000000000001011111000111001111111010000010000000000001
000000000000100001000110001111101100000000000000000000
000000100110001111000000001001011010111101010100000000
000001000001010001000010001101000000101000000000000000
000000000000000011100000000001011101000110100000000000
000000000000100001100000001101001000001111110000000100
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000001010000000010000000000000000000000000000000
000010100000100001000110000000000000000000000000000000

.logic_tile 13 22
000001001010011000010000010000000000000000000000000000
000000001010100101000011100000000000000000000000000000
101000000000010111100000010001111011010111100000000000
100000000000100101100011011101001000001011100000000000
110010100000000111000000001111101011000110100000000000
110001001100000101100010000101101110001111110000000100
000010100000001111100111100000001000000100000100000000
000001000000000101000000000000010000000000000000000100
000000001000100000000010000011011010111101010000000000
000000000000000000000010000001100000010100000000000010
000000000000000101100000001101101101010111100000000000
000000000000000000000000000001011110000111010000000000
000010100000000001100111111111000000000110000000000000
000001000010000011000010111101001010000000000000000010
000000000000100111100000001001101110010100000010000000
000000000000001001100010000011101111001000000000000000

.logic_tile 14 22
000000000000000111000000001111011010000000000000000000
000000000110000000000000001001111110000001000000000000
101000000110000000000000010000001100000100000100000000
100100100110000000000011110000000000000000000010000000
110000000000000001000000001011001101010111100000000000
010000000000000000100000001111011010000111010010000000
000100001010000001000110010101101111000110100000000000
000000100101010000010011101011111111001111110010000000
000010100000001001100011100111111111010111100000000000
000000000100001101000111100101011101000111010000000000
000001001010000011000000011111011000010000000000000000
000010100000001111000011101101011110000000000000000000
000000000000000011100011110011100000000000000101000100
000000000000000001000011010000000000000001000000000000
110000000000101000010011100000000000000000100110000000
010010100001001101000110000000001000000000000000000000

.logic_tile 15 22
000001000000000000000110000001001111110100010110000000
000010100000000000000100000000101000110100010000000000
101001001010001001100111000001100001101001010110000000
100010000011000011100100000011001111100110010000000000
010000001110001001100011100111000001100000010100000000
110000000000001001100010000101101000111001110000000000
000000000100000000000010000101111000101000000100000000
000000000000010001000000001011100000111110100000000001
000000000000000001100110001111111000101001010100000000
000000101010000000000000000001000000010101010000100000
000000001001000111000000011111111111000110100000000000
000000001110000000000010001001011010001111110010000000
000000000000001000000111011101000001111001110100000000
000000000000000001000010000001001101010000100000000000
110011100000101111100111111111000000010000100000000001
000000000001010001000111000011101011110000110000000000

.logic_tile 16 22
000000000000001111000111010000001110000011110110000000
000000000111010011100010000000000000000011110001000100
101010000110000000000000000001100001100000010000000001
100001000001011111000010101101001011110110110000000000
110000000001110111000010011000001110001100110000000000
010000000001010000000010100011000000110011000000000000
000000001110000000000010010000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000000000000000001000111010000011100101100010100000100
000000000000000000000111111001001010011100100000000000
000000000000001001000000000001111010000010000000000000
000000000000000001100000000001111101000000000000100000
000010000000001000000000000011001000000100000000000000
000001000000000001000000001101011000000000000010000000
010000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 17 22
000011100001000000000010110000000000000000000000000000
000000000000001111000010000000000000000000000000000000
101000000000000000000000000000011110000100000100000000
100100000000000000000000000000000000000000000000000000
110000000000000000000000001011011100100010000000000000
110000000000000000000000001101001000000100010000000000
000000000000100000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000010100010010101100000010000000000000000000000000000
000001000000100000000010100000000000000000000000000000
000000000000000101100111000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000011100000001000100001000000000000
000000000000000000000011101001011101010010000000000000
000010101100100001000000001000000000000000000100000100
000010000000000000100000001011000000000010000000000000

.logic_tile 18 22
000000000001000000000000000011011110111101010000000000
000000000000100000000010010000100000111101010000000001
101001000100000111000000000111100000000000000100000000
100000000000000111100000000000000000000001000000000000
010000000000110000000000000001100000000000000100000000
010000000000010000000000000000000000000001000000000000
000001000000000000000000001000000000000000000100000000
000010000110000011000000000101000000000010000000000000
000000000000000000000011110000001110000100000100000000
000000001100000000000111010000010000000000000000000000
000000000000011000000000000011000000000000000100000000
000001001100000011000000000000100000000001000000000000
000000000001011000000000000000001110000100000100000000
000000000000100011000011110000000000000000000000000000
110000101010001001000000000001100000000000000100000000
010010000000010011100000000000000000000001000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000110100000000000010000000000000000000
101010000000000000000000001011100000000010
100000010001010000000000001101000000000000
010000000110000011100000000000000000000000
010000000000001111100000001111000000000000
000000000000000000000000010101000000000010
000000000000000000000011010011000000000000
000000000000001011100000011000000000000000
000000000000001111000010011011000000000000
000000000011001000000000011011000000000100
000001000000101001000011000111100000000000
000000000000000000000111000000000000000000
000000001110000000000000000011000000000000
110010100000001001000110000111100000100000
110011001000000011000100000101100000000000

.logic_tile 20 22
000000000000000000000000011111000001000000000000000000
000000001010000000000011101111101011010000100000100001
101001001110000000000110000011011100111010110000000000
100000000000000000000110101101111010110000110000000010
000001000000001111100110010101011110000000010110000000
000000100000001111000111111011111010100000100000000001
000000000010000000000111110000000000000000000000000000
000010000000000000000111110000000000000000000000000000
000010100000000000000000010101111000101010010000000001
000000001010000001000010001001111011010110100010100000
000001000000000000000010011001101100101111010000000000
000000100000000000000110001011101111101110000000000000
000010000000000000000000000101011110010000010110000000
000000000000000000000010101011111010000000010010000000
110001001101010111100110011001001011000000100000000000
110010000000000000100010001101111001000000000000000000

.logic_tile 21 22
000010000000011000000011110001001011010000000100000000
000100000110001011000011100000101110010000000000000001
001000000000000101000110100111100001010000100000000000
100000000000001111000000000000101001010000100000000000
000000000011011011100010110101101110000010100000000000
000000000000000111100011010101111000000010110000000000
000000000000000111100010100011000001001001000000000000
000000000000001101100010101101001010000000000000000000
000000000000101000000000011000011100101000010000000000
000000000000000101000010000101011011010100100000000000
000000000000000000000111000001001101011100000000000000
000000000000010000000100000000111000011100000000000000
000000001110000101100000011011100000000000000000000000
000000000000000000000010101101101110010000100000000000
010001000000000101000011101111101001010110000000000000
010010100000000000100000001001111000111111000000000000

.logic_tile 22 22
000000000000000000000110110111100001000110000000000000
000000000100000000000010000101001100101001010000000000
101001000001000101100010101101100000111111110100000000
100000000000110000000000001111100000010110100001000000
000000000000000101110000001011101100000000010000000000
000000000000000000000010101111101111000000000000000000
000000000001010011100110100101100001001001000000000000
000000000000100000000000000000101001001001000000000000
000000000000000001100000000000011000000011000000000000
000000000000000000000000000000011001000011000000000000
000000000010001011100110000001000001000000000000000000
000000000000000011100100001001101000000110000000000000
000000000000000001100110000011101011101001010000000000
000000000000000000000100000111011100000100000000000000
010000100000001000000110010000000000000000000100000000
110000000000000001000010001001000000000010000001000000

.logic_tile 23 22
000000000000000000000110111001111110000000000000000000
000000000000000000000010101001101101000100000000100000
101000000000000101100010111001011100000000010000000000
100000001000000000000010010001111110000000110000000000
010000000000000111000010001001101111000000100000000000
110000001100000000000111101001111100000000000000000000
000001000000110111000010100101011010111101000110000000
000000000000000000000100000111011001111100000000100001
000010100000000001100000010111001001000000010100000001
000000000000000000000010100000011010000000010000000000
000000001101001000000000010000000000111001110000000001
000110000000100101000010110111001011110110110000000000
000000000000000011100000011001001100111100000100000001
000000000000000001100010101111101110111100100000000000
010000000100001000000111000101100000000000000110000000
100001000000000101000000000000100000000001000000100000

.logic_tile 24 22
000000000000000000000000000000001110000011110100000000
000000000000000000000000000000000000000011110000000010
101000000000000000000010100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000101000111101111100001111001110100000000
110000000000000000000010101101001000100000010000000000
000000000000000000000111000000011010110001010100000000
000000000000000000000100001101011111110010100000000000
000000000000000000000000000001101111000010000000000000
000000000000000000000000001111101111000000000000000000
000001000001000001100000000000011110001100110000000000
000000000000001001000000000111010000110011000000000000
000000000000001000000110010000000000000000000000000000
000000000000010001000010010000000000000000000000000000
110001000000001000000110000101101011110100010100000000
010010100000001001000000000000101100110100010000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010011100000000000000100000001
000000000000000000000011110000100000000001000010000000
000000000000001001000010001000000000000000000110000000
000000001100001101000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011100000000000000110000000
100000000000000000000000000000000000000001000010000000

.logic_tile 2 23
000000000000000001110110110101000000100000010000000000
000001000000000000000011110000001001100000010000000000
101010000000000001010010000101111011010111100000000000
100001000000000000100111101101011010000111010000000000
010010000000000011100110010000000000000000100110000000
110000000000000101000011110000001010000000000000000000
000000000000000101100010101001101000101001010000000000
000000000000000101000100000001110000111110100000000000
000011100000001000000000011111111000000001000000000000
000000000000000001000011001011111100000110000000000000
000000001100000000000111010000000000100000010000000000
000000000000000000000011010001001111010000100010000000
000000000000000000000010011000011110001001010000000000
000000000000000000000011011111011101000110100010000000
010010100000000000000110010111011011010111100000000000
100001000000000000000010101001111101001011100000000000

.logic_tile 3 23
000000000000010111000000000000000000000000000101000000
000000000110100000100010010111000000000010000000000000
101010000000000111000000010101011111000110100000000000
100001000000000000100011110101011111001111110000000000
010000000000000011100111111001101111000110100000000000
010010001010001111000011101101001111001111110000000000
000000000000000111100111000101001110010111100000000000
000000000000000000100111001101111100000111010000000000
000000000000001111100000000000000001000000100110000001
000000000010001011000000000000001001000000000000000000
000000000000000000000000000011000000000000000100000001
000000001100000000000010000000000000000001000000000000
000001000000001001000010101001000001000000000000000000
000010000000000111000000000101001101100000010000000000
010010000000000000000010111000000000000000000100000000
100000000000000000000111101101000000000010000000000010

.logic_tile 4 23
000000100000000101000011110011111000000000010000000000
000001001000000000100010101101101001010000100000000000
101000000000001111000011111011111010011111110100000000
100000000000000001100010101111001110111111110010000000
000010100001010101110110001101001111011111110100000000
000000000000100000000110110001111101111111110000000001
000000000001011101000011110001100001001001000000000000
000000000000001111000110011001101001010110100000000000
000000000001001001000010111011101100010111100000000000
000000001000000001100011011101011111000111010000000000
000000000000001011000111011011001100011111110100000000
000000000000000111100010101101011000111111110000000010
000000000000001001000111010011011011010011100000000000
000000000000001011100011100000001111010011100000000010
110000000000010101000111000101001111000000010000000000
110000000000101001000111111011001110100000010000000000

.logic_tile 5 23
000010000000001111100010111011111010101001010000000000
000001000000001011000110001101010000111101010000100000
101010100000001111000010000000001100000000010000100010
100000000000001111000111110001001101000000100001100000
000000000000000000000110111111001000000110100000000000
000000000000001101000011100111111110001111110000000000
000000000000010101000010110001111000000000000010000001
000000000000100000100111101101010000101000000001000100
000000001111001011100011101001101010011111110100000000
000001000000000111000000000011001011111111110010000000
000000000011011001000000011001001000010100000010000000
000000000000100011000010011111010000111100000000000000
000000100000000001000000011000011011010000110000000000
000000000100000000000011011011011111100000110000000000
010010100000000001000110010001011111000110100000000000
110001000000000000100011000011001001001111110000000000

.ramb_tile 6 23
000000101100000101100111001000000000000000
000000010000000000100000000101000000000000
101001000000011000000000000000000000000000
100010000000000011000000001101000000000000
010000000001010001000111001000000000000000
110000001010000000000111110011000000000000
000010000000000001000111000000000000000000
000001001100001001000111111001000000000000
000110000001000000000111000000000000000000
000100000000100000000100000101000000010000
000000000000001000000000001000000000000000
000000000000010011000000001101001000000000
000010100100010000000111101000000000000000
000000000000000000000100001101001111000000
010100000000000000000000001000000000000000
010100000001010000000000000101001101000000

.logic_tile 7 23
000000000000001000000010101000001000000010100010100001
000000000000001011000000001101010000000001010000100111
101001000100010111100000001101100000000000000010100000
100010000000100000000000000001100000101001010010100111
010101100000000000000011100001011110000000000000000000
110111100000001111000100000001100000000001010010000101
000000100001110111100010101011111110000010000010000000
000001000101111101000000000101111010000000000000000000
000001000000000000000000001000000000010110100100000100
000010000000000000000000000011000000101001010000000100
000001001000111000000110101101100000000110000010000000
000000000000110001000011101011101001000000000010000111
000000000000000000000000011111011101000000000010000000
000000000000000000000010110101111011010000000000100000
110000000000001111100111101000011010101000000010000001
110000000001000011100000000001010000010100000000100001

.logic_tile 8 23
000110100001001000000000011000011100101000000010000000
000000100000000101000010100101010000010100000000100000
101000000011011000000010100000000000000000000100000001
100000000000000111000000001111000000000010000000000000
000000000000000000000000000111000000010000100010000000
000010000000000000000000000000001110010000100010000100
000001000000100001000110000101101001010000000010000001
000010100000000000000010000000011001010000000011000100
000000000000001000000000001000000000101111010000000000
000000000000000111000000001111001000011111100000000000
000000000110101111100110100000000001000000100100000000
000100000001010001000000000000001110000000000010000000
000000000000001001100000001000000001001001000000000000
000000000001000001100010011101001000000110000001100000
110100000000000000000010101000001101010000000000000000
010010000000000111000000000011001011100000000000000000

.logic_tile 9 23
000000100000000000000000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
101010100000000000000000000111111011010111100000000000
100001100000000000000000001011101100001011100000000000
010000000000000000000010000000000001000000100100000000
010000100000001111000100000000001111000000000000000000
000000000000110001000000010111000000000000000100000001
000000000000010000100011000000100000000001000000000000
000000000000100000000010100000000000000000000000000000
000000000101001001000000000000000000000000000000000000
000000000000001101000000001011001010010111100000000000
000000000000000111100000000011011101001011100000000000
000001100110100000000111000011101100000110100000000000
000010100100010000000100001111011000001111110000000000
110000000010000000000011101000000000001001000000000100
010000000000000000000000001101001010000110000000100100

.logic_tile 10 23
000001000000100000000010100000000000000000000000000000
000000100000010000000100000000000000000000000000000000
101000000000011000000010000000000000000000000000000000
100010000001010011000100000000000000000000000000000000
010000000000000101000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001000000000000111000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001100000100001000000000011011011000110100000000000
000011101000010000100000001001011100001111110010000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000000001001101010101000000101100000
000001100010000000000000001001000000111110100000100000

.logic_tile 11 23
000010100110001111000000011011111000000100000000000001
000000000001010011100011000101111001000000000000000000
101001000110000000000111100000000000000000000000000000
100010101110000111000011110000000000000000000000000000
110000100001000111000000000000000000000000000000000000
010101001101110000000000000000000000000000000000000000
000000000000001001000000001011011000000110100010000000
000000000000000011100000000101011111001111110000000000
000000000000001011100000010000001100000100000100000000
000110100000001011100011100000000000000000000000100000
000000001000000000000111100101000000000000000100000000
000000000011010000000111000000000000000001000000000010
000000000000000000000000001001011010000110100000000000
000010001101000000000011011011001000001111110001000000
110000100000000000000000000000011000000100000100000000
100000001000000000000000000000000000000000000000100000

.logic_tile 12 23
000010100000100000000000000111100000000000000100000010
000001100000000000000000000000000000000001000000000000
101000000000000000000000000000001010000100000100000100
100000000100000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000100000000
000000000000010001100011000011000000000010000000000010
000000000000010111100000000101100000000000000100000000
000000000000000000100000000000000000000001000000000100
000001001010000000000000000101000000000000000100000010
000010000000001111000000000000000000000001000000000000
000000000100000000000000010000000000000000100100000000
000000001110000000000010110000001011000000000000000100
000000000000000000000000000111000000000000000100000010
000000000000010000000010000000100000000001000000000000
000000000000001000000000000000011100000100000100000010
000000001110001111000000000000010000000000000000000000

.logic_tile 13 23
000000000000000000000111101111011001000110100000000000
000000000000000000000100000101111111001111110000000000
101000000000111101000111011000000000000000000100000000
100010000000101111000110000101000000000010000000000000
110010001010000001100111111111001000000110100000000000
110001000110000000000111110001111010001111110000000100
000000000111010111100010010000000000000000100100000000
000000001110100001100011010000001110000000000000000000
000010000000001000000000010101011111010111100000000000
000000000000000001000011001101111001000111010000000000
000001001000001000000000001011011100101000000000000000
000010000000000001000010000001000000000000000010000000
000000000000010000000010101000000000000000000100000000
000000000000100001000010111101000000000010000000000001
010010100001010000000010011011011100111101010000000001
100001000000100000000010101101110000111100000000000001

.logic_tile 14 23
000000000001000111100110100011111110111001110010000001
000000000000000101100011100101001001111110110000000101
101000000000000011110000000001001101000000010000000000
100000000000001101000010111011001010010000100010000000
000001000000000001000111101111011100101001000111000001
000010100000000000000111000011111101111001010000000000
000001000100000000000011100011101111010111100000000000
000000000101000101000000001001111111000111010000000000
000000000001001011000110000000000001000000100100000000
000010100000101111000011110000001001000000000000000000
000000000000000111000110100011001010000000000000000000
000010100000001001000110000011010000101000000000000000
000000000000000000000011110101001111110001110110000000
000000000111000001000110000000101000110001110000000010
010000000001011000000111101111111010010111100000000000
100010000000000001000011110001111000000111010000000000

.logic_tile 15 23
000010000000000000000110000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
101000000000000101100000000111000001111001110000000000
100000100000000000000000000111101111010000100000000000
010010100000010000000010000000000000000000000000000000
110011000000100000000110110000000000000000000000000000
000000000100000101000000010111101110101000110000000000
000000000000000000100010000000111011101000110000000000
001000000000000001000011010011011010010000110000000001
000000000110001001000110100111111100000000010000000000
000000001010100000000010100011001100010100000010000000
000000000000000000000000001001101101100100000000000000
000001000000011001100011101011000000101001010000000000
000000100000100001000011000101001111100110010000000000
000000001010000111000010010000011111000111000000000100
000000000000000000000011011111001000001011000000000000

.logic_tile 16 23
000010000100000001100000000000000000000000000000000000
000001000100000000100000000000000000000000000000000000
101000000110000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000001001000000101001010000000000
110000000110100000000000000011001101011001100000000000
000000000000000001100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000001010101000000000000000000000000100100000000
000000000000001111000011100000001100000000000000000000
000000000000001000000000000000000000000000000000000000
000000001101000001000000000000000000000000000000000000
000000000000010000000111001000011000111001000000000000
000000001110100000000000000101011101110110000000000010
000001000000000000000000000000000000000000100100000000
000010000000000000000000000000001100000000000000000000

.logic_tile 17 23
000010000000001000000011100001101010000001000000000000
000000000000001111000110111001011111010110000000000000
001000001110001001100000001001000000101001010010000000
100000000000001111000000000101000000000000000000000100
000000000000000000000000010101011000101001000100000000
000001000001010000000010001001101110011001100000000000
000000000000000000000000011111001111111101010100000000
000010000000100111000010001101011101110100010000000000
000000000000000000000000011101101000101000000000000001
000000000000000000000010100011011101100000010000000000
000000001100000000000010100111111101010010100100000000
000010000000001111000010100111111101010110100010000000
000000000000001101100110000000001010001000010000000000
000000100000000001000000001001011111000100100000000000
010000000000100000000110000111001111000111000000000000
010000000000010000000000000000011000000111000000000000

.logic_tile 18 23
000000000000000000000010100001100000000000000100000000
000000001000000001010100000000000000000001000000000000
001001000001010111100010101000011000110100000000000000
100000100000100000010110111001011111111000000000000000
010000000001010000000111100011100000000000000100000000
110000000010100000000100000000000000000001000000100010
000010100000000000000010000111101110100000010000000001
000000000001010000000010011001101110010000010000000000
000010000000000000000000000101100000000000000100000000
000001000000000000000011110000100000000001000000100000
000000100000000001000000000000011010000100000100000000
000101000010000000000000000000010000000000000000100000
000010100000000111100000000000000000000000100100000000
000001000000000001100010000000001101000000000010000000
000000001010000000000110000001000000000000000100000000
000000000000000000000000000000000000000001000000000100

.ramb_tile 19 23
000000000000001011100111101000000000000000
000000010000000011000100000111000000000000
101011000000000000000111010000000000000000
100000000000010000000111101001000000000000
110010100000000000000000001000000000000000
110001100000000001000000001101000000000000
000000001010001001000010001000000000000000
000000001010001111100000001001000000000000
000010100000000000000000010000000000000000
000000000000000000000010111011000000000100
000000000000000000000000001000000000000000
000000000000000000000000000101001000000000
000000000001000000000111101000000000000000
000000000010100000000000001001001000000000
010010000000001111000000001000000000000000
110000000001000011000000000111001010000000

.logic_tile 20 23
000000000000000011100000001000011110000110110010000000
000100000110000000100010110011011100001001110001000011
001000100001000000000111100000000000000000000000000000
100001000000110000000110110000000000000000000000000000
110000000110000101000010000111100001110000110000100000
110010000000000000100000001101001111111001110000000001
000000000000100000000000010000001010000100000100000000
000010000000000000000011100000000000000000000001100001
000000000001001000000000000001111010010100000000000000
000000000000000101000000000000110000010100000010000001
000001000000001000000000000001101000010100000000000000
000000000100010111000000000000110000010100000000000000
000000000100000000000111000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000110011000000110110000000000000000000000000000
000000100000100011000010000000000000000000000000000000

.logic_tile 21 23
000000000001000000000011100000000000000000100100100000
000000000000100000000000000000001101000000000001100100
101001000000000000000000000000000000000000000100000000
100000100000000000000000000011000000000010000000000000
000010000010010001100110001111011111100010000000100000
000000000000100000000000000101011100001000100001000000
000000000000000001100110000000000001000000100100000000
000000000000000000000110110000001101000000000000000000
000000101100000111100000011101101001001001000000000000
000001000000000000000010100111111011001011000000000000
000001000000001000000010000101000000000000000100000000
000100100101010101000000000000000000000001000000000000
000010000000011000000000000000000000000000000100000000
000001000000000101000010001101000000000010000000000000
000000000000100001000011110000011110111100110000000100
000000001001000000000010000000011111111100110001100000

.logic_tile 22 23
000000000000000001100000010101101010110101000100000000
000001000000000111000010100000101001110101000000000000
101000000000000000000000000101100001010000100000000000
100000000100010000000000000000001101010000100010000000
000000000000001000000000010000011010110011000000000000
000000000000000001000011100000011001110011000000000000
000001000000000101000011110000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000011100101101010000011110100000000
000000000000000000000000001001100000010101010000000000
000000000001010000000110000001011110011101000110000000
000010000000100000000100001011001000001001000000000001
000001000010000011100000010111000000000000000100000000
000010100110000000000010000000100000000001000000000000
010000100000000001100000000101101110010100000100000000
100011000000000000000000001101100000111101010001000100

.logic_tile 23 23
000000000010000001100011110111001000010000100000000001
000100000000001101000110000001111001000000010000000000
101000000001011000000000000000000001000110000000000000
100000000000101111000000001101001111001001000000000100
000000000000001111000010000000011011000110100000000000
000010000000000011100010100101011111001001010000000000
000000000000001001000000011101001100100000000000000000
000000000000000001000011011011111010000000000000000000
000000000000000000000110010101011110111110100110000000
000000000000000000000010010000110000111110100010000000
000000000000000001100011100001111110111101010000000000
000000000110000000100100000001000000101011110000100011
000000000000000000000000010101101100000001010000000000
000000000000000000000010100000010000000001010000000000
010001100011010111100010111101101100101001010000000000
010011100000000000100010000011010000101000000000000000

.logic_tile 24 23
000000000001011000000000000000000000000000000100000000
000000000000110001000011110111000000000010000000000011
101000000000000001100000001000000000000000000100000000
100000000000000000000000001111000000000010000000000000
110010000001000000000111101000000000000000000100000000
110000001100101101000000001101000000000010000000000000
000000000000000000000010101111001000001011100000000000
000000000000000000000100001011011111010111100000000000
000000000000000000000110010000001100011100000010000000
000000000000000000000010000001011011101100000000000000
000000000100000000000110010001001100111100000100000000
000000000010000000000110010101010000000011110000000000
000010100000100001100010010000011000000100000100000100
000001001100000000000011010000000000000000000000000001
110000000000000111100000000001011101010111100000000100
110000000000010000100010111111111000000111010000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000001001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000010000001110000100000100000001
000000000000000000000011110000000000000000000000000000
101000000000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000000000111100000000000000000000000000000000000
010000001010000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
010000000000010000000000000101000000000000000100000000
100000000000100000000000000000000000000001000000000000

.logic_tile 2 24
000000000000001101110111110000011000000100000100000000
000000000000000101000010000000000000000000000000000001
101000000000000011100110010000001111000111010000000000
100000001110000000000011001111001011001011100000000000
010000000000000011000010110011000000000000000100000000
110000000000000000110011110000000000000001000000000000
000000000000010000000010010011100000010110100000000000
000000000000100000000010000001101111011001100000000000
000000000001010011000000000001101010010111100010000000
000000000110000000000000001001111000001011100000000000
000010000000000001000000001000011000111100010000000100
000001000000000000000010001001011001111100100000100000
000000000000000011100000010011100000000000000100000000
000000000000100000100011010000000000000001000000000100
010010000000000000000000000101101010000001010000000101
100001000000000000000000000000100000000001010010000011

.logic_tile 3 24
000000000001010111010011111101100001010000100100000000
000000000010000011000010100011001001111001110000000101
101010100000010000000000000001100001011001100100000001
100001000000101101000011100001001010010110100010000000
000000000000000101100110100000011010001101010100000000
000000000000000000000000000001001011001110100000100000
000000000000001000000000001101000001010000100100000000
000000000000000111000000000101001110110110110000000101
000000100000000000000000000000001000010111000000000000
000000000000001001000010011011011001101011000000000000
000000000000011011100000010111011001001001010010000000
000000000000100001100010000000011100001001010000000000
000000000000101111000000010111001000001110100000000000
000000001001000011000010010000111100001110100000000000
010010000000001000000000001000011100010001110100000100
100001001110001011000000000101011110100010110000000001

.logic_tile 4 24
000000000000101111000110001111001011111001010000000000
000000000001000101000100000101101111110000000000000000
101000000001010011100011111101011110010111100000000000
100000000000100000000110000111101110001011100000000000
110000100000001000000011101001011011000110100000000000
110000000000001111000110001001001101000000000000000000
000010100100011111100000001000000000000000000100000000
000000001100000001000000001001000000000010000000000000
000010100000000000000000000001100000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000100000000000000010001000000000000000100000000
000000000000000101000010010000000000000001000000100000
000010000000001000000111111001000000101001010000000000
000000000000000001000111000011100000000000000000000000
010000000000010011100110000000000000000000100100000000
100000000000101001100000000000001011000000000000000000

.logic_tile 5 24
000000000000000111010010100001101011010111100000000000
000000000000000111100011101001011010001011100000000000
101000000000010111100110111111001010010111100000000000
100000000000100000100111101011101101000111010000000000
010000000000101101000111110111000000000000000101000000
110000101000001111000011100000000000000001000000000000
000000000000000111000000001111100000000000000010000000
000000000000000000000000000011001010000110000000000100
000000001101010000000110000000000000000000100100000000
000000000000100000000000000000001110000000000000000010
000011000101010111000111000001011000001111000000000001
000001000000100001000100001001011000001111010000000010
000000000000100001000111100000000001000000100110000000
000010000001011011100000000000001100000000000000000000
010000000000000011100000001000000000100000010010000100
100000000000010000000000001001001000010000100001100010

.ramt_tile 6 24
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
110000001110100000000000000000000000000000
010000000111010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010010000000000000000000000000000
000010000100000000000000010000000000000000
000010000110000000000011000000000000000001
000001001010001000000000000000000000000000
000110000000001011000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
110110100000000000000000000000000000000000
010001100100000000000000000000000000000000

.logic_tile 7 24
000000000000000000000110101101011101010111100000000000
000010100000000101000110100111111011000111010000000000
101001000110000101000111110011011011100000000000000000
100000000110000000000110011001101001000000000000100000
000000001100001101000000010000000000100000010010000000
000000000000001001000010010101001100010000100000000100
000010100000100111000110000000001000000100000100100000
000000000000000000100010000000010000000000000000000000
000000000001001000000000010101100000100000010100000000
000000000000100101000010100000101001100000010000000000
000000000001111000000111100101011000000000000010000100
000001000000011111000000000101010000101000000010000100
000001000000100000000000000000011000000100000100000000
000010100001010000000000000000000000000000000000000010
110000000110000111000000000001011000000000000010000100
010010100000000000100000000101010000101000000010000011

.logic_tile 8 24
000000000000001000000010001000001011010000000000000000
000000000000000101010100000101011011100000000010100000
101000000000000000000010100001000001011111100100000000
100000000000000000000010101001001101111111110010000000
000100000000000000000011010000000000010000100000000000
000100000000000101000110110011001110100000010001000000
000001001010100101100010110000011000100000000000000000
000010000000000000100011000101011110010000000010000000
000000000000001001100000001011011011000000000010000101
000000001010001101100000000011011010001000000010000001
000000001000100000000010010000011010110000000010000000
000000000110001001000010000000011110110000000000100001
000000000000001101100000001101111001000000000000000100
000000000001001001000000001111111010000010000010000111
110001000101001111000110001011101011111111100100000000
110000101110101111100111111111111110101111010010000000

.logic_tile 9 24
000000000001011111000110100001001100010110100000000000
000000000011000101000010010001110000010100000000000000
101000000000000000000000000111011111000000000000000000
100000000000000000000000000111101101000100000000000000
110000001111000001100111000000000000000000100110000000
000000000000100000000110100000001101000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000101111100111100000001010000100000100000010
000000101010000001100010000000010000000000000000000000
000000000000000000000010000011001010000000000000000000
000000000000000000000100000011011000000001000000000000
000001000010001111100010000000000000110110110000000000
000000100001010101000100001001001110111001110010100011
000000000100000111100000000000001011001111110000000000
000000000000000001100000000000001110001111110001100110

.logic_tile 10 24
000001101000011000000111100000011100101000000000000000
000010001110100111000110011011010000010100000000000000
101000000000001000000000001001011000101000000000000000
100000000000001101000011111011000000000000000000000100
010001001000001111000011101101101011001000000000100000
110010000000000001000000001001101111000000000000000010
000010100000011000000000011000000001010000100000100010
000001000000101101010010000011001110100000010000000100
000000000010000001000000010000011100101000000000100100
000000000000000000000011100101010000010100000001000100
000000000000000011100110000000000000000000000100000000
000000000011000000100100000011000000000010000001000000
000000100000000101000000000101100000001001000000000000
000001000001010000000000000000001000001001000000000000
000000101011001000000111010111001001000010000000000000
000001000000101111000111101001011111000000000010000000

.logic_tile 11 24
000001000100000000000000010000000000000000000000000000
000010000000001101000010000000000000000000000000000000
101000000000000001100111100000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000110000000000000001000001100101000000000000000
000000000000000000000000000111000000010100000000000000
000000000000001000000111110000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000111000011100000001101111110101001010100000000
000010100000111001000000001101011000011001010000000001
000000000000001000000000001001001111111000110100000000
000000000000000001000000001001011000010000110000000000
000100001001000000000111100001111010111100010100000000
000000000110101001000100001001111000101100000000000000
010000000000000111100000011011011100010111100000000000
100000000000000000000011111111001110001011100000000000

.logic_tile 12 24
000000000000000111100000011001001010010111100000000000
000000100001010000100010100101011111001011100000000000
101000000000000111100000010101101010001001010000000000
100000000010000000000010101011101100000000000000000001
110000000000110001000111000101011000101000000011000001
000000000000011111000011110000000000101000000011100000
000000000110000101100110110001101001010111100000000000
000000000000000000000010101111111100000111010000000000
000000000000010111100110000000000000000000000000000000
000000001111000000100000000000000000000000000000000000
000000001010000011100000000000001010000100000100000010
000000000000000000000000000000010000000000000000000000
000010000000000000000110111111111011010111100000000000
000011100000000000000010001111111010001011100000100000
000000001000010000000011100000000000000000000000000000
000000000110100000000010000000000000000000000000000000

.logic_tile 13 24
000000000000011111100111011001011110101000000000000000
000000000000100001000111111001100000111110100000000000
101000000000001111000000010111011101010110110000000000
100000000000000011100011010011111100010001110000000000
110010100000001001100111100101011010100000000000000000
010001000100000101000010000111001010000000000010000000
000010000000001111100011111001011010011101000100000000
000001000000000001100111101011111101001001000000000000
000000000000000111100011101001001111010111100000000000
000000000000000111100110101111011010000111010000000000
000000000001010111000111010011101101010111100000000000
000000000000000001100111110011001111001011100000000000
000010100110010101100010110001111011010000100000000000
000001101101000001000010100001011000100000100000000000
000010100000001011000011100101011110011100000000000001
000001000000001011000011111101101110111100000000000000

.logic_tile 14 24
000010101000000011000011100011100000000000000100000001
000000001010000000000100000000000000000001000010000000
101010100000110111100000000111111111010111100000000000
100000000000000000000010101111101000001011100000000000
110001100000000000000111110000000001000000100100000000
010010000000000000000011010000001100000000000010000000
000000000000100111100111100000000001111001110000000000
000001000000000000100111100001001111110110110000000000
000000000000000000000000011001011011001001010000000000
000000000000000000000011011001111100010110100000000000
000000000000001001000010000101111101011110100000000000
000000100001001101000111110111111110101110000000000000
000000100000000000000010010101100000101001010000000000
000001000001000001000111111101100000000000000000000000
010000000000000001000111110111101111000110100000000000
110010000000001111100110001101011101001111110000000010

.logic_tile 15 24
000000000001010000010000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110010101100000000000000000011100000000000000100000000
110001000000000000000011110000000000000001000000000000
000001000000100000000000010111011001010111100000000001
000000100000000000000011101101001110001011100000000000
000000000000000000000000001000011011001001010000000001
000000001110000000000000001111011101000110100000000000
000000000000000001000110111000000000000000000100000000
000000000000000000000010011011000000000010000000000000
000000000000000111100011000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100001000000000110000000000000000000000000000000
000001000000000001000100000000000000000000000000000000

.logic_tile 16 24
000000000000000111100111100000001100000100000100000000
000000000000000000100100000000010000000000000000000000
101000000010000000000000000000000001111001110000100000
100000000000000000000010111001001011110110110001100110
010000100000000001100011101000000000100000010000100000
110001000000000000100010001001001010010000100000000000
000001000000000000000111100000011110101000000000000000
000010101100000000000111111101010000010100000001100111
000010100000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000111000000001010111101010000000001
000000100000100000000000000001000000111110100000000000
000010000001010000000000000111111100110001010000000001
000001000000100000000000000000111100110001010000000000
000000000010100000000110100000011010110000000000000100
000000000000010000000010000000011011110000000010000110

.logic_tile 17 24
000000000000000111100110010000011100000100000100000101
000000000000000111000111000000000000000000000000000000
001000000000001111000111100001000001100000010000000000
100010100000001001100000000000101111100000010010100100
010000001100001011100111100001011000000010100000000000
110000000000000001100000000000010000000010100000000000
000000000001010001100000000101001100000001010000000000
000000000000010000100000000000000000000001010000000100
000000000110000000000000000000000000000000000100000000
000000000000000101000000000001000000000010000000100000
000000001111010101100000000111101111000010000000000000
000000000000110000100000001001111111000000000000000000
000000000000000000000110001111111000100000010000000000
000000000000000000000000000101001010100000100000000000
000000000000001000000110011001101010100000000000000000
000000000000000001000010000001001010111000000000000000

.logic_tile 18 24
000010000000000000000000010101100000000000000100000000
000001000000000101000010110000000000000001000000000000
001000000000010000000111100000000000000000000100000000
100000000000100000000100000101000000000010000000000000
010000000110000101000000000000000000000000000100000000
010000001110001111100000000101000000000010000000000000
000000000000001001100000010000011100000100000100100000
000000000000000111000011100000010000000000000000000000
000000000000001000000111110000011000010111000010000100
000000000000000001000010010011011000101011000000100000
000000000000000001100000000111000000001001000000000001
000010001100010000100010000000101111001001000000000000
000000000000000000000110011101101101111100000000000000
000000001110000000000110010111111010101100000000000000
000000000000000001100000001111001101010000000000000001
000000000000000000100000001101111100000000000000000000

.ramt_tile 19 24
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000011100000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000011100000000000000100
000000000001000000000000000000000000000000
000110100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
110100000100000001000000000000000000000000
110000001100000000000000000000000000000000

.logic_tile 20 24
000010000000000001100000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
001000000000100101000111110000011001000000110110000000
100000000001000000000010000000011100000000110000000000
010000000001010000000000001000000001010000100100000000
010000000000000000000000001001001100100000010001000001
000000000100000101000000000101100000010110100110000000
000000000000000000100000000000000000010110100000100000
000000000000000101100000000001000001001001000110000001
000000000000000000000000000000001001001001000000000000
000001000001011011100000000000000001001001000010000000
000010100000110001100000000011001001000110000000000001
000000000100000000000000000000011000000100000100000001
000000000000010000000000000000000000000000000000000100
110000000000100111100000000000000001100000010011000000
110000000001000000100000000011001001010000100001100000

.logic_tile 21 24
000000000001001011100000000000000001000000100100000000
000000000000101001000000000000001111000000000000000000
001000000000001000000000000000001110000000110000000000
100000000000000111000000000000011100000000110010000000
000000001110001101000000000000000000000000000100000000
000000000000000001100000000001000000000010000000000000
000001000000101000000111010011111001010001000000000000
000010100000001001000011100101001011000100010000000000
000000000000000001000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000101100001111001110000000000
000000001000010001000000000000101110111001110000000010
000000001100000000000110010001000000001001000000000000
000000000000000000000010000000001010001001000000000010
000001000010001000000110000000000001000000100100000000
000000100000001001000000000000001010000000000000000000

.logic_tile 22 24
000000000001000000000000010000000001000000001000000000
000000000000000000000010000000001101000000000000001000
101000000000000000010000000000011100001100111100000000
100000000000000000000000000000011100110011000000000100
010000000001000111110111000000001000001100111100000000
110000000110100000100100000000001001110011000001000000
000000000000001001100000000111001000001100111100000000
000000001000000001000000000000100000110011000001000000
000000000000000001100000000101101000001100111100000000
000000100000000000000000000000000000110011000000000100
000000000100000000000000010101101000001100110110000000
000100000000000111000010000000000000110011000000000000
000000000000000000000110010000000001001111000100000000
000000001110000000000011100000001101001111000000000100
110000000000000000000000001000001010100000000000000000
010000000000000001000000000111001111010000000000100000

.logic_tile 23 24
000000000000000001100011110101100001100000010000000000
000000000000000000000010001011001101000000000000000000
001000000000000000000000000000000000011001100100000000
100000000001000000000000001111001000100110010010000000
000010000000000000000111110000000000011001100110000000
000000000000000000000110011101001001100110010001000000
000000000001000000000111000000001000000101110100000000
000000000000100111000100001111011000001010110001000100
000000000000000000000000011000001000101111100000000000
000100000000000000000011101101011101011111010000000000
000000000000000000000000010011011100110111100000000000
000000000000001001000011110000111001110111100000000000
000000100000000000000000001000001011100101100000000000
000001000000000000000011110111011100011010010000000001
010000000100000001100000011011011011010000110000000000
100000000100000000000010100101111111110000110000000001

.logic_tile 24 24
000000000000000000000010100000001101100111110000000000
000000000000000000000110101101001110011011110000000000
101000000000001011100000000000000000000000000100000000
100000000100000101000010101011000000000010000000000000
110000000000000000000111111011001010001010110000000000
010000000000001101000010001001001011110101000000000000
000000000000001101000011101101100000110000110000000000
000000001010000001100000000011001011001111000000000000
000000000000000111100110011111011000011110100000000000
000000000000000000100011011101001110101110000000000000
000000000000001001100000001001101001110011000000000000
000000000000000111000011101111011110001100110000000000
000000000000000001100000000101101001001001010000000000
000000000001000111000000000000011101001001010000000000
110000000000001001000000000001100001110000110100000000
010000000000001011000010011001001110001111000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000100000000000000110010000000000000000100100000000
000001000000001101000010000000001101000000000000000000
101010000000000000000000000001001001000110100000000000
100001000000000000000000000011011110001111110000100000
010000000000000011100111100101100000000000000100000000
110000001000000001100000000000000000000001000000000000
000000000000000000000000000000011100000100000100000000
000000001010000111000000000000010000000000000000000000
000000000000000001000000000101000000000000000100000000
000000000000000000100011110000000000000001000000000000
000000000000001000000000011101001100000010000000000000
000000000000000101000010110101011010000000000000000000
000000000000000000000000001001001100000001010000000000
000000000000000000000000000011100000010110100000000010
010000000000000000000000000101000000000000000100000000
100000000000001001000000000000000000000001000000000000

.logic_tile 2 25
000001000000000000000110001101011000000110100000000001
000000100000000000000100000011011110001111110000000000
101000000000001101000010110000000000000000000100100000
100000000000000111100011101001000000000010000000000000
010000000000001000000011111000001101001011100000000100
110000000000000101000111110101011001000111010000000000
000000000000001101000110100000000000000000000100000000
000000000000000101100000001101000000000010000000000010
000001000000000000000110000001111111010111100000000000
000000001000000000000111111011111111001011100000000000
000000000000000101100010001011111011010111100000000000
000000000000000111000000000011011101000111010000100000
000000001110010001100111101001100001000110000000000000
000000000000000000100000000001001111101111010000100000
010010000000000000000110001111011101000110100000000000
100000000000000000000111111011101010001111110000100000

.logic_tile 3 25
000000000000101001100000011000001111000111010000000000
000000000001001011000011100111011010001011100001000000
101010000000000011100111110000000000000000000110000000
100000001100010000000011010111000000000010000000000000
010000000000000000000000001101100001010110100010000000
010001000100000111000000001111001110011001100000000000
000100000000010001100000000000000000000000100100000000
000000000000101001000000000000001010000000000000000100
000010000000001000000000001001000001011111100000000000
000000000000000011000000000111001100000110000000000000
000000000001010000000000000001000000000000000100000000
000000000000001001000000000000000000000001000000000000
000000000000011000000000000001111000111100010000000010
000000000000011101000010010000101100111100010001000000
010000000000000101000110000000011000000100000100000000
100000000000000000100000000000010000000000000001000000

.logic_tile 4 25
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000001011000000010000101011101001100111000100000
000000000001001101000100000000001110110011000000000000
000000000000000001000000000001001000001100111000000000
000000000100000000100000000000001100110011000001000000
000000000000000000000010000001101001001100111000000000
000000000000000000000100000000001001110011000001000000
000000000001000000000000010011101001001100111000000000
000000000110101111000010010000101011110011000000000010
000001000001010000000010000111001000001100111000000000
000000100000100001000000000000101000110011000000000000
000010000000000000000011100001001001001100111000000100
000001001010000000000000000000001111110011000000000000
000000000000001000000010000011001000001100111000000000
000000000000001101000000000000101000110011000010000000

.logic_tile 5 25
000000000000001101000000001000000000000000000100000000
000000000110001111000000001111000000000010000000000000
101011000000000000000110000011001100001001010000000000
100000000000000101000000000001101100000000000010000000
010100001010000000000111001001101011010111100000000000
110100000100101111000100000001101101001011100000000000
000100001010000101100000000000000001000000100100100000
000000000000000000000000000000001111000000000000000000
000001000000011011100011010111100000000000000100000000
000010100100000001100110000000000000000001000000000000
000000000010000000000111110101101111010111000000000100
000000000000000000000110000000011101010111000000000000
000000000000000111000111100000000000100000010000000000
000000000100000000100000000001001110010000100000000010
010000000001110000000011100000000000000000000100000000
100000000000000001000110001011000000000010000000000000

.ramb_tile 6 25
000000000000001000000111000000000000000000
000000010000000111000100001101000000000000
101000000000111111000011101000000000000000
100000000000100011100100001001000000000000
110010100000000000000111101000000000000000
110001000000000000000000000001000000000000
000000000000000111100000001000000000000000
000010000000000001100000001111000000000000
000010000000000000000000001000000000000000
000001000110001001000000001011000000000001
000010100000000011000000001000000001000000
000000000000000000100010000001001100000000
000000000010000000000111000000000000000000
000000000000000000000100000001001100000000
010000000000000000000000001000000000000000
110000000000000000000011010101001001000000

.logic_tile 7 25
000000000000000011100000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000010000000000000010111011111001100111000000000
100000000000001111000010000000011011110011000001000000
110010000000000011000000000011001000001100111000000001
110000000000000000000011110000001010110011000000000000
000000000000100001100000000111101000001100111000100000
000000000000000111000010000000001100110011000000000000
000000000000000111000000000001001000001100111000000000
000000000000000000100000000000001110110011000010000000
000000001000010000000110000111001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000001010000111000111101111001001100010110100000000
000000000000011001100000001001001000110100010010000001
010000001100000111100010000000011010101100010100000000
100000000000000000000100001101001110011100100010000000

.logic_tile 8 25
000000000000101001100011100000000000000000000110000000
000000000001001011000011000111000000000010000000000000
101000000000101001000011110101101100111000000000000000
100000100000000111100111100000011101111000000000000000
000000000000000111000011101000000001000110000000000000
000001000000000000100000001001001011001001000000000001
000000000000100011100110101101001001000010000000000000
000000001010000000100010001011011001000000000000000100
000000100000000001000111001101111000101001000000000000
000000000000000000000110000111101110100110000011000000
000000000000000000000011111001001100010100000000000000
000000001010000000010011000001011001010110000000000000
000001000000000001100000001001001110010110100000000100
000000100010000111000011101111011011101011010010000000
010000000000000001100110100011100000111001110000000000
010000000000000000000000000011101110011111100001000010

.logic_tile 9 25
000001000000010000000000000000000000000000001000000000
000000100000100000000000000000001110000000000000001000
000001101010001111100000000001100000000000001000000000
000001000000000111000000000000000000000000000000000000
000001001000010001100000000000001001001100111000000001
000000000000000000100010010000001010110011000000000000
000000000000000011000000000000001001001100111010000000
000000000000000000000010010000001000110011000000000000
000001000000000000000000000000001000001100111010000000
000010100100000000000000000000001111110011000000000000
000000000000101000000000010011101000001100111010000000
000001000000010111000011100000100000110011000000000000
000000001000010001000011100000001001001100110010000000
000000000000000000000100000000001100110011000000000000
000000000000000101100000000101011111000000000000000000
000000000000000000100000001101001011000000010000000000

.logic_tile 10 25
000000000110000101000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000001010000000010100000000000000000000000000000
010010100001000000000011101111000001110110110010000001
110000000000100101000000001111001110101001010010000000
000000000000100000000000000001111100000001000000000000
000000000000010000000000000101111111000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100000000000000010011101100000000010000000000
000000000001010000000011000001111010000000000010100000
000000000000001000000000010000001000000100000100000000
000000000000000111000011000000010000000000000000000011
010000000000100001100110000011111000010000000000000000
100000000000010000100000001111111010000000000000000000

.logic_tile 11 25
000000000001010000000110101000011000101000000010100000
000000000000100000000000000011010000010100000001000000
101000000000001000000110101001101110101011110100000000
100000000000001101000000001111010000000011110000000000
000001000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000011111000000000000011100101000000010000001
000010000000101111000000001001000000010100000000000000
000000001010010000000000001001000000000000000000000000
000010100110000000000000000011100000101001010010000000
000000001110001000000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001010101100110100000000000000000000000000000
000000000000110000000000000000000000000000000000000000
010000000000000000000000001000001111011111110100000000
110000000000000000000011111011001010101111110000000100

.logic_tile 12 25
000000000000000000000000001000011001001011100100100000
000000000001000000000000001101011110000111010000000000
101000001011001011100111101111011001010111100000000000
100010000000001111100100000001101110001011100000000000
110000000001000111000011100000000000000000000000000000
100000000110000000100100000000000000000000000000000000
000001000000100000000111100000001011011100000000000000
000000100001000000000000000111001110101100000000000000
000000100000000001000111110000000000000000000000000000
000001000000000000100111100000000000000000000000000000
000000000100000011000010000011000000101001010000000100
000000000000000000000010000011100000000000000000000100
000001000100010000000111001011111101001001110100000000
000000100000100001000000001011101011001111110000100000
000000000001011101100000010101000001001001000000000000
000000000000001011100010101011101111101001010000000000

.logic_tile 13 25
000011100001111011100111111011011110010100100101000000
000000000001110111000111111001011111101000100000000000
101000000000000101000000001001011110001001000100000000
100000000000000111000010011111001110000111010000000000
110001000001010111100111100101111111010101000100000000
010010001101010001100000000111011011101001000000000100
000000000000010111100010101111101100010001110100000000
000000000001110011100110101111101111000010100000000000
000000000000000001000000010101011111010101000100000000
000010100100001001100010101101011101010110000000000000
000000000000001000000000011101011001000100000100000100
000000000000000101000011101111001011011110100000000000
000010100000000111000011100001011111010100100100000000
000001000100001111100010011001111010101000100000000000
000000000000000011000111000000011101100000000000000000
000000000000000000100010010001001000010000000000000010

.logic_tile 14 25
000010100000001101010010000011100000000000000100000000
000010101000000111100000000000100000000001000000000000
101000000000001001100000010000000000000000100100000000
100110100001000101000011100000001011000000000000000000
010000000001010111000010110011101001000010110000000000
110000000000100000100011000101011001000001010000000101
000001000000000101000010010000000000000000000100000000
000010100000000000000111101011000000000010000000000000
000000000000001111100110100111001100000110100000000000
000000000000000001000100000111101000001111110000000000
000000000000110111100110101001111111000110100000000000
000000100000010000100100001101001110001111110000000000
000000000001010001100111101111111001010000000000000000
000010101010100000000111111101101010110000000000000010
010000000000000001000000010111001100010111100000000000
100010000010000001000011011111101000001011100000000000

.logic_tile 15 25
000000000000000101000000001011111001010111100000000001
000000000010000000100010011011101110001011100000000000
101001101110001111000110000111100000000000000100000000
100011100001000001000100000000100000000001000000000000
010010001011000000000110000111111011010111100000000000
010001000000000000000110111011111100000111010001000000
000000000000000111000110000000011010000111010000000000
000000001110010000100011111111011000001011100000000100
000000000000010000000000000000011000000100000100000000
000000001100100000000011110000010000000000000000000000
000000000000000000000111000000011000000111010000000000
000100000000001111000110001111001011001011100001000000
000001000000010000000000000000000000000000000100000000
000000100000100000000010001101000000000010000000000000
000000100110000001000011100000011010000100000100000000
000011000000000000100111100000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000011100000000000001000000000
000001000000000000000000000000100000000000000000001000
101000000000001000010000000000000001000000001000000000
100010101110001111010000000000001010000000000000000000
110010000000100000000110000000001000001100111100000000
110000001111010000000000000000001101110011000000000000
000000001100101000000000000101001000001100110100000000
000010000000000001000000000000100000110011000000000000
000000100001010000000000010011111010001100110100000000
000001000000000000000010000000100000110011000000000000
000010100000100000000110001101001100000000000000000000
000011000001000000000000000101110000010100000010000000
000000000000000000000010000011111010000010000000000000
000000000000000000000000001101101101000000000000000000
010000000000000000000000001000000000010110100100000000
010000000000000000000000001011000000101001010000000000

.logic_tile 17 25
000010100000101001000110000011000000010000100100000000
000001000001000001000010001011101000110110110001000000
101000000000011001100000000101001110101000000010000010
100000000000001001000000000000000000101000000001100101
000000000000000001000111111111001100001011110100000000
000001000000000000000011010011101011101011110001000010
000000000100000101000111101101011010000000000000000000
000000000000000000000110110111000000010100000000000000
000010100000000011100110110011001111100011110000000000
000000000001010000000010011001101000000011110000000000
000000000100100001000000010011101111000001000000000000
000000000001001111100010100001111100010110000000000000
000000000000000001000011110101111000000010100000100000
000000000001010111000010000000100000000010100000000000
110000000000101011100110000101111110111101000110000000
110000100001000001000000001101111001111100000000000000

.logic_tile 18 25
000000000000000111000000001101100000011111100010000100
000000000000000000000010100101001010001001000001100010
101000000000000000000000000111000000010110100000000000
100000000001000101000000000000100000010110100000000000
010000000000000101000011100000000001000000100100000000
110010000001010000000110110000001011000000000000000000
000000000111001101000111100000001001000110110000000000
000000000001010111100000001101011010001001110000100000
000000000000000001100000000001001111001000000010000000
000000000000000000100000000000001000001000000001100100
000000000000001000000000000011100000000000000100000000
000000100000010001000000000000000000000001000000000000
000000000000000000000111100000000001000000100100000000
000000000000001001000000000000001110000000000000000000
000000000000000111000000000000000000000000000100000100
000000000000000000100000000011000000000010000000000000

.ramb_tile 19 25
000000000000000111000111110000000000000000
000000010000000000100011100000000000000000
101000000000000111000000000011000000000000
100010000000010000100010010000000000100000
010000000000000111000011101000000000000000
010000000000000000000100001101000000000000
000000000000000001000011101111000000000000
000000000000000000000100000001100000100000
000000000000001000000000000000000000000000
000000000000000111000000001101000000000000
000000000010000000000000000001100000000001
000000000000000000000000000001100000000000
000000000001010000000111001000000000000000
000000000000000000000000001111000000000000
010000000000000000000011100101000000000001
110000000000000000000100001001000000010000

.logic_tile 20 25
000000000001010000000110000000001001110000000000000000
000000000000100000000000000000011101110000000000000000
001000000000100000000110001000011110001000000000000000
100000000001001101000000001111011010000100000000000000
000000000001001001100000000101011111110100000100100001
000000000000100001000000000000011011110100000000000000
000000001100000000000110000101101011001001000100000000
000000000000000000000000001001101111111110000000000000
000000001111010000000000000001011000101000000000000000
000000000000100000000000000000110000101000000000000000
000000000000000000000000010000011110000100000100000000
000000000000000000000010000000010000000000000000000000
000010000100000000000000001111111110100001010100000000
000000000110010000000000001011011010110010110000000000
010000000000101000000111000111111011101100000100000000
010000000000000001000111100101111111001100010000000000

.logic_tile 21 25
000000000000000000000110010011111010101001010100000000
000000000001011101000010000011000000101010100000000000
001000000010001000000000000001011110000001110000100000
100000000110000001000000001011111110000000010000000000
000010000000000000000000000000011100111001000100000000
000000000000000000000000001001001000110110000000000000
000001000000000000000000001001000000010000100100000000
000010000000001101000000000011001001111001110000000000
000000100000001000000011101101111100000001010100000000
000001000000000001000000000001000000010111110000000000
000000001001010101000000000001111110000001010000000000
000000000000000000100000001001011101000001100000100000
000001000001011000000000000000000000000000000000000000
000010000000100001000000000000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000010100000000000000100000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000011100000000000001000000000
000000001010000000000000000000100000000000000000001000
101000001100110001100000000101011010001100111110000000
100000000000000000000000000000010000110011000000000000
010000000000010001100010010101001000001100111100000000
110000000000000000000010000000100000110011000001000000
000000000000001001000110000000001000001100111100000000
000000000000000001000000000000001101110011000001000000
000000000000000000000110000101101000001100111100000000
000000000000000000000010000000000000110011000001000000
000001000000000000000110000000001001001100110100000000
000000000000000000000000000000001000110011000001000000
000001000001010000000000000000000001111001110000000000
000000100000100000000000001011001010110110110001000000
010000000001000000000000000000000001001111000100000000
110010000000100000000000000000001101001111000001000000

.logic_tile 23 25
000000000100010111100000000000011011101000110100100000
000000000000101001000000000011001011010100110000000010
101000000000000001100111000000011101001100110000000000
100000000000000000000100000000001000110011000000000000
110010100000000111000000001011011000111110100000000000
010001000000000000100000000111010000101011110000000000
000000000000001000000111001101011110101000000000000000
000000000000001111000010001001000000000000000000000000
000010000000000111100000010101111010101001010110000000
000001000000000111000011110111100000010101010000100000
000000000000001000000000000000000001001111000100000000
000000000000000001000000000000001000001111000000000010
000011100000000001100110000111111110000001000000000000
000010000000000000000000000001101111001001000000000000
110000000100000001000000000101011110100000000000000000
000000000000000001000010000000001000100000000000000000

.logic_tile 24 25
000000000110000101000000001011001101110011000000000000
000000000000001001000000001011011001001100110000000000
101000000000000111000000010000011011101111100000000000
100000000000001111000010000111001000011111010000000000
110000000010000111000010111001000000110000110000000000
110000000000000000100010101001001000001111000000000000
000000000001001011100011101011011011100001000100000000
000000000000100001100100000001111110101101110000000000
000000001010000001000110010000011110100101100100000000
000000000000000000000010000001011110011010010000000000
000000000000000000000000010101001111001010110000000000
000000000000000000000011001101001000110101000000000000
000000000000000001100111100101100000111111110100000000
000000001010000001000100001101000000000000000000000000
010000000000000001000000010000011110100101100100000100
010000000000000001000011000011001011011010010000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000100000000
000000000000000000000010010111000000000010000000000000
101000000000000000000000001001011010000000100000000001
100000000000000000000000001101111110000000110000000000
110000100000001000000000000000000000000000000000000000
110001000000001011000011100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000001000111000000001010000100000100000000
000001010000000101000100000000000000000000000000000000
010000010000000000000000000000000001100000010000000000
100000010000000000000000001101001010010000100000000000

.logic_tile 2 26
000000000000000000000111110011100000000000000100000000
000000000000000000000011110000100000000001000000000000
101000000000000101000110011011101101100000000000000000
100000000110000111100011100011001001000000000000000000
010000000000000000000111001011001011100000000000000000
110000000000000000000110111111011110000000000000000000
000100000000000001000111000111001001010000000010000000
000100000000000000100111100111111110110000000000000000
000000010001101101100000001101111001000110100000000000
000000010000101011000000001101101000001111110000000000
000000010000001101100110100111000000010110100010000000
000000010110000101000100001111000000111111110011100001
000000110000001001100010010111100000000000000100000000
000000010000000001010010000000100000000001000000000000
010000010000001001100111000101111001000010000000000000
100000010000000001100010001001011101000000000000000000

.logic_tile 3 26
000000001110001000000010000000001110000100000100100000
000000000100101011000000000000000000000000000000100000
101000000000000111000000011001011010000010000000000000
100000000000000000100010101101011101000000000000000000
110000000000001011100000010001000000000000000100000000
110000000000001111000011110000100000000001000010000000
000010000001011001000010010001101011000110100000100000
000001000000100111100011010101101010001111110000000000
000000011000000000000010001011101011000010000000000000
000000010000000000000000000011011110000000000000000000
000000110000000111000011001101111111000010000000000000
000001010000000001100111111111011000000000000000000000
000001011110010000000011000011100000000000000100000000
000000110110000001000000000000100000000001000000100000
010000010000000001000010000011100000000000000100000100
100000010000000000000011000000100000000001000000000000

.logic_tile 4 26
000000000000110011100111000001001001001100111000000100
000000000000100000000100000000101100110011000000010000
000000000000000000000011100111101000001100111000000000
000000000000000000000000000000001111110011000000100000
000000000000001011100000000101101001001100111000000000
000000000000101111100000000000101100110011000000100000
000000000000000000000111010011101000001100111000000001
000000000000000000000111000000001000110011000000000000
000000010000000000000000000001101001001100111000000000
000000010000000000000000000000101100110011000000100000
000000010000000000000000000101001000001100111000000000
000000010010000001000000000000001111110011000000100000
000000010000000000000000000111001001001100111010000000
000000010000000000000010000000101011110011000000000000
000000010000000011100000000011101000001100111000000000
000000011110000000010000000000001010110011000000000000

.logic_tile 5 26
000000000001100001100111010000001110000100000100000000
000000000000010000000010000000000000000000000000000000
101000000000000111100110000101001101010111100000000000
100000000000000000100010101011101110001011100000000000
110000000000001001000111101011001001010111100000000000
110000000110000001000100000101011110001011100000000000
000000000000100001100110110101111110010110100000000001
000010000001001101000011010011110000010101010000000000
000000010000000111100011110001011100101000000000000001
000000010000000001000011101011000000000000000000000000
000001010110000001000000000000000001000000100100000000
000010010000000000100011010000001010000000000000000000
000000110000001000000010000001111000001001010000000000
000001010000000111000100001001101010000000000000000100
010000010000000011000111101001111100010111100000000000
100000110000001111000100001101111010001011100000000000

.ramt_tile 6 26
001000010111010000010000010000000000000000
000010010100100000000011000000000000000000
000000010010001000000000000000000000000000
000000010000001011000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000100000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001011100000000000000000000000000000000
010000010000000000000000000000000000000000
010000011001000000000000000000000000000000

.logic_tile 7 26
000000001000000000000000000111011011010111100000000000
000000000000001001000000001111111011000111010001000000
101000000000101000000111100001101101001011100000000000
100000000000000111000000000000001100001011100001000000
110000000000000000000011010000011000000100000100000000
010000000000000000000011000000010000000000000000000100
000010100000000000000111010000000000000000000000000000
000001001111000000000111010000000000000000000000000000
000000010110001000000000000000001110000100000100000000
000000110000000011000010100000000000000000000000100000
000001010000110001000111100000001010000100000100000000
000010011000010000000000000000010000000000000010000000
000000010000000000000111010101011100010111100010000000
000000010000000111000110000001111100001011100000000000
010000010000100000000000000000000000000000000000000000
100000010000010000000000000000000000000000000000000000

.logic_tile 8 26
000001000000000111100000000101100000000000001000000000
000010100000001101100000000000100000000000000000001000
101000000000000001100000000101011100001100111100000000
100000000000000000010000000000010000110011000000000001
010000001100000001100111100111001000001100111110000000
110000000000000000000100000000100000110011000000000000
000000000010000000000000010111001000001100111100000000
000000000001000000000010000000100000110011000000000000
000001011110000000000000000000001001001100111100000001
000010110000000000000000000000001100110011000000000000
000000010000001000000000011000001000001100110100000001
000010010000010001000010000001000000110011000000000000
000011110000000000000110010101100000010110100110000000
000010110000000000000010000000100000010110100000000000
010000010000000000000000000001000000111001110000000000
100000010000000000000000000000001000111001110010000000

.logic_tile 9 26
000001000000000000000011100011011000101000000010100000
000000000000000001000010110000000000101000000000000000
101000000000000011100000010001100001001001000000000000
100000000000000000000010000000101101001001000000000000
010000000000000000000111001001001011010111100000000000
010001000000001111000100001011101100000111010000000000
000001000000001011100000001000011001100000000000000000
000000100000100001100000001011011000010000000000000000
000000011111010001100110010011000000101001010000000000
000000010111100000000010111101100000000000000000000010
000000010000001000000010000001000000000000000100000000
000000010000001011000010000000000000000001000000100000
000000011000000000000010000000000000000110000000000000
000000010000000000000010001011001111001001000000000000
010000010000000000000010100101111111111100000000000000
100010110000000000000100001111011010101100000000000000

.logic_tile 10 26
000000001100000101110000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
000001000001011101100000010000001010100000000000000000
000010000000000011000010100101001001010000000000000101
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010011110000000000110100011101011110111110100000000
000001010000000000000110011011011111010111110000000010
000011110110000101100000000000000000000000000000000000
000011110000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000010000000000000000000000000000000000
010000010000100000000010100001011010011111110000000100
110000110000010000000000001011111000011111100011000100

.logic_tile 11 26
000000001000100000000010100000000000000000000000000000
000000000001011111000100000000000000000000000000000000
101000000000000000000110010000000000000000000000000000
100000000000000111000010000000000000000000000000000000
010000000001010000000011100111000000000000000100000000
110000000000100000000100001011100000111111110010000000
000000001011010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010110000000000010000000000000000000000000000000
000000010000000111100000000111111001010111100000000000
000000010000010000000000001001101100001011100000000000
000000010111000000000000001000000000011001100100000000
000000010000100000000010001001001000100110010000000010
010000010000000000000011101000000000011001100100000000
000000010000000000000000001001001101100110010000000001

.logic_tile 12 26
000000000000000000000110110000000000000000000000000000
000010100000000000000111100000000000000000000000000000
101000000000000000000000000000000001000000100100000010
100001000000000000000000000000001011000000000000000000
010000001110000000000000000001000000000000000100000010
010010100001010000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011110011000000000010000000000010
000000010000000001000000000000000000000000000000000000
000000010001010000100000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000010000000000000000000000000000000
001000010000000000000000010000001110000100000100000100
000000010000010000000011100000010000000000000000000000
000000010001000000000000000011100000000000000100000010
000000010000000000000000000000100000000001000000000000

.logic_tile 13 26
000010100000001111100010110001011000000000010000000000
000000000000001111100011101011101010010000100010000000
101000000000000111100011110000000000000000100100000000
100000000000000000000111100000001101000000000000000000
110000000000010011100010100001101101000110100000000000
110000000000000000000100001101101001001111110000000000
000000000000001111000111011101101110101000000000100000
000000000000000111100011000101100000111101010000000000
000001011000010101100111010001011110101000000000000000
000000010000100000000010000000000000101000000000000000
000000010001011000000000000001011111000110100001000000
000000010000100011000000000111011000001111110000000000
000000010000100001100011100000000000000000100100000000
000001011101000011000000000000001001000000000000100000
000000010000001000000111001101111101010100000000000000
000001010000000111000011111101001111100100000000000000

.logic_tile 14 26
000000000000001000000000010000011100101000000000000000
000000000000000001000010001111010000010100000000000000
101001000000011000000110001000001111111001010100000101
100100000000100101010000000101001100110110100000000100
000000000001010001100011101000001110111000100100000001
000010100000101101000100000001001001110100010000000000
000000000100011000000010100001000000000000000100000001
000000001110100001000000000000000000000001000000000000
000000010000100001100000000111111101001001010000000000
000000010001011111100000000101011100010110100000000000
000000010000001011100011100011001110010111100000000000
000010011111010111000000000101011100001011100001000000
000000010000011011100111000000011001010000110000000000
000000010001011101100000001101011011100000110010000000
010000011000001000000000001000011001110001010100000000
100010011100001101000000001001001110110010100000000010

.logic_tile 15 26
000000000110001000000110001000000000000000000100000000
000000000000000001000000001011000000000010000000000000
101000000000000000000000000111000000000000000100000000
100010001110000000000010100000100000000001000000000000
110010100000110101010000010000011010000100000100000000
010010101100010000000011110000010000000000000000000000
000001000000000000000000000000000000000000100100000000
000010000001010000000010000000001101000000000000000000
000011010000000000000011110011101000000010100000000000
000010110000000000000111110101110000101011110000000001
000001010000000000000010000001011001000110110000000100
000010110001000000000110000000011101000110110000000000
000000010100100000000010000111101010000010100000000000
000000010001000000000100000000110000000010100000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000

.logic_tile 16 26
000000000000001000000000000011001111001001000000000000
000000000000000011000000000011001011000010100000000000
101000001110100000000000000001011100101000000010000000
100000000000000000000000000000010000101000000011000001
110000001101011000000000010011101100000001000000000000
110000000000100001000010000011001110010110000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000011110000011100011100101000001000110000000000001
000000010101000111100010000000101111000110000000000000
000000011111011001100010000000000000000000100100000000
000010110000100101000010000000001101000000000000000000
000000110000001101100010000101000001000110000000000000
000001010000000101000000000000001100000110000001000000
000000011110000000000110100011000000000000000100000000
000000011100000000000000000000100000000001000000000000

.logic_tile 17 26
000010000001010000000110010000001010000100000100000000
000000000000001001000010010000010000000000000000000000
101000000000001101000010100001100000000000000100000000
100000000000011001100100000000000000000001000000000000
110001000110000000000110111000011100000000010001000000
010010000010000000000011010111011100000000100001100100
000010000000100001100111000000011010000100000100000000
000010000000001101100100000000010000000000000000000000
000000111010000000000000010111111011000000100000000000
000001010000000001000011010001101100100000110000000000
000000010000000000000010001011101001000000010000000000
000000010100000001000000001001011111001001010001000000
000001010000000111000000000111101000001001000000000000
000010010000000000000000000111111011000010100000000000
000000010100000011100000011011111011000001010000000000
000000010000000000000011001111001000001001000000000000

.logic_tile 18 26
000001000000000000000010100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000011000000000001000001100001000000000000001
100010000001100111000000000101001001000100000011000101
110000001010000101000000000000000000000000000100000000
010000000000000000000000000101000000000010000000000000
000000000000101000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000011010000000000000010000000000000000000000000000
000000010000001001000011000000000000000000000000000000
000000010000000000000000000000011000000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000001001110000000000000000000000000000000
000010111100000111000000000000000000000000
101001000000001000000000010011100000000000
100000010000001011000011100000000000100000
110001001110001000000000000000000000000000
010000101110001111000000000011000000000000
000000000000001000000111000001100000100000
000000000000001111000100000101000000000100
000000010000100011100000010000000000000000
000000110000011001000011101111000000000000
000000010001100000000000000001000000000011
000000010000010001000000000011000000010000
000000010000000000000111001000000000000000
000000010001000000000000001001000000000000
110001010001000101000000001101100000000001
110000010000100000000000000101100000010000

.logic_tile 20 26
000000000000101111100010111111011000011111110100000000
000010100000001111100111101001111001111111110000100000
101000000000000111100010010000011100011111110100000000
100000000000000000000111110111011000101111110000000010
000000000000100011000111100101000000101001010000000000
000000000001011111100111110001100000111111110000100000
000000000000001111100000010101000001011111100100100000
000000000000000111100011100011101000111111110000000000
000001010000000111100000010000011100111101010000000000
000010010110000000100010001011010000111110100000000000
000000010000000000000110111111000000100000010000000000
000000010000101111000011100101101001000000000000000000
000010010110000000000010011000011010101000000000000000
000000011010001111000111111111010000010100000000000000
010000010000000000000010000101011100011111110100000000
110000010000000000000000000000001010011111110001000000

.logic_tile 21 26
000000000000000000000000001000001010101000000000000000
000000000000000000000000001101010000010100000000000000
001000000100000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100000000000011000001010010101010100000000
000000000000010000000010001101010000101010100000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000010000000011100000001101000000000000000000000000
000000110000000000100000001101100000010110100000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001001000000000000100000
000011011110000000000010100000000000000000000000000000
000011010000000000000100000000000000000000000000000000
010000011000000000000000001111000000110110110000000000
100000010000000000000000001101101100101001010000100000

.logic_tile 22 26
000000000000000000010010110001001010101000000000000000
000000001110000000000111000000110000101000000000000000
101000000000000111000000000000000000000000100100000001
100100000000000000010000000000001111000000000000000000
010000000000001000000010001000000001001001000000000001
110000000000000001000010110011001010000110000000000000
000000000001010011100110000101100000000000000000100000
000010000000010000000000000011101010100000010000000001
000000010000000001100000011101000000111111110000000000
000000010000000000000011011101001110110000110000000000
000000010000000001100000000111011010101011010000000000
000000010000000101000000001101011001101001010000000100
000000010000000001100000010011111000110001110000000010
000000010000000000000010001011001001110110110001000000
010000010000001000000000001101111101001111000100000000
100010010000000001000010001111001110101111000000000000

.logic_tile 23 26
000000000000110000000000011000001010000010100100000000
000000000001110000000010001111010000000001010000000000
101000000000000111000110110000001101100111110000000000
100000000000000111100010011011001000011011110000000000
010010100000101101100111001011111111010100000000000000
110001000000010001000110010101101001000100000000000000
000000000001110101000010100001011100001001010000000000
000000000000000000100010100111101100101001010000000000
000000010000000111100111111101011010101011110100000000
000000011010000001000110100001110000000010100000000000
000010010000000000000110010011111010101110010100000000
000000010000001101000010000101111011011110100000100000
000000010001001000000010101000011110010000110000000000
000000010000101111000110110101011101100000110000000000
110010110000001001000010011111001010000000100000000000
110000010000000101100010101001101111000000000000000110

.logic_tile 24 26
000010100000001001100010111001011001110011000100000000
000001000000000001000111100101001001001100110000000000
101000000000000101000000001111001100110011000000000000
100000000000000101000010101111001001001100110000000000
010000100000001101100000001101011111001011100000000000
010001000000000001000000000011001111010111100000000000
000000000000000111000111100011001010111100000100000000
000000000000000000000010001001000000000011110000000000
000000010000000101000111101111111011010111100000000000
000000010000000001100100000001011111000111010000000000
000010110000001000000110001000000000111001110000000001
000000010000000011000000001011001100110110110010100001
000000010000000001000000001111001100001110010100000000
000000010000000000000010001001111000110001100000100000
110000010000000001000010100000011011111100110000000111
110000010000001101000110000000011110111100110000000010

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000011000110
000000010000000000000000000000000000000000000010100011
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000011100011100001001001010111100000000000
000000000000001101100000001111011001001011100000000000
101000000000000000000000010001000000000000000100000000
100000000000000000000010000000000000000001000000000000
110000100000000000000000001011011101000010000000000000
010001000010000000000000001111011011000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000010000000001000000000000000001000000100110000000
000000010000000000000011100000001101000000000000000000
000000010000000000000010000000000000000000000100000000
000000010000000000000010100011000000000010000000000000
000000010000000000000111000000011100000100000100000000
000000010110000001000000000000010000000000000000000000
010010010000000000000010100000011110000100000100000000
100001010000000000000000000000010000000000000000000000

.logic_tile 3 27
000000000000000001000000010001011011010111100010000000
000000000000000000100011111101011000001011100000000000
101000000000000111000011110001100001010110100000000000
100000000000001111100011010111101100100110010000000000
010000000000000101100110110101111000010111100000100000
010000000000001111000011100011011101000111010000000000
000000000000000001100110100000011100000100000100000000
000000000000000111000011110000010000000000000000000000
000000010110001000000010000101011011010111100000000000
000001010000000111000011111111011001001011100000000000
000000010000000001100000010101101110000110100000000000
000000010000000000100011111011101011001111110000000000
000000010000001001000110001001111110010111100000000001
000000010000000101000000001111011010001011100000000000
010000010000001011100111001101111111000000010000000001
100000010000000001100010001111001110100000010000000000

.logic_tile 4 27
000010000000000000000000000011101000001100111000000000
000001000010000000000011000000101001110011000000010000
000000000000000000000111100101101000001100111000000000
000000000000000000000000000000001011110011000000100000
000000000000000111000000000101001000001100111000100000
000000000000000000100011000000101010110011000000000000
000000000000001001000000000001001001001100111000000000
000000000000001111000000000000101010110011000010000000
000000010001000000000000000101001001001100111000000000
000000010000000000000000000000101111110011000000000000
000000010000000000000010100001001001001100111000000000
000000010000000000000100000000101001110011000010000000
000000010000000000000000010111001000001100111000000000
000010110000000000000011000000101001110011000000100000
000000010000101000000110100001001001001100111000000000
000000010000010101000000000000101110110011000000000000

.logic_tile 5 27
000001000001000111100111001000011001010011100000000000
000000101000100000100100000001001101100011010000000000
101000000000101011100010010101001010111100010100000000
100000000001000101100111000101101001101100000001000000
000000000000001001100010001101100001010110100000000000
000000000000001111000010111101101101100110010000000000
000000000000000111000110110111111010010111100000000000
000000000000000000000011010001101011001011100000000000
000000110000001000000110000111101110000001010100000100
000001010010001111000000000111110000101011110000000000
000000110000000000000010100001101111001101010100000000
000001010000010000000110010000101101001101010000000000
000000010000001001000000010011000000100000010000000000
000000010000000001000010000000101100100000010000000100
010000010000000000000010011111000000001001000100000000
100000010000000000000011001001001110011111100011000000

.ramb_tile 6 27
000001000000000000000000000000000000000000
000000110010000000000000000000000000000000
101000000000001011100000010101000000000000
100000000000000111100011010000000000000100
110100000000000111100110101000000000000000
010100000000100000100100001111000000000000
000010100001010111100011101101100000000000
000001000000100000100100000001100000001000
000000010000000000000111101000000000000000
000000010000000000000011110101000000000000
000000010010010000000000001101000000000010
000000010000100000000000000111100000000000
000000110001000000000000001000000000000000
000000010000000000000000001001000000000000
010000010000000001000011100111100000010000
010000110000000001100100001011000000000000

.logic_tile 7 27
000000000000000000000110000111000000111001110110100101
000000000000000000000100000000001100111001110000100000
101000000000000000000111001101000001101001010000000001
100010000001011001000000000011101001110110110000000100
000000000000000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000010101101000010100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000011000001000000000001101101011010111100000000000
000000010000000001000011101111011010001011100000000001
000000010000000101100111100000000000000000100000000000
000010010000000000100100000000001001000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
010000010000000000000010100101101101001110100000000000
010010010000000000000100000000111101001110100010000000

.logic_tile 8 27
000010100000000001100000001001011101001001010010000000
000001000000000001000000001001001010101001010010100000
101000001000000111000110010000000001000000100100000000
100000000001010000000111010000001111000000000000000000
000000000000000000000000000111100000111001110000000000
000000000011010000000000000000101000111001110000000000
000010101110100111000000001001111011010110100000100000
000001000000000000000000001001101100101001000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000001000000001001111111100000000000000000
000000010000010000000000000011111000000000000000000001
000000010000000000000110000000000000111001110000000010
000000010000100000000000001111001000110110110000000000
010000010000100000000111011101111001111111110100000001
100000010001000000000010100011011001111011110000000000

.logic_tile 9 27
000000000000100000000010110000000000000000000101000000
000000001001010000000010100111000000000010000000100000
101000000110000000000000010000000000000000000000000000
100000000001010000000011000000000000000000000000000000
010000001100000000000000011101000001101001010010000000
010000000000000000000010011011101001110110110000000001
000000001010000001000000000000000000000000000100000101
000000000000000000000000000111000000000010000000000000
000000010000000001000000000000011110000100000100000000
000000011000000000000010000000010000000000000010000000
000000010000100000000000000000000000000000000100000000
000000010001010000000010001111000000000010000001100000
000000010000000011000000011000001000100000000000000000
000000010000000001000011000101011101010000000000000000
010000010000000000000000000000000000000000000100000000
100000011100000000000010000011000000000010000011000000

.logic_tile 10 27
001000000000000000010000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000000000000000000000000100110000000
100001000000000000000000000000001101000000000010000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100110000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000001010000100001000110100000000000000000000000000000
000010010001000000000100000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000000010000000000000000000011011010111101010000000000
000000010000000000010000001001010000111100000001000100
010001010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000100110000111100110100000000000000000100100000000
000100000000000000100100000000001010000000000010000100
101000100000001000000000000000000001000000100100100000
100001000000001111000000000000001011000000000000000000
010010100000000111100111000011100000000000000100100000
110001000001000000000000000000000000000001000000000000
000000000000000000000111010000011110000100000110000000
000000000000000000000011100000010000000000000000000000
000100010010000000000000000000000001000000100110000000
000100010000000000000000000000001000000000000000000000
000100010000000001000110000000000000000000000100000000
000110010000000000000000000001000000000010000000000101
000000010110000000000000010011101111111000110000000010
000000010000000000000010010000111110111000110000100000
010000010000000101100011000101100000000000000000000101
100000010100000000100000001001100000101001010001100000

.logic_tile 12 27
000000001010000000010000001101111110010111110100000000
000000000000000000000000001101010000111111110000000100
101000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000100000001100000000000000000000000000000000000
000011010000000000000000000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000010000000000000000000000000000
110000010000000000000010100000000000000000000000000000

.logic_tile 13 27
000000000000000000000111001001000000111001110000000000
000010100000000000000100000011101011101111010000100000
101000000000001111000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000000000100001000111100000000000000000000110000000
010001000000011111100000000101000000000010000000000000
000010000000000111000000001000000000000000000110000000
000001000000100001100000000101000000000010000000000000
000010110000010000000010000000011000000100000100000100
000001010100100011000010000000000000000000000000000100
000000010000000000000000000000000000000000100110000000
000010110000000001000000000000001101000000000000100000
000000010000000000000000011101001111010111100000000000
000000010000000000000010000101011000000111010000000000
010010011000000000000000000011000000000000000110000000
100001011100000000000000000000000000000001000010000000

.logic_tile 14 27
000000000000010000000111100000011100000100000100000000
000000000000100101000100000000010000000000000000000010
101000000110010000000000000011111111000010000010000000
100000000000100000000000001011011111000000000000000010
110000000001010000000010001111101101010000000000000000
010000000000100000000100000011111111000000000000000010
000011000010110011100010100000001110000100000100000000
000001000000110001100110110000010000000000000001000010
000000110000000000000010100101111110010011100000000000
000000010001000000000111110000101011010011100000100000
000010010000000000000011000001011010111101010010000000
000001011010001101000000000000000000111101010000100000
000011010000000000000110101000001000010011100000000000
000010010000000000000100001101011011100011010000000100
010000011010011000000010100000000001000000100100000000
100010010000100101000110110000001010000000000000000011

.logic_tile 15 27
000010000110000000000000010000000000000000000000000000
000001000001000000000011100000000000000000000000000000
101000000000000000000010101000011000000001010010000000
100000000000000000000110111001010000000010100000000000
010000000110100001100000000000000000000000000000000000
010000000001000000100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000011110000000000000000000000000000000100100000000
000100010000000000000011110000001101000000000000000000
000000010000000101000000000000000001000000100100000000
000000010000000000100000000000001011000000000000000000
000001010011010000000000001011111000010110100000000000
000010010001110000000000000111010000010101010010000000
000000010000000001100000000101000000000000000110000000
000010010000000000000000000000000000000001000000000000

.logic_tile 16 27
000011101000000101100111010000000000000000000100000000
000011001100001101000110011001000000000010000000000000
101000000000001000000000001001100000010110100000000000
100000000000000001000000000011000000000000000000000001
110000000000001101000000010000000000000000100100000000
010000000000001111000010000000001010000000000000000000
000000000000000001000111000000000000000000000100000000
000000000000000111100000001001000000000010000000000000
000000011010010000000110011001001111000001000000000000
000000010000100000000011010101011100100001010000000000
000000010000000001100000001001011100001000000000000000
000000010000001101000000000111001011001001010000000000
000010110000100001000000010011011010000001000000000000
000000010001000000000010100001101110010110000000000000
000000010000000000000110100111111010000000000000000101
000000010000000101000100000101110000101000000001100000

.logic_tile 17 27
000000100000000000000010110000001000000010100000000000
000000001110000000000111001111010000000001010000000100
101000000000000011100000000000000000000000000100000000
100000000000010000100000001011000000000010000000000000
010000000000000001100010000011000000000000000100000000
110000000000000001000100000000000000000001000000000000
000000000000010111000000010101011111000000010000000000
000010000000000000000011111111011000000110100000000000
000000110000000001100010000000000001000000100100000000
000001011000000000100000000000001010000000000000000000
000000010001000000000000000000000000000000100100000000
000000010000100000000000000000001010000000000000000000
000000010000000000000110010000000000000000100100000000
000000010000000000000011110000001001000000000000000010
000001010110000000000011100000000001000000100100000000
000010010000000000000000000000001011000000000000000000

.logic_tile 18 27
000000000000000000000000010011100000000000001000000000
000000001110000000000011010000100000000000000000001000
001000000000000001100000001111011010000001011100000000
100000000001001101000000000101010000010100000000000000
010000000000000000000110001000001000001000011100000000
010000000001010000000000000001001101000100100000000000
000001000000100000000110001101001000000001011100000000
000000000000001101000000000101100000010100000000000000
000000010000000000000000011111101000000001011100000000
000000010000000000000010000001000000010100000000000000
000001010000000000000110001000001001001000011100000000
000000010000100000000000000101001000000100100000000000
000000010000000001100000000000001000111100001000000000
000000011010000000000000000000000000111100000000000010
010000011010101000000000001001100000000000000100000000
100000011010000001000000001011000000101001010000000000

.ramb_tile 19 27
000000000000011000000111101000000000000000
000000011110100011000100001011000000000000
101000000000000111100111010000000000000000
100000000000000000000111101001000000000000
110010100001010011100000001000000000000000
010001000000100000100010001101000000000000
000000000000001000000010001000000000000000
000000000100000011000000001001000000000000
000100010000000000000010000000000000000000
000100011110000000000010000101000000000100
000001010001010000000000001000000001000000
000000010000000000000011100001001010000000
000000010000100000000000001000000000000000
000000011111000000000000001001001000000000
110000010000000101100000000000000000000000
110000010000000000000000001011001011000000

.logic_tile 20 27
000000000000000000000000000000000001000000100100000000
000000001110000000000000000000001101000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000100000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000010000011100111
000000010000000000000010000000000000000000000001100110
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000011010000000000000000000000000000000000000000000

.logic_tile 21 27
000000001110000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
001000000000000000000000000001000000011001100100000000
100000000000000000000000000000001100011001100000000000
000000000000000000000110100111111110100000000000000000
000000000000000000000010110000101011100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001100000010011101100010101010100000000
000000010000000000000010001001100000000011110000000000
000000010000000001100110000000011110000100000100000000
000010110000000000100000000000010000000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000011111000001100001101000000000000
100000010000001101000010010011011011001110000000000000

.logic_tile 22 27
000000000000010001100110001101101010101000000000000000
000000000000100000000000000011010000000000000000000000
101001000000000000000010100011001011111111110000000000
100100000000000000000000001001101001111110000000000000
110000000000010101000110001000000000110110110100000000
110000000000100000000010000111001010111001110000000000
000001000000001000000010001101100000101111010100000000
000000000000000111000000000111101000001111000000000000
000000010000000000000000010001011000000100000000000001
000000010000000000000010000101111101000000000010000000
000000010000001000000000000011011111110101010000000000
000010010000000001000010101101111010010101010000000000
000000010000000000000011010001001111010000000000000000
000000010000000000000010000101111101000000010000000000
010000010000001001100110001101101010010100000000000000
100000010000000101000000001001111111100000000000000000

.logic_tile 23 27
000000000000000000000110110011011001100000000000000000
000000000000000000000010100000011000100000000000000000
101000000000001000000011100001111000010100000000000000
100000000000000101000110110000100000010100000000000010
110000000000001000000010100111100000101111010100000000
110000000000000001000000000111101011001001000000000101
000000000000000000000111110011101111110011110100000000
000000000000000101000111000101001010110010100000000000
000000011010000111000110001101101000000100000000000000
000000010000000000100000001111111001000000000001000010
000000010000001000000000000001011111000000000000000000
000000010000000101000000001001111011001000000000100010
000000010000000101000110100011000001101111010100000000
000000010000000000000100000111101011001001000000000000
110000010000000001000110011111101000000000000000000001
110000010000000000000110001101111001000000010000100000

.logic_tile 24 27
000000000000001000000010101001011101010111100000000000
000000000000000001000000000001101011001011100000000000
101000000000001101100110011001011011000001000000000000
100000000000000101000011010001001001001001000001000000
110000000000010000000110001101111011000110100000000000
110000000000100000000000000001011011001111110000000000
000000000000001001100110101000000000000000000100100000
000000000000001011000011101101000000000010000000000000
000000010000001000000000000111011000000001010000000000
000000010000000111000000001101100000101001010000000000
000000010000000011100000000000000000000000000100000000
000000010100000000000000001001000000000010000000000010
000000010000000000000011110000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110000010000000011000000000011011001100000000000000000
110000010000000001000000000000011110100000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110000001000
000000010001110000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000010000111000000110000110000001000
000000000000000000000110001001000000110000110000000000
000000000000000111100000010001100000110000110000001000
000000000000001001100011101001100000110000110000000000
000000010000000000000000001111100000110000110000001000
000000010000001001000000001001100000110000110000000000
000000010000000000000000000001100000110000110000001000
000000010000000000000010000000000000110000110000000000
000000000000000000000000000101000000110000110000001001
000000000000000000000010010111000000110000110000000000
000000000000000000000110101011100000110000110000001001
000000000000001001000000001011000000110000110000000000
000000000000000101100110100101100000110000110000001001
000000000000000101000000001111100000110000110000000000
000000000000000000000000001011000000110000110000001000
000000000000000000000010010001100000110000110000000000

.logic_tile 1 28
000000000000000011000110100001000000000000000100000000
000000000000000000100110110000000000000001000001000000
101000000000000000000000000000000001000000100100000001
100000000000001101000000000000001101000000000000000000
010000000000000000000010001111101100010111100000000000
110000000000000000000000000001001111001011100000100000
000000000000000001000110100000000000000000100100000000
000000000000000000000100000000001001000000000000000000
000110000000001111100000000011011110000110100000000000
000100000000000001000010011011001100001111110000100000
000000000000000000000111001001011110010111100000000000
000000000000000000000000000111111100001011100000000010
000000000000000000000110000111111111111000110000000000
000000000000000000000000000000011010111000110001000000
010000000000000000000110010101100000000000000100000000
100000000000001111000010100000100000000001000000000000

.logic_tile 2 28
000000000000000111100000010001000000010000100100000000
000000000000000000010010001001001011111001110010000000
101000000000000000000011100000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000010100000000011100010111000011000010011100000000000
000001000000000000000110110001011111100011010000000000
000000000000000000000000010011100001100000010100000000
000000000000000000000010000000001011100000010001000000
000000000000000000000000001111001011000010000000000000
000000001000000001000000001011011110000000000000100000
000000000000000000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000001000000010000000000000010000100000000000
000000000000000001000000000101001100100000010000000000
010100000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000001101000011101011101000010110100000000000
000000000000000011000000000111010000010101010000000000
101000000000001101000000001000011000001101010100000000
100000001110001111100000001101001110001110100010000000
000000000000001000000011101000001010111001010000000000
000000000000100001000010000101011000110110100000000000
000000001010000111100000001101001100010111110000000000
000000000000000000100010011011100000000001010000000000
000010000000001000000110000001001110010111110001000000
000000000000000101000000001111110000000001010000000000
000000000000000101100010000001111100010100000100000000
000000000000000000000110010101010000111101010010000000
000000000000000000000010111011011110010100000100000000
000000000000000101000010100001110000111110100000000000
010000000000000101000000000000011001010100110100000000
100010100000000000000010110001001000101000110000000000

.logic_tile 4 28
000000000000000111100000000101101001001100111000000000
000000000000000000000000000000001001110011000000010000
000000000000001001100000010101001001001100111000000000
000000000000001011100010100000001010110011000000000000
001000000000000101100111100001001001001100111000000000
000000000000000000000011000000001000110011000000000000
000100000000001101100000000001101000001100111000000000
000000000000001011000000000000001011110011000000000000
000000100000000000000000000101101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000001010000000010100101101001001100111000000000
000000000000100000000000000000001010110011000000000000
000000000000000000000000000111001001001100111010000000
000000000000001111000000000000001000110011000000000000
000000000000000000000111001111101001000111010000000000
000000000000000000000000000001101101101110000000000000

.logic_tile 5 28
000000000000000001000000010111000000000000000100000000
000001000000001101100011100000100000000001000000100000
101000000000001000000000010000001100000100000100000000
100000000000001111000011000000010000000000000000100000
110000100000010000000000010011100000000000000100000000
110000000000001111000011000000100000000001000000000000
000010100000001101000010110001000001011111100000000000
000001000000000101000111110001001010000110000010000000
000000001100000001000000011000000000000000000100000001
000000000000000000000011100101000000000010000000000000
000100000000000000000010001101111000000010000000000000
000100000000000000000000001101001111000000000001000000
000000000000000000000010001011001010000110100000000000
000000000000000000000011111101011001001111110000000010
010100000000000000010000000001011000010111100000000000
100100000000000000000000001101011010000111010000000100

.ramt_tile 6 28
000000000000000000000010000000000000000000
000001010000000000000000000000000000000000
101000000000000000000000010011000000000010
100000010000001001000011100000000000000000
110000100000000111100011101000000000000000
010000000000000000100100001001000000000000
000000000000001001100000001101000000000000
000000000000000111100000000101100000001000
001000000001000000000000011000000000000000
000000000000100111000011100101000000000000
000000000000000000000000000011100000000000
000000000001000001000000001001000000000001
000000000000000000000000000000000000000000
000000000000100000000000000101000000000000
110000000001011111000000001001100000000000
110010000000100011000000000111000000000000

.logic_tile 7 28
000000000000000111100000001000000000000000000100100000
000000000000000111100011000101000000000010000000000000
101000000010000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
010000000000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000001

.logic_tile 8 28
000000000000000000000110000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000001000000001100110000111011010001100111100000000
100000000000000000000000000000010000110011000001000000
110000000000000000000000000111001000001100111110000000
110000000000000000000000000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000001
000000000000000000000000000111101000001100111110000000
000000000000000000000000000000000000110011000000000000
000001000000000000000000000000001001001100110100000100
000000000000000000000000000000001000110011000000000000
000000000000000001100011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000010001000000000000101100000010110100100000100
100000100001000001000000000000100000010110100000000000

.logic_tile 9 28
000000000000001000000011100001000000000000000110000000
000000000000000111000000000000100000000001000000000001
101000000100000000000111000000011000000100000100100100
100000000000000000000110010000010000000000000000000000
110000000000000000000010001000000000000000000100100001
110010100000000001000000000101000000000010000000000000
000001000010000001000000000101011100101001010000000000
000000000000000000000000000011100000111101010000000000
000000100000000001000000000111100000000000000100000000
000000100000000000000000000000100000000001000000100000
000000000000000000000000000000000001000000100100100000
000000000000000001000000000000001001000000000000000000
000000000000000000000110000000000000000000000100000010
000000000000000000000000000001000000000010000000100000
010000000000000000000000010000000000000000100100000000
100000000000000000000010110000001010000000000001000010

.logic_tile 10 28
000000000000001000000000000000001110000100000100000000
000000000000000001000011000000000000000000000001000000
101000000000001011100111000000000001000000100100100000
100100000000000101000000000000001000000000000000100000
110100000000000011000110001001111111000110100010000000
010100000000000000100000001101111100001111110000000000
000000000010100101100110000101000000000000000100000000
000010000000000000000000000000000000000001000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001001101011000110100010000000
000000000000011101000000001111011001001111110000000000
000000000000000000000000000001111111000110100010000000
000000000000000001000000000001111010001111110000000000
010000000000000000000000000000001000000100000100000000
100000000000000000000011000000010000000000000001000000

.logic_tile 11 28
000000000001000000000110100001000000000000000100000000
000000000000101101010100000000100000000001000000000100
101000000000000101000110001000001011100000000001000000
100000000000000000100000001001001011010000000000000000
110000000001010101000010100000000000000000000000000000
110000000000101001100110110000000000000000000000000000
000000000000000011100000000011011010111001010000000000
000000000001010000100010110000101010111001010000000000
000001001110000000000000011101011101000110100000000001
000010100000000000000010111111101110001111110000000000
000000000000000101000000000011100000000000000100000000
000100000000000011100000000000000000000001000000100001
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100011101001001010000001000000000000
100000000000000000100000000001011011000000000000000000

.logic_tile 12 28
000000000000000001100000010000000000000000000100000000
000000000001000000000011111011000000000010000010100000
101000001000000000000111001000000000000000000100000000
100100000000000000000100001101000000000010000001000000
010000001000010000000000000000000001000000100100000000
010000000000100000000000000000001010000000000001000000
000000000000000011000111000011111110000110100000000000
000000000000000000100011001011011000001111110010000000
000000000000011000000111000011100000000000000110000000
000100000000101101000111110000000000000001000010000000
000000000000001001000000000111011110010111100000000000
000000000000001001100000001111011101001011100010000000
000000000000000001100000010000011001110000000000000010
000000000000000000100010000000011011110000000000000000
010000000000100000000110000011000000000000000100000000
100000100000000000000100000000000000000001000000100000

.logic_tile 13 28
000000000000000000000000010111100000000000001000000000
000000000001010000000010000000000000000000000000001000
101010000000000000010000010101111101001100111000000000
100001000000000000000010000000101101110011000000000000
010000000000000000000111100011101001001100111000000000
110000101001010000000000000000101001110011000000000000
000000000000000001100110010111001001101010010100000000
000000001100000000000011101011101011011010100000000000
000000100000000001100110110000011110000011110100000000
000000000000000000000010100000000000000011110000000000
000010000000101000000010000011111010001100110000000000
000101000000000001000100000000010000110011000000000000
000000000001100000000110000101100000111001110100000000
000000000001010000000000001011101001010000100000000000
110000000000001001000000000000011011111001000100000000
110000000000000001000000000011001011110110000000000000

.logic_tile 14 28
000000000000000000000011100101100000000000001000000000
000000000000000000010100000000000000000000000000001000
101000000000100000000110110000000001000000001000000000
100000000000000000000010100000001001000000000000000000
110000000001000000000110100000001001001100111000000000
010000001110000001000000000000001001110011000000000000
000000000000001111000000000101001000001100110000000000
000000000000000101000000000000100000110011000000000000
000010100000000000000000001101000000101001010001000000
000001000010000000000010000101000000111111110000000000
000000000000000000000111000000000000000000100100000000
000100000000000000000000000000001001000000000000000000
000000100000000000000000010011100000000000000100000000
000000000000100000000011010000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000

.logic_tile 15 28
000000000000000101000110010001100000000000001000000000
000100000001010000000010000000100000000000000000001000
101000100000001000010110010001100000000000001000000000
100001000000000001000010000000100000000000000000000000
010000000000100000000110100111101000001100111000000000
110000000000000000000100000000000000110011000000000000
000000000000000011100000000001101000001100110110000000
000000000000000000100000000001001001001100010000000010
000000000000000000000000000001011110110000100110000010
000000000000000000000000001111001001110000110010000110
000000000000000001100000001000011000001100110000000000
000000000000000000000000001001010000110011000000000000
000000000000000000000110001001011100111100000110000001
000000000010000000000000000001001111011100000000000010
010001000000001000000000000000000001001111000110000101
110010000000000001000000000000001001001111000000100110

.logic_tile 16 28
000010000110000001100000001000000001000110000000000001
000001000001001101000011101001001011001001000000100000
101000000110001000000000010011101011000000010000000000
100000000000000101000010100011101010000110100000000000
010000001000000101000000001000001100000010100000000000
010000000000000101100000000111010000000001010001000000
000001000000001000000110110001011001000001000000000000
000000000000000101000011110011001110010110000000000000
000000000000001001100110000101100000000000000100000000
000000100000000001100000000000100000000001000000000000
000000000000000000000110110111100000010110100010000000
000000000000000001000010000001100000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000100010000000000000000001100000000000000000000
000000000000001101100110000011011001000001000000000000
000010000000000001000000000101001101101001000000000000

.logic_tile 17 28
000010000000000000000111010000000000000000100100000000
000001000000001101000111010000001101000000000000000000
101000000000000000000111000000000000000000000000000000
100000000000001101000100000000000000000000000000000000
010000000000101000000000000001100000000000000100100000
010000000000010101000000000000100000000001000000000000
000000000000001000000000011001001100010000100000000000
000000000000001011000010001101001010010000010000000000
000010100000101000000000000000001000000100000100000000
000001000000010111000010000000010000000000000000000000
000000000000000000000000000001101100000001000000000000
000100000000000000000000000101001110010110000000000000
000000000000001000000000001000000000000000000100000000
000000001011010001000000000111000000000010000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 18 28
000000000000000101000110000101100001001111000100000000
000000000000001101100000000001101010000110000000000000
001001000000000000000010110000011000110010110000000000
100010000000000000000110000111011001110001110000000000
000000000000001111100000001111001000000000000010000000
000000000000000111100000001001010000000001010000000000
000000001010001101000111000011011010101000000100000000
000010000000000001100010110011000000000000000000000000
000000000000001001100000000001000000000000000100000000
000100000000001011000000000000000000000001000000000010
000000000000000000000000001101011010111101000000000100
000000000000000000000000000101011010111101010000000000
000000000000001000000000000101111110110100000100000000
000000000000000001000000000000111000110100000000000000
010000000000000000000000011000000000000000000100000000
100000000000000000000011011001000000000010000010000000

.ramt_tile 19 28
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000001000001100000000000000000000000
000000000000100000100000000000000000000000
000001000000000000000000000000000000000000
000010101000000000000000000000000000000001
000010100000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000010000000000000000000
000000100000000000000100000000000000000000
010000000000100000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000101000001100000010100100000
000000000000000101000000001101001000110000110011000000
001000000000001000000000011000011100101010100110100001
100000000000001111000011101111010000010101010000000000
110001000000001000000111100000011011111100110000000000
010000100000000001000100000000001001111100110000000000
000000000000000000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000000000000000000011000000000000110000100000000
000000000000000000000010001011001000001001000000000010
000000100000000000000000010000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000100111000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 21 28
000000000000000101000000001000000000000000000100000000
000000000000000000000010111001000000000010000000000000
101000000000000001100000011011011101110011000000100000
100000000000000000000010001011011000000000000000000000
000010100010000101000000000001011010010001000000000000
000001000100000000100000001001001010001000100000000000
000000001100000000000000000000001100000100000100100000
000000000000000101000000000000010000000000000000000000
000000001010001000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000010100000011110000100000100000000
000000000000100000000010100000010000000000000000000000
000000000001010000000000000101100000000000000100000000
000000000000100000000000000000000000000001000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 22 28
000000000000000111110000000000000000000000000000000000
000000000000000101110000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
000000000000000000000000001101000001000000000000000000
000000000000001101000000000101001110010000100000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000111111100010100000000000000
000000000000000000000000000000110000010100000000100000
000000000000000000000010011001011101000110100000000000
000000000000000000000010001101011101000000000000100000
000000001110000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000011100000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000010000000001110110110000100100
000000000000000000000010101001001100111001110000000100
101000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000100000000000001000000000010110100110000000
000000000000010000000000000111000000101001010000000000
000000000000000111000000000000000000000000000000000000
000010000000001101100000000000000000000000000000000000
000001000000000101100000000000001100000011000000000000
000010100000000000000000000000001001000011000000000000
000000000000000000000011111101100001011001100100000000
000000000000000101000111001011001001101001010011000000
000000000000000101000000000111111011010110100000000000
000000000000000000000000000111001101001001010000000000
010000001000001111100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000001100000010100000000
000000000000000000000000000111001010010000100000000000
101000000000000000000000001000001110010111110100100100
100000000000001101000000001111000000101011110000000000
010010000000000000000111100011100000101001010100000000
110001000000000000000100000111100000000000000000000000
000000000000000001100000000000001110101000000100000000
000000000000000000000000000111000000010100000000000000
000000000001000000000110010000000000010110100100000000
000000000000100000000010000111000000101001010000000000
000000000000000000000110000111001100101000000100000000
000000000000000000000000000000010000101000000000000000
000000000000001001100000000011000000100000010100000000
000000000000000001000000000000101110100000010000000000
010000000000001000000000011111000000101001010100000000
010000000000000001000010000111000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
101000000000000000000000000000000000110000110000000000
000000010000000111000000000000000000110000110000001000
000000010000000000100000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000010100000001010000100000100000000
000000000000000000000110010000010000000000000000000000
101000000000001101100000010011011001111000110000000001
100000000000001011100010010000011000111000110000000000
010000000000001000000111100000000001000000100100000000
110000000000000001000111100000001100000000000010000000
000000100000001000000000000001000000000000000100000001
000001000000000011000000000000100000000001000000000000
000000000000001000000110010000000000000000100100000000
000000000000000111000011100000001110000000000000000000
000000000000000000000000000011001100010111100000000000
000000000000000001000000001001101010001011100000000010
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001100001100000010000000000
100000000000000000000000001011001010111001110000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000100000000000010110000000000000000000000000000
110000100000000000010000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000100100000000
000000000000000000000010100000001010000000000000000010
000000001110000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000001100000100000100000000
000000001000000000000100000000010000000000000000000010
010010000000000000000000001001111010101001010010000000
100000000000000000000000001101100000111101010000000001

.logic_tile 3 29
000000000000100000000000000101000000000000000110000000
000000000001010000000010100000100000000001000001000000
101000000000000000000000010000001010000100000100000000
100000000000000000000011010000010000000000000001000000
010000000000000000000011110000001110000100000100100000
010000000000000111000011110000000000000000000000000000
000000000000000000000000000011100000000000000110000000
000000000000000000000000000000000000000001000000000000
000001000000000000000000000000001010000100000110000000
000000100000000000000000000000000000000000000000000000
000001000000001000000000000000011000000100000100000000
000010001111001011000000000000010000000000000000000010
000000000000000000000000001000000000000000000100000000
000000000000001011000000000111000000000010000010100000
010000000010000111000010000000011110000100000110000000
100000000000000000100000000000010000000000000000000010

.logic_tile 4 29
000000000000000101000111101001001000010110100000000000
000000000010000000000111000001010000010101010000000000
101000001000001000000111101000000000000000000100000000
100000000000000001000010011001000000000010000001000000
010000000000001000000010000101011110101000000000100000
110000000000001011000000000000000000101000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000011110000001101000000000000000000
000000000000000000000011000011000000000000000100000000
000000000000000000000110010000100000000001000000100000
000000000000000000000000000011001010111000110000000100
000000000000000000000000000000101001111000110001000000
010000000000001000000000000001101000111100010000000001
100000000000000001000000000000111101111100010010100000

.logic_tile 5 29
000000000000000000000000000111000000000000000100000000
000010100000000000000000000000000000000001000000000000
101000000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000000000000111000101100001010110100000000000
110001000000000000000000001111001111100110010000000010
000000000000001000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000010100000010000000000001000000000000000000100000100
000001000000100000000000001011000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000001001000000000000110000000000000000000000000000000
000010001100001011000100000000000000000000000000000000
010000000000000000000010001000000000000000000100000000
100000000000000000000000001011000000000010000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000001110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000000111000000000010000000000010
000000000000000000000111001000000000000000000100000010
000000000000000001000000001111000000000010000000000010
010000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
010011100001000000000010100000000000000000000000000000
110011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000000010000000000000000000000000000
010000000001010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000100000000000000000001101000000000010000000000010
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000111100000001000000100000100000000
000000000000000000000111110000010000000000000010000000
101000000000001000000000000111100000000000000100000100
100000000000000111000000000000000000000001000000000000
010000000000000111100010100011100000000000000100000000
110000000000000111000000000000100000000001000000000000
000000000000100000000000000001000000000000000100000100
000000000000010000000000000000100000000001000000000000
000010100000000000000011000000000000000000100111000000
000001000000000000000000000000001010000000000000000000
000000000000000000000011100000000000000000000100000000
000100000000000000000100001011000000000010000000100000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000000000000
010000000000000001000000000000000000000000100100000110
100000000000000000000000000000001010000000000000000000

.logic_tile 12 29
000000000000000000000010100001100000000000000101000001
000000000000000000000100000000000000000001000000000000
101000000000000111000000000000000001000000100110000001
100000000000001101000000000000001110000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100011110000000000000000000000000000
000000000000001000000000000000000001000000100100000100
000000000000001111000000000000001010000000000000000010
000000001100000000000000001000000000000000000100000010
000000000000000000000000000111000000000010000000000010
000000000000100011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000011000101001000111000100000000000
000000000000000000000000000000111010111000100000000000
000000001110010001000000001001100000101001010000000000
000000000000000001000000000011001011100110010000000000

.logic_tile 13 29
000000000000000000000000001011001111000001000000000000
000010100000000000000011111101011110100001010000000001
101000000000100000000110001000000000000000000100000000
100000000000000000000000001011000000000010000000000000
010000000000000001100000000000001101110001010000000000
010000101110000000000000000101011101110010100000000000
000000000000000000000110110000011111111000100000000000
000000000000000000000010101011011001110100010000000000
000000000000000111000011101011011010000001010000000000
000001000000000000000000000111011111001001000000000010
000010000010000000000010010000000000000000000000000000
000001001110000000000010100000000000000000000000000000
000000000000000001000110010000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000011100110100111000000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 14 29
000000001010100000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
101000001110000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011100000000001000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010010000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000010000000000000000000000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 15 29
000000000000100000000010101011000001000000000000000101
000000000001010000000111111011001100100000010000100000
101000000000101000000000000011111110100000000000000000
100000000000000011000000000000111100100000000000000110
010000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000000000010110000011011001110100000100000
000000000000000000000010001001011011001101010000000000
000000000000000101000000000111111110101000000000000101
000000000001010000000000000000100000101000000000100000
000010100000001000000000000011111110010000000010000000
000000000000000101000010100000111100010000000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001000000000000000110100011111100100000000010000000
000000000000000101000010000000101100100000000000000001

.logic_tile 16 29
000000000000000101000010100001100000000000000100000000
000000000000000000100100000000100000000001000000000000
101000000000100111000011100000001010000100000100000000
100000000100000000000010110000000000000000000000000000
010000000000000001000010000001100000000000000100000000
110010100000000000000010110000000000000001000000000010
000000000000101000000010000000000000000000100100000001
000000000000010001000000000000001111000000000000000000
000000000000000000000000000001001011010000000000000000
000000001000000000000000000000111011010000000000000000
000000000001010000000000000000011001000000100000000001
000000000000100000000000000001011010000000010000100000
000000000000000000000000000001011011010000000010000000
000000000000000000000010000000001001010000000001000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000001101011001001000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
101000000100000000010000001101100000001001000010000000
100000000000000000000000001111101100000000000000000010
110010100000100000000000000000000000000000000000000000
110001000000010000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000000011100000000000000100000000
000010000001010000100011000000100000000001000000000000
000000000000000000000010000000011011000100000000000100
000000000000000000000000000011011111001000000000000000
000000000000000000000111000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 18 29
000000000000000000000010101101001000101010100000000000
000000000000001101000010101001010000111100000010000000
101000000000000001100010100001100000000000000000000000
100000000000000111000110101001101010100000010000000000
000000000110000000000000000000011000000000110000000000
000000000000000101000000000000011001000000110000000000
000000000000000011100011101011011111011001000000000000
000000000000001101000000000101111000101001010000000000
000000000000000001100000011111000001011111100100000010
000000000000000000000010000001101110111111110000000000
000000000000000000000000000001011010000001010000000000
000000000000000000000000000000010000000001010000000000
000000001010000000000110010011011000010110100000000000
000000001110000000000011011111011000100001010000000000
010000000000000001000110000000011000000100000000000000
110000000000000000000000001001011010001000000000000000

.ramb_tile 19 29
000000000000001011000000000000000000000000
000000010000001111100000000001000000000000
101000000000000111100000001000000000000000
100000000000000000100000000001000000000000
110010000000000000000111110000000000000000
110001000000000000000111111011000000000000
000000000000000000000000010000000000000000
000000000000000000000011110111000000000000
000000000000001000000000001000000000000000
000000000001001011000010011011000000000001
000000000000000000000000000000000001000000
000000000000000001000011001101001110000000
000000000000000000000011100000000000000000
000000000000000111000100001101001100000000
110000000000001000000000000000000001000000
010000000000000011000000000001001011000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
101000000000100111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111000011100111101100111111100100100000
000000100000000000000100001101001010011111100000000000
000000000000000111100000001011111111110111110100000000
000000000000000000100000000001101100010111110000100000
000000000000000111000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111100000001011011010111111100100000000
000000000000001111100011100001101101011111100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000

.logic_tile 21 29
000000000000100000000000000000011110000100000100000000
000000000001010000000000000000010000000000000000000000
001000000000000000000000000000001100000100000100000000
100000000000000000000000000000000000000000000000000000
000000000000000011100000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000001000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000001111001110000000000
000010000000000000000000000101001110110110110000000010
000000000000000111100000010000000001000000100100000000
000000000000000000000010100000001101000000000000000000

.logic_tile 22 29
000000000000000000000000001101011111110000100100000001
000000000000000111000000001101001100000000100000000000
101000000000000000000000000001011011010000000000000000
100000000000000000000000000000011100010000000000000000
000000000001001000000110000000000000100110010000000000
000000000000000001000000000111001011011001100000000000
000000000000000000000111110000000000000000000100000000
000000000000010000000010001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000001100000000111111100000000000000000000
000010000000010001000000000101000000010100000000000000
000000000000000001100000010000011010110101000100000000
000000001100000000100010001101011110111010000000000000
010000000000100101100000000111001011001110010100000000
100000000000000001000000000000011011001110010000000000

.logic_tile 23 29
000000000000000101100110001101001000111001110100000000
000100000000000000000000000001011101111110110000000000
101000000000000001100110001101000000110110110100000000
100000000000001101000010111001001001101001010000000000
000000000000001001100011101101111000000000010000000000
000000000000000001000000001011001011000010100000000000
000000000000000000000000000011100000100000010000000000
000000000000000101000000000000101000100000010000000000
000000000000001000000000010111000000000000000000000000
000000000000000001000010000011101010010000100000000000
000000000000000000000000010011000000010110100100000000
000100000000000000000010000111101001010000100000000000
000000000000001000000000011000000000110110110100000000
000000000000000101000010011001001101111001110000000000
010000000000000000000000001011101011101011110000000000
100000000000000000000000000001111010000000010000000000

.logic_tile 24 29
000000000000000000000110011001011011111111010000000000
000000000000000000000011100101111111111101000000000000
101000000000000101100000001101100001000000000100000000
100000000000000000000000001101101000100000010000000000
010000000000000000000010000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000101100110010000011011001000000100000000
000000000000000000000010100101001011000100000000000000
000000000000000000000010000101001100111101010010000100
000000000000000000000000000000010000111101010000100000
000010100000000000000000001101011111101101010000000000
000000000000000000000000000001111011101111010010100000
000000000000000000000000001101111000000000000100000000
000000000000000000000000001111100000000010100000000000
010000000000000000000111011101100001001001000100000000
100000000000000000000010001111001011000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000111000000000000000000110000110000001000
000000000000000000100000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000001000000000000001100000110000110000001000
000000010000001001000000000000000000110000110000000000
000000000000001000000000000101000000110000110000001000
000000000000000111000000000000000000110000110000000000
000000000000001000000110000101100000110000110000001000
000000000000000111000100000000100000110000110000000000
000000000000000000000000000101100000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000011010000100000100100000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000110100000
100000000000000000000000001011000000000010000000000000
110001000000100001000000000000000000000000000100100000
110000100001000000000000000101000000000010000000000010
000000000000000000000111000101100000000000000100000000
000000000000000001000000000000100000000001000000100000
000000000000000000000110100000000000000000100100000000
000000000000000000000100000000001001000000000010100000
000000000000000000000000000011100000000000000110000000
000000000000001001000000000000000000000001000000100000
000001000000000000000111100000011110000100000100000000
000000100000000000000100000000000000000000000000100010
010000000000000000000000010000000001000000100100000000
100000000000000001000011010000001111000000000000000110

.logic_tile 2 30
000000000000001000000000000000011000110001010000000000
000000000000001111000011010001001001110010100001000000
101000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001101111110101001010000000000
010000000000000000000000000011100000010101010001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000000000000000010010000100000000001000000000000
000001000000000000000000000000011110000100000100000000
000000000000000111000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000001011000000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000

.logic_tile 3 30
000000000000010000000111000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000001001000000000010000000000110

.logic_tile 4 30
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000111000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100100
000000000000000000000000001001000000000010000000000000
000000001000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001100000100000100000000
100000000000000000000000000000000000000000000000100010

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000100010
000000000000000000000010000011100000000000000101000000
000000000000000000000100000000100000000001000000100000
000000000000001000000011000000000000000000000000000000
000100000000001101000010000000000000000000000000000000
000000000000100000000000000000001100000100000100000001
000000000000010000000000000000010000000000000000000000
010000000000000000000000000011100000000000000100000010
100000000000000000000000000000000000000001000000100000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
101000000000001000000000011000011001111001000000000000
100000000000000111000010001111011011110110000000000000
110000000000000000000011101000011011110001010000000000
110000000000000000000100000011011110110010100000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000010010000000000000000000000000000
000000001110000000000000000000000000000000100100000000
000000100000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000011000010000000001111000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000110011011000000000010000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 13 30
000000000000000000010000001111000000000000000100000000
000000000000010000000000001011000000010110100010000000
101000000000000000000000000011001100001000000000000000
100000000000000000000000000101101011000110100000100000
110000000000101101100000010000000000000000000000000000
110000000000001111000010100000000000000000000000000000
000000000000000001000000000101111100010100000100000000
000000000000000000000000000000010000010100000010000000
000000000000001000000000010000000000000000000000000000
000000000000000011000010100000000000000000000000000000
000000000000000000000110101101001100010000100000000010
000000000000000000000010001011001010010000010000000000
000001000000000000000010000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
010000000110010000000000000000000000000000000000000000
100000001100100000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
101000000000000101000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001111111101000110000000000
110000000000000000000000000000011110101000110000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000011100000000000000001000000000010
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000001100000001011100000100000010000000000
000000000000000000000010001111001001111001110000000000

.logic_tile 15 30
000000000000000000000000000011011100101000000000000000
000000000000000000000010010000100000101000000000100011
101000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000010111100000000000001000000000
000000000000000000000011110000100000000000000000001000
101000000000001000000000011000011000000100101100000000
100000000000000001000010000101011100001000010000000000
010000000000000000000111001111001000010100001100000000
010000000000000000000100000001100000000001010000000000
000000000000101000000000000111001001000101000100000000
000010000000000001000000000000101010000101000000000000
000010000000000001100000011111001100000000000000000000
000001000001010000000010001001101111000000100000000000
000000000000000000000000000111001101000000000000000000
000000000000000000000000000011111111000001000000000000
000000000110000000000110011000000000010110100100000000
000000000000000001000010001001000000101001010000000000
110000000000000001000000010000001010111101010000000000
110000000000000000000010000111010000111110100010000000

.logic_tile 17 30
000010101010000111100000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000110100001000000000101100000110110110100000000
110000000000010000000000000000001000110110110001000000

.logic_tile 18 30
000000000000000000000000010001100000000000000100000000
000000000000000000000011100000000000000001000000000000
001000000000001001100000000000000000000000100100000000
100000000000000111000000000000001010000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000011000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000000000001001000011000000000000
000000000000000001000000000000011110000011000000100000

.ramt_tile 19 30
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000001
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010000000000000000000
000000000001010000000000000000000000000000
110000000000000111100000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 20 30
000000001110000000000000011101001101001001000100000000
000000001000000000000011111101011101011001010000000000
001000000000000000000110001000000000000000000100100000
100010000000000000000000000111000000000010000001100011
000000000000001000000000000011001111010100000000000000
000000001110000001000000000011111011101110000000000000
000000000000000000000110001011101110010001110100000000
000000000000000000000000000111111101111001110000000000
000000000000001000000110010000001101010101110000000000
000000000000000001000010000011011011101010110000000000
000000000000000000000000010101101100101010100100000000
000000000000000000000010001011100000111101010001000000
000000000000000000000110110111111110101000000000000000
000000000000000000000010101001010000111100000000000000
010000000000001000000000010011101101111000100100000000
100000000000000001000010100000111001111000100000000000

.logic_tile 21 30
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001100001111000000000000
001000000000000000000110100011001010010101010100000000
100000000000000000000000000000000000010101010000000000
000000000000001001100110100011111001010101000000000000
000000000000000101000000001101011100100010100000000000
000000000000000001100000001011111011010010110000000000
000000000000000000000000001011001100000001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101100110000101000001000000000000000000
000000000000010101000000000101101001001001000000100000
000000000000000000000000000000000000010000100100000000
000000000000000000000000000101001100100000010000000100
110000000000000111100000000000001010000010100000000000
110000000000000000000000000101010000000001010000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000110010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001100000000000000100000000
000000000000000101000000000000100000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000101100000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000001011011000010000000000000000
000000000000000000100000001001001011010110100000000000
000000000000000000000000001101000000101001010100000000
000000000000000000000000000101101010111001110000000000
000000000000000000000000001011011000000110100000000000
000000000000000000000000001001001011011111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000111111100010000000100000000
000000000000000000000000000000101011010000000000000000
101000000000000000000000001111100001000000000100000000
100000000000000000000000001111001100100000010000000000
110000000000000101000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001111000001001001000100000000
000000000000000000000000000011001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101000001001001000100000000
000000000000000000100000000011001111000000000000000000
000000000000000001100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000010000000000000
000011110000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000100110
000000000001011000
000000000000000100
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001100000000000100
000100000000001000
000000000001000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
001101111000000000
000000000000000000
000000000000001100
000100000000000000
001000000000000000
000100000000000000
010000000000000000
000000000000000000
010000000000110010
000000000000010000
000010000000000100
000000110000000001
000000000000000010
000000000000000000

.io_tile 13 31
001100000000000010
000100000000000000
000010000000000000
100110110000000001
000000111011100101
000000000011010100
001101111000000100
000000001000000000
000000111000000000
000100001000000000
000000000011010110
100000000001111000
000001010000000100
000000001000000001
000010000000000001
000011110000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 19
003f234c0075007c0124107c0178017c007e002800380800022e007e0046045e
506f6258002d002a4856704f701e701f601e720c50254036284e004e002f042a
041b050c102b102a085f106f453a443c506a60520039001e007a184f401e401a
546b516f487d4863423f50031844007c286a007d007f2861003f0e28003e043b
0429022d0953002e403f086d006f005e104c012f246b026b31230730052b243b
00752039012f2826285729565c01182508250134406c003d003d002d01140419
0037002d6c73446b426d54494056506c14281475005f047d105f006705400064
6422400c40164035402d404f011d03111026202b003b000d003b000f011a400b
402b605c200d00230835201908230029083704384802003c4028200d2211202b
1a65100f3017103c002c002c281608342854082108260021100a3007201b273c
2a21013e302b0033000b242b01160807093709260132252d003a003c407c405d
201f002b003408120009001f001220233007003100351b241833082729060823
003b003d100e040b04030c260c250833022c202e1b230a35112a08230034013c
013e06151130013f00373012023f04370035003f0114081f001d013f2017003f
003f0411003d0033002e04390035100e0632102f221f003e0036002e02351212
151a023d113e02190833320c2017241334280433040b0e38042a0023201f0033

.ram_data 19 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 3
0c0444442a0a2c0408115040000062620a020414000048400000404008080e0e
505070782b2004002c00010108000000181004040a0a00081018242400001454
200041515040707060605050404050506c646060525040405044404040604040
090800000101080000002c0c020a000100000000000002070004081800010000
110840402d250100000058500100402043430302024a090a4048010101000040
1111000440500000400001014040000034243034100018584140510558702004
00002020140420200101000000000202020040440001070703031a1a30310010
0c4c050408084008154524242200042868203010202000020302200001242020
04000424000001010202032614040000202021201c0400001000101019090004
0040246428000008220200002020080a22285410000000080323202820202121
0300000011320202333220003828200000040202141002062525004008046060
222000040a02080c030202020101283024242100242400110002040600120000
20200c0430010010001801011818120201012828010000003434101418181110
00000828080d04200e0a04303020140525250405200003030808000011010000
0000062614100020000000002020040021230000253100000000000102220005
0000040400002404002021210901223200080800000028282020101001010000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 5
004d0074026e21661073017601780072005a5072004a546a1066006e503e0460
100800290226240d202d0005000d0008100900050206080d000d202c1039405c
607e003b1022300a003910000039003a20090021023a0021100520282029003d
012b000a102b102b0039202400281009102c00110029042e100e101e142b003a
14395046246f1060006c127f10242468406f115f0069090b0022000b1103003b
00750034507d0471006500250034001510351421103500195443103d60713025
0029501404281628003b002801240421022b046b0170006f00630c691c58193c
184d415d4819005e121d405c233b2c3f280e341f2419103a004f703a446d1075
04244075112504390810063e1c35043b0119011b151c421b141910190c0d100c
406d202d092900040827000f002603070327044700290c0a066908282d052401
0176000342750665323d003228200872484608364c4c4876006c493308050469
6048447c6a5b244d24192268686f0c7e6a5d0635224400174457405700572435
003f000c21393032103a0933183208220113003a0003402208321036007c404f
00030a3d0a3d0023080e003700321a2508370015281d003f003f0013023d003e
0822022e003a003a103b000c002e0836003f001f00361a210803001508220837
003602340032343600322311082f280b0033080b0231002b003200390023001e

.ram_data 19 15
2c0430404e076320721013403310304040507250660866402604624a78162400
0008082062020c0c2820050100080800080000042606080c0c043c2838105448
72603b000002330801081001180a2b10280004021a22200004002820282c3c10
2a2008022308390339002423290013082500130020082e040e0d15103d06200b
311046442726000020087b3a040028287b401b1238000f0022024b400200110a
241006005c581000040010040044010074101030751468105554351861707030
2120141008012c2808001008040005004302472001034e68020249685a183c18
4c084d09591818001c180408223a3f2c0b0a3e1409093a1b0d01303804053510
24240000000405001838360f3d342520001817091c140b0a1f1011180c0c0800
256121202808010029080400240203122642050431000a08040028280f242020
16000310340027243e30100922201400060032280c0c1e00202011030b442040
2800140e3b0a2c043d0822003f283e0c390d1d04200413041505130411043504
3f00000129211210321a1b013010200011013a0203003000000210300c000f28
03021f0c0f2823000c2c070012203726360311000f0c2c012d0413200a153826
202a1f0200282a00331c1e202d001b022d000d03160033301b00150020063700
3604060032002724300213212e192a2932000828320002200310392023201e00

.ram_data 19 11
281800202b220818000c30100001020b0a2a5454200048080000000008080e07
40406868222a0400280c08240020002c00240020221a00081838200000144444
20604840406140406868414042705050445c6278424240584048687864704040
08000009000020000808230002220024002800200004062e0100182000000100
380440412824000000011a020040604512224272426e08284021004840680000
3030000110104040000010004041240434040004100060400008500020002060
000a3028090000000000100500020202020e444c0218021a020e1a1a30301808
48404101400c08080010202122042c0c00420414000011000000700104083020
0405040400400000224303070054000020602521041c0200001000100c000001
40004000000c0020020200200008182a00021430002000280808080106000002
0020102002020216223209200a290621000000000c2602020101030724084020
00250624080a080c020202031000000500200024002100000226002202200004
0000013c0121001010000001000002220021080c000810091414000e10102004
001000000c180000221204100014101000041024000802020000200c00000010
00041306101004040430340c0100000001010038111900041024003006120010
0000100404042100100001010800021200002800000010083030101001010400

.ram_data 6 21
7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f
7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f
7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f
7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f
7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f
7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f
3f7f3f7f3f3f3f3f3f3f3f3f3f3f3f3f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f7f
7f3f7f7f3f3f3f3f3f7f3f7f3f3f3f7f3f7f7f7f7f3f3f3f3f7f7f3f3f3f7f3f
3f3f3f3f3f3f7f3f3f3f7f3f3f3f3f7f3f3f3f3f3f3f3f3f3f3f3f3f3f7f3f7f
7f3f7f3f7f3f3f7f3f3f3f3f3f3f3f3f7f3f3f3f3f3f3f7f3f3f3f3f3f3f3f3f
3f7f3f7f7f7f7f3f7f3f3f3f3f3f7f7f7f3f3f3f7f7f7f7f7f3f3f3f3f7f7f7f
3f3f3f3f7f3f3f3f3f7f3f7f3f3f7f7f7f3f3f7f3f3f7f7f3f7f7f3f7f3f3f3f
3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f7f7f7f3f7f7f7f7f3f
3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f
3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f
3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f3f

.ram_data 6 23
0030000002030030181c00200002000900205050002440400000000010100101
00000000024204042020002000200024002400280a3a08080020203010144040
606000000009000100000001000200010010081e020200180008203020240000
00000001000000200000282b0001002600010022000404040001103100000005
12724049242400000001121200402021005010300014006c0809004000280000
0000404350700000000000500001002010100004101000240048101028682020
000250184001400000004015480a004002460000000a0010000c0808383a1818
08480141084c00001010004122262c2c48095454000010114040303104041010
440500004040404000210606545400004000010554140202105210100c0c0041
00406060080c0061000000200008023642420424001008280000480904060002
00400070404204567072000920630007000000000c2e40404040014540224044
004504060a0a04040040000168784c4d0808044c004100404424406000200444
0000023321211018101001011010000001210004000800190040501802420020
0010080808080000083808080000001000000030080a00100000002800180000
0000021300000404101400320001000100000020000800140034002000140000
0000000000002435000001010818080800000828000000100001000000000000

.ram_data 6 25
7936304f4b71333c5f04326c26590f592c23720d66317e01720924537a47251a
40336912522d1d423906302f39263c27252e392e3a311d222932300f350e5423
641d37486d1b45127d12452b671a4718513e7f124225791a4d2a7817651e750a
2a01012b0b003823121c2f03290627243d02333c050e2e0105233b242512071f
306d5f2d2d52742945351a44326d235d335e786f364e2e7929470b607a693052
006d6711702a754621577057750330763046443631062d770c7b14432852245a
0a363e286b15506c114e37153b02710e770c5e202b5e16737c4f4a323e451966
794431007d562e113b0c112337142e102916770a0c43334d043a3107251a7769
47290708520c5f00313f2718146a3728307627347d42230c374830062d107509
5c2035093c04352c3b04332c3d0a373c33082638310e2e302d004927062a072a
14237176760356327e437b4d2b573f4f0f7819046f72770a043b170e6738740f
457f56627b446f10750a63157d127d011a241e61033d51247423702671661442
1e2a333d350a3e083c02152a1708053a352a340d0f385d1b70465e684a10637c
113e2d021f20011e3c333d00023d1d120e21303e2b143a153204293e3a130001
00173f11122d0c13152c36390b3131040f21203b2b1d17363f36352a1c173f00
340b043b100d3719201f132a3a170b3133082833320a1930133a1912201b1e21

.ram_data 19 1
292800080303422012101200000002020a0a765422206a4820002000380a6606
4040696822280504212000080100000009000100222009001918202031104444
62604a404040404069684141424252504d446362424061404540686865646140
0808080000000000090023230202010000000110000006020101181801000101
180050402c2c100000005a0a1000206012101212424008080040000000000000
3010200050103000600130106040242434240000300020600000104020202020
40003000290910002000301020002202220246442202020022021a1818101800
58084101480808081000202022222c0c084a1544000011010000302024003000
04042404300024002222070314000400200025251c0c0202100010000c081000
00402060080000000202020000001a1a02421654000008080808080006020000
14001010060004023c221b092a2a1404000810000c0032000101310125240000
000016061a0a0c0812020a023c181c0818081400000010001402130012001400
1100090121011000101011011000020211011808000010101414100438182020
01000908090821002a2a01001000111000000100190812122100212410100000
0000131310102000150420200101000001000000010001000100050026060100
10000010100025253010110128080a0231002820110019182020100001011000

.ram_data 19 29
040d7748500a250801004840004442460a0a005818020c4c385040626a240607
00613279112b0a1d101b1208080a0011000007150103032b0302032223100161
0064020044404a041a78200c0044060440404101016321234540432043604011
022800000a081011001a04202000010014380d18000208042406000025060202
00000040192d30344064080a222812224040024a2000080800202a2042100810
1014041020781505050104004054041404043430052018104064080050700020
00040442202020200500020011303009203208182164044022220008445c0401
30786851112a40410b620a500033002c606401070d0f240664040c2042650c02
200602401016041410000107000422320a160a030324044624242440113c0000
5800013000081410100000130012080a00420044000600080505242820242121
0040400042000026022050405460302820191108400d70202020100114115055
4200400454064157554442064008704c540c5006060460004304460442404004
0a0200000c250400281e102307061713000f3800200440404042400050105210
0a2d0605030e031006050114213d1704290d0208011003133416011203130000
0710080614030a00010000000202001008000002203033220a0a001902003c09
172502250d1010283b09323b23233329000000112a0020212a00080023011024

.ram_data 6 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
4c4c70756a684164587948480d0062600e1a421210002e6e707070687a5a6776
06683d3d22320c38094d440059490809014357064b420510004141046061020b
46440a06505254407e6850403004121240424141525a61655737622221411141
2b2a10546e2a5e5c31010474742041413c3c154178207e7a0000004061296262
0d000440294d361d461a4858222166706040085a6020080868200a1c17023604
1212040c30401d58011001090c54184804447c783901185855446150745c0860
002406142224202421220008210920043022280c2131040c716328086c4c1018
0a005342310170001f0e1404300a302c607213172d2536360507041a63451515
141020200220362410041504240032221206130a230122001424043811340822
00380513021806060c0413010000080a10400440010300081716202e20343120
2160000808460e4c323010141024387018401a361d40317030643030051d0050
1222212c1018054015540a5a0967347e1676331706662c080240074f0a420c0c
2b2b020401241104393d0004130a130a01092828241004000008005111711616
010905151f1701290e0e151d202815050f3f010d011903033237011103030010
01000c0e03020c38390101000222100008280100343023230a0a111102223d3d
3c340c041010243c08193327030b3f361131000e262b2d2d222a0c0c2d211d1c

.ram_data 19 27
4c4d74146e2e066672735216707c72765a5e727642427a6a627466207c3a6020
184c084d22320c75287d0154085108581841005106460c5d0c5d2c6c38795c5c
6e683b7d22762276296d0054287d2a6e086d00611a7e00450455286828691859
2b7e08562b77097f39732474287a01593c6c115128792e561a4e125e3f4b2a6a
113d50522d6e1157286e1e773513286e6b6f1f5a28610b1a20760b5f0316397f
056e000c7174115c044d05094448444d7439556c7439495955437d7860757520
21695557080e293f0b0b080a00100117021b037f40000f6e0353483d185c3c3e
0c7f0d6f08694c2c1d3f0c6c2b3b2f6f2e2a3f5f294d327a41493272450d3536
2436216621362423000a2626151d0401091809091c3c4b6b183d593b0d2f0c7e
451e257e293a001229330515253703026372455521200b1f213e2838053c0530
521b030b307a652f3a38123220687830064f323b4c0d767f642539710809015b
28485c1d7b3b6d2f7d3a00006b6a3e3e79591535600c131b571d521c135b151d
2d2f0808293d1217383f212f3837222d0107280b03072026602f36752c0d0f4f
01033d393d3d21030e08352732222d31373f01113d3d2f3d3b1b13132d2d3e3e
22282e2e2a2a0a2a3b190c142e2e32382f2d0f0522223931011b15152a00373f
343234343032362632241135283b0a2f33350a0f31352b2d2026393d23071e1e

.ram_data 19 17
050c504003036300321043500430645204187250420872483000624a341e6005
4408650812023d0471205100590050045104550c4202590c4108600871185048
626826004e22640a4d20540146087618410043207a22650055006008610c7118
760854027e0075036300762170005100740841007008740e540d50124f02600d
30125c40272e560002081b1212002228600a125223000000320256001600050a
0200280475503940280428446c14292019107934791410144414301875302114
21083310220933283108220835003100330213642043046232020f681858191c
3a083709790862503b501408322b2d3c2a4a35163d0932190448303824041230
36643304370437081028061e353c362831082319355c330a355831182f0c3200
726436003b081200310e1300130a13121742070421000d0a1708382835243124
1c0008110c002f263e10122920081020010613040d0c31062420330365245000
0008170c1a2a270c3d0828022d283e0c1c0e140404041a041d051d2418243d04
1500000125191d103f1215013510050015011024050024000b32313025080328
03021d08392a21000c28012220201f021b031100090c111f2914012001051800
00020222203a2000111e1024040008101001070201022930192015002a061904
34000000300234342202352139192d2a37000c29150037381400041124221000

.ram_data 6 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
363658007c757c3425047929541876787272080c383808002e0c5e1866404c1e
1b2a78102924396210062b2467607b466a0659201041044205360f0d0e0c3b2b
1b0f09492b1b6e3a02007f0b0e186e282a3e6312193d501a292a4f150e0c4b0a
51556b727a306b033b15170354467c7c6c027c342d4e01417b536e40461a2f1b
412c072900520d0b393e09650c610b5d18582b2a2b47287103562d402f280b4f
443d2500012f080e385d1c541b03564f6609263444026d7349594d6844504d19
2574672860556b6d6c6e695d5646684a100c7121630e2d680f4f263740040466
24004c4c2446090128084f6f0c4c01414612620a2363054d2139450d021a0f48
2b604c700a2d6860242f6040202b4140020f646022424c0c28480d4f20120909
0d425540050430280000342c382a3c3c2c442970200e2130235225142029050a
010910163301737303012c081a173a027578262633323008727b6c643d783d47
2f0f2a2a04043a10080a1d1c1212010221240121133d280c2b290b252a06312b
2b2b3d3d0e0a28090e03202a2c2023382c282a0b243829011a0f222824242d1c
3e3e141024203c2a331102023d29332235213b3b35141f1539093f1a17173b38
3f3a31192d2922232a0005392d350e0e30302f3d2d052a2a23002a2a35341600
140a3d102e221b193307182830070635240c3623060930342a2c2a223b132708

.ram_data 6 19
3e080d20040a1c003019381011223302380800503804084804025a041a184201
0b003c282942240c62282d004208200856002800610a080c4a082c304e100c44
4460081009201001282833001a2108013800322c190214002a0028283e200810
49283c00500905087100132840093c02400938026401160e5b04381b40247500
501021420e2c00003b407f1a6900082008033f500b1228060308340128401520
2700084666500c4007001c004254190076302900161064006b04111404286824
2000313449482e406800084004480c4004426444020168020e00224a693a1418
04490a411408180c1c1002001e23302e1a095a5433081c1209001f3006051934
50440c04210060481d4015273d1420013b2034215a1c1e0258521c10040c0a44
214c2b2009082201020a2000080432020e4221040010200a1a280e0815040804
2340184100603d443370092028680660200606082e4c00462a00200304460860
2d002a040e0a0c0c08400f423a68074c284a054e2142084125440b4020410f44
280031022a31103213180b011010200022010a20080233401a301116094a0c00
1a000a2c000c0e00280c023c1c02120420063a000c2a060a0c103e0014280f00
0700182615100a04321020063d00061110072d003d03300026000a0035000006
0b0422040e00012612000e011a083e0a00002c080b001c080a11041113202006

.ram_data 6 1
04054c4422006c44010a4040001062700a021454000268400000404000100602
420270122b3048550c340d100000084000420446084840185800642c40184642
602911043454044005400440304c105c00250000501440005010482460084008
2500240205000402014028402a4000404000410040304e104044484060444068
151160400006010100000042010124086048031340001b094654081401042004
191b0c004010000000080009641804082c143c74081058114141504150506850
000014102010202821282002281002130000400400110d210203102030681a01
4934212520082c003554042400036a0848482104400000180108104005441400
0414000220300920020a040e0008000800000001083002280038102205344020
481800102810001032101000300008087002005400001a082302203820342030
09000c0039050e040b2100003030200000000207000420002124212109084012
22280005020a0c00030a0a00210c28082c2433043e2c0000140a170e020e0408
20010c0621253204081400140004162604002918050004003005102110311118
04002d00082001000a022d003430140027210404011413050109001001010110
0000240210380404301004002020040422200000341210100000140002030200
04000400000000141c3c242929213a280026080c100428242420040005010600

.sym 0 clk12_$glb_clk
.sym 5 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 6 clk48$SB_IO_IN_$glb_clk
.sym 7 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 8 clk12_$glb_clk
.sym 9 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 10 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 11 VexRiscv.reset_$glb_sr
.sym 12 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 13 array_muxed1[2]
.sym 14 array_muxed1[3]
.sym 15 array_muxed1[11]
.sym 16 array_muxed1[4]
.sym 18 array_muxed1[6]
.sym 20 array_muxed1[2]
.sym 21 array_muxed1[8]
.sym 22 array_muxed1[3]
.sym 24 array_muxed1[4]
.sym 25 array_muxed1[1]
.sym 26 array_muxed1[6]
.sym 28 array_muxed1[1]
.sym 31 array_muxed1[5]
.sym 32 array_muxed1[0]
.sym 33 array_muxed1[13]
.sym 34 array_muxed1[10]
.sym 35 array_muxed1[15]
.sym 37 array_muxed1[7]
.sym 38 array_muxed1[7]
.sym 39 array_muxed1[12]
.sym 40 array_muxed1[0]
.sym 41 array_muxed1[5]
.sym 42 array_muxed1[9]
.sym 43 array_muxed1[14]
.sym 45 array_muxed1[0]
.sym 46 array_muxed1[8]
.sym 47 array_muxed1[0]
.sym 48 array_muxed1[1]
.sym 49 array_muxed1[9]
.sym 50 array_muxed1[1]
.sym 51 array_muxed1[2]
.sym 52 array_muxed1[10]
.sym 53 array_muxed1[2]
.sym 54 array_muxed1[3]
.sym 55 array_muxed1[11]
.sym 56 array_muxed1[3]
.sym 57 array_muxed1[4]
.sym 58 array_muxed1[12]
.sym 59 array_muxed1[4]
.sym 60 array_muxed1[5]
.sym 61 array_muxed1[13]
.sym 62 array_muxed1[5]
.sym 63 array_muxed1[6]
.sym 64 array_muxed1[14]
.sym 65 array_muxed1[6]
.sym 66 array_muxed1[7]
.sym 67 array_muxed1[15]
.sym 68 array_muxed1[7]
.sym 101 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[1]
.sym 102 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 103 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[1]
.sym 104 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[0]
.sym 105 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 106 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 107 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[1]
.sym 108 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[0]
.sym 118 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[0]
.sym 120 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[1]
.sym 121 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[1]
.sym 123 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[0]
.sym 131 spram_dataout0[0]
.sym 132 spram_dataout0[1]
.sym 133 spram_dataout0[2]
.sym 134 spram_dataout0[3]
.sym 135 spram_dataout0[4]
.sym 136 spram_dataout0[5]
.sym 137 spram_dataout0[6]
.sym 138 spram_dataout0[7]
.sym 149 array_muxed1[8]
.sym 169 array_muxed1[13]
.sym 183 array_muxed0[13]
.sym 189 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 203 spram_dataout0[0]
.sym 204 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[1]
.sym 205 array_muxed1[11]
.sym 207 array_muxed1[1]
.sym 210 array_muxed1[2]
.sym 211 array_muxed1[2]
.sym 213 spram_dataout0[1]
.sym 216 spram_dataout0[2]
.sym 217 array_muxed1[6]
.sym 219 array_muxed1[1]
.sym 223 array_muxed1[0]
.sym 224 array_muxed1[5]
.sym 226 array_muxed1[4]
.sym 231 array_muxed1[5]
.sym 234 array_muxed1[9]
.sym 237 array_muxed1[8]
.sym 243 array_muxed1[10]
.sym 246 spram_dataout0[12]
.sym 249 spram_dataout0[4]
.sym 250 array_muxed2[0]
.sym 256 spram_dataout0[6]
.sym 257 array_muxed1[15]
.sym 258 spram_dataout0[7]
.sym 259 array_muxed1[7]
.sym 260 array_muxed1[7]
.sym 261 spram_dataout0[11]
.sym 264 spram_dataout0[14]
.sym 267 spram_dataout0[3]
.sym 268 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 270 spram_dataout0[15]
.sym 271 spram_dataout0[5]
.sym 273 spram_dataout2[2]
.sym 274 spram_dataout2[14]
.sym 277 spram_dataout0[10]
.sym 278 array_muxed0[4]
.sym 280 spram_dataout2[5]
.sym 281 array_muxed0[3]
.sym 282 spram_dataout2[6]
.sym 284 spram_dataout2[7]
.sym 286 spram_dataout2[10]
.sym 287 spram_dataout2[0]
.sym 289 spram_dataout2[1]
.sym 290 spram_wren0
.sym 293 spram_dataout2[3]
.sym 308 array_muxed1[3]
.sym 319 array_muxed1[12]
.sym 323 array_muxed1[14]
.sym 326 array_muxed0[10]
.sym 327 array_muxed1[12]
.sym 329 array_muxed0[9]
.sym 332 array_muxed0[11]
.sym 335 array_muxed0[5]
.sym 337 spram_dataout2[11]
.sym 349 array_muxed2[0]
.sym 351 spram_dataout0[12]
.sym 352 array_muxed1[11]
.sym 355 array_muxed2[0]
.sym 358 array_muxed1[8]
.sym 359 clk12_$glb_clk
.sym 365 array_muxed0[0]
.sym 366 array_muxed0[7]
.sym 367 array_muxed1[14]
.sym 368 array_muxed0[10]
.sym 369 array_muxed0[1]
.sym 370 array_muxed0[12]
.sym 371 array_muxed0[6]
.sym 373 array_muxed0[3]
.sym 375 array_muxed0[0]
.sym 376 array_muxed0[11]
.sym 377 array_muxed0[1]
.sym 378 array_muxed1[12]
.sym 380 array_muxed0[8]
.sym 381 array_muxed0[9]
.sym 383 array_muxed0[13]
.sym 384 array_muxed0[5]
.sym 386 array_muxed1[15]
.sym 387 array_muxed1[8]
.sym 388 array_muxed1[10]
.sym 389 array_muxed1[11]
.sym 390 array_muxed0[2]
.sym 391 array_muxed1[13]
.sym 392 array_muxed0[4]
.sym 395 array_muxed1[9]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 array_muxed1[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 array_muxed1[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 array_muxed1[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 array_muxed1[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 array_muxed1[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 array_muxed1[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 array_muxed1[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 array_muxed1[15]
.sym 466 spram_dataout0[8]
.sym 467 spram_dataout0[9]
.sym 468 spram_dataout0[10]
.sym 469 spram_dataout0[11]
.sym 470 spram_dataout0[12]
.sym 471 spram_dataout0[13]
.sym 472 spram_dataout0[14]
.sym 473 spram_dataout0[15]
.sym 477 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[1]
.sym 495 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 517 array_muxed0[12]
.sym 523 array_muxed0[0]
.sym 524 array_muxed0[7]
.sym 525 array_muxed0[0]
.sym 527 array_muxed0[11]
.sym 528 array_muxed0[1]
.sym 530 array_muxed0[6]
.sym 531 array_muxed0[8]
.sym 533 spram_dataout0[13]
.sym 540 spram_dataout0[8]
.sym 542 spram_dataout0[9]
.sym 543 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[0]
.sym 548 array_muxed1[3]
.sym 553 spram_dataout0[14]
.sym 555 array_muxed1[15]
.sym 557 spram_dataout2[12]
.sym 558 array_muxed0[12]
.sym 561 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 562 spram_dataout2[4]
.sym 563 spram_dataout2[14]
.sym 565 spram_dataout2[15]
.sym 566 array_muxed1[10]
.sym 567 spram_dataout2[8]
.sym 568 array_muxed0[2]
.sym 573 array_muxed1[9]
.sym 575 spram_dataout2[12]
.sym 578 array_muxed0[12]
.sym 582 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 591 array_muxed0[13]
.sym 595 array_muxed0[7]
.sym 596 array_muxed0[10]
.sym 597 array_muxed0[5]
.sym 598 array_muxed0[2]
.sym 599 array_muxed0[8]
.sym 600 array_muxed0[9]
.sym 601 $PACKER_VCC_NET
.sym 603 array_muxed0[6]
.sym 606 array_muxed0[11]
.sym 608 array_muxed2[0]
.sym 609 $PACKER_VCC_NET
.sym 610 array_muxed2[0]
.sym 611 array_muxed0[3]
.sym 613 array_muxed2[1]
.sym 614 array_muxed0[4]
.sym 615 array_muxed0[12]
.sym 616 array_muxed2[0]
.sym 618 spram_wren2
.sym 619 spram_wren0
.sym 621 array_muxed2[1]
.sym 623 array_muxed2[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 array_muxed2[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 array_muxed2[1]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 array_muxed2[1]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 array_muxed2[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 array_muxed2[0]
.sym 639 spram_wren2
.sym 640 array_muxed0[7]
.sym 641 array_muxed2[1]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 array_muxed2[1]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 680 VexRiscv._zz_147_[4]
.sym 681 VexRiscv._zz_147_[13]
.sym 682 VexRiscv._zz_147_[6]
.sym 684 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 693 spram_dataout2[0]
.sym 694 spram_dataout2[1]
.sym 695 spram_dataout2[2]
.sym 696 spram_dataout2[3]
.sym 697 spram_dataout2[4]
.sym 698 spram_dataout2[5]
.sym 699 spram_dataout2[6]
.sym 700 spram_dataout2[7]
.sym 703 array_muxed0[13]
.sym 708 array_muxed0[10]
.sym 715 $PACKER_VCC_NET
.sym 742 array_muxed1[14]
.sym 743 array_muxed1[12]
.sym 745 array_muxed0[6]
.sym 746 $PACKER_VCC_NET
.sym 749 array_muxed0[8]
.sym 750 array_muxed0[9]
.sym 754 array_muxed0[7]
.sym 756 array_muxed0[5]
.sym 766 array_muxed0[4]
.sym 770 spram_wren2
.sym 778 $PACKER_VCC_NET
.sym 782 array_muxed2[1]
.sym 787 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 791 spram_dataout2[13]
.sym 794 array_muxed1[7]
.sym 796 csrbank6_o0_w[1]
.sym 797 array_muxed1[7]
.sym 799 spram_dataout2[9]
.sym 800 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 838 $PACKER_VCC_NET
.sym 839 $PACKER_GND_NET
.sym 846 $PACKER_VCC_NET
.sym 847 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 907 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 920 spram_dataout2[8]
.sym 921 spram_dataout2[9]
.sym 922 spram_dataout2[10]
.sym 923 spram_dataout2[11]
.sym 924 spram_dataout2[12]
.sym 925 spram_dataout2[13]
.sym 926 spram_dataout2[14]
.sym 927 spram_dataout2[15]
.sym 948 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 953 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 976 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 980 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 983 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 995 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 999 $PACKER_GND_NET
.sym 1002 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 1012 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 1013 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 1014 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 1016 $PACKER_VCC_NET
.sym 1017 csrbank6_oe0_w[2]
.sym 1024 $PACKER_VCC_NET
.sym 1025 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 1027 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[3]
.sym 1130 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[3]
.sym 1131 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[3]
.sym 1132 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I1[2]
.sym 1133 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 1135 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[2]
.sym 1140 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 1141 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[14]
.sym 1184 VexRiscv._zz_176_
.sym 1190 VexRiscv.execute_arbitration_isFiring
.sym 1205 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 1226 array_muxed0[3]
.sym 1227 csrbank6_o0_w[3]
.sym 1228 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 1230 VexRiscv.CsrPlugin_mcycle[32]
.sym 1231 VexRiscv.CsrPlugin_mcycle[38]
.sym 1233 $PACKER_GND_NET
.sym 1235 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 1236 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 1337 VexRiscv.CsrPlugin_mcycle[1]
.sym 1338 VexRiscv.CsrPlugin_mcycle[2]
.sym 1339 VexRiscv.CsrPlugin_mcycle[3]
.sym 1340 VexRiscv.CsrPlugin_mcycle[4]
.sym 1341 VexRiscv.CsrPlugin_mcycle[5]
.sym 1342 VexRiscv.CsrPlugin_mcycle[6]
.sym 1343 VexRiscv.CsrPlugin_mcycle[7]
.sym 1346 VexRiscv.CsrPlugin_mepc[6]
.sym 1349 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 1365 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 1389 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 1432 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 1438 VexRiscv._zz_176_
.sym 1439 csrbank6_oe0_w[0]
.sym 1544 VexRiscv.CsrPlugin_mcycle[8]
.sym 1545 VexRiscv.CsrPlugin_mcycle[9]
.sym 1546 VexRiscv.CsrPlugin_mcycle[10]
.sym 1547 VexRiscv.CsrPlugin_mcycle[11]
.sym 1548 VexRiscv.CsrPlugin_mcycle[12]
.sym 1549 VexRiscv.CsrPlugin_mcycle[13]
.sym 1550 VexRiscv.CsrPlugin_mcycle[14]
.sym 1551 VexRiscv.CsrPlugin_mcycle[15]
.sym 1554 array_muxed1[13]
.sym 1556 VexRiscv.IBusCachedPlugin_cache._zz_11_[20]
.sym 1558 VexRiscv.CsrPlugin_minstret[20]
.sym 1559 VexRiscv.CsrPlugin_mcycle[3]
.sym 1572 VexRiscv._zz_176_
.sym 1575 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 1576 VexRiscv.CsrPlugin_minstret[18]
.sym 1593 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 1601 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 1615 VexRiscv.CsrPlugin_mcycle[7]
.sym 1620 VexRiscv.CsrPlugin_mcycle[0]
.sym 1639 VexRiscv.CsrPlugin_mcycle[2]
.sym 1640 array_muxed1[7]
.sym 1644 VexRiscv.CsrPlugin_minstret[11]
.sym 1647 csrbank6_o0_w[1]
.sym 1651 VexRiscv.CsrPlugin_mcycle[9]
.sym 1753 VexRiscv.CsrPlugin_mcycle[16]
.sym 1754 VexRiscv.CsrPlugin_mcycle[17]
.sym 1755 VexRiscv.CsrPlugin_mcycle[18]
.sym 1756 VexRiscv.CsrPlugin_mcycle[19]
.sym 1757 VexRiscv.CsrPlugin_mcycle[20]
.sym 1758 VexRiscv.CsrPlugin_mcycle[21]
.sym 1759 VexRiscv.CsrPlugin_mcycle[22]
.sym 1760 VexRiscv.CsrPlugin_mcycle[23]
.sym 1763 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 1764 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 1782 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 1786 VexRiscv.MmuPlugin_satp_ppn[10]
.sym 1802 VexRiscv.CsrPlugin_mcycle[14]
.sym 1804 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 1808 VexRiscv.CsrPlugin_mcycle[13]
.sym 1845 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 1849 $PACKER_VCC_NET
.sym 1850 VexRiscv.CsrPlugin_mcycle[20]
.sym 1852 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 1853 VexRiscv.CsrPlugin_mcycle[12]
.sym 1854 csrbank6_oe0_w[2]
.sym 1855 VexRiscv.CsrPlugin_mcycle[25]
.sym 1858 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 1859 VexRiscv.CsrPlugin_mcycle[27]
.sym 1860 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[3]
.sym 1965 VexRiscv.CsrPlugin_mcycle[24]
.sym 1966 VexRiscv.CsrPlugin_mcycle[25]
.sym 1967 VexRiscv.CsrPlugin_mcycle[26]
.sym 1968 VexRiscv.CsrPlugin_mcycle[27]
.sym 1969 VexRiscv.CsrPlugin_mcycle[28]
.sym 1970 VexRiscv.CsrPlugin_mcycle[29]
.sym 1971 VexRiscv.CsrPlugin_mcycle[30]
.sym 1972 VexRiscv.CsrPlugin_mcycle[31]
.sym 1992 VexRiscv.CsrPlugin_minstret[35]
.sym 1993 VexRiscv.CsrPlugin_mcycle[18]
.sym 2002 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 2007 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 2010 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 2028 VexRiscv.CsrPlugin_minstret[36]
.sym 2029 VexRiscv.CsrPlugin_mcycle[22]
.sym 2035 VexRiscv.CsrPlugin_mcycle[21]
.sym 2040 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 2046 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 2073 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 2075 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 2076 VexRiscv.CsrPlugin_mcycle[38]
.sym 2078 VexRiscv.CsrPlugin_mcycle[19]
.sym 2079 VexRiscv.CsrPlugin_mcycle[29]
.sym 2080 VexRiscv.CsrPlugin_mcycle[32]
.sym 2082 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 2083 $PACKER_GND_NET
.sym 2084 csrbank6_o0_w[3]
.sym 2085 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 2086 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 2087 array_muxed0[3]
.sym 2091 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 2190 VexRiscv.CsrPlugin_mcycle[32]
.sym 2191 VexRiscv.CsrPlugin_mcycle[33]
.sym 2192 VexRiscv.CsrPlugin_mcycle[34]
.sym 2193 VexRiscv.CsrPlugin_mcycle[35]
.sym 2194 VexRiscv.CsrPlugin_mcycle[36]
.sym 2195 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[3]
.sym 2196 VexRiscv.CsrPlugin_mcycle[38]
.sym 2197 VexRiscv.CsrPlugin_mcycle[39]
.sym 2217 VexRiscv.CsrPlugin_mcycle[30]
.sym 2219 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 2246 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 2283 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 2286 VexRiscv.CsrPlugin_mcycle[26]
.sym 2287 VexRiscv.CsrPlugin_mcycle[36]
.sym 2290 VexRiscv.CsrPlugin_mcycle[28]
.sym 2291 $PACKER_VCC_NET
.sym 2296 VexRiscv._zz_176_
.sym 2297 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 2396 VexRiscv.CsrPlugin_mcycle[40]
.sym 2397 VexRiscv.CsrPlugin_mcycle[41]
.sym 2398 VexRiscv.CsrPlugin_mcycle[42]
.sym 2399 VexRiscv.CsrPlugin_mcycle[43]
.sym 2400 VexRiscv.CsrPlugin_mcycle[44]
.sym 2401 VexRiscv.CsrPlugin_mcycle[45]
.sym 2402 VexRiscv.CsrPlugin_mcycle[46]
.sym 2403 VexRiscv.CsrPlugin_mcycle[47]
.sym 2408 VexRiscv.IBusCachedPlugin_cache._zz_11_[28]
.sym 2425 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 2450 VexRiscv.IBusCachedPlugin_cache._zz_11_[29]
.sym 2455 VexRiscv.execute_arbitration_isFiring
.sym 2459 VexRiscv.CsrPlugin_minstret[55]
.sym 2478 VexRiscv.CsrPlugin_minstret[54]
.sym 2489 VexRiscv.CsrPlugin_mcycle[33]
.sym 2492 VexRiscv.CsrPlugin_minstret[11]
.sym 2499 VexRiscv.CsrPlugin_mcycle[47]
.sym 2501 VexRiscv.CsrPlugin_mcycle[40]
.sym 2503 csrbank6_o0_w[1]
.sym 2515 VexRiscv.CsrPlugin_minstret[54]
.sym 2604 VexRiscv.CsrPlugin_mcycle[48]
.sym 2605 VexRiscv.CsrPlugin_mcycle[49]
.sym 2606 VexRiscv.CsrPlugin_mcycle[50]
.sym 2607 VexRiscv.CsrPlugin_mcycle[51]
.sym 2608 VexRiscv.CsrPlugin_mcycle[52]
.sym 2609 VexRiscv.CsrPlugin_mcycle[53]
.sym 2610 VexRiscv.CsrPlugin_mcycle[54]
.sym 2611 VexRiscv.CsrPlugin_mcycle[55]
.sym 2631 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 2635 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 2657 VexRiscv.CsrPlugin_mcycle[44]
.sym 2668 VexRiscv.CsrPlugin_mcycle[41]
.sym 2672 VexRiscv.CsrPlugin_mcycle[43]
.sym 2675 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 2686 basesoc_load_storage[11]
.sym 2699 VexRiscv.CsrPlugin_mcycle[42]
.sym 2700 $PACKER_VCC_NET
.sym 2701 basesoc_soccontroller_bus_errors[0]
.sym 2702 VexRiscv.CsrPlugin_mcycle[20]
.sym 2705 csrbank6_oe0_w[2]
.sym 2706 VexRiscv.CsrPlugin_mcycle[27]
.sym 2708 VexRiscv.CsrPlugin_mcycle[46]
.sym 2711 VexRiscv.CsrPlugin_mcycle[25]
.sym 2813 VexRiscv.CsrPlugin_mcycle[56]
.sym 2814 VexRiscv.CsrPlugin_mcycle[57]
.sym 2815 VexRiscv.CsrPlugin_mcycle[58]
.sym 2816 VexRiscv.CsrPlugin_mcycle[59]
.sym 2817 VexRiscv.CsrPlugin_mcycle[60]
.sym 2818 VexRiscv.CsrPlugin_mcycle[61]
.sym 2819 VexRiscv.CsrPlugin_mcycle[62]
.sym 2820 VexRiscv.CsrPlugin_mcycle[63]
.sym 2824 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 2826 VexRiscv.CsrPlugin_mcycle[50]
.sym 2842 VexRiscv._zz_105__SB_LUT4_O_1_I3[0]
.sym 2843 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 2844 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 2846 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 2862 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 2867 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 2876 csrbank6_oe0_w[3]
.sym 2884 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 2908 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 2911 $PACKER_GND_NET
.sym 2913 VexRiscv.CsrPlugin_mcycle[52]
.sym 2914 VexRiscv.CsrPlugin_mcycle[62]
.sym 2916 VexRiscv.CsrPlugin_mcycle[19]
.sym 2917 csrbank6_o0_w[3]
.sym 2918 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 2919 VexRiscv.CsrPlugin_mcycle[55]
.sym 2920 VexRiscv.CsrPlugin_mcycle[29]
.sym 2921 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 3026 VexRiscv.CsrPlugin_mip_MSIP
.sym 3028 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 3030 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 3069 VexRiscv.MmuPlugin_satp_ppn[12]
.sym 3091 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 3092 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 3094 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[2]
.sym 3100 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 3111 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 3135 VexRiscv.CsrPlugin_mcycle[58]
.sym 3136 VexRiscv.CsrPlugin_mcycle[28]
.sym 3138 basesoc_soccontroller_bus_errors[7]
.sym 3139 array_muxed1[6]
.sym 3141 $PACKER_VCC_NET
.sym 3143 sbled_b_SB_LUT4_I3_O[0]
.sym 3252 basesoc_soccontroller_bus_errors[2]
.sym 3253 basesoc_soccontroller_bus_errors[3]
.sym 3254 basesoc_soccontroller_bus_errors[4]
.sym 3255 basesoc_soccontroller_bus_errors[5]
.sym 3256 basesoc_soccontroller_bus_errors[6]
.sym 3257 basesoc_soccontroller_bus_errors[7]
.sym 3279 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 3300 VexRiscv.CsrPlugin_minstret[54]
.sym 3301 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 3303 csrbank0_reset0_re
.sym 3304 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 3309 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 3310 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 3313 array_muxed1[3]
.sym 3343 VexRiscv.CsrPlugin_mip_MSIP
.sym 3346 basesoc_soccontroller_bus_errors[14]
.sym 3347 basesoc_soccontroller_bus_errors[4]
.sym 3349 basesoc_soccontroller_bus_errors[5]
.sym 3352 array_muxed1[0]
.sym 3357 csrbank6_o0_w[1]
.sym 3456 basesoc_soccontroller_bus_errors[8]
.sym 3457 basesoc_soccontroller_bus_errors[9]
.sym 3458 basesoc_soccontroller_bus_errors[10]
.sym 3459 basesoc_soccontroller_bus_errors[11]
.sym 3460 basesoc_soccontroller_bus_errors[12]
.sym 3461 basesoc_soccontroller_bus_errors[13]
.sym 3462 basesoc_soccontroller_bus_errors[14]
.sym 3463 basesoc_soccontroller_bus_errors[15]
.sym 3484 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 3505 basesoc_soccontroller_bus_errors[1]
.sym 3508 csrbank6_o0_w[0]
.sym 3514 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 3538 interface0_bank_bus_dat_r[5]
.sym 3548 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 3553 array_muxed1[6]
.sym 3554 basesoc_soccontroller_bus_errors[0]
.sym 3556 $PACKER_VCC_NET
.sym 3558 VexRiscv.CsrPlugin_mcycle[27]
.sym 3664 basesoc_soccontroller_bus_errors[16]
.sym 3665 basesoc_soccontroller_bus_errors[17]
.sym 3666 basesoc_soccontroller_bus_errors[18]
.sym 3667 basesoc_soccontroller_bus_errors[19]
.sym 3668 basesoc_soccontroller_bus_errors[20]
.sym 3669 basesoc_soccontroller_bus_errors[21]
.sym 3670 basesoc_soccontroller_bus_errors[22]
.sym 3671 basesoc_soccontroller_bus_errors[23]
.sym 3674 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 3686 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 3691 basesoc_cpu_ibus_adr[5]
.sym 3714 csrbank6_o0_w[0]
.sym 3721 basesoc_soccontroller_bus_errors[14]
.sym 3729 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 3757 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 3758 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 3759 basesoc_soccontroller_bus_errors[10]
.sym 3760 VexRiscv.CsrPlugin_mcycle[29]
.sym 3761 VexRiscv.CsrPlugin_mcycle[62]
.sym 3763 basesoc_soccontroller_bus_errors[21]
.sym 3766 $PACKER_GND_NET
.sym 3771 basesoc_soccontroller_bus_errors[17]
.sym 3873 basesoc_soccontroller_bus_errors[24]
.sym 3874 basesoc_soccontroller_bus_errors[25]
.sym 3875 basesoc_soccontroller_bus_errors[26]
.sym 3876 basesoc_soccontroller_bus_errors[27]
.sym 3877 basesoc_soccontroller_bus_errors[28]
.sym 3878 basesoc_soccontroller_bus_errors[29]
.sym 3879 basesoc_soccontroller_bus_errors[30]
.sym 3880 basesoc_soccontroller_bus_errors[31]
.sym 3883 basesoc_cpu_ibus_adr[26]
.sym 3902 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 3904 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 3922 basesoc_soccontroller_bus_errors[22]
.sym 3943 basesoc_soccontroller_bus_errors[20]
.sym 3965 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 3967 basesoc_soccontroller_bus_errors[0]
.sym 3969 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 3971 sbled_b_SB_LUT4_I3_O[0]
.sym 3972 array_muxed1[6]
.sym 3974 $PACKER_VCC_NET
.sym 3975 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 3976 basesoc_soccontroller_bus_errors[31]
.sym 3979 basesoc_soccontroller_bus_errors[23]
.sym 4085 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 4086 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 4087 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 4088 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 4089 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 4090 basesoc_soccontroller_scratch_storage[16]
.sym 4091 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFESR_Q_D
.sym 4092 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 4110 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 4149 array_muxed1[6]
.sym 4155 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 4157 basesoc_soccontroller_bus_errors[30]
.sym 4191 basesoc_soccontroller_bus_errors[24]
.sym 4199 basesoc_soccontroller_scratch_storage[16]
.sym 4200 basesoc_soccontroller_bus_errors[28]
.sym 4203 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 4207 array_muxed1[0]
.sym 4316 basesoc_soccontroller_scratch_storage[17]
.sym 4317 basesoc_soccontroller_scratch_storage[19]
.sym 4318 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 4344 array_muxed1[7]
.sym 4360 $PACKER_VCC_NET
.sym 4380 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 4385 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 4387 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 4389 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 4423 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 4424 array_muxed1[6]
.sym 4585 sbled_r_SB_LUT4_I1_O[1]
.sym 4605 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 4624 basesoc_soccontroller_scratch_storage[17]
.sym 4625 basesoc_load_storage[9]
.sym 4640 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 4655 $PACKER_GND_NET
.sym 4660 sbled_rraw_SB_LUT4_I0_O[2]
.sym 4769 basesoc_reload_storage[6]
.sym 4770 basesoc_reload_storage[0]
.sym 4771 basesoc_reload_storage[1]
.sym 4773 basesoc_reload_storage[4]
.sym 4812 basesoc_en_storage
.sym 4831 basesoc_reload_storage[11]
.sym 4877 csrbank4_raw0_w[0]
.sym 4878 sbled_b_SB_LUT4_I3_O[0]
.sym 4882 $PACKER_VCC_NET
.sym 4885 basesoc_value[1]
.sym 4991 basesoc_reload_storage[5]
.sym 4992 basesoc_reload_storage[7]
.sym 4994 basesoc_reload_storage[3]
.sym 4998 basesoc_reload_storage[2]
.sym 5013 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 5018 basesoc_load_storage[10]
.sym 5024 array_muxed1[3]
.sym 5042 basesoc_reload_storage[6]
.sym 5046 basesoc_reload_storage[1]
.sym 5050 basesoc_reload_storage[4]
.sym 5062 basesoc_reload_storage[4]
.sym 5064 basesoc_reload_storage_SB_DFFESR_Q_9_E
.sym 5089 csrbank4_dat0_w[2]
.sym 5093 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5095 basesoc_value[4]
.sym 5096 basesoc_value[6]
.sym 5197 basesoc_value_status[7]
.sym 5198 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5199 basesoc_value_status[4]
.sym 5200 basesoc_value_status[18]
.sym 5201 basesoc_value_status[2]
.sym 5202 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 5203 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 5204 basesoc_value_status[1]
.sym 5212 array_muxed0[4]
.sym 5224 basesoc_load_storage[7]
.sym 5245 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 5279 array_muxed1[2]
.sym 5290 array_muxed1[7]
.sym 5299 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 5405 basesoc_value_status[20]
.sym 5406 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 5411 basesoc_value_status[6]
.sym 5412 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 5456 basesoc_reload_storage[18]
.sym 5460 basesoc_value[7]
.sym 5465 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 5497 basesoc_reload_storage[26]
.sym 5500 basesoc_load_storage_SB_DFFESR_Q_23_E
.sym 5501 $PACKER_GND_NET
.sym 5508 csrbank4_dat0_w[4]
.sym 5510 sbled_rraw_SB_LUT4_I0_O[2]
.sym 5511 basesoc_update_value_re_SB_LUT4_I3_O
.sym 5620 $PACKER_GND_NET
.sym 5672 basesoc_eventmanager_status_w
.sym 5674 basesoc_eventmanager_status_w
.sym 5711 array_muxed1[4]
.sym 5715 csrbank4_raw0_w[0]
.sym 5718 sbled_b_SB_LUT4_I3_O[0]
.sym 5826 csrbank4_addr0_w[3]
.sym 5827 csrbank4_addr0_w[0]
.sym 5828 sbled_b_SB_LUT4_I3_O[0]
.sym 5829 csrbank4_addr0_w[2]
.sym 5830 sbled_rraw_SB_LUT4_I0_O[2]
.sym 5831 sbled_g_SB_LUT4_I3_O[1]
.sym 5832 sbled_addr_storage_SB_DFFESR_Q_E
.sym 5833 csrbank4_addr0_w[1]
.sym 5863 $PACKER_VCC_NET
.sym 5868 $PACKER_GND_NET
.sym 5889 basesoc_value_status[24]
.sym 5890 $PACKER_GND_NET
.sym 5892 basesoc_value[0]
.sym 5898 $PACKER_GND_NET
.sym 5937 sbled_ledd_value[0]
.sym 5938 csrbank4_dat0_w[2]
.sym 5939 sbled_ledd_value[1]
.sym 5940 csrbank4_dat0_w[6]
.sym 5941 sbled_ledd_value[2]
.sym 5942 csrbank4_dat0_w[1]
.sym 5943 array_muxed1[0]
.sym 5945 $PACKER_GND_NET
.sym 5946 csrbank4_dat0_w[7]
.sym 5948 csrbank4_dat0_w[5]
.sym 5968 csrbank4_dat0_w[6]
.sym 5969 csrbank4_dat0_w[7]
.sym 5970 csrbank4_dat0_w[1]
.sym 5971 csrbank4_addr0_w[3]
.sym 5972 sbled_dat_re
.sym 5974 csrbank4_dat0_w[2]
.sym 5980 csrbank4_dat0_w[4]
.sym 5984 csrbank4_dat0_w[5]
.sym 5986 csrbank4_dat0_w[3]
.sym 5989 csrbank4_addr0_w[1]
.sym 5990 csrbank4_ctrl0_w[0]
.sym 5991 csrbank4_addr0_w[0]
.sym 5993 csrbank4_addr0_w[2]
.sym 5996 csrbank4_dat0_w[0]
.sym 5998 csrbank4_dat0_w[6]
.sym 5999 csrbank4_ctrl0_w[0]
.sym 6001 csrbank4_dat0_w[7]
.sym 6002 sbled_dat_re
.sym 6004 sbled_dat_re
.sym 6005 csrbank4_dat0_w[0]
.sym 6008 csrbank4_dat0_w[1]
.sym 6010 csrbank4_addr0_w[0]
.sym 6011 csrbank4_dat0_w[2]
.sym 6013 csrbank4_addr0_w[1]
.sym 6014 csrbank4_dat0_w[3]
.sym 6016 csrbank4_addr0_w[2]
.sym 6017 csrbank4_dat0_w[4]
.sym 6019 csrbank4_addr0_w[3]
.sym 6020 csrbank4_dat0_w[5]
.sym 6053 csrbank4_ctrl0_w[0]
.sym 6054 csrbank4_dat0_re_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 6055 csrbank4_ctrl0_w[1]
.sym 6056 csrbank4_ctrl0_w[3]
.sym 6057 csrbank4_ctrl0_w[2]
.sym 6058 sbled_r_SB_LUT4_I1_O[0]
.sym 6060 sbled_rgba_pwm[1]
.sym 6072 sbled_ledd_value[0]
.sym 6073 sbled_ledd_value[1]
.sym 6074 sbled_ledd_value[2]
.sym 6078 array_muxed1[2]
.sym 6079 addr_storage[14]
.sym 6084 array_muxed1[3]
.sym 6090 basesoc_value[27]
.sym 6096 array_muxed1[1]
.sym 6122 sbled_dat_re
.sym 6125 fifo_readable_SB_LUT4_I3_I1[2]
.sym 6129 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 6130 csrbank4_addr0_w[3]
.sym 6143 sbled_addr_storage_SB_DFFESR_Q_E
.sym 6164 csrbank4_dat0_w[3]
.sym 6174 csrbank4_dat0_w[0]
.sym 6188 clk12
.sym 6202 clk12
.sym 6280 csrbank4_dat0_w[2]
.sym 6281 csrbank4_dat0_w[6]
.sym 6282 csrbank4_dat0_w[1]
.sym 6283 csrbank4_dat0_w[0]
.sym 6284 csrbank4_dat0_w[7]
.sym 6285 csrbank4_dat0_w[5]
.sym 6286 csrbank4_dat0_w[3]
.sym 6287 csrbank4_dat0_w[4]
.sym 6317 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 6344 clk12
.sym 6354 basesoc_load_storage_SB_DFFESR_Q_E
.sym 6357 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 6359 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 6387 sbled_exe_SB_DFFESR_Q_E
.sym 6398 csrbank4_dat0_w[4]
.sym 6424 csrbank4_ctrl0_w[2]
.sym 6428 sbled_rgba_pwm[0]
.sym 6432 sbled_rgba_pwm[2]
.sym 6435 sbled_rgba_pwm[1]
.sym 6456 csrbank4_ctrl0_w[2]
.sym 6459 sbled_rgba_pwm[0]
.sym 6462 sbled_rgba_pwm[1]
.sym 6465 sbled_rgba_pwm[2]
.sym 6538 csrbank4_raw0_w[2]
.sym 6570 csrbank4_ctrl0_w[4]
.sym 6574 sbled_rgba_pwm[2]
.sym 6577 csrbank4_dat0_w[5]
.sym 6594 csrbank4_dat0_re_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 6615 csrbank4_dat0_w[6]
.sym 6616 sbled_rgba_pwm[0]
.sym 6620 array_muxed1[4]
.sym 6676 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[0]
.sym 6687 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[0]
.sym 6695 spram_wren0
.sym 6696 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[0]
.sym 6697 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[0]
.sym 6715 grant_SB_LUT4_I3_O[1]
.sym 6717 grant_SB_LUT4_I3_O[0]
.sym 6718 spram_dataout2[14]
.sym 6719 spram_dataout0[14]
.sym 6720 spram_dataout0[6]
.sym 6722 spram_dataout2[15]
.sym 6723 grant_SB_LUT4_I3_O[0]
.sym 6725 spram_dataout0[11]
.sym 6728 spram_dataout0[0]
.sym 6729 grant_SB_LUT4_I3_O[1]
.sym 6731 spram_dataout2[10]
.sym 6732 spram_dataout2[0]
.sym 6733 grant_SB_LUT4_I3_O[0]
.sym 6734 spram_dataout2[1]
.sym 6736 spram_dataout2[2]
.sym 6739 spram_dataout0[10]
.sym 6740 spram_dataout0[2]
.sym 6741 spram_dataout0[15]
.sym 6742 spram_dataout2[11]
.sym 6744 spram_dataout2[6]
.sym 6746 spram_dataout0[1]
.sym 6748 spram_dataout2[10]
.sym 6749 grant_SB_LUT4_I3_O[1]
.sym 6750 grant_SB_LUT4_I3_O[0]
.sym 6751 spram_dataout0[10]
.sym 6754 grant_SB_LUT4_I3_O[1]
.sym 6755 spram_dataout2[11]
.sym 6756 spram_dataout0[11]
.sym 6757 grant_SB_LUT4_I3_O[0]
.sym 6760 grant_SB_LUT4_I3_O[1]
.sym 6761 spram_dataout2[15]
.sym 6762 grant_SB_LUT4_I3_O[0]
.sym 6763 spram_dataout0[15]
.sym 6766 spram_dataout0[6]
.sym 6767 spram_dataout2[6]
.sym 6768 grant_SB_LUT4_I3_O[1]
.sym 6769 grant_SB_LUT4_I3_O[0]
.sym 6772 grant_SB_LUT4_I3_O[0]
.sym 6773 grant_SB_LUT4_I3_O[1]
.sym 6774 spram_dataout0[2]
.sym 6775 spram_dataout2[2]
.sym 6778 spram_dataout2[1]
.sym 6779 grant_SB_LUT4_I3_O[0]
.sym 6780 grant_SB_LUT4_I3_O[1]
.sym 6781 spram_dataout0[1]
.sym 6784 spram_dataout0[14]
.sym 6785 spram_dataout2[14]
.sym 6786 grant_SB_LUT4_I3_O[1]
.sym 6787 grant_SB_LUT4_I3_O[0]
.sym 6790 grant_SB_LUT4_I3_O[1]
.sym 6791 spram_dataout0[0]
.sym 6792 spram_dataout2[0]
.sym 6793 grant_SB_LUT4_I3_O[0]
.sym 6837 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[1]
.sym 6838 spram_dataout2[4]
.sym 6841 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 6843 array_muxed1[9]
.sym 6844 array_muxed1[10]
.sym 6846 spram_dataout2[15]
.sym 6860 spram_dataout2[11]
.sym 6863 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[1]
.sym 6866 grant_SB_LUT4_I3_O[0]
.sym 6868 grant_SB_LUT4_I3_O[0]
.sym 6873 grant_SB_LUT4_I3_O[1]
.sym 6877 grant_SB_LUT4_I3_O[0]
.sym 6878 grant_SB_LUT4_I3_O[1]
.sym 6879 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[1]
.sym 6887 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 6894 array_muxed0[5]
.sym 6904 spram_dataout0[3]
.sym 6908 spram_dataout2[5]
.sym 6912 spram_dataout0[7]
.sym 6916 spram_dataout0[5]
.sym 6919 spram_dataout2[8]
.sym 6920 spram_dataout2[3]
.sym 6925 grant_SB_LUT4_I3_O[0]
.sym 6928 spram_dataout2[7]
.sym 6929 grant_SB_LUT4_I3_O[1]
.sym 6931 spram_dataout0[8]
.sym 6932 grant_SB_LUT4_I3_O[1]
.sym 6933 grant_SB_LUT4_I3_O[0]
.sym 6947 grant_SB_LUT4_I3_O[0]
.sym 6948 grant_SB_LUT4_I3_O[1]
.sym 6949 spram_dataout2[5]
.sym 6950 spram_dataout0[5]
.sym 6959 grant_SB_LUT4_I3_O[1]
.sym 6960 spram_dataout2[8]
.sym 6961 spram_dataout0[8]
.sym 6962 grant_SB_LUT4_I3_O[0]
.sym 6965 grant_SB_LUT4_I3_O[1]
.sym 6966 spram_dataout2[3]
.sym 6967 grant_SB_LUT4_I3_O[0]
.sym 6968 spram_dataout0[3]
.sym 6977 spram_dataout0[7]
.sym 6978 grant_SB_LUT4_I3_O[1]
.sym 6979 spram_dataout2[7]
.sym 6980 grant_SB_LUT4_I3_O[0]
.sym 7011 VexRiscv.CsrPlugin_mscratch[4]
.sym 7012 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]
.sym 7016 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 7017 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 7022 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 7025 array_muxed1[15]
.sym 7026 spram_dataout2[9]
.sym 7028 csrbank6_o0_w[1]
.sym 7030 spram_dataout2[13]
.sym 7032 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 7033 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]
.sym 7034 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 7041 VexRiscv.CsrPlugin_mcycle[6]
.sym 7155 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 7156 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7157 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 7158 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 7159 VexRiscv._zz_61__SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 7160 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 7161 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 7162 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 7163 array_muxed1[14]
.sym 7164 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 7168 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 7170 array_muxed2[1]
.sym 7171 $PACKER_VCC_NET
.sym 7173 array_muxed0[4]
.sym 7174 csrbank6_oe0_w[2]
.sym 7179 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 7183 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I1[2]
.sym 7187 VexRiscv.CsrPlugin_mtval[5]
.sym 7203 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 7206 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 7211 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 7220 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 7222 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 7223 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 7225 VexRiscv.CsrPlugin_mcycle[6]
.sym 7243 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 7249 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 7254 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 7265 VexRiscv.CsrPlugin_mcycle[6]
.sym 7266 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 7268 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 7275 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 7276 clk12_$glb_clk
.sym 7277 VexRiscv.reset_$glb_sr
.sym 7303 VexRiscv.CsrPlugin_minstret[1]
.sym 7304 VexRiscv.CsrPlugin_minstret[2]
.sym 7305 VexRiscv.CsrPlugin_minstret[3]
.sym 7306 VexRiscv.CsrPlugin_minstret[4]
.sym 7307 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[0]
.sym 7308 VexRiscv.CsrPlugin_minstret[6]
.sym 7309 VexRiscv.CsrPlugin_minstret[7]
.sym 7314 csrbank6_o0_w[3]
.sym 7316 VexRiscv.CsrPlugin_mcycle[32]
.sym 7317 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 7320 VexRiscv.CsrPlugin_mcycle[38]
.sym 7321 VexRiscv._zz_147_[5]
.sym 7322 VexRiscv._zz_147_[13]
.sym 7323 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 7324 VexRiscv._zz_147_[6]
.sym 7327 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]
.sym 7329 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 7331 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 7334 VexRiscv.CsrPlugin_mcycle[4]
.sym 7336 VexRiscv.CsrPlugin_mcycle[5]
.sym 7347 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 7363 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 7370 VexRiscv._zz_176_
.sym 7388 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 7422 VexRiscv._zz_176_
.sym 7423 clk12_$glb_clk
.sym 7424 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 7449 VexRiscv.CsrPlugin_minstret[8]
.sym 7450 VexRiscv.CsrPlugin_minstret[9]
.sym 7451 VexRiscv.CsrPlugin_minstret[10]
.sym 7452 VexRiscv.CsrPlugin_minstret[11]
.sym 7453 VexRiscv.CsrPlugin_minstret[12]
.sym 7454 VexRiscv.CsrPlugin_minstret[13]
.sym 7455 VexRiscv.CsrPlugin_minstret[14]
.sym 7456 VexRiscv.CsrPlugin_minstret[15]
.sym 7462 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 7464 csrbank6_oe0_w[0]
.sym 7465 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 7467 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 7470 array_muxed0[2]
.sym 7474 $PACKER_GND_NET
.sym 7475 VexRiscv.CsrPlugin_minstret[0]
.sym 7476 VexRiscv.execute_arbitration_isFiring
.sym 7477 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 7480 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 7481 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[3]
.sym 7491 VexRiscv.CsrPlugin_mcycle[1]
.sym 7495 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 7497 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[3]
.sym 7499 VexRiscv.CsrPlugin_minstret[1]
.sym 7503 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[2]
.sym 7504 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 7506 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 7508 VexRiscv._zz_176_
.sym 7509 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 7510 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 7513 VexRiscv.CsrPlugin_minstret[33]
.sym 7514 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 7515 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[3]
.sym 7517 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 7518 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 7521 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1]
.sym 7523 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[3]
.sym 7524 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 7525 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[2]
.sym 7526 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 7529 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 7530 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 7531 VexRiscv.CsrPlugin_mcycle[1]
.sym 7532 VexRiscv.CsrPlugin_minstret[1]
.sym 7535 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1]
.sym 7536 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[3]
.sym 7537 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 7538 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 7541 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 7553 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 7555 VexRiscv.CsrPlugin_minstret[33]
.sym 7569 VexRiscv._zz_176_
.sym 7570 clk12_$glb_clk
.sym 7571 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 7596 VexRiscv.CsrPlugin_minstret[16]
.sym 7597 VexRiscv.CsrPlugin_minstret[17]
.sym 7598 VexRiscv.CsrPlugin_minstret[18]
.sym 7599 VexRiscv.CsrPlugin_minstret[19]
.sym 7600 VexRiscv.CsrPlugin_minstret[20]
.sym 7601 VexRiscv.CsrPlugin_minstret[21]
.sym 7602 VexRiscv.CsrPlugin_minstret[22]
.sym 7603 VexRiscv.CsrPlugin_minstret[23]
.sym 7604 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 7606 VexRiscv.CsrPlugin_mcycle[53]
.sym 7608 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 7611 VexRiscv.CsrPlugin_minstret[11]
.sym 7612 VexRiscv._zz_147_[14]
.sym 7613 VexRiscv.CsrPlugin_mepc[6]
.sym 7617 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 7619 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 7620 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 7621 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 7622 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 7623 VexRiscv.CsrPlugin_minstret[33]
.sym 7624 VexRiscv.CsrPlugin_mcycle[6]
.sym 7625 VexRiscv.CsrPlugin_mcycle[8]
.sym 7626 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 7629 VexRiscv.CsrPlugin_minstret[16]
.sym 7631 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1]
.sym 7639 VexRiscv.CsrPlugin_mcycle[2]
.sym 7642 VexRiscv.CsrPlugin_mcycle[5]
.sym 7649 VexRiscv.CsrPlugin_mcycle[4]
.sym 7652 VexRiscv.CsrPlugin_mcycle[7]
.sym 7654 VexRiscv.CsrPlugin_mcycle[1]
.sym 7656 VexRiscv.CsrPlugin_mcycle[3]
.sym 7660 VexRiscv.CsrPlugin_mcycle[0]
.sym 7667 VexRiscv.CsrPlugin_mcycle[6]
.sym 7668 VexRiscv.CsrPlugin_mcycle[0]
.sym 7669 $nextpnr_ICESTORM_LC_29$O
.sym 7671 VexRiscv.CsrPlugin_mcycle[0]
.sym 7675 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 7678 VexRiscv.CsrPlugin_mcycle[1]
.sym 7679 VexRiscv.CsrPlugin_mcycle[0]
.sym 7681 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 7684 VexRiscv.CsrPlugin_mcycle[2]
.sym 7685 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 7687 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 7690 VexRiscv.CsrPlugin_mcycle[3]
.sym 7691 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 7693 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 7695 VexRiscv.CsrPlugin_mcycle[4]
.sym 7697 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 7699 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 7702 VexRiscv.CsrPlugin_mcycle[5]
.sym 7703 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 7705 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 7707 VexRiscv.CsrPlugin_mcycle[6]
.sym 7709 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 7711 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 7713 VexRiscv.CsrPlugin_mcycle[7]
.sym 7715 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 7717 clk12_$glb_clk
.sym 7743 VexRiscv.CsrPlugin_minstret[24]
.sym 7744 VexRiscv.CsrPlugin_minstret[25]
.sym 7745 VexRiscv.CsrPlugin_minstret[26]
.sym 7746 VexRiscv.CsrPlugin_minstret[27]
.sym 7747 VexRiscv.CsrPlugin_minstret[28]
.sym 7748 VexRiscv.CsrPlugin_minstret[29]
.sym 7749 VexRiscv.CsrPlugin_minstret[30]
.sym 7750 VexRiscv.CsrPlugin_minstret[31]
.sym 7751 array_muxed1[6]
.sym 7752 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 7754 array_muxed1[6]
.sym 7756 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 7759 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 7760 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 7767 VexRiscv.CsrPlugin_mcycle[24]
.sym 7768 VexRiscv.CsrPlugin_minstret[28]
.sym 7772 VexRiscv.CsrPlugin_minstret[30]
.sym 7773 VexRiscv.CsrPlugin_minstret[21]
.sym 7774 VexRiscv.CsrPlugin_minstret[31]
.sym 7775 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 7776 VexRiscv.CsrPlugin_minstret[12]
.sym 7778 array_muxed1[1]
.sym 7779 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 7784 VexRiscv.CsrPlugin_mcycle[8]
.sym 7793 VexRiscv.CsrPlugin_mcycle[9]
.sym 7794 VexRiscv.CsrPlugin_mcycle[10]
.sym 7796 VexRiscv.CsrPlugin_mcycle[12]
.sym 7798 VexRiscv.CsrPlugin_mcycle[14]
.sym 7803 VexRiscv.CsrPlugin_mcycle[11]
.sym 7813 VexRiscv.CsrPlugin_mcycle[13]
.sym 7815 VexRiscv.CsrPlugin_mcycle[15]
.sym 7816 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 7819 VexRiscv.CsrPlugin_mcycle[8]
.sym 7820 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 7822 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 7824 VexRiscv.CsrPlugin_mcycle[9]
.sym 7826 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 7828 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 7830 VexRiscv.CsrPlugin_mcycle[10]
.sym 7832 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 7834 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 7837 VexRiscv.CsrPlugin_mcycle[11]
.sym 7838 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 7840 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 7842 VexRiscv.CsrPlugin_mcycle[12]
.sym 7844 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 7846 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 7848 VexRiscv.CsrPlugin_mcycle[13]
.sym 7850 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 7852 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 7854 VexRiscv.CsrPlugin_mcycle[14]
.sym 7856 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 7858 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 7860 VexRiscv.CsrPlugin_mcycle[15]
.sym 7862 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 7864 clk12_$glb_clk
.sym 7890 VexRiscv.CsrPlugin_minstret[32]
.sym 7891 VexRiscv.CsrPlugin_minstret[33]
.sym 7892 VexRiscv.CsrPlugin_minstret[34]
.sym 7893 VexRiscv.CsrPlugin_minstret[35]
.sym 7894 VexRiscv.CsrPlugin_minstret[36]
.sym 7895 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1]
.sym 7896 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]
.sym 7897 VexRiscv.CsrPlugin_minstret[39]
.sym 7899 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[0]
.sym 7908 VexRiscv.CsrPlugin_mcycle[10]
.sym 7911 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 7916 VexRiscv.CsrPlugin_minstret[27]
.sym 7917 VexRiscv.CsrPlugin_mcycle[11]
.sym 7918 VexRiscv.CsrPlugin_mcycle[34]
.sym 7919 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]
.sym 7920 VexRiscv.CsrPlugin_mcycle[23]
.sym 7921 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 7922 VexRiscv.CsrPlugin_mcycle[16]
.sym 7923 VexRiscv.CsrPlugin_minstret[17]
.sym 7924 VexRiscv.CsrPlugin_minstret[43]
.sym 7925 VexRiscv.CsrPlugin_mcycle[15]
.sym 7926 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 7936 VexRiscv.CsrPlugin_mcycle[21]
.sym 7939 VexRiscv.CsrPlugin_mcycle[16]
.sym 7942 VexRiscv.CsrPlugin_mcycle[19]
.sym 7946 VexRiscv.CsrPlugin_mcycle[23]
.sym 7951 VexRiscv.CsrPlugin_mcycle[20]
.sym 7953 VexRiscv.CsrPlugin_mcycle[22]
.sym 7956 VexRiscv.CsrPlugin_mcycle[17]
.sym 7957 VexRiscv.CsrPlugin_mcycle[18]
.sym 7963 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 7965 VexRiscv.CsrPlugin_mcycle[16]
.sym 7967 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 7969 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 7971 VexRiscv.CsrPlugin_mcycle[17]
.sym 7973 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 7975 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 7977 VexRiscv.CsrPlugin_mcycle[18]
.sym 7979 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 7981 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 7983 VexRiscv.CsrPlugin_mcycle[19]
.sym 7985 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 7987 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[21]
.sym 7990 VexRiscv.CsrPlugin_mcycle[20]
.sym 7991 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 7993 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[22]
.sym 7996 VexRiscv.CsrPlugin_mcycle[21]
.sym 7997 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[21]
.sym 7999 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[23]
.sym 8002 VexRiscv.CsrPlugin_mcycle[22]
.sym 8003 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[22]
.sym 8005 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[24]
.sym 8007 VexRiscv.CsrPlugin_mcycle[23]
.sym 8009 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[23]
.sym 8011 clk12_$glb_clk
.sym 8037 VexRiscv.CsrPlugin_minstret[40]
.sym 8038 VexRiscv.CsrPlugin_minstret[41]
.sym 8039 VexRiscv.CsrPlugin_minstret[42]
.sym 8040 VexRiscv.CsrPlugin_minstret[43]
.sym 8041 VexRiscv.CsrPlugin_minstret[44]
.sym 8042 VexRiscv.CsrPlugin_minstret[45]
.sym 8043 VexRiscv.CsrPlugin_minstret[46]
.sym 8044 VexRiscv.CsrPlugin_minstret[47]
.sym 8046 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 8053 VexRiscv.CsrPlugin_mcycle[17]
.sym 8054 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 8056 VexRiscv.CsrPlugin_mcycle[36]
.sym 8057 csrbank6_oe0_w[0]
.sym 8060 $PACKER_VCC_NET
.sym 8062 $PACKER_GND_NET
.sym 8063 VexRiscv.execute_arbitration_isFiring
.sym 8064 VexRiscv.CsrPlugin_mcycle[39]
.sym 8066 VexRiscv.CsrPlugin_minstret[29]
.sym 8067 VexRiscv.CsrPlugin_minstret[49]
.sym 8068 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8069 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 8073 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[24]
.sym 8078 VexRiscv.CsrPlugin_mcycle[24]
.sym 8083 VexRiscv.CsrPlugin_mcycle[29]
.sym 8095 VexRiscv.CsrPlugin_mcycle[25]
.sym 8096 VexRiscv.CsrPlugin_mcycle[26]
.sym 8105 VexRiscv.CsrPlugin_mcycle[27]
.sym 8106 VexRiscv.CsrPlugin_mcycle[28]
.sym 8108 VexRiscv.CsrPlugin_mcycle[30]
.sym 8109 VexRiscv.CsrPlugin_mcycle[31]
.sym 8110 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[25]
.sym 8113 VexRiscv.CsrPlugin_mcycle[24]
.sym 8114 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[24]
.sym 8116 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[26]
.sym 8119 VexRiscv.CsrPlugin_mcycle[25]
.sym 8120 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[25]
.sym 8122 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[27]
.sym 8125 VexRiscv.CsrPlugin_mcycle[26]
.sym 8126 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[26]
.sym 8128 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[28]
.sym 8130 VexRiscv.CsrPlugin_mcycle[27]
.sym 8132 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[27]
.sym 8134 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[29]
.sym 8136 VexRiscv.CsrPlugin_mcycle[28]
.sym 8138 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[28]
.sym 8140 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[30]
.sym 8143 VexRiscv.CsrPlugin_mcycle[29]
.sym 8144 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[29]
.sym 8146 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[31]
.sym 8148 VexRiscv.CsrPlugin_mcycle[30]
.sym 8150 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[30]
.sym 8152 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[32]
.sym 8154 VexRiscv.CsrPlugin_mcycle[31]
.sym 8156 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[31]
.sym 8158 clk12_$glb_clk
.sym 8184 VexRiscv.CsrPlugin_minstret[48]
.sym 8185 VexRiscv.CsrPlugin_minstret[49]
.sym 8186 VexRiscv.CsrPlugin_minstret[50]
.sym 8187 VexRiscv.CsrPlugin_minstret[51]
.sym 8188 VexRiscv.CsrPlugin_minstret[52]
.sym 8189 VexRiscv.CsrPlugin_minstret[53]
.sym 8190 VexRiscv.CsrPlugin_minstret[54]
.sym 8191 VexRiscv.CsrPlugin_minstret[55]
.sym 8197 VexRiscv.CsrPlugin_mcycle[40]
.sym 8199 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 8202 VexRiscv.CsrPlugin_mcycle[9]
.sym 8204 VexRiscv.CsrPlugin_mcycle[47]
.sym 8206 array_muxed1[7]
.sym 8209 VexRiscv._zz_105_[1]
.sym 8210 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 8211 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 8214 sbled_r_SB_LUT4_I1_O[0]
.sym 8216 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 8217 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 8218 VexRiscv.CsrPlugin_minstret[16]
.sym 8219 VexRiscv.CsrPlugin_mcycle[31]
.sym 8220 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[32]
.sym 8225 VexRiscv.CsrPlugin_mcycle[32]
.sym 8226 VexRiscv.CsrPlugin_mcycle[33]
.sym 8229 VexRiscv.CsrPlugin_mcycle[36]
.sym 8230 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[3]
.sym 8235 VexRiscv.CsrPlugin_mcycle[34]
.sym 8239 VexRiscv.CsrPlugin_mcycle[38]
.sym 8248 VexRiscv.CsrPlugin_mcycle[39]
.sym 8252 VexRiscv.CsrPlugin_mcycle[35]
.sym 8257 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[33]
.sym 8260 VexRiscv.CsrPlugin_mcycle[32]
.sym 8261 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[32]
.sym 8263 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[34]
.sym 8266 VexRiscv.CsrPlugin_mcycle[33]
.sym 8267 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[33]
.sym 8269 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[35]
.sym 8271 VexRiscv.CsrPlugin_mcycle[34]
.sym 8273 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[34]
.sym 8275 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[36]
.sym 8277 VexRiscv.CsrPlugin_mcycle[35]
.sym 8279 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[35]
.sym 8281 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[37]
.sym 8284 VexRiscv.CsrPlugin_mcycle[36]
.sym 8285 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[36]
.sym 8287 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[38]
.sym 8290 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[3]
.sym 8291 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[37]
.sym 8293 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[39]
.sym 8295 VexRiscv.CsrPlugin_mcycle[38]
.sym 8297 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[38]
.sym 8299 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[40]
.sym 8302 VexRiscv.CsrPlugin_mcycle[39]
.sym 8303 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[39]
.sym 8305 clk12_$glb_clk
.sym 8331 VexRiscv.CsrPlugin_minstret[56]
.sym 8332 VexRiscv.CsrPlugin_minstret[57]
.sym 8333 VexRiscv.CsrPlugin_minstret[58]
.sym 8334 VexRiscv.CsrPlugin_minstret[59]
.sym 8335 VexRiscv.CsrPlugin_minstret[60]
.sym 8336 VexRiscv.CsrPlugin_minstret[61]
.sym 8337 VexRiscv.CsrPlugin_minstret[62]
.sym 8338 VexRiscv.CsrPlugin_minstret[63]
.sym 8340 spram_wren0
.sym 8343 basesoc_soccontroller_bus_errors[0]
.sym 8345 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 8346 VexRiscv.CsrPlugin_mcycle[12]
.sym 8347 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 8350 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8351 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 8353 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8354 VexRiscv.CsrPlugin_mcycle[46]
.sym 8355 VexRiscv.CsrPlugin_mcycle[24]
.sym 8356 VexRiscv.CsrPlugin_minstret[60]
.sym 8357 VexRiscv.CsrPlugin_mcycle[45]
.sym 8358 VexRiscv.CsrPlugin_mcycle[35]
.sym 8359 VexRiscv.CsrPlugin_minstret[52]
.sym 8360 VexRiscv.CsrPlugin_minstret[12]
.sym 8361 VexRiscv.CsrPlugin_minstret[21]
.sym 8362 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 8363 VexRiscv.CsrPlugin_minstret[31]
.sym 8364 VexRiscv.CsrPlugin_minstret[28]
.sym 8366 array_muxed1[1]
.sym 8367 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[40]
.sym 8373 VexRiscv.CsrPlugin_mcycle[41]
.sym 8376 VexRiscv.CsrPlugin_mcycle[44]
.sym 8383 VexRiscv.CsrPlugin_mcycle[43]
.sym 8387 VexRiscv.CsrPlugin_mcycle[47]
.sym 8388 VexRiscv.CsrPlugin_mcycle[40]
.sym 8398 VexRiscv.CsrPlugin_mcycle[42]
.sym 8401 VexRiscv.CsrPlugin_mcycle[45]
.sym 8402 VexRiscv.CsrPlugin_mcycle[46]
.sym 8404 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[41]
.sym 8407 VexRiscv.CsrPlugin_mcycle[40]
.sym 8408 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[40]
.sym 8410 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[42]
.sym 8413 VexRiscv.CsrPlugin_mcycle[41]
.sym 8414 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[41]
.sym 8416 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[43]
.sym 8418 VexRiscv.CsrPlugin_mcycle[42]
.sym 8420 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[42]
.sym 8422 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[44]
.sym 8424 VexRiscv.CsrPlugin_mcycle[43]
.sym 8426 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[43]
.sym 8428 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[45]
.sym 8431 VexRiscv.CsrPlugin_mcycle[44]
.sym 8432 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[44]
.sym 8434 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[46]
.sym 8436 VexRiscv.CsrPlugin_mcycle[45]
.sym 8438 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[45]
.sym 8440 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[47]
.sym 8442 VexRiscv.CsrPlugin_mcycle[46]
.sym 8444 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[46]
.sym 8446 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[48]
.sym 8448 VexRiscv.CsrPlugin_mcycle[47]
.sym 8450 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[47]
.sym 8452 clk12_$glb_clk
.sym 8478 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8479 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 8480 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8481 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 8482 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 8483 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 8484 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8485 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[2]
.sym 8486 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[0]
.sym 8487 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[0]
.sym 8492 array_muxed0[3]
.sym 8493 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 8494 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 8495 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 8497 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 8498 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 8499 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 8500 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 8504 VexRiscv.CsrPlugin_mcycle[23]
.sym 8505 VexRiscv.CsrPlugin_minstret[43]
.sym 8506 VexRiscv.CsrPlugin_mcycle[16]
.sym 8507 VexRiscv.CsrPlugin_minstret[17]
.sym 8509 csrbank4_dat0_w[3]
.sym 8510 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8511 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 8512 VexRiscv.CsrPlugin_minstret[27]
.sym 8513 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 8514 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[48]
.sym 8528 VexRiscv.CsrPlugin_mcycle[49]
.sym 8530 VexRiscv.CsrPlugin_mcycle[51]
.sym 8534 VexRiscv.CsrPlugin_mcycle[55]
.sym 8535 VexRiscv.CsrPlugin_mcycle[48]
.sym 8539 VexRiscv.CsrPlugin_mcycle[52]
.sym 8545 VexRiscv.CsrPlugin_mcycle[50]
.sym 8548 VexRiscv.CsrPlugin_mcycle[53]
.sym 8549 VexRiscv.CsrPlugin_mcycle[54]
.sym 8551 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[49]
.sym 8554 VexRiscv.CsrPlugin_mcycle[48]
.sym 8555 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[48]
.sym 8557 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[50]
.sym 8559 VexRiscv.CsrPlugin_mcycle[49]
.sym 8561 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[49]
.sym 8563 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[51]
.sym 8565 VexRiscv.CsrPlugin_mcycle[50]
.sym 8567 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[50]
.sym 8569 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[52]
.sym 8571 VexRiscv.CsrPlugin_mcycle[51]
.sym 8573 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[51]
.sym 8575 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[53]
.sym 8578 VexRiscv.CsrPlugin_mcycle[52]
.sym 8579 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[52]
.sym 8581 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[54]
.sym 8583 VexRiscv.CsrPlugin_mcycle[53]
.sym 8585 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[53]
.sym 8587 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[55]
.sym 8589 VexRiscv.CsrPlugin_mcycle[54]
.sym 8591 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[54]
.sym 8593 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[56]
.sym 8595 VexRiscv.CsrPlugin_mcycle[55]
.sym 8597 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[55]
.sym 8599 clk12_$glb_clk
.sym 8625 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 8626 VexRiscv.CsrPlugin_mscratch[12]
.sym 8627 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 8628 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[2]
.sym 8629 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 8630 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 8631 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8632 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 8633 array_muxed1[4]
.sym 8636 array_muxed1[4]
.sym 8638 VexRiscv.CsrPlugin_mcycle[26]
.sym 8639 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 8640 VexRiscv._zz_176_
.sym 8641 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 8643 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 8645 sbled_b_SB_LUT4_I3_O[0]
.sym 8648 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 8649 sbled_g_SB_LUT4_I3_O[1]
.sym 8650 VexRiscv.CsrPlugin_minstret[29]
.sym 8652 VexRiscv.CsrPlugin_minstret[57]
.sym 8653 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 8654 $PACKER_GND_NET
.sym 8655 VexRiscv.CsrPlugin_minstret[49]
.sym 8656 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 8657 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 8658 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 8660 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8661 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[56]
.sym 8668 VexRiscv.CsrPlugin_mcycle[58]
.sym 8671 VexRiscv.CsrPlugin_mcycle[61]
.sym 8674 VexRiscv.CsrPlugin_mcycle[56]
.sym 8685 VexRiscv.CsrPlugin_mcycle[59]
.sym 8686 VexRiscv.CsrPlugin_mcycle[60]
.sym 8691 VexRiscv.CsrPlugin_mcycle[57]
.sym 8696 VexRiscv.CsrPlugin_mcycle[62]
.sym 8697 VexRiscv.CsrPlugin_mcycle[63]
.sym 8698 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[57]
.sym 8700 VexRiscv.CsrPlugin_mcycle[56]
.sym 8702 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[56]
.sym 8704 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[58]
.sym 8706 VexRiscv.CsrPlugin_mcycle[57]
.sym 8708 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[57]
.sym 8710 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[59]
.sym 8713 VexRiscv.CsrPlugin_mcycle[58]
.sym 8714 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[58]
.sym 8716 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[60]
.sym 8719 VexRiscv.CsrPlugin_mcycle[59]
.sym 8720 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[59]
.sym 8722 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[61]
.sym 8725 VexRiscv.CsrPlugin_mcycle[60]
.sym 8726 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[60]
.sym 8728 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[62]
.sym 8731 VexRiscv.CsrPlugin_mcycle[61]
.sym 8732 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[61]
.sym 8734 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[63]
.sym 8736 VexRiscv.CsrPlugin_mcycle[62]
.sym 8738 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[62]
.sym 8742 VexRiscv.CsrPlugin_mcycle[63]
.sym 8744 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[63]
.sym 8746 clk12_$glb_clk
.sym 8772 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 8773 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8774 basesoc_value[2]
.sym 8775 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 8776 VexRiscv.CsrPlugin_mip_MSIP_SB_DFFSR_Q_R
.sym 8777 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 8778 basesoc_soccontroller_reset_storage
.sym 8779 basesoc_cpu_reset
.sym 8785 array_muxed1[0]
.sym 8790 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 8792 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 8793 VexRiscv.CsrPlugin_minstret[11]
.sym 8794 VexRiscv.CsrPlugin_mcycle[60]
.sym 8795 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 8796 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 8797 basesoc_soccontroller_bus_errors[6]
.sym 8798 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 8800 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 8802 sbled_r_SB_LUT4_I1_O[0]
.sym 8803 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 8805 basesoc_soccontroller_bus_errors[2]
.sym 8806 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 8814 VexRiscv.CsrPlugin_mcycle[57]
.sym 8816 VexRiscv.CsrPlugin_mcycle[20]
.sym 8821 VexRiscv.CsrPlugin_mcycle[52]
.sym 8823 VexRiscv.CsrPlugin_mcycle[25]
.sym 8826 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 8833 VexRiscv.CsrPlugin_mip_MSIP_SB_DFFSR_Q_R
.sym 8835 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 8842 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 8855 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 8864 VexRiscv.CsrPlugin_mcycle[57]
.sym 8865 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 8866 VexRiscv.CsrPlugin_mcycle[25]
.sym 8867 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 8876 VexRiscv.CsrPlugin_mcycle[20]
.sym 8877 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 8878 VexRiscv.CsrPlugin_mcycle[52]
.sym 8879 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 8893 clk12_$glb_clk
.sym 8894 VexRiscv.CsrPlugin_mip_MSIP_SB_DFFSR_Q_R
.sym 8922 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 8925 interface0_bank_bus_dat_r[5]
.sym 8926 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[1]
.sym 8928 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 8933 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 8934 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 8935 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 8937 csrbank6_oe0_w[2]
.sym 8942 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 8943 basesoc_value_SB_DFFSR_Q_29_D_SB_LUT4_O_I2[1]
.sym 8944 VexRiscv.CsrPlugin_minstret[60]
.sym 8945 VexRiscv.CsrPlugin_mepc[16]
.sym 8946 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 8947 VexRiscv.CsrPlugin_minstret[52]
.sym 8948 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 8949 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 8951 basesoc_soccontroller_reset_storage
.sym 8952 VexRiscv.CsrPlugin_minstret[28]
.sym 8953 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 8954 basesoc_en_storage
.sym 8970 basesoc_soccontroller_bus_errors[2]
.sym 8972 basesoc_soccontroller_bus_errors[1]
.sym 8973 basesoc_soccontroller_bus_errors[5]
.sym 8979 basesoc_soccontroller_bus_errors[3]
.sym 8980 basesoc_soccontroller_bus_errors[4]
.sym 8982 basesoc_soccontroller_bus_errors[6]
.sym 8987 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 8990 basesoc_soccontroller_bus_errors[0]
.sym 8991 basesoc_soccontroller_bus_errors[7]
.sym 8992 $nextpnr_ICESTORM_LC_16$O
.sym 8994 basesoc_soccontroller_bus_errors[0]
.sym 8998 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9001 basesoc_soccontroller_bus_errors[1]
.sym 9004 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9006 basesoc_soccontroller_bus_errors[2]
.sym 9008 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9010 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9013 basesoc_soccontroller_bus_errors[3]
.sym 9014 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9016 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9019 basesoc_soccontroller_bus_errors[4]
.sym 9020 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9022 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9024 basesoc_soccontroller_bus_errors[5]
.sym 9026 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 9028 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9031 basesoc_soccontroller_bus_errors[6]
.sym 9032 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 9034 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9036 basesoc_soccontroller_bus_errors[7]
.sym 9038 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9039 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 9040 clk12_$glb_clk
.sym 9041 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9066 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 9067 basesoc_soccontroller_scratch_storage[0]
.sym 9068 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 9069 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[3]
.sym 9070 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[2]
.sym 9071 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 9072 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0[0]
.sym 9073 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 9074 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 9076 basesoc_value[18]
.sym 9078 VexRiscv.CsrPlugin_mcycle[19]
.sym 9082 basesoc_soccontroller_bus_errors[21]
.sym 9083 basesoc_soccontroller_bus_errors[17]
.sym 9085 VexRiscv.CsrPlugin_mcycle[55]
.sym 9089 csrbank6_o0_w[3]
.sym 9091 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 9092 csrbank4_dat0_w[3]
.sym 9093 basesoc_soccontroller_bus_errors[3]
.sym 9096 basesoc_soccontroller_bus_errors[15]
.sym 9098 basesoc_soccontroller_bus_errors[8]
.sym 9099 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 9100 basesoc_soccontroller_bus_errors[9]
.sym 9102 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9109 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 9115 basesoc_soccontroller_bus_errors[8]
.sym 9124 basesoc_soccontroller_bus_errors[9]
.sym 9125 basesoc_soccontroller_bus_errors[10]
.sym 9129 basesoc_soccontroller_bus_errors[14]
.sym 9130 basesoc_soccontroller_bus_errors[15]
.sym 9134 basesoc_soccontroller_bus_errors[11]
.sym 9135 basesoc_soccontroller_bus_errors[12]
.sym 9136 basesoc_soccontroller_bus_errors[13]
.sym 9139 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 9141 basesoc_soccontroller_bus_errors[8]
.sym 9143 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9145 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 9148 basesoc_soccontroller_bus_errors[9]
.sym 9149 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 9151 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 9154 basesoc_soccontroller_bus_errors[10]
.sym 9155 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 9157 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 9159 basesoc_soccontroller_bus_errors[11]
.sym 9161 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 9163 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 9165 basesoc_soccontroller_bus_errors[12]
.sym 9167 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 9169 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 9171 basesoc_soccontroller_bus_errors[13]
.sym 9173 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 9175 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 9178 basesoc_soccontroller_bus_errors[14]
.sym 9179 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 9181 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 9184 basesoc_soccontroller_bus_errors[15]
.sym 9185 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 9186 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 9187 clk12_$glb_clk
.sym 9188 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9213 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[0]
.sym 9214 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[1]
.sym 9215 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 9216 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0[1]
.sym 9217 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 9218 basesoc_soccontroller_scratch_storage[24]
.sym 9219 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[3]
.sym 9220 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 9227 interface0_bank_bus_dat_r[2]
.sym 9228 basesoc_soccontroller_bus_errors[31]
.sym 9231 basesoc_soccontroller_bus_errors[23]
.sym 9232 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 9233 basesoc_soccontroller_bus_errors[11]
.sym 9234 VexRiscv.CsrPlugin_mcycle[28]
.sym 9235 basesoc_soccontroller_bus_errors[12]
.sym 9236 basesoc_soccontroller_bus_errors[7]
.sym 9238 array_muxed1[5]
.sym 9242 $PACKER_GND_NET
.sym 9244 basesoc_soccontroller_bus_errors[25]
.sym 9245 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 9246 VexRiscv.CsrPlugin_minstret[29]
.sym 9247 array_muxed1[7]
.sym 9248 sbled_g_SB_LUT4_I3_O[1]
.sym 9249 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 9257 basesoc_soccontroller_bus_errors[19]
.sym 9266 basesoc_soccontroller_bus_errors[20]
.sym 9275 basesoc_soccontroller_bus_errors[21]
.sym 9276 basesoc_soccontroller_bus_errors[22]
.sym 9277 basesoc_soccontroller_bus_errors[23]
.sym 9278 basesoc_soccontroller_bus_errors[16]
.sym 9279 basesoc_soccontroller_bus_errors[17]
.sym 9280 basesoc_soccontroller_bus_errors[18]
.sym 9281 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 9286 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 9288 basesoc_soccontroller_bus_errors[16]
.sym 9290 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 9292 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 9294 basesoc_soccontroller_bus_errors[17]
.sym 9296 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 9298 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 9300 basesoc_soccontroller_bus_errors[18]
.sym 9302 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 9304 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 9307 basesoc_soccontroller_bus_errors[19]
.sym 9308 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 9310 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 9312 basesoc_soccontroller_bus_errors[20]
.sym 9314 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 9316 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 9319 basesoc_soccontroller_bus_errors[21]
.sym 9320 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 9322 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 9325 basesoc_soccontroller_bus_errors[22]
.sym 9326 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 9328 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 9331 basesoc_soccontroller_bus_errors[23]
.sym 9332 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 9333 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 9334 clk12_$glb_clk
.sym 9335 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9360 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[2]
.sym 9361 basesoc_soccontroller_scratch_storage[2]
.sym 9362 basesoc_soccontroller_scratch_storage[7]
.sym 9363 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 9364 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 9365 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 9366 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 9367 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 9369 VexRiscv.CsrPlugin_mcycle[53]
.sym 9373 basesoc_soccontroller_bus_errors[14]
.sym 9374 basesoc_soccontroller_bus_errors[28]
.sym 9376 basesoc_soccontroller_scratch_storage[16]
.sym 9377 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 9379 csrbank6_o0_w[1]
.sym 9380 basesoc_soccontroller_bus_errors[4]
.sym 9382 basesoc_soccontroller_bus_errors[5]
.sym 9383 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 9385 basesoc_soccontroller_bus_errors[18]
.sym 9386 VexRiscv.CsrPlugin_minstret[51]
.sym 9388 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 9390 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 9391 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 9394 sbled_r_SB_LUT4_I1_O[0]
.sym 9396 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 9402 basesoc_soccontroller_bus_errors[25]
.sym 9403 basesoc_soccontroller_bus_errors[26]
.sym 9409 basesoc_soccontroller_bus_errors[24]
.sym 9412 basesoc_soccontroller_bus_errors[27]
.sym 9414 basesoc_soccontroller_bus_errors[29]
.sym 9416 basesoc_soccontroller_bus_errors[31]
.sym 9419 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 9421 basesoc_soccontroller_bus_errors[28]
.sym 9431 basesoc_soccontroller_bus_errors[30]
.sym 9433 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 9435 basesoc_soccontroller_bus_errors[24]
.sym 9437 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 9439 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 9442 basesoc_soccontroller_bus_errors[25]
.sym 9443 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 9445 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 9448 basesoc_soccontroller_bus_errors[26]
.sym 9449 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 9451 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 9453 basesoc_soccontroller_bus_errors[27]
.sym 9455 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 9457 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 9460 basesoc_soccontroller_bus_errors[28]
.sym 9461 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 9463 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 9465 basesoc_soccontroller_bus_errors[29]
.sym 9467 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 9469 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 9471 basesoc_soccontroller_bus_errors[30]
.sym 9473 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 9477 basesoc_soccontroller_bus_errors[31]
.sym 9479 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 9480 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 9481 clk12_$glb_clk
.sym 9482 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9507 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 9508 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 9509 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 9510 basesoc_soccontroller_scratch_storage[31]
.sym 9511 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 9512 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 9513 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 9514 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 9515 array_muxed1[6]
.sym 9516 array_muxed0[8]
.sym 9518 array_muxed1[6]
.sym 9519 $PACKER_VCC_NET
.sym 9520 VexRiscv.CsrPlugin_mcycle[27]
.sym 9521 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 9527 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 9528 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 9530 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 9531 basesoc_value_SB_DFFSR_Q_29_D_SB_LUT4_O_I2[1]
.sym 9534 array_muxed1[1]
.sym 9536 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 9542 basesoc_en_storage
.sym 9548 array_muxed1[7]
.sym 9549 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 9550 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 9552 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 9556 array_muxed1[5]
.sym 9563 array_muxed1[6]
.sym 9564 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 9566 array_muxed1[0]
.sym 9570 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFESR_Q_D
.sym 9571 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 9575 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 9576 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 9578 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 9581 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 9582 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 9583 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 9584 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 9587 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 9588 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 9589 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 9590 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 9593 array_muxed1[6]
.sym 9602 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFESR_Q_D
.sym 9607 array_muxed1[7]
.sym 9614 array_muxed1[0]
.sym 9620 array_muxed1[5]
.sym 9623 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 9627 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 9628 clk12_$glb_clk
.sym 9629 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9654 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 9655 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 9656 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 9657 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 9658 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 9659 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_DFFESR_Q_D
.sym 9660 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 9661 basesoc_soccontroller_scratch_storage[15]
.sym 9672 sbled_rraw_SB_LUT4_I0_O[2]
.sym 9674 VexRiscv.CsrPlugin_mcycle[62]
.sym 9675 VexRiscv.CsrPlugin_mcycle[29]
.sym 9676 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 9677 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 9678 array_muxed1[4]
.sym 9679 array_muxed1[3]
.sym 9680 csrbank4_dat0_w[3]
.sym 9683 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 9685 csrbank4_dat0_w[4]
.sym 9689 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 9695 array_muxed1[3]
.sym 9713 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 9718 array_muxed1[1]
.sym 9724 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_DFFESR_Q_D
.sym 9753 array_muxed1[1]
.sym 9759 array_muxed1[3]
.sym 9766 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_DFFESR_Q_D
.sym 9774 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 9775 clk12_$glb_clk
.sym 9776 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9801 basesoc_reload_storage[10]
.sym 9802 basesoc_reload_storage[11]
.sym 9803 basesoc_reload_storage[8]
.sym 9805 basesoc_reload_storage[9]
.sym 9809 $PACKER_GND_NET
.sym 9812 $PACKER_GND_NET
.sym 9814 csrbank4_raw0_w[0]
.sym 9815 basesoc_soccontroller_scratch_storage[19]
.sym 9817 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 9821 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 9822 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 9823 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 9824 basesoc_value[1]
.sym 9826 array_muxed1[1]
.sym 9828 array_muxed1[0]
.sym 9829 array_muxed1[7]
.sym 9831 sbled_g_SB_LUT4_I3_O[1]
.sym 9832 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 9834 $PACKER_GND_NET
.sym 9835 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 9836 basesoc_reload_storage_SB_DFFESR_Q_9_E
.sym 9948 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 9949 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[1]
.sym 9950 basesoc_reload_storage[12]
.sym 9951 basesoc_reload_storage_SB_DFFESR_Q_23_E
.sym 9952 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[2]
.sym 9953 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[2]
.sym 9954 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 9955 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 9960 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 9961 array_muxed1[2]
.sym 9964 basesoc_value[6]
.sym 9968 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 9970 csrbank4_dat0_w[2]
.sym 9972 basesoc_reload_storage[0]
.sym 9973 basesoc_value[2]
.sym 9975 basesoc_value_status[14]
.sym 9976 array_muxed1[5]
.sym 9977 basesoc_reload_storage[5]
.sym 9978 basesoc_reload_storage[22]
.sym 9980 csrbank4_raw0_w[1]
.sym 9982 sbled_r_SB_LUT4_I1_O[0]
.sym 9983 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[0]
.sym 9989 array_muxed1[6]
.sym 10007 basesoc_reload_storage_SB_DFFESR_Q_9_E
.sym 10009 array_muxed1[4]
.sym 10010 array_muxed1[1]
.sym 10012 array_muxed1[0]
.sym 10041 array_muxed1[6]
.sym 10047 array_muxed1[0]
.sym 10052 array_muxed1[1]
.sym 10065 array_muxed1[4]
.sym 10068 basesoc_reload_storage_SB_DFFESR_Q_9_E
.sym 10069 clk12_$glb_clk
.sym 10070 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10095 basesoc_reload_storage[15]
.sym 10096 basesoc_value_SB_DFFSR_Q_17_D_SB_LUT4_O_I2[1]
.sym 10097 basesoc_reload_storage[13]
.sym 10098 basesoc_value_SB_DFFSR_Q_24_D_SB_LUT4_O_I2[1]
.sym 10099 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 10100 basesoc_reload_storage_SB_DFFESR_Q_9_E
.sym 10101 basesoc_reload_storage[14]
.sym 10102 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10107 basesoc_load_storage[8]
.sym 10108 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 10116 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 10117 basesoc_reload_storage[0]
.sym 10118 basesoc_reload_storage[12]
.sym 10119 basesoc_value_SB_DFFSR_Q_29_D_SB_LUT4_O_I2[1]
.sym 10120 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 10121 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3]
.sym 10123 array_muxed1[1]
.sym 10124 basesoc_reload_storage[14]
.sym 10127 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[14]
.sym 10128 csrbank4_dat0_w[1]
.sym 10129 basesoc_update_value_re_SB_LUT4_I3_O
.sym 10130 basesoc_eventmanager_status_w
.sym 10138 array_muxed1[7]
.sym 10145 array_muxed1[2]
.sym 10154 basesoc_reload_storage_SB_DFFESR_Q_9_E
.sym 10157 array_muxed1[3]
.sym 10160 array_muxed1[5]
.sym 10172 array_muxed1[5]
.sym 10176 array_muxed1[7]
.sym 10187 array_muxed1[3]
.sym 10212 array_muxed1[2]
.sym 10215 basesoc_reload_storage_SB_DFFESR_Q_9_E
.sym 10216 clk12_$glb_clk
.sym 10217 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10242 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 10243 basesoc_value_status[14]
.sym 10244 basesoc_value_SB_DFFSR_Q_28_D_SB_LUT4_O_I2[1]
.sym 10245 basesoc_value_status[10]
.sym 10246 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 10247 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[0]
.sym 10248 basesoc_value_SB_DFFSR_Q_29_D_SB_LUT4_O_I2[1]
.sym 10249 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3]
.sym 10257 basesoc_update_value_re_SB_LUT4_I3_O
.sym 10258 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 10259 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10262 basesoc_update_value_re_SB_LUT4_I3_O
.sym 10263 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 10267 array_muxed1[3]
.sym 10268 csrbank4_dat0_w[3]
.sym 10269 basesoc_reload_storage[3]
.sym 10271 basesoc_value[20]
.sym 10272 basesoc_reload_storage_SB_DFFESR_Q_9_E
.sym 10273 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 10274 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 10276 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 10277 csrbank4_dat0_w[4]
.sym 10283 basesoc_value_status[20]
.sym 10285 basesoc_value_status[4]
.sym 10286 basesoc_value_status[18]
.sym 10291 basesoc_value[2]
.sym 10292 basesoc_value[1]
.sym 10294 basesoc_update_value_re_SB_LUT4_I3_O
.sym 10295 basesoc_value[4]
.sym 10300 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 10301 basesoc_value[7]
.sym 10303 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 10305 basesoc_value[18]
.sym 10311 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 10318 basesoc_value[7]
.sym 10322 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 10323 basesoc_value_status[20]
.sym 10324 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 10325 basesoc_value_status[4]
.sym 10329 basesoc_value[4]
.sym 10337 basesoc_value[18]
.sym 10341 basesoc_value[2]
.sym 10346 basesoc_value[4]
.sym 10347 basesoc_value[1]
.sym 10348 basesoc_value[2]
.sym 10349 basesoc_value[7]
.sym 10352 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 10353 basesoc_value_status[18]
.sym 10355 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 10359 basesoc_value[1]
.sym 10362 basesoc_update_value_re_SB_LUT4_I3_O
.sym 10363 clk12_$glb_clk
.sym 10364 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10389 basesoc_value_status[3]
.sym 10390 basesoc_zero_trigger_SB_LUT4_O_I2[1]
.sym 10391 basesoc_zero_trigger_SB_LUT4_O_I2[0]
.sym 10392 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[1]
.sym 10393 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 10394 basesoc_eventmanager_status_w
.sym 10395 basesoc_value_status[12]
.sym 10396 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 10401 array_muxed1[4]
.sym 10402 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10404 basesoc_update_value_re_SB_LUT4_I3_O
.sym 10406 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 10407 $PACKER_VCC_NET
.sym 10410 basesoc_value[10]
.sym 10411 basesoc_value_SB_DFFSR_Q_14_D_SB_LUT4_O_I2[1]
.sym 10413 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 10414 $PACKER_GND_NET
.sym 10415 sbled_addr_storage_SB_DFFESR_Q_E
.sym 10417 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 10419 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 10420 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 10421 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 10422 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10423 sbled_g_SB_LUT4_I3_O[1]
.sym 10432 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 10438 basesoc_value[6]
.sym 10440 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 10442 basesoc_reload_storage[14]
.sym 10444 basesoc_value_status[6]
.sym 10445 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 10454 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 10455 basesoc_value[20]
.sym 10457 basesoc_update_value_re_SB_LUT4_I3_O
.sym 10463 basesoc_value[20]
.sym 10469 basesoc_value_status[6]
.sym 10470 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 10471 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 10472 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 10502 basesoc_value[6]
.sym 10505 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 10507 basesoc_reload_storage[14]
.sym 10509 basesoc_update_value_re_SB_LUT4_I3_O
.sym 10510 clk12_$glb_clk
.sym 10511 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10536 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 10537 basesoc_value_status[30]
.sym 10538 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 10539 basesoc_value_status[5]
.sym 10540 basesoc_value_status[24]
.sym 10541 basesoc_value_status[19]
.sym 10542 basesoc_value_status[22]
.sym 10543 basesoc_value_status[16]
.sym 10549 array_muxed1[0]
.sym 10551 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[1]
.sym 10553 basesoc_value[6]
.sym 10555 basesoc_value[23]
.sym 10556 array_muxed1[5]
.sym 10557 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]
.sym 10559 basesoc_value[4]
.sym 10560 array_muxed1[5]
.sym 10562 basesoc_reload_storage[30]
.sym 10567 csrbank4_addr0_w[0]
.sym 10568 csrbank4_raw0_w[1]
.sym 10570 sbled_r_SB_LUT4_I1_O[0]
.sym 10571 basesoc_reload_storage[30]
.sym 10683 basesoc_value[30]
.sym 10685 basesoc_value_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 10686 sbled_dat_re
.sym 10687 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 10689 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 10699 basesoc_load_storage[29]
.sym 10705 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 10707 array_muxed1[1]
.sym 10711 csrbank4_dat0_w[1]
.sym 10712 array_muxed1[2]
.sym 10713 basesoc_update_value_re_SB_LUT4_I3_O
.sym 10714 csrbank4_dat0_re_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10716 $PACKER_GND_NET
.sym 10718 csrbank4_ctrl0_w[3]
.sym 10725 array_muxed1[3]
.sym 10726 csrbank4_ctrl0_w[1]
.sym 10727 array_muxed1[2]
.sym 10728 csrbank4_ctrl0_w[2]
.sym 10735 sbled_addr_storage_SB_DFFESR_Q_E
.sym 10737 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 10739 array_muxed1[1]
.sym 10740 csrbank4_addr0_w[3]
.sym 10741 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10742 csrbank4_ctrl0_w[3]
.sym 10747 array_muxed1[0]
.sym 10751 csrbank4_addr0_w[2]
.sym 10752 fifo_readable_SB_LUT4_I3_I1[2]
.sym 10754 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 10755 csrbank4_addr0_w[1]
.sym 10758 array_muxed1[3]
.sym 10765 array_muxed1[0]
.sym 10769 csrbank4_ctrl0_w[2]
.sym 10770 fifo_readable_SB_LUT4_I3_I1[2]
.sym 10771 csrbank4_addr0_w[2]
.sym 10772 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10777 array_muxed1[2]
.sym 10781 csrbank4_ctrl0_w[3]
.sym 10782 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10783 csrbank4_addr0_w[3]
.sym 10784 fifo_readable_SB_LUT4_I3_I1[2]
.sym 10787 fifo_readable_SB_LUT4_I3_I1[2]
.sym 10788 csrbank4_ctrl0_w[1]
.sym 10789 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10790 csrbank4_addr0_w[1]
.sym 10794 fifo_readable_SB_LUT4_I3_I1[2]
.sym 10795 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 10796 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 10800 array_muxed1[1]
.sym 10803 sbled_addr_storage_SB_DFFESR_Q_E
.sym 10804 clk12_$glb_clk
.sym 10805 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10833 basesoc_load_storage[30]
.sym 10836 basesoc_load_storage[24]
.sym 10837 sbled_exe_SB_DFFESR_Q_E
.sym 10839 basesoc_value[18]
.sym 10855 csrbank4_dat0_w[3]
.sym 10857 csrbank4_dat0_w[4]
.sym 10862 array_muxed1[3]
.sym 10873 array_muxed1[3]
.sym 10874 csrbank4_dat0_w[0]
.sym 10875 sbled_ledd_value[0]
.sym 10876 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 10877 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 10879 csrbank4_ctrl0_w[0]
.sym 10881 array_muxed1[0]
.sym 10882 sbled_exe_SB_DFFESR_Q_E
.sym 10883 csrbank4_raw0_w[0]
.sym 10887 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 10889 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10890 csrbank4_ctrl0_w[3]
.sym 10891 array_muxed1[1]
.sym 10896 array_muxed1[2]
.sym 10907 array_muxed1[0]
.sym 10911 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 10912 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 10913 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 10918 array_muxed1[1]
.sym 10923 array_muxed1[3]
.sym 10930 array_muxed1[2]
.sym 10934 csrbank4_dat0_w[0]
.sym 10935 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10936 csrbank4_ctrl0_w[0]
.sym 10937 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 10946 csrbank4_ctrl0_w[3]
.sym 10947 sbled_ledd_value[0]
.sym 10948 csrbank4_raw0_w[0]
.sym 10950 sbled_exe_SB_DFFESR_Q_E
.sym 10951 clk12_$glb_clk
.sym 10952 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10977 sbled_rgba_pwm[0]
.sym 10979 sbled_rgba_pwm[2]
.sym 10981 csrbank4_ctrl0_w[4]
.sym 10982 csrbank4_ctrl0_w[5]
.sym 10989 basesoc_load_storage[23]
.sym 10991 basesoc_load_storage[18]
.sym 10995 csrbank4_ctrl0_w[1]
.sym 10996 array_muxed1[4]
.sym 10997 basesoc_load_storage[19]
.sym 10999 basesoc_load_storage[21]
.sym 11000 basesoc_reload_storage_SB_DFFESR_Q_E
.sym 11020 array_muxed1[7]
.sym 11027 array_muxed1[1]
.sym 11030 array_muxed1[2]
.sym 11033 array_muxed1[0]
.sym 11037 array_muxed1[6]
.sym 11038 array_muxed1[5]
.sym 11045 csrbank4_dat0_re_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 11046 array_muxed1[3]
.sym 11048 array_muxed1[4]
.sym 11054 array_muxed1[2]
.sym 11057 array_muxed1[6]
.sym 11063 array_muxed1[1]
.sym 11070 array_muxed1[0]
.sym 11077 array_muxed1[7]
.sym 11082 array_muxed1[5]
.sym 11090 array_muxed1[3]
.sym 11095 array_muxed1[4]
.sym 11097 csrbank4_dat0_re_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 11098 clk12_$glb_clk
.sym 11099 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 11140 array_muxed1[7]
.sym 11141 sbled_ledd_value[1]
.sym 11143 sbled_ledd_value[2]
.sym 11146 csrbank4_dat0_w[7]
.sym 11147 $PACKER_GND_NET
.sym 11148 array_muxed1[5]
.sym 11156 csrbank4_raw0_w[1]
.sym 11252 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[0]
.sym 11275 spram_dataout2[4]
.sym 11287 spram_dataout0[4]
.sym 11290 grant_SB_LUT4_I3_O[1]
.sym 11297 grant_SB_LUT4_I3_O[0]
.sym 11322 grant_SB_LUT4_I3_O[0]
.sym 11323 spram_dataout0[4]
.sym 11324 grant_SB_LUT4_I3_O[1]
.sym 11325 spram_dataout2[4]
.sym 11362 VexRiscv._zz_147_[0]
.sym 11368 VexRiscv.CsrPlugin_minstret[22]
.sym 11370 array_muxed1[5]
.sym 11371 array_muxed1[5]
.sym 11374 array_muxed1[0]
.sym 11378 array_muxed0[5]
.sym 11392 array_muxed0[11]
.sym 11399 array_muxed0[9]
.sym 11410 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 11413 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 11414 VexRiscv._zz_147_[0]
.sym 11422 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11517 VexRiscv.CsrPlugin_mscratch[0]
.sym 11518 VexRiscv.CsrPlugin_mscratch[13]
.sym 11521 VexRiscv._zz_61__SB_LUT4_O_18_I1[0]
.sym 11527 VexRiscv.CsrPlugin_minstret[44]
.sym 11528 array_muxed0[8]
.sym 11531 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[0]
.sym 11532 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[1]
.sym 11533 VexRiscv.CsrPlugin_mtval[5]
.sym 11535 spram_dataout0[13]
.sym 11536 spram_dataout0[9]
.sym 11537 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 11543 csrbank6_oe0_w[3]
.sym 11546 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 11547 VexRiscv._zz_176_
.sym 11550 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 11551 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 11576 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 11577 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 11584 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11610 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 11616 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 11636 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11637 clk12_$glb_clk
.sym 11639 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2[2]
.sym 11640 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11641 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 11642 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 11643 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11644 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11645 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 11646 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 11647 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 11648 VexRiscv._zz_61__SB_LUT4_O_18_I1[0]
.sym 11650 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 11651 grant_SB_LUT4_I3_O[0]
.sym 11653 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 11654 array_muxed0[4]
.sym 11655 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 11658 grant_SB_LUT4_I3_O[0]
.sym 11659 grant_SB_LUT4_I3_O[1]
.sym 11661 spram_wren2
.sym 11662 grant_SB_LUT4_I3_O[0]
.sym 11663 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 11665 VexRiscv.CsrPlugin_minstret[9]
.sym 11666 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 11667 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 11668 VexRiscv.CsrPlugin_minstret[32]
.sym 11669 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 11671 VexRiscv.CsrPlugin_mcycle[0]
.sym 11673 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11682 VexRiscv._zz_147_[4]
.sym 11683 VexRiscv.CsrPlugin_mscratch[4]
.sym 11684 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 11685 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]
.sym 11686 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 11687 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 11688 VexRiscv._zz_147_[5]
.sym 11691 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 11692 VexRiscv.CsrPlugin_minstret[4]
.sym 11693 VexRiscv._zz_147_[6]
.sym 11694 VexRiscv.CsrPlugin_minstret[6]
.sym 11696 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 11698 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 11700 VexRiscv.CsrPlugin_mcycle[4]
.sym 11701 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I1[2]
.sym 11702 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 11703 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 11704 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 11705 VexRiscv.CsrPlugin_mtval[5]
.sym 11706 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 11707 VexRiscv._zz_176_
.sym 11708 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 11709 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]
.sym 11710 VexRiscv.CsrPlugin_mcycle[5]
.sym 11711 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 11713 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 11714 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 11715 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]
.sym 11716 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]
.sym 11719 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 11720 VexRiscv.CsrPlugin_mcycle[4]
.sym 11721 VexRiscv.CsrPlugin_mscratch[4]
.sym 11722 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 11725 VexRiscv._zz_147_[6]
.sym 11726 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 11727 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 11728 VexRiscv.CsrPlugin_minstret[6]
.sym 11731 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 11732 VexRiscv._zz_147_[4]
.sym 11733 VexRiscv.CsrPlugin_minstret[4]
.sym 11734 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 11737 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 11738 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 11739 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 11740 VexRiscv._zz_147_[5]
.sym 11744 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 11750 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I1[2]
.sym 11751 VexRiscv.CsrPlugin_mtval[5]
.sym 11752 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 11755 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 11756 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 11757 VexRiscv.CsrPlugin_mcycle[5]
.sym 11758 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 11759 VexRiscv._zz_176_
.sym 11760 clk12_$glb_clk
.sym 11761 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 11762 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 11763 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 11764 VexRiscv.CsrPlugin_mscratch[7]
.sym 11765 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 11766 VexRiscv.CsrPlugin_mscratch[2]
.sym 11767 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 11768 VexRiscv.CsrPlugin_mscratch[14]
.sym 11769 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 11770 VexRiscv._zz_105__SB_LUT4_O_1_I3[2]
.sym 11772 VexRiscv.CsrPlugin_minstret[3]
.sym 11773 VexRiscv.CsrPlugin_minstret[24]
.sym 11774 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 11775 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 11778 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[3]
.sym 11779 VexRiscv.CsrPlugin_minstret[0]
.sym 11780 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 11781 $PACKER_GND_NET
.sym 11782 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11783 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[1]
.sym 11784 VexRiscv._zz_61__SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 11786 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 11787 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 11788 VexRiscv.CsrPlugin_mepc[13]
.sym 11789 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 11790 array_muxed0[9]
.sym 11792 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 11795 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 11797 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 11804 VexRiscv.CsrPlugin_minstret[1]
.sym 11808 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[0]
.sym 11809 VexRiscv.CsrPlugin_minstret[6]
.sym 11810 VexRiscv.CsrPlugin_minstret[7]
.sym 11821 VexRiscv.execute_arbitration_isFiring
.sym 11823 VexRiscv.CsrPlugin_minstret[4]
.sym 11825 VexRiscv.CsrPlugin_minstret[0]
.sym 11829 VexRiscv.CsrPlugin_minstret[2]
.sym 11830 VexRiscv.CsrPlugin_minstret[3]
.sym 11835 $nextpnr_ICESTORM_LC_23$O
.sym 11838 VexRiscv.CsrPlugin_minstret[0]
.sym 11841 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 11844 VexRiscv.CsrPlugin_minstret[1]
.sym 11845 VexRiscv.CsrPlugin_minstret[0]
.sym 11847 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 11849 VexRiscv.CsrPlugin_minstret[2]
.sym 11851 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 11853 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 11855 VexRiscv.CsrPlugin_minstret[3]
.sym 11857 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 11859 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 11862 VexRiscv.CsrPlugin_minstret[4]
.sym 11863 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 11865 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 11868 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[0]
.sym 11869 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 11871 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 11874 VexRiscv.CsrPlugin_minstret[6]
.sym 11875 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 11877 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 11880 VexRiscv.CsrPlugin_minstret[7]
.sym 11881 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 11882 VexRiscv.execute_arbitration_isFiring
.sym 11883 clk12_$glb_clk
.sym 11885 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 11886 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 11887 VexRiscv._zz_147_[15]
.sym 11888 VexRiscv._zz_147_[8]
.sym 11889 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 11890 VexRiscv._zz_147_[14]
.sym 11891 VexRiscv._zz_147_[1]
.sym 11892 VexRiscv._zz_147_[10]
.sym 11894 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 11895 VexRiscv.CsrPlugin_minstret[25]
.sym 11897 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 11898 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 11899 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[0]
.sym 11902 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 11904 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 11905 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 11906 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 11907 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 11908 VexRiscv.CsrPlugin_mcycle[8]
.sym 11909 VexRiscv.CsrPlugin_mscratch[7]
.sym 11910 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 11911 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 11912 VexRiscv.CsrPlugin_mcycle[13]
.sym 11913 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 11915 csrbank6_o0_w[0]
.sym 11917 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 11918 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11919 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11920 VexRiscv.CsrPlugin_minstret[7]
.sym 11921 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 11927 VexRiscv.CsrPlugin_minstret[9]
.sym 11931 VexRiscv.CsrPlugin_minstret[13]
.sym 11932 VexRiscv.CsrPlugin_minstret[14]
.sym 11937 VexRiscv.CsrPlugin_minstret[11]
.sym 11944 VexRiscv.execute_arbitration_isFiring
.sym 11946 VexRiscv.CsrPlugin_minstret[12]
.sym 11950 VexRiscv.CsrPlugin_minstret[8]
.sym 11952 VexRiscv.CsrPlugin_minstret[10]
.sym 11957 VexRiscv.CsrPlugin_minstret[15]
.sym 11958 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 11960 VexRiscv.CsrPlugin_minstret[8]
.sym 11962 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 11964 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 11967 VexRiscv.CsrPlugin_minstret[9]
.sym 11968 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 11970 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 11972 VexRiscv.CsrPlugin_minstret[10]
.sym 11974 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 11976 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 11978 VexRiscv.CsrPlugin_minstret[11]
.sym 11980 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 11982 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 11985 VexRiscv.CsrPlugin_minstret[12]
.sym 11986 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 11988 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 11991 VexRiscv.CsrPlugin_minstret[13]
.sym 11992 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 11994 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 11997 VexRiscv.CsrPlugin_minstret[14]
.sym 11998 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 12000 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 12002 VexRiscv.CsrPlugin_minstret[15]
.sym 12004 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 12005 VexRiscv.execute_arbitration_isFiring
.sym 12006 clk12_$glb_clk
.sym 12008 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 12009 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.sym 12010 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 12012 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 12013 VexRiscv.MmuPlugin_satp_ppn[13]
.sym 12014 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 12015 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 12016 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 12018 VexRiscv.CsrPlugin_minstret[19]
.sym 12019 VexRiscv.CsrPlugin_minstret[26]
.sym 12020 VexRiscv.CsrPlugin_minstret[8]
.sym 12021 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 12024 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 12025 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 12026 array_muxed1[1]
.sym 12028 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 12029 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 12030 VexRiscv.CsrPlugin_minstret[12]
.sym 12031 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 12032 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 12035 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 12036 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 12037 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 12038 VexRiscv.CsrPlugin_minstret[23]
.sym 12039 VexRiscv._zz_176_
.sym 12040 VexRiscv._zz_176_
.sym 12041 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 12042 csrbank6_oe0_w[3]
.sym 12043 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12044 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 12049 VexRiscv.CsrPlugin_minstret[16]
.sym 12051 VexRiscv.CsrPlugin_minstret[18]
.sym 12052 VexRiscv.CsrPlugin_minstret[19]
.sym 12056 VexRiscv.CsrPlugin_minstret[23]
.sym 12067 VexRiscv.execute_arbitration_isFiring
.sym 12069 VexRiscv.CsrPlugin_minstret[20]
.sym 12074 VexRiscv.CsrPlugin_minstret[17]
.sym 12078 VexRiscv.CsrPlugin_minstret[21]
.sym 12079 VexRiscv.CsrPlugin_minstret[22]
.sym 12081 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 12084 VexRiscv.CsrPlugin_minstret[16]
.sym 12085 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 12087 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 12089 VexRiscv.CsrPlugin_minstret[17]
.sym 12091 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 12093 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 12096 VexRiscv.CsrPlugin_minstret[18]
.sym 12097 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 12099 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 12102 VexRiscv.CsrPlugin_minstret[19]
.sym 12103 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 12105 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 12108 VexRiscv.CsrPlugin_minstret[20]
.sym 12109 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 12111 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 12113 VexRiscv.CsrPlugin_minstret[21]
.sym 12115 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 12117 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 12119 VexRiscv.CsrPlugin_minstret[22]
.sym 12121 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 12123 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 12126 VexRiscv.CsrPlugin_minstret[23]
.sym 12127 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 12128 VexRiscv.execute_arbitration_isFiring
.sym 12129 clk12_$glb_clk
.sym 12131 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 12132 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12133 VexRiscv.execute_arbitration_isFiring
.sym 12134 VexRiscv.MmuPlugin_satp_ppn[10]
.sym 12135 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 12136 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 12140 VexRiscv.MmuPlugin_satp_ppn[13]
.sym 12145 VexRiscv.CsrPlugin_mcycle[0]
.sym 12146 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 12147 VexRiscv.CsrPlugin_minstret[17]
.sym 12148 VexRiscv.CsrPlugin_mcycle[15]
.sym 12149 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 12150 VexRiscv.CsrPlugin_mcycle[34]
.sym 12151 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 12155 csrbank4_dat0_w[5]
.sym 12156 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 12157 VexRiscv.CsrPlugin_minstret[9]
.sym 12159 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 12160 VexRiscv.CsrPlugin_minstret[32]
.sym 12162 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12163 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 12164 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 12165 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12167 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 12175 VexRiscv.CsrPlugin_minstret[27]
.sym 12182 VexRiscv.CsrPlugin_minstret[26]
.sym 12185 VexRiscv.CsrPlugin_minstret[29]
.sym 12186 VexRiscv.CsrPlugin_minstret[30]
.sym 12187 VexRiscv.CsrPlugin_minstret[31]
.sym 12188 VexRiscv.CsrPlugin_minstret[24]
.sym 12189 VexRiscv.CsrPlugin_minstret[25]
.sym 12190 VexRiscv.execute_arbitration_isFiring
.sym 12200 VexRiscv.CsrPlugin_minstret[28]
.sym 12204 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 12207 VexRiscv.CsrPlugin_minstret[24]
.sym 12208 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 12210 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 12213 VexRiscv.CsrPlugin_minstret[25]
.sym 12214 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 12216 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 12218 VexRiscv.CsrPlugin_minstret[26]
.sym 12220 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 12222 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 12225 VexRiscv.CsrPlugin_minstret[27]
.sym 12226 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 12228 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 12230 VexRiscv.CsrPlugin_minstret[28]
.sym 12232 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 12234 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 12236 VexRiscv.CsrPlugin_minstret[29]
.sym 12238 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 12240 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[31]
.sym 12242 VexRiscv.CsrPlugin_minstret[30]
.sym 12244 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 12246 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[32]
.sym 12248 VexRiscv.CsrPlugin_minstret[31]
.sym 12250 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[31]
.sym 12251 VexRiscv.execute_arbitration_isFiring
.sym 12252 clk12_$glb_clk
.sym 12254 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12255 VexRiscv._zz_147_[2]
.sym 12256 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 12257 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12258 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[3]
.sym 12259 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12260 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12262 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 12263 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 12267 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 12268 VexRiscv.CsrPlugin_minstret[29]
.sym 12270 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 12273 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 12275 VexRiscv.CsrPlugin_mcycle[39]
.sym 12276 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[1]
.sym 12277 VexRiscv.execute_arbitration_isFiring
.sym 12278 VexRiscv.execute_arbitration_isFiring
.sym 12281 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 12283 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12284 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12285 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 12286 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12288 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12289 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 12290 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[32]
.sym 12297 VexRiscv.execute_arbitration_isFiring
.sym 12300 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1]
.sym 12301 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]
.sym 12303 VexRiscv.CsrPlugin_minstret[32]
.sym 12305 VexRiscv.CsrPlugin_minstret[34]
.sym 12315 VexRiscv.CsrPlugin_minstret[36]
.sym 12318 VexRiscv.CsrPlugin_minstret[39]
.sym 12320 VexRiscv.CsrPlugin_minstret[33]
.sym 12322 VexRiscv.CsrPlugin_minstret[35]
.sym 12327 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[33]
.sym 12329 VexRiscv.CsrPlugin_minstret[32]
.sym 12331 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[32]
.sym 12333 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[34]
.sym 12335 VexRiscv.CsrPlugin_minstret[33]
.sym 12337 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[33]
.sym 12339 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[35]
.sym 12341 VexRiscv.CsrPlugin_minstret[34]
.sym 12343 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[34]
.sym 12345 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[36]
.sym 12347 VexRiscv.CsrPlugin_minstret[35]
.sym 12349 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[35]
.sym 12351 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[37]
.sym 12354 VexRiscv.CsrPlugin_minstret[36]
.sym 12355 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[36]
.sym 12357 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[38]
.sym 12360 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1]
.sym 12361 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[37]
.sym 12363 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[39]
.sym 12366 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]
.sym 12367 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[38]
.sym 12369 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[40]
.sym 12372 VexRiscv.CsrPlugin_minstret[39]
.sym 12373 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[39]
.sym 12374 VexRiscv.execute_arbitration_isFiring
.sym 12375 clk12_$glb_clk
.sym 12377 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12378 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 12379 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 12380 VexRiscv.CsrPlugin_mscratch[9]
.sym 12381 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12382 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 12383 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12384 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12389 sbled_r_SB_LUT4_I1_O[0]
.sym 12390 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 12391 VexRiscv.CsrPlugin_mtval[3]
.sym 12396 VexRiscv._zz_105_[1]
.sym 12399 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 12401 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12402 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12404 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12405 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12406 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 12407 csrbank6_o0_w[0]
.sym 12408 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 12409 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 12410 VexRiscv.CsrPlugin_minstret[50]
.sym 12411 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 12412 VexRiscv.CsrPlugin_mcycle[41]
.sym 12413 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[40]
.sym 12421 VexRiscv.CsrPlugin_minstret[43]
.sym 12426 VexRiscv.CsrPlugin_minstret[40]
.sym 12427 VexRiscv.CsrPlugin_minstret[41]
.sym 12428 VexRiscv.CsrPlugin_minstret[42]
.sym 12430 VexRiscv.CsrPlugin_minstret[44]
.sym 12431 VexRiscv.CsrPlugin_minstret[45]
.sym 12433 VexRiscv.CsrPlugin_minstret[47]
.sym 12445 VexRiscv.execute_arbitration_isFiring
.sym 12448 VexRiscv.CsrPlugin_minstret[46]
.sym 12450 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[41]
.sym 12452 VexRiscv.CsrPlugin_minstret[40]
.sym 12454 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[40]
.sym 12456 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[42]
.sym 12458 VexRiscv.CsrPlugin_minstret[41]
.sym 12460 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[41]
.sym 12462 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[43]
.sym 12464 VexRiscv.CsrPlugin_minstret[42]
.sym 12466 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[42]
.sym 12468 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[44]
.sym 12471 VexRiscv.CsrPlugin_minstret[43]
.sym 12472 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[43]
.sym 12474 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[45]
.sym 12476 VexRiscv.CsrPlugin_minstret[44]
.sym 12478 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[44]
.sym 12480 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[46]
.sym 12482 VexRiscv.CsrPlugin_minstret[45]
.sym 12484 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[45]
.sym 12486 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[47]
.sym 12488 VexRiscv.CsrPlugin_minstret[46]
.sym 12490 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[46]
.sym 12492 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[48]
.sym 12494 VexRiscv.CsrPlugin_minstret[47]
.sym 12496 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[47]
.sym 12497 VexRiscv.execute_arbitration_isFiring
.sym 12498 clk12_$glb_clk
.sym 12500 VexRiscv._zz_147_[9]
.sym 12501 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 12503 VexRiscv._zz_147_[12]
.sym 12504 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12505 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 12506 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 12507 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12508 array_muxed1[2]
.sym 12509 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 12510 VexRiscv.CsrPlugin_minstret[51]
.sym 12511 array_muxed1[2]
.sym 12513 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 12514 VexRiscv.CsrPlugin_minstret[45]
.sym 12517 VexRiscv.CsrPlugin_mcycle[45]
.sym 12518 VexRiscv.CsrPlugin_minstret[30]
.sym 12519 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 12520 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 12521 basesoc_cpu_ibus_adr[4]
.sym 12523 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 12524 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 12525 VexRiscv.CsrPlugin_minstret[62]
.sym 12526 VexRiscv.CsrPlugin_minstret[23]
.sym 12527 VexRiscv.CsrPlugin_mcycle[21]
.sym 12528 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12529 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 12530 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12531 VexRiscv._zz_176_
.sym 12532 VexRiscv.CsrPlugin_minstret[48]
.sym 12533 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 12534 csrbank6_oe0_w[3]
.sym 12535 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 12536 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[48]
.sym 12543 VexRiscv.CsrPlugin_minstret[50]
.sym 12550 VexRiscv.CsrPlugin_minstret[49]
.sym 12552 VexRiscv.CsrPlugin_minstret[51]
.sym 12556 VexRiscv.CsrPlugin_minstret[55]
.sym 12561 VexRiscv.CsrPlugin_minstret[52]
.sym 12565 VexRiscv.CsrPlugin_minstret[48]
.sym 12568 VexRiscv.execute_arbitration_isFiring
.sym 12570 VexRiscv.CsrPlugin_minstret[53]
.sym 12571 VexRiscv.CsrPlugin_minstret[54]
.sym 12573 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[49]
.sym 12575 VexRiscv.CsrPlugin_minstret[48]
.sym 12577 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[48]
.sym 12579 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[50]
.sym 12581 VexRiscv.CsrPlugin_minstret[49]
.sym 12583 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[49]
.sym 12585 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[51]
.sym 12588 VexRiscv.CsrPlugin_minstret[50]
.sym 12589 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[50]
.sym 12591 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[52]
.sym 12593 VexRiscv.CsrPlugin_minstret[51]
.sym 12595 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[51]
.sym 12597 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[53]
.sym 12600 VexRiscv.CsrPlugin_minstret[52]
.sym 12601 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[52]
.sym 12603 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[54]
.sym 12605 VexRiscv.CsrPlugin_minstret[53]
.sym 12607 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[53]
.sym 12609 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[55]
.sym 12611 VexRiscv.CsrPlugin_minstret[54]
.sym 12613 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[54]
.sym 12615 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[56]
.sym 12617 VexRiscv.CsrPlugin_minstret[55]
.sym 12619 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[55]
.sym 12620 VexRiscv.execute_arbitration_isFiring
.sym 12621 clk12_$glb_clk
.sym 12623 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12624 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12625 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12626 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 12627 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 12628 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12629 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 12630 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[0]
.sym 12632 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 12636 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 12638 csrbank4_dat0_w[3]
.sym 12639 VexRiscv.CsrPlugin_mcycle[11]
.sym 12640 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 12646 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 12647 csrbank4_dat0_w[5]
.sym 12648 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 12649 VexRiscv.CsrPlugin_minstret[61]
.sym 12650 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[2]
.sym 12651 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 12652 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 12653 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 12654 VexRiscv.CsrPlugin_minstret[53]
.sym 12655 VexRiscv.CsrPlugin_minstret[56]
.sym 12656 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12658 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12659 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[56]
.sym 12665 VexRiscv.CsrPlugin_minstret[57]
.sym 12667 VexRiscv.CsrPlugin_minstret[59]
.sym 12668 VexRiscv.CsrPlugin_minstret[60]
.sym 12675 VexRiscv.execute_arbitration_isFiring
.sym 12677 VexRiscv.CsrPlugin_minstret[61]
.sym 12678 VexRiscv.CsrPlugin_minstret[62]
.sym 12680 VexRiscv.CsrPlugin_minstret[56]
.sym 12682 VexRiscv.CsrPlugin_minstret[58]
.sym 12695 VexRiscv.CsrPlugin_minstret[63]
.sym 12696 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[57]
.sym 12699 VexRiscv.CsrPlugin_minstret[56]
.sym 12700 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[56]
.sym 12702 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[58]
.sym 12705 VexRiscv.CsrPlugin_minstret[57]
.sym 12706 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[57]
.sym 12708 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[59]
.sym 12711 VexRiscv.CsrPlugin_minstret[58]
.sym 12712 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[58]
.sym 12714 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[60]
.sym 12717 VexRiscv.CsrPlugin_minstret[59]
.sym 12718 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[59]
.sym 12720 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[61]
.sym 12723 VexRiscv.CsrPlugin_minstret[60]
.sym 12724 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[60]
.sym 12726 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[62]
.sym 12728 VexRiscv.CsrPlugin_minstret[61]
.sym 12730 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[61]
.sym 12732 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[63]
.sym 12734 VexRiscv.CsrPlugin_minstret[62]
.sym 12736 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[62]
.sym 12740 VexRiscv.CsrPlugin_minstret[63]
.sym 12742 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[63]
.sym 12743 VexRiscv.execute_arbitration_isFiring
.sym 12744 clk12_$glb_clk
.sym 12746 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 12747 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 12748 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 12749 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12750 VexRiscv._zz_206__SB_LUT4_I3_O[2]
.sym 12751 VexRiscv._zz_206__SB_LUT4_I3_O[3]
.sym 12752 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 12753 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 12754 array_muxed1[1]
.sym 12755 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[0]
.sym 12757 array_muxed1[1]
.sym 12758 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 12759 sbled_g_SB_LUT4_I3_O[1]
.sym 12762 VexRiscv.CsrPlugin_minstret[57]
.sym 12763 VexRiscv.CsrPlugin_mcycle[43]
.sym 12765 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12766 VexRiscv.CsrPlugin_minstret[59]
.sym 12768 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 12769 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12770 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12771 VexRiscv.CsrPlugin_minstret[58]
.sym 12772 VexRiscv.IBusCachedPlugin_cache._zz_11_[29]
.sym 12773 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 12774 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 12775 VexRiscv.CsrPlugin_minstret[55]
.sym 12776 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12777 array_muxed1[3]
.sym 12778 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 12779 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12780 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 12781 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 12787 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12788 VexRiscv.CsrPlugin_mcycle[49]
.sym 12789 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12790 VexRiscv.CsrPlugin_minstret[16]
.sym 12792 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12794 VexRiscv.CsrPlugin_minstret[63]
.sym 12795 VexRiscv.CsrPlugin_mcycle[48]
.sym 12796 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12797 VexRiscv.CsrPlugin_mcycle[31]
.sym 12798 VexRiscv.CsrPlugin_mcycle[51]
.sym 12799 VexRiscv.CsrPlugin_mcycle[26]
.sym 12800 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12801 VexRiscv.CsrPlugin_mcycle[54]
.sym 12802 VexRiscv.CsrPlugin_mcycle[35]
.sym 12804 VexRiscv.CsrPlugin_minstret[48]
.sym 12806 VexRiscv.CsrPlugin_minstret[26]
.sym 12808 VexRiscv.CsrPlugin_mcycle[16]
.sym 12811 VexRiscv.CsrPlugin_minstret[22]
.sym 12813 VexRiscv.CsrPlugin_minstret[19]
.sym 12815 VexRiscv.CsrPlugin_minstret[17]
.sym 12817 VexRiscv.CsrPlugin_minstret[3]
.sym 12820 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12821 VexRiscv.CsrPlugin_minstret[19]
.sym 12822 VexRiscv.CsrPlugin_mcycle[51]
.sym 12823 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12826 VexRiscv.CsrPlugin_minstret[17]
.sym 12827 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12828 VexRiscv.CsrPlugin_mcycle[49]
.sym 12829 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12832 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12833 VexRiscv.CsrPlugin_mcycle[26]
.sym 12834 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12835 VexRiscv.CsrPlugin_minstret[26]
.sym 12838 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12839 VexRiscv.CsrPlugin_mcycle[35]
.sym 12840 VexRiscv.CsrPlugin_minstret[3]
.sym 12841 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12844 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12845 VexRiscv.CsrPlugin_mcycle[16]
.sym 12846 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12847 VexRiscv.CsrPlugin_minstret[48]
.sym 12850 VexRiscv.CsrPlugin_minstret[22]
.sym 12851 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12852 VexRiscv.CsrPlugin_mcycle[54]
.sym 12853 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12856 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12857 VexRiscv.CsrPlugin_minstret[16]
.sym 12858 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12859 VexRiscv.CsrPlugin_mcycle[48]
.sym 12862 VexRiscv.CsrPlugin_mcycle[31]
.sym 12863 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12864 VexRiscv.CsrPlugin_minstret[63]
.sym 12865 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12869 VexRiscv._zz_206__SB_LUT4_I3_I0[1]
.sym 12870 VexRiscv.MmuPlugin_satp_ppn[12]
.sym 12871 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 12872 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 12873 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 12874 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 12875 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 12876 VexRiscv._zz_206__SB_LUT4_I3_I0[2]
.sym 12880 basesoc_value[2]
.sym 12881 VexRiscv._zz_105_[1]
.sym 12882 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 12884 VexRiscv._zz_24_[1]
.sym 12886 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 12887 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 12888 VexRiscv._zz_105_[0]
.sym 12889 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 12891 basesoc_cpu_ibus_adr[13]
.sym 12892 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 12893 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 12894 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 12895 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 12896 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12897 VexRiscv.CsrPlugin_mcycle[44]
.sym 12898 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 12899 csrbank6_o0_w[0]
.sym 12902 VexRiscv.CsrPlugin_minstret[50]
.sym 12904 VexRiscv.CsrPlugin_mscratch[25]
.sym 12910 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 12911 VexRiscv.CsrPlugin_minstret[31]
.sym 12912 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 12913 VexRiscv.CsrPlugin_mcycle[59]
.sym 12914 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12915 VexRiscv.CsrPlugin_mcycle[61]
.sym 12916 VexRiscv.CsrPlugin_minstret[27]
.sym 12918 VexRiscv.CsrPlugin_mcycle[56]
.sym 12919 VexRiscv.CsrPlugin_mcycle[24]
.sym 12921 VexRiscv.CsrPlugin_minstret[61]
.sym 12922 VexRiscv.CsrPlugin_minstret[12]
.sym 12924 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12925 VexRiscv.CsrPlugin_mcycle[63]
.sym 12926 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12927 VexRiscv.CsrPlugin_mscratch[12]
.sym 12928 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12930 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12932 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 12934 VexRiscv.CsrPlugin_minstret[44]
.sym 12936 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12937 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 12938 VexRiscv.CsrPlugin_minstret[24]
.sym 12943 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 12944 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12945 VexRiscv.CsrPlugin_mcycle[24]
.sym 12946 VexRiscv.CsrPlugin_mcycle[56]
.sym 12952 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 12955 VexRiscv.CsrPlugin_minstret[27]
.sym 12956 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12957 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12958 VexRiscv.CsrPlugin_mcycle[59]
.sym 12961 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12962 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12963 VexRiscv.CsrPlugin_minstret[31]
.sym 12964 VexRiscv.CsrPlugin_mcycle[63]
.sym 12967 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12969 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 12970 VexRiscv.CsrPlugin_minstret[24]
.sym 12973 VexRiscv.CsrPlugin_minstret[12]
.sym 12974 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12975 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 12976 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 12979 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 12980 VexRiscv.CsrPlugin_minstret[44]
.sym 12981 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12982 VexRiscv.CsrPlugin_mscratch[12]
.sym 12985 VexRiscv.CsrPlugin_mcycle[61]
.sym 12986 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 12987 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 12988 VexRiscv.CsrPlugin_minstret[61]
.sym 12989 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 12990 clk12_$glb_clk
.sym 12992 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 12993 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 12994 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 12995 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 12996 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 12997 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 12998 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 12999 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13000 array_muxed1[0]
.sym 13001 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 13003 array_muxed1[0]
.sym 13004 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 13006 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 13007 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 13009 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 13010 array_muxed1[1]
.sym 13013 VexRiscv.CsrPlugin_minstret[21]
.sym 13016 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 13018 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 13019 VexRiscv.CsrPlugin_mcycle[21]
.sym 13020 csrbank6_oe0_w[3]
.sym 13021 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 13025 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 13026 VexRiscv.CsrPlugin_minstret[23]
.sym 13027 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 13033 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 13036 VexRiscv.CsrPlugin_mcycle[23]
.sym 13037 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13039 basesoc_soccontroller_reset_storage
.sym 13040 VexRiscv.CsrPlugin_minstret[57]
.sym 13042 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13045 VexRiscv.CsrPlugin_minstret[55]
.sym 13047 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 13048 basesoc_cpu_reset
.sym 13049 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 13051 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 13053 basesoc_value_SB_DFFSR_Q_29_D_SB_LUT4_O_I2[1]
.sym 13054 VexRiscv.CsrPlugin_minstret[25]
.sym 13056 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 13057 basesoc_load_storage[2]
.sym 13058 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13060 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 13061 array_muxed1[0]
.sym 13062 csrbank0_reset0_re
.sym 13063 VexRiscv.CsrPlugin_mepc[16]
.sym 13064 basesoc_en_storage
.sym 13066 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 13067 VexRiscv.CsrPlugin_mcycle[23]
.sym 13068 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13069 VexRiscv.CsrPlugin_minstret[55]
.sym 13072 VexRiscv.CsrPlugin_minstret[57]
.sym 13073 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 13074 VexRiscv.CsrPlugin_minstret[25]
.sym 13075 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 13078 basesoc_en_storage
.sym 13079 basesoc_load_storage[2]
.sym 13080 basesoc_value_SB_DFFSR_Q_29_D_SB_LUT4_O_I2[1]
.sym 13084 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 13085 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 13086 VexRiscv.CsrPlugin_mepc[16]
.sym 13087 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13090 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 13091 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 13097 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 13099 basesoc_cpu_reset
.sym 13102 basesoc_soccontroller_reset_storage
.sym 13103 array_muxed1[0]
.sym 13104 csrbank0_reset0_re
.sym 13109 csrbank0_reset0_re
.sym 13113 clk12_$glb_clk
.sym 13114 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 13116 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 13117 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 13118 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 13119 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 13121 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 13122 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13123 basesoc_value_SB_DFFSR_Q_28_D_SB_LUT4_O_I2[1]
.sym 13124 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 13126 basesoc_value_SB_DFFSR_Q_28_D_SB_LUT4_O_I2[1]
.sym 13129 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 13133 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13134 VexRiscv.IBusCachedPlugin_cache._zz_11_[22]
.sym 13136 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 13137 VexRiscv.CsrPlugin_minstret[43]
.sym 13138 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 13139 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 13140 VexRiscv.CsrPlugin_minstret[56]
.sym 13141 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 13143 basesoc_load_storage[2]
.sym 13144 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 13147 array_muxed1[0]
.sym 13148 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 13149 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 13150 csrbank4_dat0_w[5]
.sym 13158 basesoc_soccontroller_bus_errors[2]
.sym 13159 basesoc_soccontroller_bus_errors[3]
.sym 13160 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13162 basesoc_soccontroller_bus_errors[25]
.sym 13169 basesoc_soccontroller_bus_errors[5]
.sym 13171 basesoc_soccontroller_bus_errors[21]
.sym 13173 basesoc_soccontroller_bus_errors[1]
.sym 13174 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 13175 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 13180 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 13184 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 13185 basesoc_soccontroller_bus_errors[13]
.sym 13186 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 13207 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 13208 basesoc_soccontroller_bus_errors[21]
.sym 13209 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 13210 basesoc_soccontroller_bus_errors[5]
.sym 13225 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 13226 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 13227 basesoc_soccontroller_bus_errors[13]
.sym 13228 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 13231 basesoc_soccontroller_bus_errors[3]
.sym 13232 basesoc_soccontroller_bus_errors[25]
.sym 13233 basesoc_soccontroller_bus_errors[1]
.sym 13234 basesoc_soccontroller_bus_errors[2]
.sym 13236 clk12_$glb_clk
.sym 13237 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13238 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 13239 interface0_bank_bus_dat_r[2]
.sym 13240 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 13241 interface0_bank_bus_dat_r[3]
.sym 13242 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2[3]
.sym 13243 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 13244 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 13245 interface0_bank_bus_dat_r[7]
.sym 13246 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 13247 array_muxed1[5]
.sym 13248 array_muxed1[5]
.sym 13250 array_muxed1[5]
.sym 13252 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13253 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 13255 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 13256 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 13258 basesoc_soccontroller_bus_errors[25]
.sym 13259 VexRiscv.CsrPlugin_minstret[49]
.sym 13263 VexRiscv.CsrPlugin_minstret[58]
.sym 13265 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13266 interface0_bank_bus_dat_r[0]
.sym 13269 csrbank0_reset0_re
.sym 13270 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 13272 array_muxed1[3]
.sym 13273 basesoc_soccontroller_bus_errors[30]
.sym 13279 basesoc_soccontroller_bus_errors[8]
.sym 13281 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13282 basesoc_soccontroller_bus_errors[11]
.sym 13283 basesoc_soccontroller_bus_errors[12]
.sym 13284 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 13285 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 13286 basesoc_soccontroller_bus_errors[15]
.sym 13287 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[0]
.sym 13288 basesoc_soccontroller_bus_errors[9]
.sym 13289 basesoc_soccontroller_bus_errors[10]
.sym 13290 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0[1]
.sym 13291 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[2]
.sym 13292 basesoc_soccontroller_bus_errors[13]
.sym 13293 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 13294 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[1]
.sym 13295 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 13297 basesoc_soccontroller_bus_errors[3]
.sym 13298 basesoc_soccontroller_bus_errors[19]
.sym 13299 basesoc_soccontroller_bus_errors[4]
.sym 13300 basesoc_soccontroller_bus_errors[21]
.sym 13301 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0[0]
.sym 13302 basesoc_soccontroller_bus_errors[7]
.sym 13303 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 13304 basesoc_soccontroller_bus_errors[14]
.sym 13306 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[3]
.sym 13307 array_muxed1[0]
.sym 13309 basesoc_soccontroller_bus_errors[6]
.sym 13312 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0[0]
.sym 13313 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 13314 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0[1]
.sym 13315 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 13320 array_muxed1[0]
.sym 13324 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 13330 basesoc_soccontroller_bus_errors[10]
.sym 13331 basesoc_soccontroller_bus_errors[12]
.sym 13332 basesoc_soccontroller_bus_errors[11]
.sym 13333 basesoc_soccontroller_bus_errors[9]
.sym 13336 basesoc_soccontroller_bus_errors[8]
.sym 13337 basesoc_soccontroller_bus_errors[7]
.sym 13338 basesoc_soccontroller_bus_errors[4]
.sym 13339 basesoc_soccontroller_bus_errors[6]
.sym 13342 basesoc_soccontroller_bus_errors[15]
.sym 13343 basesoc_soccontroller_bus_errors[13]
.sym 13344 basesoc_soccontroller_bus_errors[21]
.sym 13345 basesoc_soccontroller_bus_errors[14]
.sym 13348 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[3]
.sym 13349 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[0]
.sym 13350 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[1]
.sym 13351 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[2]
.sym 13354 basesoc_soccontroller_bus_errors[19]
.sym 13355 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 13356 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 13357 basesoc_soccontroller_bus_errors[3]
.sym 13358 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13359 clk12_$glb_clk
.sym 13360 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 13361 interface0_bank_bus_dat_r[0]
.sym 13362 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[0]
.sym 13363 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[2]
.sym 13364 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13365 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 13366 interface0_bank_bus_dat_r[6]
.sym 13367 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 13368 interface0_bank_bus_dat_r[4]
.sym 13369 basesoc_value[3]
.sym 13372 basesoc_value[3]
.sym 13373 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 13375 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13378 interface0_bank_bus_dat_r[7]
.sym 13380 basesoc_soccontroller_bus_errors[18]
.sym 13381 basesoc_soccontroller_bus_errors[6]
.sym 13383 basesoc_soccontroller_bus_errors[2]
.sym 13385 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 13388 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 13390 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[2]
.sym 13391 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 13392 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 13394 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 13395 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 13396 VexRiscv.CsrPlugin_mscratch[25]
.sym 13402 basesoc_soccontroller_bus_errors[16]
.sym 13403 basesoc_soccontroller_bus_errors[17]
.sym 13405 basesoc_soccontroller_bus_errors[19]
.sym 13406 basesoc_soccontroller_bus_errors[20]
.sym 13407 basesoc_soccontroller_bus_errors[5]
.sym 13408 basesoc_soccontroller_bus_errors[22]
.sym 13409 basesoc_soccontroller_bus_errors[23]
.sym 13410 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 13411 basesoc_soccontroller_scratch_storage[0]
.sym 13412 basesoc_soccontroller_bus_errors[18]
.sym 13413 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 13414 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 13415 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 13416 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13417 basesoc_soccontroller_scratch_storage[16]
.sym 13418 basesoc_soccontroller_bus_errors[0]
.sym 13419 array_muxed1[0]
.sym 13420 basesoc_soccontroller_bus_errors[26]
.sym 13421 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13422 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 13423 basesoc_soccontroller_scratch_storage[24]
.sym 13424 basesoc_soccontroller_bus_errors[30]
.sym 13425 basesoc_soccontroller_bus_errors[31]
.sym 13426 basesoc_soccontroller_bus_errors[24]
.sym 13428 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 13429 basesoc_soccontroller_bus_errors[27]
.sym 13430 basesoc_soccontroller_bus_errors[28]
.sym 13431 basesoc_soccontroller_bus_errors[29]
.sym 13433 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 13435 basesoc_soccontroller_bus_errors[27]
.sym 13436 basesoc_soccontroller_bus_errors[5]
.sym 13437 basesoc_soccontroller_bus_errors[16]
.sym 13438 basesoc_soccontroller_bus_errors[31]
.sym 13441 basesoc_soccontroller_scratch_storage[24]
.sym 13442 basesoc_soccontroller_scratch_storage[0]
.sym 13443 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13444 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 13447 basesoc_soccontroller_bus_errors[0]
.sym 13448 basesoc_soccontroller_bus_errors[18]
.sym 13449 basesoc_soccontroller_bus_errors[20]
.sym 13450 basesoc_soccontroller_bus_errors[19]
.sym 13453 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 13454 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 13455 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 13456 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 13459 basesoc_soccontroller_bus_errors[26]
.sym 13460 basesoc_soccontroller_bus_errors[17]
.sym 13461 basesoc_soccontroller_bus_errors[29]
.sym 13462 basesoc_soccontroller_bus_errors[28]
.sym 13467 array_muxed1[0]
.sym 13471 basesoc_soccontroller_bus_errors[16]
.sym 13472 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 13473 basesoc_soccontroller_scratch_storage[16]
.sym 13474 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13477 basesoc_soccontroller_bus_errors[24]
.sym 13478 basesoc_soccontroller_bus_errors[22]
.sym 13479 basesoc_soccontroller_bus_errors[23]
.sym 13480 basesoc_soccontroller_bus_errors[30]
.sym 13481 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 13482 clk12_$glb_clk
.sym 13483 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 13484 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[2]
.sym 13485 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13486 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 13487 csrbank0_reset0_re
.sym 13488 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 13489 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 13490 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 13491 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 13492 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 13496 VexRiscv.CsrPlugin_minstret[60]
.sym 13498 VexRiscv.CsrPlugin_mepc[16]
.sym 13499 VexRiscv.CsrPlugin_minstret[52]
.sym 13500 VexRiscv.CsrPlugin_minstret[28]
.sym 13501 interface0_bank_bus_dat_r[4]
.sym 13502 VexRiscv.CsrPlugin_mepc[31]
.sym 13503 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 13504 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 13505 array_muxed1[1]
.sym 13506 basesoc_soccontroller_bus_errors[20]
.sym 13507 basesoc_soccontroller_reset_storage
.sym 13508 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 13509 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 13511 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 13512 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[1]
.sym 13513 array_muxed1[6]
.sym 13514 array_muxed1[1]
.sym 13515 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 13516 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 13519 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13527 basesoc_soccontroller_bus_errors[26]
.sym 13528 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13529 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 13531 array_muxed1[7]
.sym 13535 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 13536 basesoc_soccontroller_bus_errors[27]
.sym 13538 basesoc_soccontroller_bus_errors[29]
.sym 13540 basesoc_soccontroller_bus_errors[15]
.sym 13543 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13544 array_muxed1[3]
.sym 13545 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 13550 basesoc_soccontroller_scratch_storage[2]
.sym 13551 basesoc_soccontroller_scratch_storage[7]
.sym 13552 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 13555 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFESR_Q_D
.sym 13556 array_muxed1[2]
.sym 13558 basesoc_soccontroller_scratch_storage[2]
.sym 13559 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13560 basesoc_soccontroller_bus_errors[26]
.sym 13561 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 13565 array_muxed1[2]
.sym 13570 array_muxed1[7]
.sym 13578 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFESR_Q_D
.sym 13583 array_muxed1[3]
.sym 13588 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 13589 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 13590 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13591 basesoc_soccontroller_bus_errors[27]
.sym 13594 basesoc_soccontroller_bus_errors[29]
.sym 13595 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 13596 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 13597 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13600 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 13601 basesoc_soccontroller_bus_errors[15]
.sym 13602 basesoc_soccontroller_scratch_storage[7]
.sym 13603 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 13604 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13605 clk12_$glb_clk
.sym 13606 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 13607 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 13608 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 13609 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[2]
.sym 13610 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_DFFESR_E_D
.sym 13611 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 13612 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 13613 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 13614 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 13619 csrbank2_out_w[6]
.sym 13620 array_muxed1[4]
.sym 13622 csrbank4_dat0_w[4]
.sym 13623 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 13626 basesoc_soccontroller_bus_errors[9]
.sym 13630 basesoc_soccontroller_bus_errors[8]
.sym 13631 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 13632 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 13634 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 13635 array_muxed1[0]
.sym 13637 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13639 basesoc_load_storage[2]
.sym 13641 csrbank4_ctrl0_w[5]
.sym 13642 csrbank4_dat0_w[5]
.sym 13648 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[2]
.sym 13650 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 13651 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 13652 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 13654 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 13656 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 13657 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13658 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 13659 array_muxed1[7]
.sym 13660 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 13661 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 13663 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13665 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 13666 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 13668 array_muxed1[2]
.sym 13673 array_muxed1[5]
.sym 13674 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13675 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 13677 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13678 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 13681 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 13687 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 13688 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 13689 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 13690 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 13695 array_muxed1[2]
.sym 13700 array_muxed1[7]
.sym 13707 array_muxed1[5]
.sym 13711 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 13712 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[2]
.sym 13713 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 13714 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13717 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 13718 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 13719 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 13720 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 13723 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 13724 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13725 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13726 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 13727 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 13728 clk12_$glb_clk
.sym 13729 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 13730 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 13731 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 13732 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 13733 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 13734 basesoc_soccontroller_scratch_storage[11]
.sym 13735 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 13736 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFESR_E_Q[0]
.sym 13737 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13742 array_muxed1[1]
.sym 13745 array_muxed1[7]
.sym 13746 VexRiscv.CsrPlugin_minstret[29]
.sym 13747 basesoc_load_storage[3]
.sym 13750 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 13753 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 13754 basesoc_load_storage[12]
.sym 13757 basesoc_reload_storage[1]
.sym 13759 basesoc_load_storage[14]
.sym 13760 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 13762 basesoc_value[19]
.sym 13764 array_muxed1[3]
.sym 13772 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 13774 basesoc_soccontroller_scratch_storage[31]
.sym 13783 array_muxed1[6]
.sym 13784 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 13785 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 13788 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 13790 array_muxed1[2]
.sym 13792 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_DFFESR_Q_D
.sym 13795 array_muxed1[7]
.sym 13797 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13798 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13800 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 13801 array_muxed1[5]
.sym 13802 basesoc_soccontroller_scratch_storage[15]
.sym 13805 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_DFFESR_Q_D
.sym 13810 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 13812 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 13813 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 13819 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 13822 basesoc_soccontroller_scratch_storage[31]
.sym 13823 basesoc_soccontroller_scratch_storage[15]
.sym 13824 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 13825 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 13829 array_muxed1[5]
.sym 13836 array_muxed1[2]
.sym 13841 array_muxed1[6]
.sym 13848 array_muxed1[7]
.sym 13850 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13851 clk12_$glb_clk
.sym 13852 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 13853 interface5_bank_bus_dat_r[4]
.sym 13854 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 13855 interface5_bank_bus_dat_r[2]
.sym 13856 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 13857 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 13858 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 13859 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 13860 basesoc_value_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[1]
.sym 13862 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 13865 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13866 basesoc_reload_storage[0]
.sym 13867 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 13870 VexRiscv.CsrPlugin_minstret[51]
.sym 13874 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 13875 basesoc_soccontroller_scratch_storage[17]
.sym 13876 csrbank4_raw0_w[1]
.sym 13877 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 13880 basesoc_reload_storage[24]
.sym 13883 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 13884 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 13887 basesoc_reload_storage[11]
.sym 13888 VexRiscv.CsrPlugin_mscratch[25]
.sym 13899 array_muxed1[3]
.sym 13902 array_muxed1[2]
.sym 13905 basesoc_reload_storage_SB_DFFESR_Q_23_E
.sym 13914 array_muxed1[1]
.sym 13918 array_muxed1[0]
.sym 13928 array_muxed1[2]
.sym 13933 array_muxed1[3]
.sym 13940 array_muxed1[0]
.sym 13953 array_muxed1[1]
.sym 13973 basesoc_reload_storage_SB_DFFESR_Q_23_E
.sym 13974 clk12_$glb_clk
.sym 13975 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 13976 basesoc_load_storage[10]
.sym 13977 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 13978 basesoc_zero_pending_SB_LUT4_I0_O[2]
.sym 13979 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13980 basesoc_load_storage[8]
.sym 13981 basesoc_load_storage[9]
.sym 13982 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 13983 basesoc_load_storage[11]
.sym 13984 array_muxed1[2]
.sym 13987 array_muxed1[2]
.sym 13988 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 13989 csrbank4_dat0_w[1]
.sym 13990 basesoc_eventmanager_status_w
.sym 13991 basesoc_update_value_re_SB_LUT4_I3_O
.sym 13992 array_muxed1[1]
.sym 13993 basesoc_eventmanager_status_w
.sym 13994 basesoc_reload_storage[8]
.sym 13995 basesoc_en_storage
.sym 13998 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 13999 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 14000 interface5_bank_bus_dat_r[2]
.sym 14001 array_muxed1[6]
.sym 14002 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 14003 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14004 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 14005 basesoc_load_storage[22]
.sym 14006 basesoc_value_status[10]
.sym 14007 basesoc_eventmanager_status_w
.sym 14008 basesoc_value[7]
.sym 14009 array_muxed1[1]
.sym 14010 basesoc_load_storage[13]
.sym 14018 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[1]
.sym 14019 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 14020 basesoc_reload_storage[6]
.sym 14022 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 14023 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 14024 basesoc_value_status[10]
.sym 14025 basesoc_reload_storage[10]
.sym 14026 array_muxed1[4]
.sym 14027 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 14028 basesoc_reload_storage_SB_DFFESR_Q_23_E
.sym 14029 basesoc_reload_storage[9]
.sym 14030 basesoc_reload_storage[1]
.sym 14032 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14033 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 14035 basesoc_value_status[14]
.sym 14039 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3]
.sym 14040 basesoc_reload_storage[22]
.sym 14043 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[0]
.sym 14044 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 14047 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 14048 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 14051 basesoc_reload_storage[10]
.sym 14052 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 14056 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 14057 basesoc_reload_storage[1]
.sym 14058 basesoc_reload_storage[9]
.sym 14059 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14064 array_muxed1[4]
.sym 14068 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 14069 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 14071 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 14074 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3]
.sym 14075 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 14076 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 14077 basesoc_value_status[10]
.sym 14080 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[1]
.sym 14082 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[0]
.sym 14086 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 14088 basesoc_value_status[14]
.sym 14089 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 14092 basesoc_reload_storage[6]
.sym 14093 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 14094 basesoc_reload_storage[22]
.sym 14095 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14096 basesoc_reload_storage_SB_DFFESR_Q_23_E
.sym 14097 clk12_$glb_clk
.sym 14098 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 14099 basesoc_value[13]
.sym 14100 basesoc_value[22]
.sym 14101 basesoc_value[7]
.sym 14102 basesoc_value[14]
.sym 14103 basesoc_value_SB_DFFSR_Q_18_D_SB_LUT4_O_I2[1]
.sym 14104 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 14105 basesoc_value_SB_DFFSR_Q_19_D_SB_LUT4_O_I2[1]
.sym 14106 basesoc_value[12]
.sym 14111 array_muxed1[3]
.sym 14113 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[2]
.sym 14114 array_muxed1[0]
.sym 14116 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 14119 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 14121 array_muxed0[4]
.sym 14123 basesoc_load_storage[20]
.sym 14124 basesoc_load_storage[12]
.sym 14125 array_muxed1[2]
.sym 14126 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 14127 array_muxed1[0]
.sym 14128 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 14129 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14130 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 14131 basesoc_reload_storage[15]
.sym 14132 basesoc_value[13]
.sym 14133 csrbank4_ctrl0_w[5]
.sym 14134 csrbank4_dat0_w[5]
.sym 14140 basesoc_reload_storage[5]
.sym 14141 basesoc_reload_storage[7]
.sym 14142 basesoc_reload_storage[13]
.sym 14143 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 14145 array_muxed1[7]
.sym 14146 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 14147 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14149 array_muxed0[4]
.sym 14150 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 14151 basesoc_reload_storage_SB_DFFESR_Q_23_E
.sym 14154 basesoc_reload_storage[14]
.sym 14155 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 14157 array_muxed1[5]
.sym 14161 array_muxed1[6]
.sym 14162 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 14165 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[14]
.sym 14166 basesoc_eventmanager_status_w
.sym 14176 array_muxed1[7]
.sym 14179 basesoc_eventmanager_status_w
.sym 14181 basesoc_reload_storage[14]
.sym 14182 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[14]
.sym 14186 array_muxed1[5]
.sym 14191 basesoc_reload_storage[7]
.sym 14192 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 14193 basesoc_eventmanager_status_w
.sym 14197 basesoc_reload_storage[13]
.sym 14198 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14199 basesoc_reload_storage[5]
.sym 14200 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 14203 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14205 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 14206 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 14210 array_muxed1[6]
.sym 14216 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 14218 array_muxed0[4]
.sym 14219 basesoc_reload_storage_SB_DFFESR_Q_23_E
.sym 14220 clk12_$glb_clk
.sym 14221 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 14222 basesoc_value_SB_DFFSR_Q_14_D_SB_LUT4_O_I2[1]
.sym 14223 basesoc_reload_storage[22]
.sym 14224 basesoc_value_SB_DFFSR_Q_13_D_SB_LUT4_O_I2[1]
.sym 14225 basesoc_reload_storage[16]
.sym 14226 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 14227 basesoc_reload_storage[17]
.sym 14228 basesoc_load_storage_SB_DFFESR_Q_23_E
.sym 14229 basesoc_reload_storage[18]
.sym 14230 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 14235 basesoc_en_storage
.sym 14237 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 14241 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 14242 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 14243 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 14245 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 14246 basesoc_load_storage[14]
.sym 14247 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 14248 basesoc_value[14]
.sym 14250 basesoc_load_storage[12]
.sym 14251 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 14252 basesoc_value[21]
.sym 14253 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 14254 basesoc_value[19]
.sym 14256 basesoc_value[12]
.sym 14257 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14266 basesoc_value[14]
.sym 14267 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14268 basesoc_eventmanager_status_w
.sym 14269 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 14270 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14271 basesoc_value_status[7]
.sym 14273 basesoc_value[10]
.sym 14274 basesoc_update_value_re_SB_LUT4_I3_O
.sym 14275 basesoc_value_status[2]
.sym 14276 basesoc_eventmanager_status_w
.sym 14278 basesoc_value_status[1]
.sym 14281 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 14282 basesoc_reload_storage[3]
.sym 14283 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 14284 basesoc_reload_storage[17]
.sym 14286 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 14288 basesoc_reload_storage[7]
.sym 14290 basesoc_reload_storage[18]
.sym 14293 basesoc_reload_storage[26]
.sym 14294 basesoc_reload_storage[2]
.sym 14296 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 14297 basesoc_value_status[7]
.sym 14298 basesoc_reload_storage[7]
.sym 14299 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14302 basesoc_value[14]
.sym 14308 basesoc_eventmanager_status_w
.sym 14310 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 14311 basesoc_reload_storage[3]
.sym 14314 basesoc_value[10]
.sym 14320 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 14321 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14322 basesoc_reload_storage[2]
.sym 14323 basesoc_reload_storage[26]
.sym 14326 basesoc_reload_storage[17]
.sym 14327 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 14328 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 14329 basesoc_value_status[1]
.sym 14332 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 14333 basesoc_eventmanager_status_w
.sym 14334 basesoc_reload_storage[2]
.sym 14338 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 14339 basesoc_reload_storage[18]
.sym 14340 basesoc_value_status[2]
.sym 14341 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 14342 basesoc_update_value_re_SB_LUT4_I3_O
.sym 14343 clk12_$glb_clk
.sym 14344 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 14345 basesoc_load_storage[12]
.sym 14346 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 14347 basesoc_load_storage[15]
.sym 14348 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 14349 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14350 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14351 basesoc_load_storage[14]
.sym 14352 basesoc_load_storage[13]
.sym 14353 basesoc_value[3]
.sym 14357 basesoc_value[2]
.sym 14359 basesoc_reload_storage[5]
.sym 14361 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 14362 basesoc_update_value_re_SB_LUT4_I3_O
.sym 14365 csrbank4_addr0_w[0]
.sym 14366 basesoc_reload_storage[22]
.sym 14368 basesoc_value_SB_DFFSR_Q_13_D_SB_LUT4_O_I2[1]
.sym 14370 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 14371 basesoc_reload_storage[16]
.sym 14372 basesoc_value[22]
.sym 14373 basesoc_value[5]
.sym 14376 basesoc_reload_storage[24]
.sym 14377 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 14378 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 14380 basesoc_load_storage[5]
.sym 14388 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]
.sym 14389 basesoc_value[27]
.sym 14390 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 14391 basesoc_value_status[19]
.sym 14392 basesoc_value[6]
.sym 14393 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14396 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14397 basesoc_update_value_re_SB_LUT4_I3_O
.sym 14399 basesoc_value[5]
.sym 14400 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14401 basesoc_reload_storage[3]
.sym 14402 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14403 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 14406 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14407 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14409 basesoc_value[3]
.sym 14410 basesoc_value_status[3]
.sym 14411 basesoc_zero_trigger_SB_LUT4_O_I2[1]
.sym 14412 basesoc_zero_trigger_SB_LUT4_O_I2[0]
.sym 14413 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 14414 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 14415 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 14416 basesoc_value[12]
.sym 14417 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 14420 basesoc_value[3]
.sym 14425 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14426 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14427 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14428 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14431 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 14432 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 14433 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 14434 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14437 basesoc_value_status[3]
.sym 14438 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 14439 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 14440 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]
.sym 14443 basesoc_reload_storage[3]
.sym 14444 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 14445 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 14446 basesoc_value_status[19]
.sym 14449 basesoc_zero_trigger_SB_LUT4_O_I2[0]
.sym 14450 basesoc_zero_trigger_SB_LUT4_O_I2[1]
.sym 14456 basesoc_value[12]
.sym 14461 basesoc_value[27]
.sym 14462 basesoc_value[5]
.sym 14463 basesoc_value[3]
.sym 14464 basesoc_value[6]
.sym 14465 basesoc_update_value_re_SB_LUT4_I3_O
.sym 14466 clk12_$glb_clk
.sym 14467 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 14468 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[0]
.sym 14469 basesoc_value_SB_DFFSR_Q_15_D_SB_LUT4_O_I2[1]
.sym 14470 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 14471 basesoc_value_status[0]
.sym 14472 basesoc_update_value_storage_SB_LUT4_I3_O[2]
.sym 14473 basesoc_update_value_storage_SB_LUT4_I3_O[3]
.sym 14474 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 14475 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 14476 array_muxed1[0]
.sym 14479 array_muxed1[0]
.sym 14481 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 14482 basesoc_eventmanager_status_w
.sym 14483 basesoc_value[27]
.sym 14486 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[14]
.sym 14487 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 14489 basesoc_value[17]
.sym 14490 $PACKER_GND_NET
.sym 14492 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 14493 array_muxed1[6]
.sym 14496 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14497 basesoc_load_storage[22]
.sym 14498 basesoc_load_storage[30]
.sym 14499 basesoc_eventmanager_status_w
.sym 14501 array_muxed1[6]
.sym 14502 basesoc_load_storage[13]
.sym 14509 basesoc_value[30]
.sym 14510 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 14512 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 14515 basesoc_value_status[22]
.sym 14524 basesoc_value[21]
.sym 14526 basesoc_value[19]
.sym 14527 basesoc_update_value_re_SB_LUT4_I3_O
.sym 14531 basesoc_value[24]
.sym 14532 basesoc_value[22]
.sym 14533 basesoc_value[5]
.sym 14536 basesoc_reload_storage[30]
.sym 14540 basesoc_value[16]
.sym 14542 basesoc_reload_storage[30]
.sym 14543 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 14544 basesoc_value_status[22]
.sym 14545 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 14549 basesoc_value[30]
.sym 14554 basesoc_value[16]
.sym 14555 basesoc_value[19]
.sym 14556 basesoc_value[21]
.sym 14557 basesoc_value[22]
.sym 14560 basesoc_value[5]
.sym 14568 basesoc_value[24]
.sym 14572 basesoc_value[19]
.sym 14581 basesoc_value[22]
.sym 14587 basesoc_value[16]
.sym 14588 basesoc_update_value_re_SB_LUT4_I3_O
.sym 14589 clk12_$glb_clk
.sym 14590 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 14591 basesoc_value_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 14592 basesoc_value[25]
.sym 14593 basesoc_load_storage_SB_DFFESR_Q_31_E
.sym 14594 basesoc_value_SB_DFFSR_Q_7_D_SB_LUT4_O_I2[1]
.sym 14595 basesoc_value_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 14596 basesoc_value[29]
.sym 14597 basesoc_value[24]
.sym 14598 basesoc_value[16]
.sym 14606 basesoc_value[20]
.sym 14610 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[0]
.sym 14612 basesoc_update_value_re_SB_LUT4_I3_O
.sym 14614 array_muxed1[3]
.sym 14615 basesoc_load_storage[20]
.sym 14616 basesoc_load_storage[24]
.sym 14617 array_muxed1[0]
.sym 14618 csrbank4_dat0_w[5]
.sym 14619 array_muxed1[7]
.sym 14622 array_muxed1[2]
.sym 14625 csrbank4_ctrl0_w[5]
.sym 14633 basesoc_en_storage
.sym 14634 basesoc_value_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 14636 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[30]
.sym 14639 basesoc_reload_storage[30]
.sym 14641 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 14642 basesoc_value[18]
.sym 14643 basesoc_load_storage[30]
.sym 14646 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 14648 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 14652 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 14654 basesoc_value[24]
.sym 14656 basesoc_value[30]
.sym 14659 basesoc_eventmanager_status_w
.sym 14661 basesoc_value[29]
.sym 14665 basesoc_value_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 14666 basesoc_en_storage
.sym 14667 basesoc_load_storage[30]
.sym 14677 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[30]
.sym 14679 basesoc_eventmanager_status_w
.sym 14680 basesoc_reload_storage[30]
.sym 14684 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 14685 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 14689 basesoc_value[24]
.sym 14690 basesoc_value[30]
.sym 14691 basesoc_value[29]
.sym 14692 basesoc_value[18]
.sym 14701 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 14703 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 14712 clk12_$glb_clk
.sym 14713 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 14714 basesoc_load_storage[21]
.sym 14715 basesoc_load_storage[18]
.sym 14716 basesoc_load_storage[22]
.sym 14717 basesoc_load_storage[17]
.sym 14718 basesoc_load_storage[23]
.sym 14719 basesoc_load_storage[16]
.sym 14720 basesoc_load_storage[20]
.sym 14721 basesoc_load_storage[19]
.sym 14723 array_muxed1[5]
.sym 14724 array_muxed1[5]
.sym 14726 basesoc_value[30]
.sym 14732 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[30]
.sym 14735 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 14736 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 14737 basesoc_en_storage
.sym 14761 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 14763 array_muxed1[6]
.sym 14768 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14769 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 14774 array_muxed1[0]
.sym 14782 basesoc_load_storage_SB_DFFESR_Q_E
.sym 14808 array_muxed1[6]
.sym 14827 array_muxed1[0]
.sym 14830 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 14831 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 14833 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14834 basesoc_load_storage_SB_DFFESR_Q_E
.sym 14835 clk12_$glb_clk
.sym 14836 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 14844 basesoc_reload_storage[24]
.sym 14850 basesoc_load_storage[20]
.sym 14851 basesoc_reload_storage[30]
.sym 14852 basesoc_load_storage[17]
.sym 14853 array_muxed1[5]
.sym 14856 basesoc_load_storage[21]
.sym 14858 array_muxed1[5]
.sym 14861 array_muxed1[1]
.sym 14868 basesoc_reload_storage[24]
.sym 14872 sbled_exe_SB_DFFESR_Q_E
.sym 14878 sbled_ledd_value[2]
.sym 14880 csrbank4_raw0_w[2]
.sym 14883 csrbank4_ctrl0_w[5]
.sym 14892 sbled_ledd_value[1]
.sym 14896 sbled_exe_SB_DFFESR_Q_E
.sym 14898 csrbank4_raw0_w[1]
.sym 14904 array_muxed1[4]
.sym 14906 csrbank4_ctrl0_w[4]
.sym 14907 array_muxed1[5]
.sym 14911 sbled_ledd_value[2]
.sym 14913 csrbank4_raw0_w[2]
.sym 14914 csrbank4_ctrl0_w[5]
.sym 14923 csrbank4_raw0_w[1]
.sym 14924 sbled_ledd_value[1]
.sym 14926 csrbank4_ctrl0_w[4]
.sym 14936 array_muxed1[4]
.sym 14944 array_muxed1[5]
.sym 14957 sbled_exe_SB_DFFESR_Q_E
.sym 14958 clk12_$glb_clk
.sym 14959 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 14986 array_muxed1[4]
.sym 15065 csrbank6_o0_w[2]
.sym 15084 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 15194 VexRiscv._zz_147_[5]
.sym 15196 array_muxed1[6]
.sym 15198 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15199 array_muxed1[6]
.sym 15202 array_muxed1[1]
.sym 15203 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 15204 array_muxed1[2]
.sym 15207 array_muxed1[2]
.sym 15209 csrbank6_oe0_w[3]
.sym 15210 array_muxed1[6]
.sym 15219 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15241 VexRiscv._zz_61__SB_LUT4_O_18_I1[0]
.sym 15243 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15245 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 15249 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 15250 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 15252 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15266 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15292 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15330 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15344 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15345 clk12_$glb_clk
.sym 15346 VexRiscv.reset_$glb_sr
.sym 15348 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 15349 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 15352 VexRiscv.MmuPlugin_satp_ppn[4]
.sym 15356 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 15358 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15360 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 15363 array_muxed0[6]
.sym 15364 array_muxed0[0]
.sym 15365 array_muxed0[7]
.sym 15366 array_muxed0[1]
.sym 15367 array_muxed0[11]
.sym 15368 $PACKER_VCC_NET
.sym 15369 array_muxed0[0]
.sym 15370 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15371 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15372 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 15373 VexRiscv.CsrPlugin_minstret[36]
.sym 15374 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15376 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15377 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 15380 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 15381 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 15390 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15398 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15402 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 15403 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 15406 VexRiscv.CsrPlugin_mscratch[13]
.sym 15411 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 15419 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15429 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15435 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 15451 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 15452 VexRiscv.CsrPlugin_mscratch[13]
.sym 15453 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 15454 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15467 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15468 clk12_$glb_clk
.sym 15470 VexRiscv.CsrPlugin_mscratch[15]
.sym 15471 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2[2]
.sym 15472 VexRiscv.CsrPlugin_mscratch[8]
.sym 15473 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 15474 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 15475 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15476 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 15477 VexRiscv._zz_61__SB_LUT4_O_27_I0[2]
.sym 15478 VexRiscv._zz_247__SB_LUT4_O_I0[1]
.sym 15479 VexRiscv.MmuPlugin_satp_ppn[4]
.sym 15480 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 15481 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15482 $PACKER_VCC_NET
.sym 15483 array_muxed0[7]
.sym 15484 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[0]
.sym 15485 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 15486 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15487 array_muxed0[5]
.sym 15488 array_muxed0[9]
.sym 15489 array_muxed0[6]
.sym 15490 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 15491 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 15492 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15493 array_muxed0[8]
.sym 15494 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 15495 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 15496 VexRiscv.CsrPlugin_mepc[4]
.sym 15497 VexRiscv._zz_61__SB_LUT4_O_17_I1[0]
.sym 15498 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 15499 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15500 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 15501 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15503 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 15504 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15511 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2[2]
.sym 15512 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 15513 VexRiscv._zz_147_[0]
.sym 15515 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 15516 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 15517 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 15519 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15520 VexRiscv.CsrPlugin_mscratch[0]
.sym 15521 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2[3]
.sym 15524 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 15525 VexRiscv.CsrPlugin_minstret[0]
.sym 15527 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15528 VexRiscv.CsrPlugin_mcycle[0]
.sym 15529 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15530 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15531 VexRiscv.CsrPlugin_minstret[32]
.sym 15532 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 15533 VexRiscv._zz_147_[13]
.sym 15534 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15535 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 15536 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15537 VexRiscv.CsrPlugin_mcycle[32]
.sym 15538 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 15539 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15540 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15541 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 15542 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 15544 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 15545 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 15546 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 15547 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 15550 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15552 VexRiscv.CsrPlugin_mcycle[0]
.sym 15556 VexRiscv.CsrPlugin_minstret[32]
.sym 15557 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2[3]
.sym 15558 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2[2]
.sym 15559 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 15563 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 15568 VexRiscv.CsrPlugin_mscratch[0]
.sym 15569 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 15570 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15571 VexRiscv.CsrPlugin_minstret[0]
.sym 15574 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15575 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15576 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 15577 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15580 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15581 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15582 VexRiscv._zz_147_[13]
.sym 15583 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15586 VexRiscv.CsrPlugin_mcycle[32]
.sym 15587 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 15588 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15589 VexRiscv._zz_147_[0]
.sym 15590 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 15591 clk12_$glb_clk
.sym 15593 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 15594 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15595 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 15596 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 15597 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 15599 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15600 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 15605 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15607 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2[3]
.sym 15609 VexRiscv._zz_163_[9]
.sym 15610 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 15611 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 15612 VexRiscv._zz_162_[3]
.sym 15614 csrbank6_o0_w[0]
.sym 15615 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 15616 VexRiscv._zz_162_[1]
.sym 15617 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 15618 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15619 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 15620 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 15621 VexRiscv.CsrPlugin_mscratch[14]
.sym 15622 VexRiscv.CsrPlugin_mcycle[33]
.sym 15624 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 15625 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 15626 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 15627 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 15628 VexRiscv.CsrPlugin_mcycle[2]
.sym 15634 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 15635 VexRiscv.CsrPlugin_mcycle[2]
.sym 15636 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 15637 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 15638 VexRiscv.CsrPlugin_mscratch[2]
.sym 15641 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15642 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 15643 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 15644 VexRiscv.CsrPlugin_minstret[2]
.sym 15645 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 15647 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 15650 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15651 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 15652 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15653 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 15655 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 15657 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15658 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 15659 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15661 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15662 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 15663 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15665 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 15667 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 15668 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 15669 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15670 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15673 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 15674 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15675 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 15676 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 15680 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 15685 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 15686 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 15687 VexRiscv.CsrPlugin_minstret[2]
.sym 15688 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15692 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 15697 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 15698 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 15700 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 15705 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 15709 VexRiscv.CsrPlugin_mcycle[2]
.sym 15710 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15711 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 15712 VexRiscv.CsrPlugin_mscratch[2]
.sym 15713 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15714 clk12_$glb_clk
.sym 15716 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15717 VexRiscv._zz_61__SB_LUT4_O_17_I1[0]
.sym 15718 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 15719 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]
.sym 15720 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 15721 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 15722 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 15723 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 15724 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 15725 VexRiscv._zz_163_[8]
.sym 15726 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 15727 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 15728 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 15729 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 15730 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15731 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 15733 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 15734 VexRiscv._zz_136_[0]
.sym 15735 VexRiscv._zz_61_[12]
.sym 15736 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 15738 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 15740 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 15741 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15742 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 15743 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 15744 VexRiscv.execute_arbitration_isFiring
.sym 15745 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 15747 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 15748 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 15749 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15750 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 15751 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 15757 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15758 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 15759 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 15762 VexRiscv.CsrPlugin_minstret[13]
.sym 15763 VexRiscv.CsrPlugin_mepc[13]
.sym 15764 VexRiscv.CsrPlugin_minstret[15]
.sym 15765 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 15766 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 15767 VexRiscv.CsrPlugin_minstret[10]
.sym 15774 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 15779 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15783 VexRiscv._zz_147_[15]
.sym 15784 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15785 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 15787 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15788 VexRiscv._zz_147_[10]
.sym 15790 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15791 VexRiscv._zz_147_[15]
.sym 15792 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15793 VexRiscv.CsrPlugin_minstret[15]
.sym 15796 VexRiscv.CsrPlugin_minstret[13]
.sym 15797 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15798 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 15799 VexRiscv.CsrPlugin_mepc[13]
.sym 15803 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 15809 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 15814 VexRiscv._zz_147_[10]
.sym 15815 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15816 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15817 VexRiscv.CsrPlugin_minstret[10]
.sym 15823 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 15829 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 15834 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 15836 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15837 clk12_$glb_clk
.sym 15838 VexRiscv.reset_$glb_sr
.sym 15839 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 15840 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 15841 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 15843 VexRiscv._zz_37_[0]
.sym 15844 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 15845 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 15846 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 15847 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[6]
.sym 15848 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 15849 VexRiscv._zz_147_[2]
.sym 15851 VexRiscv._zz_61_[7]
.sym 15852 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 15854 VexRiscv.CsrPlugin_mepc[15]
.sym 15855 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 15856 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 15858 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 15859 csrbank4_dat0_w[5]
.sym 15862 VexRiscv.CsrPlugin_mcycle[0]
.sym 15863 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15864 VexRiscv.CsrPlugin_minstret[36]
.sym 15865 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 15866 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 15867 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 15868 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 15870 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 15871 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 15872 VexRiscv.execute_arbitration_isFiring
.sym 15873 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15874 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 15880 VexRiscv.CsrPlugin_mcycle[34]
.sym 15881 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 15884 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15885 VexRiscv.MmuPlugin_satp_ppn[13]
.sym 15887 VexRiscv.CsrPlugin_mcycle[13]
.sym 15888 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15889 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15891 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 15892 VexRiscv.CsrPlugin_mscratch[7]
.sym 15893 VexRiscv.CsrPlugin_mscratch[14]
.sym 15896 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15900 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 15902 VexRiscv.CsrPlugin_minstret[14]
.sym 15903 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 15904 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15905 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 15908 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15909 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15910 VexRiscv.CsrPlugin_mcycle[7]
.sym 15915 VexRiscv.CsrPlugin_mcycle[34]
.sym 15916 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 15919 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15920 VexRiscv.CsrPlugin_minstret[14]
.sym 15921 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15922 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 15925 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 15937 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15938 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15939 VexRiscv.CsrPlugin_mscratch[14]
.sym 15945 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 15949 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 15950 VexRiscv.MmuPlugin_satp_ppn[13]
.sym 15951 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15952 VexRiscv.CsrPlugin_mcycle[13]
.sym 15955 VexRiscv.CsrPlugin_mscratch[7]
.sym 15956 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15957 VexRiscv.CsrPlugin_mcycle[7]
.sym 15958 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 15959 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 15960 clk12_$glb_clk
.sym 15962 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[2]
.sym 15963 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[0]
.sym 15964 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 15965 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 15966 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[1]
.sym 15968 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_O[3]
.sym 15969 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[2]
.sym 15970 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 15974 array_muxed0[9]
.sym 15975 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 15976 VexRiscv.CsrPlugin_mepc[13]
.sym 15977 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 15978 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 15979 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 15980 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 15981 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 15982 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 15983 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 15985 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 15986 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 15987 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 15988 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15989 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 15990 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 15991 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 15992 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 15993 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 15994 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 15995 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 15996 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 15997 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16003 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 16005 VexRiscv.CsrPlugin_mcycle[39]
.sym 16007 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 16010 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 16013 VexRiscv.CsrPlugin_minstret[7]
.sym 16015 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16017 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 16019 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 16020 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 16023 VexRiscv.CsrPlugin_mcycle[14]
.sym 16024 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 16025 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16030 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16031 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16033 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 16039 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 16042 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16043 VexRiscv.CsrPlugin_mcycle[14]
.sym 16044 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16045 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 16049 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 16050 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 16051 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 16055 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 16063 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 16066 VexRiscv.CsrPlugin_minstret[7]
.sym 16067 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16068 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 16069 VexRiscv.CsrPlugin_mcycle[39]
.sym 16082 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16083 clk12_$glb_clk
.sym 16085 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 16086 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2[3]
.sym 16087 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 16088 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 16089 VexRiscv.decode_to_execute_CSR_READ_OPCODE
.sym 16090 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[0]
.sym 16091 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 16092 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[3]
.sym 16093 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 16094 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 16095 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 16096 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16097 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 16099 VexRiscv.CsrPlugin_selfException_valid
.sym 16100 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 16102 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 16103 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 16104 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16105 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 16106 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 16109 VexRiscv.CsrPlugin_mcycle[33]
.sym 16110 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16111 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 16112 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 16114 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 16115 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 16116 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 16118 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 16119 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 16120 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 16128 VexRiscv.CsrPlugin_mtval[13]
.sym 16131 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16132 VexRiscv.CsrPlugin_minstret[9]
.sym 16134 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 16135 VexRiscv._zz_147_[2]
.sym 16136 VexRiscv.CsrPlugin_minstret[34]
.sym 16139 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 16140 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 16141 VexRiscv.CsrPlugin_minstret[39]
.sym 16142 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16143 VexRiscv.CsrPlugin_minstret[41]
.sym 16144 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16147 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16149 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 16151 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 16152 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 16153 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 16155 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16160 VexRiscv.CsrPlugin_minstret[41]
.sym 16162 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16168 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 16171 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16172 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 16173 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16174 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16178 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 16179 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 16180 VexRiscv.CsrPlugin_mtval[13]
.sym 16183 VexRiscv.CsrPlugin_minstret[39]
.sym 16184 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 16185 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16186 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16191 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 16192 VexRiscv.CsrPlugin_minstret[9]
.sym 16195 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 16196 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16197 VexRiscv._zz_147_[2]
.sym 16198 VexRiscv.CsrPlugin_minstret[34]
.sym 16205 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16206 clk12_$glb_clk
.sym 16207 VexRiscv.reset_$glb_sr
.sym 16208 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 16209 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 16210 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 16211 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 16212 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 16213 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 16214 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 16215 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 16217 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 16221 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 16222 VexRiscv.CsrPlugin_mtval[13]
.sym 16223 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 16224 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 16225 VexRiscv.CsrPlugin_mtval[9]
.sym 16227 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16228 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 16231 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 16232 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16233 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16234 VexRiscv.CsrPlugin_mcycle[42]
.sym 16235 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 16236 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16237 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 16238 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 16239 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 16240 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 16241 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16242 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16243 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 16251 VexRiscv.CsrPlugin_minstret[42]
.sym 16252 VexRiscv.CsrPlugin_mepc[9]
.sym 16253 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 16254 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 16255 VexRiscv.CsrPlugin_mcycle[45]
.sym 16256 VexRiscv.CsrPlugin_minstret[47]
.sym 16257 VexRiscv.CsrPlugin_minstret[40]
.sym 16258 VexRiscv.CsrPlugin_minstret[30]
.sym 16260 VexRiscv.CsrPlugin_mcycle[42]
.sym 16262 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16264 VexRiscv.CsrPlugin_minstret[45]
.sym 16265 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16266 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 16267 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16268 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16271 VexRiscv.CsrPlugin_mcycle[47]
.sym 16273 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16274 VexRiscv.CsrPlugin_mcycle[40]
.sym 16275 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 16276 VexRiscv.CsrPlugin_mscratch[9]
.sym 16277 VexRiscv.CsrPlugin_mcycle[9]
.sym 16278 VexRiscv.CsrPlugin_minstret[62]
.sym 16279 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 16280 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16282 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16283 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16284 VexRiscv.CsrPlugin_mcycle[40]
.sym 16285 VexRiscv.CsrPlugin_minstret[40]
.sym 16288 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16289 VexRiscv.CsrPlugin_minstret[62]
.sym 16290 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 16291 VexRiscv.CsrPlugin_minstret[30]
.sym 16294 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16295 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 16296 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 16297 VexRiscv.CsrPlugin_mepc[9]
.sym 16302 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 16306 VexRiscv.CsrPlugin_minstret[42]
.sym 16307 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16308 VexRiscv.CsrPlugin_mcycle[42]
.sym 16309 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16312 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16313 VexRiscv.CsrPlugin_mcycle[45]
.sym 16314 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16315 VexRiscv.CsrPlugin_minstret[45]
.sym 16318 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16319 VexRiscv.CsrPlugin_minstret[47]
.sym 16320 VexRiscv.CsrPlugin_mcycle[47]
.sym 16321 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16324 VexRiscv.CsrPlugin_mcycle[9]
.sym 16325 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16326 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 16327 VexRiscv.CsrPlugin_mscratch[9]
.sym 16328 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16329 clk12_$glb_clk
.sym 16331 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 16332 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 16333 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 16334 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 16335 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 16336 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 16337 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 16338 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 16340 basesoc_cpu_ibus_adr[8]
.sym 16343 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 16344 VexRiscv.IBusCachedPlugin_cache._zz_11_[24]
.sym 16345 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 16346 VexRiscv.CsrPlugin_mepc[9]
.sym 16348 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 16350 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 16351 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 16352 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 16353 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 16354 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 16355 VexRiscv.CsrPlugin_mcycle[22]
.sym 16356 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16357 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16358 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 16359 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 16360 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16361 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 16362 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 16363 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 16364 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16365 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 16366 VexRiscv.CsrPlugin_mepc[12]
.sym 16372 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16373 VexRiscv.CsrPlugin_mepc[12]
.sym 16375 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 16376 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16377 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16380 VexRiscv._zz_147_[9]
.sym 16381 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 16382 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16383 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16387 VexRiscv.CsrPlugin_mcycle[41]
.sym 16388 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 16390 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 16391 VexRiscv._zz_147_[12]
.sym 16395 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 16396 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 16397 VexRiscv.CsrPlugin_mcycle[46]
.sym 16399 VexRiscv.CsrPlugin_mcycle[12]
.sym 16400 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 16401 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 16402 VexRiscv.CsrPlugin_minstret[46]
.sym 16403 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 16406 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 16411 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 16412 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 16413 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 16414 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 16424 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 16429 VexRiscv.CsrPlugin_mcycle[12]
.sym 16430 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16431 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 16432 VexRiscv._zz_147_[12]
.sym 16435 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16436 VexRiscv.CsrPlugin_mcycle[41]
.sym 16437 VexRiscv._zz_147_[9]
.sym 16438 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 16441 VexRiscv.CsrPlugin_mcycle[46]
.sym 16442 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16443 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16444 VexRiscv.CsrPlugin_minstret[46]
.sym 16447 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 16448 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 16449 VexRiscv.CsrPlugin_mepc[12]
.sym 16450 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16451 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16452 clk12_$glb_clk
.sym 16453 VexRiscv.reset_$glb_sr
.sym 16454 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16455 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 16456 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 16457 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 16458 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16459 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16460 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 16461 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 16462 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 16463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 16466 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 16468 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 16470 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 16471 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 16472 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[13]
.sym 16473 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 16474 array_muxed1[3]
.sym 16475 VexRiscv.IBusCachedPlugin_cache._zz_11_[29]
.sym 16477 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 16478 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 16479 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 16480 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 16481 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16482 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 16483 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 16484 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16486 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 16487 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 16488 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 16489 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 16496 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 16499 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 16505 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 16507 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 16508 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 16515 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 16517 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 16522 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16523 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 16524 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 16526 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[0]
.sym 16528 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 16529 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 16530 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[0]
.sym 16534 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 16535 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 16537 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[0]
.sym 16540 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 16541 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 16542 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 16547 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 16548 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 16549 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 16552 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 16553 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 16554 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 16559 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 16560 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 16561 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 16565 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 16570 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 16571 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 16573 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 16574 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16575 clk12_$glb_clk
.sym 16577 VexRiscv._zz_206__SB_LUT4_I3_I1[1]
.sym 16578 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 16579 VexRiscv._zz_369__SB_LUT4_I3_O[3]
.sym 16580 VexRiscv._zz_206__SB_LUT4_I3_I0[3]
.sym 16581 VexRiscv._zz_105_[1]
.sym 16582 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 16583 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 16584 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 16589 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 16590 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 16591 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16592 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 16593 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 16594 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 16595 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16596 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 16597 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16598 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 16599 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 16601 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 16602 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 16603 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 16604 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16605 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16606 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 16607 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16608 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16611 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 16612 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 16618 VexRiscv._zz_105_[0]
.sym 16619 VexRiscv.MmuPlugin_satp_ppn[12]
.sym 16620 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 16621 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 16622 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16623 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16624 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 16625 VexRiscv._zz_206__SB_LUT4_I3_I0[2]
.sym 16627 VexRiscv.CsrPlugin_mcycle[22]
.sym 16628 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16630 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 16631 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 16633 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[0]
.sym 16634 VexRiscv.CsrPlugin_mcycle[44]
.sym 16635 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 16638 VexRiscv._zz_206__SB_LUT4_I3_O[2]
.sym 16639 VexRiscv._zz_206__SB_LUT4_I3_O[3]
.sym 16640 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 16642 VexRiscv._zz_206__SB_LUT4_I3_I1[1]
.sym 16644 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 16646 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 16647 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 16651 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16652 VexRiscv.MmuPlugin_satp_ppn[12]
.sym 16653 VexRiscv.CsrPlugin_mcycle[44]
.sym 16654 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 16658 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 16660 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[0]
.sym 16664 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 16665 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 16670 VexRiscv.CsrPlugin_mcycle[22]
.sym 16671 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16672 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 16675 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 16676 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 16677 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 16678 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 16681 VexRiscv._zz_206__SB_LUT4_I3_I0[2]
.sym 16682 VexRiscv._zz_105_[0]
.sym 16683 VexRiscv._zz_206__SB_LUT4_I3_I1[1]
.sym 16684 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 16688 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 16693 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 16694 VexRiscv._zz_206__SB_LUT4_I3_O[2]
.sym 16695 VexRiscv._zz_206__SB_LUT4_I3_O[3]
.sym 16696 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 16698 clk12_$glb_clk
.sym 16700 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 16701 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 16702 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 16703 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 16704 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 16705 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16706 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 16707 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 16708 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 16709 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 16711 array_muxed1[6]
.sym 16713 VexRiscv._zz_176_
.sym 16714 basesoc_cpu_ibus_adr[5]
.sym 16715 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 16716 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 16717 VexRiscv.IBusCachedPlugin_cache._zz_11_[6]
.sym 16718 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 16719 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 16721 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 16722 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 16724 basesoc_soccontroller_bus_errors[1]
.sym 16725 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 16726 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 16727 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 16728 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 16729 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16730 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 16731 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 16732 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16733 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16734 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 16735 basesoc_load_storage[11]
.sym 16742 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 16743 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16744 VexRiscv._zz_206__SB_LUT4_I3_I0[3]
.sym 16745 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 16747 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 16748 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 16749 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 16752 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 16753 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 16754 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 16755 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 16756 VexRiscv._zz_206__SB_LUT4_I3_I0[2]
.sym 16757 VexRiscv._zz_206__SB_LUT4_I3_I0[1]
.sym 16758 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 16760 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16765 VexRiscv._zz_206__SB_LUT4_I3_I0[1]
.sym 16767 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 16768 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 16769 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 16770 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 16771 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 16772 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 16774 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 16775 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 16777 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 16783 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 16786 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 16787 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 16788 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 16789 VexRiscv._zz_206__SB_LUT4_I3_I0[1]
.sym 16792 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 16793 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 16794 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 16795 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 16798 VexRiscv._zz_206__SB_LUT4_I3_I0[2]
.sym 16799 VexRiscv._zz_206__SB_LUT4_I3_I0[3]
.sym 16800 VexRiscv._zz_206__SB_LUT4_I3_I0[1]
.sym 16801 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 16804 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 16805 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 16811 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 16813 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 16816 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 16817 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 16818 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 16819 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 16820 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16821 clk12_$glb_clk
.sym 16823 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[2]
.sym 16824 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 16825 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 16826 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[2]
.sym 16827 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 16828 VexRiscv._zz_147_[3]
.sym 16829 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 16830 VexRiscv._zz_105__SB_LUT4_O_I3[2]
.sym 16831 basesoc_cpu_ibus_adr[19]
.sym 16836 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 16837 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 16838 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[2]
.sym 16839 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 16840 array_muxed1[0]
.sym 16841 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 16842 basesoc_cpu_ibus_adr[3]
.sym 16843 VexRiscv.CsrPlugin_minstret[53]
.sym 16844 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 16845 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[2]
.sym 16846 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 16847 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 16848 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 16849 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16850 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 16851 csrbank6_o0_w[0]
.sym 16852 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16853 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16854 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 16855 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16856 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 16857 VexRiscv.externalInterruptArray_regNext[2]
.sym 16858 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 16864 VexRiscv.IBusCachedPlugin_cache._zz_11_[22]
.sym 16865 VexRiscv.IBusCachedPlugin_cache._zz_11_[29]
.sym 16867 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 16870 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 16872 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 16873 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 16875 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 16879 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 16882 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 16883 VexRiscv.externalInterruptArray_regNext[2]
.sym 16885 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 16886 VexRiscv._zz_147_[2]
.sym 16890 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 16891 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 16893 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 16894 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 16895 VexRiscv._zz_105__SB_LUT4_O_I3[2]
.sym 16897 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 16898 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 16899 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 16900 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 16905 VexRiscv.IBusCachedPlugin_cache._zz_11_[29]
.sym 16911 VexRiscv.IBusCachedPlugin_cache._zz_11_[22]
.sym 16916 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 16917 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 16921 VexRiscv._zz_147_[2]
.sym 16922 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 16924 VexRiscv.externalInterruptArray_regNext[2]
.sym 16927 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 16928 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 16929 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 16930 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 16933 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 16935 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 16939 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 16940 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 16941 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 16942 VexRiscv._zz_105__SB_LUT4_O_I3[2]
.sym 16943 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 16944 clk12_$glb_clk
.sym 16946 csrbank6_o0_w[0]
.sym 16947 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 16948 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 16949 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 16950 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 16951 array_muxed1[2]
.sym 16952 csrbank6_o0_w[3]
.sym 16953 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16954 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 16959 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16961 basesoc_cpu_ibus_adr[20]
.sym 16963 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 16964 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 16965 basesoc_cpu_ibus_adr[17]
.sym 16967 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 16968 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 16969 VexRiscv.IBusCachedPlugin_cache._zz_11_[29]
.sym 16970 VexRiscv._zz_147_[23]
.sym 16973 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 16976 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16977 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16978 VexRiscv.CsrPlugin_mcycle[58]
.sym 16979 basesoc_soccontroller_bus_errors[0]
.sym 16980 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 16987 VexRiscv.CsrPlugin_minstret[50]
.sym 16988 VexRiscv._zz_147_[23]
.sym 16989 VexRiscv.CsrPlugin_mscratch[25]
.sym 16991 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 16992 VexRiscv._zz_147_[3]
.sym 16993 VexRiscv.CsrPlugin_minstret[23]
.sym 16994 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 16995 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 16996 basesoc_soccontroller_bus_errors[1]
.sym 16998 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17002 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 17003 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17004 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17005 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 17006 basesoc_soccontroller_bus_errors[17]
.sym 17008 VexRiscv.CsrPlugin_mcycle[55]
.sym 17009 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17010 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17014 VexRiscv.externalInterruptArray_regNext[3]
.sym 17015 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 17016 VexRiscv._zz_147_[2]
.sym 17017 VexRiscv.externalInterruptArray_regNext[2]
.sym 17026 basesoc_soccontroller_bus_errors[17]
.sym 17027 basesoc_soccontroller_bus_errors[1]
.sym 17028 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 17029 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17032 VexRiscv.CsrPlugin_minstret[50]
.sym 17034 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 17038 VexRiscv._zz_147_[3]
.sym 17039 VexRiscv.externalInterruptArray_regNext[3]
.sym 17040 VexRiscv.externalInterruptArray_regNext[2]
.sym 17041 VexRiscv._zz_147_[2]
.sym 17044 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 17045 VexRiscv.CsrPlugin_mcycle[55]
.sym 17046 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17047 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17056 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17057 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 17058 VexRiscv.CsrPlugin_mscratch[25]
.sym 17059 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 17062 VexRiscv._zz_147_[23]
.sym 17063 VexRiscv.CsrPlugin_minstret[23]
.sym 17064 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 17065 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 17067 clk12_$glb_clk
.sym 17070 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17075 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[7]
.sym 17081 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 17082 csrbank6_o0_w[3]
.sym 17083 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 17085 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 17086 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17087 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 17088 csrbank6_o0_w[0]
.sym 17089 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17090 basesoc_cpu_ibus_adr[27]
.sym 17091 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 17093 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 17094 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17095 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17096 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 17097 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 17098 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 17100 VexRiscv.externalInterruptArray_regNext[3]
.sym 17101 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 17103 basesoc_soccontroller_bus_errors[24]
.sym 17104 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 17110 basesoc_soccontroller_bus_errors[18]
.sym 17111 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 17112 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 17113 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 17114 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2[3]
.sym 17115 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 17118 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 17120 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 17121 basesoc_soccontroller_bus_errors[6]
.sym 17122 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17123 basesoc_soccontroller_bus_errors[2]
.sym 17125 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 17126 basesoc_soccontroller_bus_errors[12]
.sym 17127 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[2]
.sym 17128 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 17129 basesoc_soccontroller_bus_errors[31]
.sym 17130 basesoc_soccontroller_bus_errors[23]
.sym 17131 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 17132 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 17133 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17135 basesoc_soccontroller_bus_errors[7]
.sym 17136 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17137 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17138 basesoc_soccontroller_bus_errors[10]
.sym 17139 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17140 basesoc_soccontroller_bus_errors[11]
.sym 17141 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17144 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 17146 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17149 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17150 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2[3]
.sym 17151 basesoc_soccontroller_bus_errors[10]
.sym 17152 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 17155 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17156 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 17157 basesoc_soccontroller_bus_errors[7]
.sym 17158 basesoc_soccontroller_bus_errors[31]
.sym 17161 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[2]
.sym 17162 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 17163 basesoc_soccontroller_bus_errors[11]
.sym 17164 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17167 basesoc_soccontroller_bus_errors[2]
.sym 17168 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17169 basesoc_soccontroller_bus_errors[18]
.sym 17170 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 17173 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17174 basesoc_soccontroller_bus_errors[6]
.sym 17175 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 17176 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 17179 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17180 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 17181 basesoc_soccontroller_bus_errors[12]
.sym 17182 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 17185 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 17186 basesoc_soccontroller_bus_errors[23]
.sym 17187 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 17188 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 17190 clk12_$glb_clk
.sym 17191 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17192 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 17193 csrbank6_o0_w[2]
.sym 17194 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 17196 csrbank6_o0_w[1]
.sym 17197 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 17198 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 17199 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17204 csrbank6_oe0_w[3]
.sym 17206 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 17208 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 17209 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 17211 csrbank2_out_w[5]
.sym 17212 interface0_bank_bus_dat_r[3]
.sym 17214 VexRiscv.CsrPlugin_mcycle[21]
.sym 17215 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 17217 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 17218 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 17221 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 17222 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 17223 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17224 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 17225 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 17227 basesoc_load_storage[11]
.sym 17233 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 17234 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[1]
.sym 17235 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[2]
.sym 17236 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 17237 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 17238 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 17239 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[3]
.sym 17240 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 17241 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[2]
.sym 17242 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[0]
.sym 17245 basesoc_soccontroller_reset_storage
.sym 17246 basesoc_soccontroller_bus_errors[20]
.sym 17247 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 17248 basesoc_soccontroller_bus_errors[30]
.sym 17249 basesoc_soccontroller_bus_errors[0]
.sym 17250 basesoc_soccontroller_bus_errors[14]
.sym 17251 basesoc_soccontroller_bus_errors[28]
.sym 17253 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 17254 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 17255 basesoc_soccontroller_bus_errors[4]
.sym 17256 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17257 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[1]
.sym 17258 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17261 basesoc_soccontroller_bus_errors[22]
.sym 17262 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17263 basesoc_soccontroller_bus_errors[24]
.sym 17264 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17267 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[1]
.sym 17268 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[0]
.sym 17269 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[2]
.sym 17272 basesoc_soccontroller_reset_storage
.sym 17273 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[2]
.sym 17274 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[1]
.sym 17275 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[3]
.sym 17278 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17279 basesoc_soccontroller_bus_errors[24]
.sym 17280 basesoc_soccontroller_bus_errors[0]
.sym 17281 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 17284 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 17287 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 17290 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 17291 basesoc_soccontroller_bus_errors[14]
.sym 17292 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17293 basesoc_soccontroller_bus_errors[22]
.sym 17296 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 17297 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 17298 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 17299 basesoc_soccontroller_bus_errors[30]
.sym 17302 basesoc_soccontroller_bus_errors[4]
.sym 17303 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 17304 basesoc_soccontroller_bus_errors[28]
.sym 17305 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 17308 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 17309 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 17310 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 17311 basesoc_soccontroller_bus_errors[20]
.sym 17313 clk12_$glb_clk
.sym 17314 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17315 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 17316 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 17320 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 17322 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 17323 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 17327 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 17328 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17329 interface0_bank_bus_dat_r[6]
.sym 17330 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 17333 csrbank4_ctrl0_w[5]
.sym 17334 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 17335 VexRiscv.CsrPlugin_minstret[56]
.sym 17336 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 17337 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17338 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 17341 VexRiscv.externalInterruptArray_regNext[2]
.sym 17342 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 17343 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 17344 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17346 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17348 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17349 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 17350 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 17357 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 17358 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17359 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 17360 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 17363 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 17364 basesoc_soccontroller_bus_errors[9]
.sym 17366 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17368 basesoc_soccontroller_bus_errors[8]
.sym 17369 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 17370 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 17371 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 17372 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 17374 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17375 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 17377 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[1]
.sym 17378 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 17379 array_muxed1[1]
.sym 17381 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 17385 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 17386 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 17389 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17390 basesoc_soccontroller_bus_errors[8]
.sym 17391 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 17392 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17395 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 17397 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 17398 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 17404 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 17407 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 17409 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[1]
.sym 17413 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 17414 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 17415 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 17416 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 17419 array_muxed1[1]
.sym 17425 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 17426 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17427 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 17428 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 17431 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 17432 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17433 basesoc_soccontroller_bus_errors[9]
.sym 17434 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 17435 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17436 clk12_$glb_clk
.sym 17437 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 17444 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 17445 VexRiscv.externalInterruptArray_regNext[2]
.sym 17446 array_muxed1[4]
.sym 17449 basesoc_load_storage_SB_DFFESR_Q_23_E
.sym 17451 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 17452 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17453 interface0_bank_bus_dat_r[0]
.sym 17454 fifo_readable_SB_LUT4_I3_I1[2]
.sym 17455 basesoc_value[19]
.sym 17456 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E
.sym 17457 array_muxed0[2]
.sym 17458 VexRiscv.CsrPlugin_minstret[58]
.sym 17460 VexRiscv.MmuPlugin_satp_mode
.sym 17461 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 17463 $PACKER_VCC_NET
.sym 17467 basesoc_reload_storage[11]
.sym 17468 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 17469 basesoc_value[10]
.sym 17471 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17472 basesoc_value[8]
.sym 17480 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 17481 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 17482 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_DFFESR_E_D
.sym 17484 array_muxed1[1]
.sym 17488 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 17490 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 17491 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 17492 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 17493 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 17494 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 17496 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17498 array_muxed1[6]
.sym 17500 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 17501 array_muxed1[3]
.sym 17503 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 17505 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 17510 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 17515 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_DFFESR_E_D
.sym 17518 array_muxed1[6]
.sym 17524 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 17525 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 17526 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 17527 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 17532 array_muxed1[1]
.sym 17536 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 17538 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 17539 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 17542 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 17543 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 17544 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 17545 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 17548 array_muxed1[3]
.sym 17554 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 17555 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 17556 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17557 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 17558 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 17559 clk12_$glb_clk
.sym 17560 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 17564 basesoc_value[8]
.sym 17566 basesoc_value_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.sym 17567 basesoc_value[1]
.sym 17568 basesoc_value[6]
.sym 17569 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 17570 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 17574 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17575 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 17577 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O
.sym 17579 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 17582 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 17585 basesoc_eventmanager_pending_w
.sym 17586 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 17587 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 17589 basesoc_reload_storage[6]
.sym 17590 interface5_bank_bus_dat_r[4]
.sym 17591 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 17592 array_muxed1[6]
.sym 17593 array_muxed1[4]
.sym 17594 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 17602 array_muxed1[0]
.sym 17603 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 17605 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_DFFESR_E_D
.sym 17607 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 17612 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 17615 basesoc_soccontroller_scratch_storage[17]
.sym 17616 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 17617 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17620 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17622 basesoc_soccontroller_scratch_storage[11]
.sym 17628 basesoc_soccontroller_scratch_storage[19]
.sym 17629 array_muxed1[3]
.sym 17630 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 17631 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17632 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFESR_E_Q[0]
.sym 17636 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 17641 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFESR_E_Q[0]
.sym 17642 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17643 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 17644 basesoc_soccontroller_scratch_storage[17]
.sym 17647 array_muxed1[0]
.sym 17653 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 17654 basesoc_soccontroller_scratch_storage[11]
.sym 17655 basesoc_soccontroller_scratch_storage[19]
.sym 17656 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17661 array_muxed1[3]
.sym 17666 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17667 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 17672 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_DFFESR_E_D
.sym 17677 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 17678 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 17679 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 17681 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17682 clk12_$glb_clk
.sym 17683 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 17684 basesoc_load_storage[0]
.sym 17685 basesoc_load_storage[4]
.sym 17686 basesoc_load_storage[2]
.sym 17687 basesoc_value_SB_DFFSR_Q_25_D_SB_LUT4_O_I2[1]
.sym 17688 basesoc_load_storage[6]
.sym 17689 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 17690 basesoc_load_storage[1]
.sym 17691 basesoc_value_SB_DFFSR_Q_23_D_SB_LUT4_O_I2[1]
.sym 17693 basesoc_value[10]
.sym 17694 basesoc_value[10]
.sym 17696 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[1]
.sym 17697 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 17699 basesoc_eventmanager_status_w
.sym 17700 array_muxed1[1]
.sym 17703 memdat_2[1]
.sym 17704 interface5_bank_bus_dat_r[2]
.sym 17705 array_muxed1[1]
.sym 17706 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 17710 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 17711 basesoc_load_storage[11]
.sym 17712 basesoc_value[9]
.sym 17713 array_muxed1[2]
.sym 17714 array_muxed1[7]
.sym 17715 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 17716 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 17718 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 17719 basesoc_value_status[13]
.sym 17725 basesoc_reload_storage[10]
.sym 17727 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 17728 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 17729 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 17730 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 17732 basesoc_eventmanager_status_w
.sym 17733 basesoc_load_storage[10]
.sym 17734 basesoc_load_storage[14]
.sym 17735 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 17737 basesoc_reload_storage[9]
.sym 17738 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 17740 basesoc_reload_storage[1]
.sym 17742 basesoc_load_storage[22]
.sym 17743 basesoc_load_storage[2]
.sym 17745 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 17746 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 17747 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 17748 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17749 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 17750 basesoc_load_storage[4]
.sym 17751 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 17753 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[2]
.sym 17754 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 17755 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 17756 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 17758 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 17759 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 17761 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 17764 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 17765 basesoc_reload_storage[10]
.sym 17766 basesoc_eventmanager_status_w
.sym 17770 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 17771 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 17772 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 17773 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[2]
.sym 17776 basesoc_reload_storage[9]
.sym 17777 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 17778 basesoc_eventmanager_status_w
.sym 17782 basesoc_load_storage[2]
.sym 17783 basesoc_load_storage[10]
.sym 17784 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 17785 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 17788 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 17789 basesoc_load_storage[14]
.sym 17790 basesoc_load_storage[22]
.sym 17791 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 17794 basesoc_load_storage[4]
.sym 17795 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 17796 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 17797 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 17800 basesoc_eventmanager_status_w
.sym 17801 basesoc_reload_storage[1]
.sym 17802 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17805 clk12_$glb_clk
.sym 17806 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 17807 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 17808 interface5_bank_bus_dat_r[6]
.sym 17809 interface5_bank_bus_dat_r[1]
.sym 17810 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 17811 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 17812 interface5_bank_bus_dat_r[0]
.sym 17813 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 17814 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 17823 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 17824 array_muxed1[2]
.sym 17830 basesoc_load_storage[2]
.sym 17831 basesoc_load_storage[8]
.sym 17833 basesoc_load_storage[9]
.sym 17834 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 17836 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[3]
.sym 17837 basesoc_load_storage[16]
.sym 17838 basesoc_value[22]
.sym 17839 basesoc_load_storage_SB_DFFESR_Q_23_E
.sym 17840 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 17842 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 17849 array_muxed0[3]
.sym 17850 basesoc_load_storage_SB_DFFESR_Q_23_E
.sym 17853 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 17854 array_muxed1[0]
.sym 17856 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 17857 basesoc_load_storage[12]
.sym 17858 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 17859 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 17861 array_muxed0[4]
.sym 17862 array_muxed1[3]
.sym 17863 basesoc_reload_storage[24]
.sym 17864 array_muxed1[1]
.sym 17865 basesoc_reload_storage[12]
.sym 17870 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 17872 basesoc_reload_storage[0]
.sym 17873 array_muxed1[2]
.sym 17875 basesoc_value_status[28]
.sym 17878 basesoc_reload_storage[4]
.sym 17879 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 17881 array_muxed1[2]
.sym 17887 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 17888 basesoc_load_storage[12]
.sym 17889 basesoc_reload_storage[4]
.sym 17890 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 17893 basesoc_reload_storage[24]
.sym 17894 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 17895 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 17896 basesoc_reload_storage[0]
.sym 17899 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 17900 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 17901 basesoc_reload_storage[12]
.sym 17902 basesoc_value_status[28]
.sym 17907 array_muxed1[0]
.sym 17912 array_muxed1[1]
.sym 17917 array_muxed0[4]
.sym 17918 array_muxed0[3]
.sym 17919 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 17923 array_muxed1[3]
.sym 17927 basesoc_load_storage_SB_DFFESR_Q_23_E
.sym 17928 clk12_$glb_clk
.sym 17929 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 17930 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 17931 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 17932 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 17933 basesoc_value_status[28]
.sym 17934 basesoc_value_status[9]
.sym 17935 basesoc_value_status[13]
.sym 17936 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[2]
.sym 17937 basesoc_value_status[8]
.sym 17942 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 17943 array_muxed0[3]
.sym 17944 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 17945 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 17946 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 17947 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 17949 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 17950 array_muxed0[9]
.sym 17951 basesoc_value[21]
.sym 17952 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17953 basesoc_reload_storage[4]
.sym 17954 basesoc_value[11]
.sym 17957 basesoc_eventmanager_status_w
.sym 17958 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 17960 basesoc_value[11]
.sym 17961 basesoc_value[10]
.sym 17962 basesoc_value[13]
.sym 17963 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[12]
.sym 17964 basesoc_value[8]
.sym 17965 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[13]
.sym 17971 basesoc_load_storage[7]
.sym 17972 basesoc_load_storage[22]
.sym 17973 basesoc_reload_storage[13]
.sym 17974 basesoc_eventmanager_status_w
.sym 17975 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 17977 basesoc_load_storage[13]
.sym 17980 basesoc_value_SB_DFFSR_Q_17_D_SB_LUT4_O_I2[1]
.sym 17982 basesoc_value_SB_DFFSR_Q_24_D_SB_LUT4_O_I2[1]
.sym 17983 basesoc_en_storage
.sym 17987 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[12]
.sym 17989 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[13]
.sym 17991 basesoc_value_SB_DFFSR_Q_18_D_SB_LUT4_O_I2[1]
.sym 17992 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 17993 basesoc_value_SB_DFFSR_Q_19_D_SB_LUT4_O_I2[1]
.sym 17995 basesoc_load_storage[12]
.sym 17996 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 17997 basesoc_reload_storage[12]
.sym 17999 basesoc_load_storage[14]
.sym 18004 basesoc_value_SB_DFFSR_Q_18_D_SB_LUT4_O_I2[1]
.sym 18005 basesoc_en_storage
.sym 18006 basesoc_load_storage[13]
.sym 18010 basesoc_load_storage[22]
.sym 18011 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 18012 basesoc_en_storage
.sym 18016 basesoc_load_storage[7]
.sym 18018 basesoc_value_SB_DFFSR_Q_24_D_SB_LUT4_O_I2[1]
.sym 18019 basesoc_en_storage
.sym 18022 basesoc_en_storage
.sym 18023 basesoc_value_SB_DFFSR_Q_17_D_SB_LUT4_O_I2[1]
.sym 18024 basesoc_load_storage[14]
.sym 18028 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[13]
.sym 18030 basesoc_reload_storage[13]
.sym 18031 basesoc_eventmanager_status_w
.sym 18035 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 18036 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 18037 basesoc_load_storage[13]
.sym 18041 basesoc_reload_storage[12]
.sym 18042 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[12]
.sym 18043 basesoc_eventmanager_status_w
.sym 18046 basesoc_en_storage
.sym 18048 basesoc_load_storage[12]
.sym 18049 basesoc_value_SB_DFFSR_Q_19_D_SB_LUT4_O_I2[1]
.sym 18051 clk12_$glb_clk
.sym 18052 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 18054 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18055 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 18056 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 18057 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 18058 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 18059 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 18060 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 18065 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18066 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 18067 VexRiscv.CsrPlugin_mscratch[25]
.sym 18068 basesoc_reload_storage[11]
.sym 18069 basesoc_value[22]
.sym 18071 basesoc_load_storage[5]
.sym 18072 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 18073 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 18075 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 18076 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 18077 basesoc_value[0]
.sym 18078 basesoc_value_status[24]
.sym 18080 basesoc_value[14]
.sym 18081 array_muxed1[4]
.sym 18082 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[18]
.sym 18083 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 18085 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 18086 basesoc_value[20]
.sym 18087 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 18088 basesoc_value[12]
.sym 18094 array_muxed1[1]
.sym 18095 basesoc_reload_storage[22]
.sym 18096 basesoc_reload_storage_SB_DFFESR_Q_31_E
.sym 18099 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 18100 array_muxed1[2]
.sym 18101 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 18102 array_muxed1[0]
.sym 18106 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[18]
.sym 18107 basesoc_reload_storage[17]
.sym 18110 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 18114 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[22]
.sym 18118 array_muxed1[6]
.sym 18120 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[17]
.sym 18123 basesoc_eventmanager_status_w
.sym 18125 basesoc_reload_storage[18]
.sym 18127 basesoc_eventmanager_status_w
.sym 18129 basesoc_reload_storage[17]
.sym 18130 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[17]
.sym 18133 array_muxed1[6]
.sym 18139 basesoc_reload_storage[18]
.sym 18140 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[18]
.sym 18141 basesoc_eventmanager_status_w
.sym 18147 array_muxed1[0]
.sym 18151 basesoc_eventmanager_status_w
.sym 18152 basesoc_reload_storage[22]
.sym 18153 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[22]
.sym 18158 array_muxed1[1]
.sym 18164 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 18165 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 18166 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 18172 array_muxed1[2]
.sym 18173 basesoc_reload_storage_SB_DFFESR_Q_31_E
.sym 18174 clk12_$glb_clk
.sym 18175 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 18176 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 18177 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 18178 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 18179 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[11]
.sym 18180 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[12]
.sym 18181 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[13]
.sym 18182 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[14]
.sym 18183 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[15]
.sym 18185 fifo_level0[2]
.sym 18187 array_muxed1[6]
.sym 18189 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 18190 basesoc_reload_storage_SB_DFFESR_Q_31_E
.sym 18191 basesoc_eventmanager_status_w
.sym 18192 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 18193 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 18195 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18197 basesoc_value[27]
.sym 18200 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[22]
.sym 18202 array_muxed1[7]
.sym 18203 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 18204 basesoc_value[9]
.sym 18205 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 18206 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[17]
.sym 18207 basesoc_value[5]
.sym 18208 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 18210 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 18217 basesoc_value[13]
.sym 18220 array_muxed1[7]
.sym 18222 basesoc_value[15]
.sym 18223 basesoc_value_status[12]
.sym 18225 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 18226 basesoc_load_storage[20]
.sym 18227 basesoc_value[17]
.sym 18229 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 18230 basesoc_value[9]
.sym 18231 basesoc_value[14]
.sym 18232 basesoc_value[11]
.sym 18236 basesoc_value[8]
.sym 18237 basesoc_value[0]
.sym 18238 basesoc_value[23]
.sym 18239 array_muxed1[5]
.sym 18240 array_muxed1[6]
.sym 18241 array_muxed1[4]
.sym 18244 basesoc_load_storage_SB_DFFESR_Q_23_E
.sym 18246 basesoc_value[20]
.sym 18247 basesoc_value[10]
.sym 18248 basesoc_value[12]
.sym 18253 array_muxed1[4]
.sym 18256 basesoc_value[14]
.sym 18257 basesoc_value[13]
.sym 18258 basesoc_value[8]
.sym 18259 basesoc_value[11]
.sym 18263 array_muxed1[7]
.sym 18268 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 18269 basesoc_value_status[12]
.sym 18270 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 18271 basesoc_load_storage[20]
.sym 18274 basesoc_value[0]
.sym 18275 basesoc_value[23]
.sym 18276 basesoc_value[20]
.sym 18277 basesoc_value[17]
.sym 18280 basesoc_value[10]
.sym 18281 basesoc_value[9]
.sym 18282 basesoc_value[15]
.sym 18283 basesoc_value[12]
.sym 18287 array_muxed1[6]
.sym 18293 array_muxed1[5]
.sym 18296 basesoc_load_storage_SB_DFFESR_Q_23_E
.sym 18297 clk12_$glb_clk
.sym 18298 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 18299 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[16]
.sym 18300 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[17]
.sym 18301 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[18]
.sym 18302 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[19]
.sym 18303 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[20]
.sym 18304 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[21]
.sym 18305 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[22]
.sym 18306 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[23]
.sym 18312 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 18313 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 18314 array_muxed1[7]
.sym 18315 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 18316 array_muxed1[0]
.sym 18317 basesoc_load_storage[15]
.sym 18318 basesoc_value[15]
.sym 18319 fifo_produce_SB_DFFESR_Q_E
.sym 18320 basesoc_eventmanager_status_w
.sym 18321 basesoc_value[15]
.sym 18322 basesoc_reload_storage[15]
.sym 18323 $PACKER_VCC_NET
.sym 18326 basesoc_value[22]
.sym 18327 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 18328 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[3]
.sym 18329 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 18330 basesoc_reload_storage[26]
.sym 18332 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 18333 basesoc_load_storage[16]
.sym 18334 basesoc_reload_storage[29]
.sym 18341 basesoc_reload_storage[29]
.sym 18342 basesoc_update_value_re_SB_LUT4_I3_O
.sym 18344 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 18345 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 18346 basesoc_reload_storage[16]
.sym 18347 basesoc_load_storage[5]
.sym 18348 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 18349 basesoc_value_status[30]
.sym 18350 basesoc_update_value_storage
.sym 18351 basesoc_value_status[5]
.sym 18352 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 18353 basesoc_update_value_storage_SB_LUT4_I3_O[3]
.sym 18354 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 18355 basesoc_value_status[16]
.sym 18356 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 18358 basesoc_load_storage[29]
.sym 18359 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 18361 basesoc_eventmanager_status_w
.sym 18362 basesoc_value[0]
.sym 18364 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[16]
.sym 18365 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 18367 basesoc_value_status[0]
.sym 18368 basesoc_update_value_storage_SB_LUT4_I3_O[2]
.sym 18369 basesoc_load_storage[24]
.sym 18370 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 18371 basesoc_load_storage[30]
.sym 18373 basesoc_value_status[5]
.sym 18374 basesoc_reload_storage[29]
.sym 18375 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 18376 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 18379 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[16]
.sym 18380 basesoc_reload_storage[16]
.sym 18381 basesoc_eventmanager_status_w
.sym 18385 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 18386 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 18387 basesoc_load_storage[29]
.sym 18388 basesoc_load_storage[5]
.sym 18394 basesoc_value[0]
.sym 18397 basesoc_value_status[0]
.sym 18398 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 18399 basesoc_reload_storage[16]
.sym 18400 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 18403 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 18404 basesoc_value_status[16]
.sym 18405 basesoc_update_value_storage
.sym 18406 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 18409 basesoc_load_storage[30]
.sym 18410 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 18411 basesoc_value_status[30]
.sym 18412 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 18415 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 18416 basesoc_update_value_storage_SB_LUT4_I3_O[3]
.sym 18417 basesoc_update_value_storage_SB_LUT4_I3_O[2]
.sym 18418 basesoc_load_storage[24]
.sym 18419 basesoc_update_value_re_SB_LUT4_I3_O
.sym 18420 clk12_$glb_clk
.sym 18421 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 18422 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[24]
.sym 18423 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[25]
.sym 18424 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[26]
.sym 18425 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[27]
.sym 18426 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[28]
.sym 18427 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[29]
.sym 18428 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[30]
.sym 18429 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18431 csrbank2_out_w[4]
.sym 18434 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 18436 basesoc_update_value_storage
.sym 18438 basesoc_value[21]
.sym 18440 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 18441 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 18442 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 18443 $PACKER_GND_NET
.sym 18445 basesoc_value[19]
.sym 18448 basesoc_load_storage_SB_DFFESR_Q_E
.sym 18449 basesoc_load_storage[19]
.sym 18452 basesoc_eventmanager_status_w
.sym 18453 basesoc_load_storage[25]
.sym 18457 array_muxed1[3]
.sym 18463 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 18464 basesoc_value_SB_DFFSR_Q_15_D_SB_LUT4_O_I2[1]
.sym 18466 basesoc_eventmanager_status_w
.sym 18467 basesoc_en_storage
.sym 18468 basesoc_load_storage[16]
.sym 18471 basesoc_value_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 18473 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 18474 basesoc_eventmanager_status_w
.sym 18476 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 18477 basesoc_load_storage[25]
.sym 18479 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[24]
.sym 18482 basesoc_value_SB_DFFSR_Q_7_D_SB_LUT4_O_I2[1]
.sym 18484 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[29]
.sym 18485 basesoc_load_storage[29]
.sym 18486 basesoc_reload_storage[24]
.sym 18487 basesoc_value_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[1]
.sym 18489 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[26]
.sym 18490 basesoc_reload_storage[26]
.sym 18492 basesoc_reload_storage[29]
.sym 18493 basesoc_load_storage[24]
.sym 18496 basesoc_reload_storage[29]
.sym 18497 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[29]
.sym 18499 basesoc_eventmanager_status_w
.sym 18502 basesoc_load_storage[25]
.sym 18504 basesoc_value_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[1]
.sym 18505 basesoc_en_storage
.sym 18508 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 18510 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 18511 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 18514 basesoc_reload_storage[24]
.sym 18515 basesoc_eventmanager_status_w
.sym 18517 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[24]
.sym 18520 basesoc_reload_storage[26]
.sym 18521 basesoc_eventmanager_status_w
.sym 18523 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[26]
.sym 18526 basesoc_value_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 18527 basesoc_en_storage
.sym 18529 basesoc_load_storage[29]
.sym 18532 basesoc_en_storage
.sym 18533 basesoc_value_SB_DFFSR_Q_7_D_SB_LUT4_O_I2[1]
.sym 18535 basesoc_load_storage[24]
.sym 18538 basesoc_value_SB_DFFSR_Q_15_D_SB_LUT4_O_I2[1]
.sym 18540 basesoc_load_storage[16]
.sym 18541 basesoc_en_storage
.sym 18543 clk12_$glb_clk
.sym 18544 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 18545 basesoc_value_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[1]
.sym 18546 basesoc_reload_storage[30]
.sym 18547 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[3]
.sym 18548 basesoc_reload_storage[26]
.sym 18549 basesoc_reload_storage[25]
.sym 18550 basesoc_reload_storage[29]
.sym 18551 basesoc_reload_storage_SB_DFFESR_Q_E
.sym 18552 basesoc_load_storage_SB_DFFESR_Q_E
.sym 18553 basesoc_value_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 18558 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18559 basesoc_value[29]
.sym 18561 basesoc_value[25]
.sym 18564 basesoc_value[5]
.sym 18566 array_muxed1[1]
.sym 18567 fifo_readable_SB_LUT4_I3_I1[2]
.sym 18571 basesoc_load_storage[29]
.sym 18572 basesoc_reload_storage[24]
.sym 18588 basesoc_load_storage_SB_DFFESR_Q_31_E
.sym 18592 array_muxed1[0]
.sym 18594 array_muxed1[7]
.sym 18596 array_muxed1[5]
.sym 18597 array_muxed1[2]
.sym 18606 array_muxed1[1]
.sym 18610 array_muxed1[6]
.sym 18615 array_muxed1[4]
.sym 18617 array_muxed1[3]
.sym 18620 array_muxed1[5]
.sym 18628 array_muxed1[2]
.sym 18634 array_muxed1[6]
.sym 18638 array_muxed1[1]
.sym 18646 array_muxed1[7]
.sym 18652 array_muxed1[0]
.sym 18655 array_muxed1[4]
.sym 18664 array_muxed1[3]
.sym 18665 basesoc_load_storage_SB_DFFESR_Q_31_E
.sym 18666 clk12_$glb_clk
.sym 18667 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 18671 basesoc_load_storage[25]
.sym 18675 basesoc_load_storage[29]
.sym 18681 array_muxed1[4]
.sym 18684 array_muxed1[6]
.sym 18685 basesoc_load_storage_SB_DFFESR_Q_E
.sym 18688 basesoc_eventmanager_status_w
.sym 18690 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 18700 basesoc_reload_storage_SB_DFFESR_Q_E
.sym 18701 array_muxed1[5]
.sym 18711 basesoc_reload_storage_SB_DFFESR_Q_E
.sym 18712 array_muxed1[0]
.sym 18784 array_muxed1[0]
.sym 18788 basesoc_reload_storage_SB_DFFESR_Q_E
.sym 18789 clk12_$glb_clk
.sym 18790 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 18892 VexRiscv.reset
.sym 18904 csrbank6_o0_w[2]
.sym 18907 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 18909 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2[3]
.sym 18910 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 18912 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 18913 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 18914 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 18915 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 18924 array_muxed0[10]
.sym 18954 csrbank6_o0_w[2]
.sym 18996 csrbank6_o0_w[2]
.sym 19015 csrbank6_i_w[2]
.sym 19019 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[0]
.sym 19020 VexRiscv.CsrPlugin_mtval[6]
.sym 19021 VexRiscv.CsrPlugin_mtval[10]
.sym 19022 VexRiscv.CsrPlugin_mtval[5]
.sym 19023 VexRiscv.CsrPlugin_mtval[2]
.sym 19024 VexRiscv.CsrPlugin_mtval[0]
.sym 19025 VexRiscv.CsrPlugin_mtval[8]
.sym 19027 array_muxed1[8]
.sym 19029 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 19030 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 19031 array_muxed1[4]
.sym 19032 array_muxed2[0]
.sym 19033 array_muxed1[11]
.sym 19035 $PACKER_VCC_NET
.sym 19037 array_muxed1[8]
.sym 19038 spram_dataout0[12]
.sym 19040 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 19041 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 19042 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[1]
.sym 19044 csrbank6_oe0_w[0]
.sym 19048 csrbank6_o0_w[1]
.sym 19062 $PACKER_VCC_NET
.sym 19065 csrbank6_oe0_w[2]
.sym 19067 VexRiscv.CsrPlugin_hadException
.sym 19068 $PACKER_VCC_NET
.sym 19072 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 19073 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 19074 VexRiscv.CsrPlugin_mtval[2]
.sym 19076 VexRiscv.CsrPlugin_mtval[0]
.sym 19078 VexRiscv._zz_147_[5]
.sym 19081 csrbank6_o0_w[3]
.sym 19083 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[0]
.sym 19098 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 19126 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 19166 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 19175 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 19176 clk12_$glb_clk
.sym 19177 VexRiscv.reset_$glb_sr
.sym 19178 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 19179 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[0]
.sym 19180 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 19181 VexRiscv.CsrPlugin_mscratch[1]
.sym 19183 VexRiscv.CsrPlugin_mscratch[10]
.sym 19184 VexRiscv.CsrPlugin_mscratch[5]
.sym 19187 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 19188 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 19189 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19190 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 19191 spram_dataout2[12]
.sym 19192 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 19193 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 19194 VexRiscv._zz_61__SB_LUT4_O_17_I1[0]
.sym 19195 array_muxed0[12]
.sym 19196 array_muxed1[3]
.sym 19197 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 19198 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 19200 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 19201 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 19202 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 19204 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 19205 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19206 csrbank6_oe0_w[0]
.sym 19208 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 19209 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19210 VexRiscv.CsrPlugin_mtval[8]
.sym 19212 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 19213 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 19226 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 19230 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 19233 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 19239 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 19260 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 19264 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 19282 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 19298 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 19299 clk12_$glb_clk
.sym 19301 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 19302 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2[3]
.sym 19303 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 19305 VexRiscv.CsrPlugin_mtval[14]
.sym 19306 VexRiscv.CsrPlugin_mtval[15]
.sym 19307 VexRiscv._zz_61__SB_LUT4_O_30_I1[0]
.sym 19308 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 19310 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 19312 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[2]
.sym 19313 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 19316 VexRiscv._zz_120_[5]
.sym 19317 array_muxed1[12]
.sym 19318 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 19319 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 19320 VexRiscv._zz_61__SB_LUT4_O_18_I1[0]
.sym 19321 VexRiscv._zz_162_[8]
.sym 19322 VexRiscv._zz_61_[8]
.sym 19323 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 19324 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 19325 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 19326 VexRiscv.CsrPlugin_mtval[14]
.sym 19327 VexRiscv.CsrPlugin_mepc[6]
.sym 19328 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 19329 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 19331 VexRiscv._zz_61__SB_LUT4_O_27_I0[2]
.sym 19332 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 19333 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 19334 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 19336 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 19342 VexRiscv.CsrPlugin_mscratch[15]
.sym 19343 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2[2]
.sym 19344 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 19348 VexRiscv.CsrPlugin_minstret[36]
.sym 19349 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 19351 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 19352 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 19353 VexRiscv.CsrPlugin_mepc[6]
.sym 19354 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 19355 VexRiscv.MmuPlugin_satp_ppn[4]
.sym 19356 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 19357 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19359 VexRiscv.CsrPlugin_mcycle[38]
.sym 19360 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19361 VexRiscv.CsrPlugin_mepc[4]
.sym 19362 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 19363 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19365 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19369 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 19370 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 19371 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2[3]
.sym 19372 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19373 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 19378 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 19381 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19382 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19383 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19384 VexRiscv.MmuPlugin_satp_ppn[4]
.sym 19389 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 19393 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 19394 VexRiscv.CsrPlugin_mscratch[15]
.sym 19396 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 19399 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19400 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 19401 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 19402 VexRiscv.CsrPlugin_mcycle[38]
.sym 19405 VexRiscv.CsrPlugin_mepc[4]
.sym 19406 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19407 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19411 VexRiscv.CsrPlugin_mepc[6]
.sym 19412 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 19413 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 19414 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19417 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 19418 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2[3]
.sym 19419 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2[2]
.sym 19420 VexRiscv.CsrPlugin_minstret[36]
.sym 19421 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 19422 clk12_$glb_clk
.sym 19424 VexRiscv._zz_61__SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 19425 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[2]
.sym 19426 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 19427 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 19428 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 19430 VexRiscv._zz_136_[0]
.sym 19431 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 19432 array_muxed1[2]
.sym 19434 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 19435 array_muxed1[2]
.sym 19436 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 19437 VexRiscv.MmuPlugin_satp_ppn[1]
.sym 19438 VexRiscv.execute_arbitration_isFiring
.sym 19439 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 19440 VexRiscv._zz_162_[2]
.sym 19441 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 19442 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19443 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 19444 VexRiscv._zz_162_[0]
.sym 19445 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 19446 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 19447 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 19448 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 19449 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 19450 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 19451 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 19452 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 19454 $PACKER_VCC_NET
.sym 19455 VexRiscv.CsrPlugin_hadException
.sym 19456 VexRiscv._zz_37_[0]
.sym 19457 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 19458 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 19466 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19467 VexRiscv.CsrPlugin_mscratch[8]
.sym 19469 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 19470 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 19471 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19474 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19477 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 19482 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19484 VexRiscv._zz_147_[8]
.sym 19486 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19490 VexRiscv.CsrPlugin_mcycle[8]
.sym 19491 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 19492 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 19493 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 19494 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19495 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 19499 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 19504 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 19505 VexRiscv.CsrPlugin_mcycle[8]
.sym 19506 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19507 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19510 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19511 VexRiscv._zz_147_[8]
.sym 19512 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19513 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19518 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 19523 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 19534 VexRiscv.CsrPlugin_mscratch[8]
.sym 19535 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 19536 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 19542 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 19544 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 19545 clk12_$glb_clk
.sym 19547 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 19548 VexRiscv._zz_136_[13]
.sym 19549 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 19552 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 19553 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 19554 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 19555 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 19556 VexRiscv._zz_105_[19]
.sym 19557 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19558 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 19559 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 19560 VexRiscv.execute_arbitration_isFiring
.sym 19561 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 19562 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 19565 VexRiscv._zz_61_[13]
.sym 19566 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 19567 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 19568 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 19569 VexRiscv._zz_163_[15]
.sym 19570 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 19571 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 19572 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 19573 VexRiscv.CsrPlugin_mtval[2]
.sym 19574 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 19575 VexRiscv.CsrPlugin_mepc[14]
.sym 19576 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 19577 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 19578 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 19579 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 19580 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 19581 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 19582 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 19588 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19591 VexRiscv.CsrPlugin_mtval[2]
.sym 19593 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19594 VexRiscv.CsrPlugin_mepc[15]
.sym 19595 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 19596 VexRiscv.CsrPlugin_mtval[14]
.sym 19597 VexRiscv.CsrPlugin_mcycle[33]
.sym 19599 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 19601 VexRiscv.CsrPlugin_mepc[14]
.sym 19602 VexRiscv._zz_147_[1]
.sym 19604 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19606 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 19607 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 19610 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 19612 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19613 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.sym 19614 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 19615 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]
.sym 19616 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19617 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 19618 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 19619 VexRiscv._zz_147_[14]
.sym 19621 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 19622 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 19623 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 19624 VexRiscv.CsrPlugin_mtval[2]
.sym 19627 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 19628 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]
.sym 19629 VexRiscv.CsrPlugin_mtval[14]
.sym 19630 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.sym 19633 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 19634 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19635 VexRiscv.CsrPlugin_mepc[15]
.sym 19636 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19639 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19640 VexRiscv._zz_147_[14]
.sym 19641 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19642 VexRiscv.CsrPlugin_mepc[14]
.sym 19646 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 19654 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 19657 VexRiscv.CsrPlugin_mcycle[33]
.sym 19658 VexRiscv._zz_147_[1]
.sym 19659 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 19660 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19663 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 19667 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 19668 clk12_$glb_clk
.sym 19670 VexRiscv._zz_23__SB_LUT4_O_I3[3]
.sym 19671 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 19672 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[2]
.sym 19674 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 19675 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 19676 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFESR_Q_R
.sym 19677 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 19678 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 19679 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 19680 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 19681 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 19682 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 19683 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 19684 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 19685 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 19686 VexRiscv._zz_61__SB_LUT4_O_17_I1[0]
.sym 19687 VexRiscv.CsrPlugin_mepc[4]
.sym 19688 VexRiscv._zz_163_[1]
.sym 19689 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 19691 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 19692 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 19693 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 19694 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 19695 VexRiscv.IBusCachedPlugin_cache._zz_11_[15]
.sym 19696 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 19697 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 19698 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 19699 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 19700 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 19701 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19702 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 19703 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 19704 VexRiscv.CsrPlugin_mepc[10]
.sym 19705 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 19712 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19713 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 19720 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 19722 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 19723 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 19724 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19725 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 19727 VexRiscv._zz_23__SB_LUT4_O_I3[3]
.sym 19729 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 19730 VexRiscv.CsrPlugin_mcycle[15]
.sym 19732 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 19735 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 19736 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 19738 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 19741 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 19747 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 19750 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19751 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 19752 VexRiscv.CsrPlugin_mcycle[15]
.sym 19753 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19756 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 19758 VexRiscv._zz_23__SB_LUT4_O_I3[3]
.sym 19759 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 19768 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 19770 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 19771 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 19774 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 19783 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 19789 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 19790 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 19791 clk12_$glb_clk
.sym 19793 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[0]
.sym 19794 VexRiscv.CsrPlugin_selfException_valid
.sym 19795 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[0]
.sym 19796 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 19797 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 19798 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 19799 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 19800 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 19802 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 19803 csrbank6_o0_w[2]
.sym 19804 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 19806 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFESR_Q_R
.sym 19807 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 19808 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 19810 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 19811 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 19812 VexRiscv.CsrPlugin_mcycle[2]
.sym 19813 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 19814 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 19815 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 19816 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 19817 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[3]
.sym 19818 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 19819 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[1]
.sym 19821 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 19822 VexRiscv.CsrPlugin_mepc[6]
.sym 19823 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 19824 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 19825 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 19826 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 19828 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 19834 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 19836 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19837 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 19838 VexRiscv.decode_to_execute_CSR_READ_OPCODE
.sym 19839 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 19841 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[3]
.sym 19842 VexRiscv._zz_23__SB_LUT4_O_I3[3]
.sym 19843 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 19844 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 19845 VexRiscv.MmuPlugin_satp_ppn[10]
.sym 19846 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19847 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 19848 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_O[3]
.sym 19849 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 19850 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[2]
.sym 19851 VexRiscv.CsrPlugin_mcycle[10]
.sym 19852 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 19853 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 19854 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 19856 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 19857 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[0]
.sym 19859 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 19864 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 19865 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 19867 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 19868 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 19869 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19870 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 19876 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 19879 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19880 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19881 VexRiscv.MmuPlugin_satp_ppn[10]
.sym 19882 VexRiscv.CsrPlugin_mcycle[10]
.sym 19885 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 19886 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 19887 VexRiscv._zz_23__SB_LUT4_O_I3[3]
.sym 19888 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 19891 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[2]
.sym 19892 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[3]
.sym 19893 VexRiscv.decode_to_execute_CSR_READ_OPCODE
.sym 19894 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_O[3]
.sym 19903 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 19904 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 19905 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 19906 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 19909 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 19910 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 19911 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[0]
.sym 19912 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 19913 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 19914 clk12_$glb_clk
.sym 19915 VexRiscv.reset_$glb_sr
.sym 19916 VexRiscv.CsrPlugin_mtval[4]
.sym 19917 VexRiscv.CsrPlugin_mtval[13]
.sym 19918 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 19919 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 19920 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 19921 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 19922 VexRiscv.CsrPlugin_mtval[12]
.sym 19923 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[0]
.sym 19924 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 19928 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 19929 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 19930 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 19931 VexRiscv._zz_150_
.sym 19932 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 19934 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 19935 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 19936 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 19940 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 19941 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 19942 VexRiscv.CsrPlugin_hadException
.sym 19943 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 19944 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 19945 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 19946 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 19947 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 19948 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 19949 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 19950 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 19951 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 19962 VexRiscv.CsrPlugin_mtval[4]
.sym 19965 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 19966 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[0]
.sym 19967 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 19969 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[3]
.sym 19971 VexRiscv.CsrPlugin_mtval[9]
.sym 19972 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 19973 VexRiscv.CsrPlugin_mcycle[36]
.sym 19974 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19975 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 19976 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 19977 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[2]
.sym 19978 VexRiscv._zz_105_[1]
.sym 19979 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 19980 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 19981 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 19982 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 19984 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 19985 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 19986 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 19987 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 19990 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 19993 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 19996 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 19997 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 19998 VexRiscv.CsrPlugin_mtval[4]
.sym 19999 VexRiscv.CsrPlugin_mcycle[36]
.sym 20003 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20010 VexRiscv._zz_105_[1]
.sym 20015 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 20017 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 20020 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20021 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[0]
.sym 20022 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[3]
.sym 20023 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[2]
.sym 20026 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 20027 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 20028 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 20029 VexRiscv.CsrPlugin_mtval[9]
.sym 20033 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 20034 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 20035 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 20036 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 20037 clk12_$glb_clk
.sym 20039 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 20040 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 20041 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 20042 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 20043 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 20044 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[2]
.sym 20045 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 20046 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[8]
.sym 20051 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 20052 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 20053 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 20054 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 20055 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 20056 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 20057 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 20058 VexRiscv.CsrPlugin_mtval[4]
.sym 20059 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 20062 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 20063 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 20064 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 20065 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 20066 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 20067 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 20068 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 20069 VexRiscv.IBusCachedPlugin_cache._zz_11_[27]
.sym 20070 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 20071 VexRiscv.CsrPlugin_mtval[12]
.sym 20072 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 20073 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 20074 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 20081 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 20082 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 20083 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 20086 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 20087 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 20088 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 20089 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 20090 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 20092 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 20094 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 20096 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 20098 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20100 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 20101 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 20102 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 20104 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 20106 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20107 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 20110 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 20114 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 20116 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 20119 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20121 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 20125 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20126 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 20127 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 20128 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 20131 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 20132 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 20133 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 20134 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 20138 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 20139 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 20140 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 20145 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 20149 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 20150 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 20151 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 20152 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 20155 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 20156 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 20157 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 20158 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 20159 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 20160 clk12_$glb_clk
.sym 20162 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 20163 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 20164 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 20165 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 20166 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 20167 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 20168 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 20169 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[1]
.sym 20170 basesoc_load_storage[0]
.sym 20172 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20173 basesoc_load_storage[0]
.sym 20174 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 20175 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 20176 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 20177 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 20179 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 20180 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 20181 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 20182 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 20184 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 20185 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 20186 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 20187 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 20188 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20189 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 20190 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 20191 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 20192 VexRiscv.CsrPlugin_mcycle[17]
.sym 20193 csrbank6_oe0_w[0]
.sym 20194 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 20195 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20196 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 20197 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 20204 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 20207 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 20208 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 20211 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 20212 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 20213 VexRiscv.IBusCachedPlugin_cache._zz_11_[28]
.sym 20217 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 20218 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 20221 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 20223 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 20224 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 20225 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 20228 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 20229 VexRiscv.IBusCachedPlugin_cache._zz_11_[27]
.sym 20232 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 20233 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20236 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 20239 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 20242 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 20243 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 20244 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 20245 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 20249 VexRiscv.IBusCachedPlugin_cache._zz_11_[27]
.sym 20256 VexRiscv.IBusCachedPlugin_cache._zz_11_[28]
.sym 20260 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 20262 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 20267 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 20268 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 20272 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 20273 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20274 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 20275 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 20278 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 20279 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 20280 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 20281 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 20282 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 20283 clk12_$glb_clk
.sym 20285 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20286 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 20287 VexRiscv._zz_268__SB_LUT4_O_I3[1]
.sym 20288 VexRiscv.decode_to_execute_IS_CSR
.sym 20289 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 20290 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 20291 VexRiscv._zz_105_[0]
.sym 20292 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20294 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 20298 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 20299 VexRiscv.IBusCachedPlugin_cache._zz_11_[31]
.sym 20300 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 20301 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 20302 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[10]
.sym 20303 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 20304 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 20305 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20306 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 20307 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 20308 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 20309 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 20310 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 20311 VexRiscv._zz_24_[1]
.sym 20312 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20314 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 20315 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[1]
.sym 20316 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20317 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 20319 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 20320 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 20329 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20330 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 20334 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 20335 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 20336 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 20338 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 20340 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 20341 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 20343 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20344 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 20349 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 20352 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 20353 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 20355 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 20359 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 20360 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20362 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20365 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 20366 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 20367 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 20368 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 20372 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 20374 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 20377 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 20384 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20385 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 20386 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20389 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 20391 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 20395 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 20396 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20397 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 20398 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 20402 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 20404 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 20405 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 20406 clk12_$glb_clk
.sym 20408 VexRiscv._zz_270__SB_LUT4_O_I2[0]
.sym 20409 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 20410 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 20411 VexRiscv._zz_105__SB_LUT4_O_1_I3[0]
.sym 20412 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 20413 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 20414 VexRiscv.decode_to_execute_IS_SFENCE_VMA
.sym 20415 VexRiscv._zz_24_[1]
.sym 20416 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[2]
.sym 20417 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 20421 basesoc_soccontroller_bus_errors[1]
.sym 20423 VexRiscv._zz_150_
.sym 20424 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 20425 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20426 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20427 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 20429 basesoc_load_storage[11]
.sym 20430 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 20432 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 20433 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 20434 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 20436 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 20437 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 20438 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 20439 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20441 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 20442 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 20443 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 20451 VexRiscv._zz_369__SB_LUT4_I3_O[3]
.sym 20452 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 20453 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 20454 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 20455 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20456 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20457 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 20459 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 20460 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 20461 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 20463 VexRiscv.IBusCachedPlugin_cache._zz_11_[6]
.sym 20466 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 20467 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 20468 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 20469 VexRiscv._zz_105_[1]
.sym 20470 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20474 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 20476 VexRiscv._zz_105__SB_LUT4_O_1_I3[0]
.sym 20479 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 20482 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20483 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 20484 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 20485 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 20489 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 20490 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 20494 VexRiscv._zz_105_[1]
.sym 20495 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 20496 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 20497 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 20501 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 20502 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 20507 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 20508 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 20509 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 20512 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20513 VexRiscv._zz_369__SB_LUT4_I3_O[3]
.sym 20514 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 20515 VexRiscv._zz_105__SB_LUT4_O_1_I3[0]
.sym 20519 VexRiscv.IBusCachedPlugin_cache._zz_11_[6]
.sym 20526 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 20527 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 20528 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 20529 clk12_$glb_clk
.sym 20531 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 20532 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 20533 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 20534 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 20535 VexRiscv._zz_22__SB_LUT4_O_I2[2]
.sym 20536 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 20537 VexRiscv._zz_91__SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 20538 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 20539 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 20543 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20544 VexRiscv.decode_to_execute_IS_SFENCE_VMA
.sym 20545 VexRiscv.CsrPlugin_mepc[12]
.sym 20546 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 20547 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 20548 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 20550 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 20551 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 20552 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 20553 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 20555 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 20556 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20558 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 20559 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 20561 sbled_rraw_SB_LUT4_I0_O[2]
.sym 20562 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 20564 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 20565 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 20572 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 20573 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 20575 VexRiscv._zz_206__SB_LUT4_I3_I0[3]
.sym 20576 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20577 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20578 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 20579 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20580 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 20581 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 20582 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 20583 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20585 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 20586 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 20587 VexRiscv._zz_105__SB_LUT4_O_I3[2]
.sym 20588 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 20589 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 20590 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 20593 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 20594 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 20596 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 20599 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 20600 VexRiscv._zz_22__SB_LUT4_O_I2[2]
.sym 20601 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 20605 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 20606 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 20607 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 20608 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 20611 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 20612 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 20613 VexRiscv._zz_206__SB_LUT4_I3_I0[3]
.sym 20614 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20617 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 20618 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 20619 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20620 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 20624 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 20625 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 20626 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 20629 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 20630 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20631 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 20632 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 20635 VexRiscv._zz_22__SB_LUT4_O_I2[2]
.sym 20636 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 20637 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 20638 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 20641 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 20642 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 20643 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 20644 VexRiscv._zz_206__SB_LUT4_I3_I0[3]
.sym 20647 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 20648 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 20649 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 20650 VexRiscv._zz_105__SB_LUT4_O_I3[2]
.sym 20654 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 20655 VexRiscv.CsrPlugin_mscratch[11]
.sym 20656 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[3]
.sym 20657 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 20658 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[1]
.sym 20659 VexRiscv.CsrPlugin_mstatus_MPIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20660 VexRiscv.CsrPlugin_mscratch[3]
.sym 20661 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_I3[2]
.sym 20663 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 20665 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 20666 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 20667 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 20668 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 20669 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 20670 basesoc_soccontroller_bus_errors[0]
.sym 20671 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 20673 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 20674 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 20675 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 20676 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 20677 VexRiscv.CsrPlugin_mepc[11]
.sym 20678 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 20679 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 20680 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 20681 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20682 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 20683 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20684 basesoc_value_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.sym 20685 csrbank6_oe0_w[0]
.sym 20686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 20687 VexRiscv._zz_176_
.sym 20688 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20689 VexRiscv.CsrPlugin_mcycle[17]
.sym 20696 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20697 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 20701 VexRiscv.externalInterruptArray_regNext[3]
.sym 20702 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 20705 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 20708 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 20709 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20710 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 20711 VexRiscv.CsrPlugin_minstret[43]
.sym 20713 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20714 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 20715 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 20716 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 20717 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 20719 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 20721 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 20722 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20723 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 20724 VexRiscv._zz_147_[3]
.sym 20725 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20728 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20729 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20731 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 20734 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 20735 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 20737 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 20743 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 20746 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 20747 VexRiscv.CsrPlugin_minstret[43]
.sym 20748 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 20749 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 20752 VexRiscv.externalInterruptArray_regNext[3]
.sym 20753 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20754 VexRiscv._zz_147_[3]
.sym 20755 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 20758 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 20764 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20766 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 20767 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20771 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 20772 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 20774 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20775 clk12_$glb_clk
.sym 20776 VexRiscv.reset_$glb_sr
.sym 20777 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 20778 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O[0]
.sym 20779 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 20780 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 20781 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 20782 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 20783 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 20784 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 20786 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 20788 basesoc_value[1]
.sym 20789 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 20790 VexRiscv.CsrPlugin_minstret[54]
.sym 20791 VexRiscv.CsrPlugin_mip_MSIP
.sym 20792 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 20793 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 20794 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_I3[2]
.sym 20795 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[0]
.sym 20796 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 20797 VexRiscv.externalInterruptArray_regNext[3]
.sym 20798 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20799 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 20801 array_muxed1[0]
.sym 20802 VexRiscv.CsrPlugin_minstret[11]
.sym 20803 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 20804 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 20805 sbled_g_SB_LUT4_I3_O[0]
.sym 20806 array_muxed1[3]
.sym 20807 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 20808 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 20810 VexRiscv.CsrPlugin_mcycle[60]
.sym 20811 array_muxed1[0]
.sym 20818 VexRiscv.CsrPlugin_minstret[11]
.sym 20821 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 20822 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 20823 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 20825 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20826 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20827 array_muxed1[0]
.sym 20828 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20829 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 20830 array_muxed1[3]
.sym 20838 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 20842 array_muxed1[2]
.sym 20843 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 20845 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 20848 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20849 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 20851 array_muxed1[0]
.sym 20857 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20859 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 20860 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 20863 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 20864 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 20870 VexRiscv.CsrPlugin_minstret[11]
.sym 20871 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 20872 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 20875 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 20876 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 20878 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20883 array_muxed1[2]
.sym 20890 array_muxed1[3]
.sym 20893 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20894 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 20896 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 20897 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 20898 clk12_$glb_clk
.sym 20899 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 20900 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 20901 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 20902 csrbank6_oe0_w[1]
.sym 20903 csrbank6_oe0_w[0]
.sym 20904 csrbank6_oe0_w[3]
.sym 20905 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 20906 csrbank6_oe0_w[2]
.sym 20907 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O[1]
.sym 20909 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 20911 array_muxed1[2]
.sym 20912 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 20913 basesoc_cpu_ibus_adr[4]
.sym 20914 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 20915 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 20916 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 20918 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 20919 basesoc_cpu_ibus_adr[9]
.sym 20920 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 20921 interface0_bank_bus_dat_r[5]
.sym 20924 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 20925 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 20926 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 20927 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 20929 csrbank6_oe0_w[2]
.sym 20930 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 20931 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 20933 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 20934 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 20935 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20947 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 20957 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 20958 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 20981 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 20983 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 21013 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 21020 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 21021 clk12_$glb_clk
.sym 21024 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 21025 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 21026 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 21027 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 21028 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 21029 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 21030 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 21031 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 21036 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 21037 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 21038 VexRiscv._zz_147_[17]
.sym 21039 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 21040 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 21041 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 21042 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 21043 csrbank6_o0_w[0]
.sym 21045 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 21046 csrbank6_oe0_w[1]
.sym 21047 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 21049 touch_touch3_i_SB_LUT4_I1_O[2]
.sym 21050 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 21051 VexRiscv.MmuPlugin_satp_mode
.sym 21052 sbled_rraw_SB_LUT4_I0_O[2]
.sym 21054 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 21055 csrbank6_oe0_w[2]
.sym 21056 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[7]
.sym 21057 csrbank6_o0_w[2]
.sym 21064 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 21065 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 21066 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 21068 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 21070 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 21075 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 21076 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 21077 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 21080 VexRiscv.CsrPlugin_minstret[60]
.sym 21083 VexRiscv.CsrPlugin_minstret[52]
.sym 21084 VexRiscv._zz_147_[28]
.sym 21085 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21087 array_muxed1[1]
.sym 21090 VexRiscv.CsrPlugin_minstret[28]
.sym 21091 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 21092 array_muxed1[2]
.sym 21095 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 21097 VexRiscv._zz_147_[28]
.sym 21098 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 21099 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 21100 VexRiscv.CsrPlugin_minstret[28]
.sym 21103 array_muxed1[2]
.sym 21110 VexRiscv.CsrPlugin_minstret[52]
.sym 21111 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 21124 array_muxed1[1]
.sym 21128 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 21129 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 21130 VexRiscv.CsrPlugin_minstret[60]
.sym 21133 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 21134 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21135 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 21140 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 21142 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 21143 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 21144 clk12_$glb_clk
.sym 21145 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 21146 VexRiscv.MmuPlugin_satp_mode
.sym 21149 VexRiscv.MmuPlugin_satp_mode_SB_DFFESR_Q_E
.sym 21152 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E
.sym 21153 touch_touch3_i_SB_LUT4_I1_O[2]
.sym 21154 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 21158 basesoc_value[10]
.sym 21159 VexRiscv._zz_147_[23]
.sym 21160 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 21161 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 21162 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21163 VexRiscv.CsrPlugin_mcycle[58]
.sym 21165 $PACKER_VCC_NET
.sym 21166 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 21167 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 21168 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 21170 VexRiscv._zz_147_[28]
.sym 21172 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 21173 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 21174 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 21175 array_muxed1[4]
.sym 21176 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 21177 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 21180 basesoc_value_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.sym 21181 interface0_bank_bus_dat_r[2]
.sym 21189 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 21192 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 21195 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 21200 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 21202 fifo_readable_SB_LUT4_I3_I1[2]
.sym 21214 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 21220 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 21227 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 21252 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 21253 fifo_readable_SB_LUT4_I3_I1[2]
.sym 21264 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 21266 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 21267 clk12_$glb_clk
.sym 21270 VexRiscv.CsrPlugin_mscratch[31]
.sym 21277 array_muxed0[7]
.sym 21281 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 21282 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 21283 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 21284 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 21285 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 21286 array_muxed1[4]
.sym 21287 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 21289 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21292 interface5_bank_bus_dat_r[4]
.sym 21293 basesoc_value[0]
.sym 21294 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21295 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 21296 basesoc_value[6]
.sym 21297 sbled_g_SB_LUT4_I3_O[0]
.sym 21298 array_muxed1[0]
.sym 21299 array_muxed1[2]
.sym 21301 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E
.sym 21302 csrbank4_dat0_w[2]
.sym 21303 array_muxed1[0]
.sym 21304 VexRiscv.CsrPlugin_mscratch[31]
.sym 21330 basesoc_eventmanager_pending_w
.sym 21335 array_muxed1[4]
.sym 21336 basesoc_eventmanager_storage
.sym 21381 array_muxed1[4]
.sym 21385 basesoc_eventmanager_storage
.sym 21388 basesoc_eventmanager_pending_w
.sym 21390 clk12_$glb_clk
.sym 21392 sbled_g_SB_LUT4_I3_O[0]
.sym 21393 csrbank4_raw0_w[2]
.sym 21394 sbled_b_SB_LUT4_I3_O[1]
.sym 21395 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 21396 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[1]
.sym 21397 csrbank4_raw0_w[0]
.sym 21398 csrbank4_raw0_w[1]
.sym 21399 sbled_g_SB_LUT4_I1_I3[2]
.sym 21405 array_muxed1[7]
.sym 21406 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 21407 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 21410 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 21411 basesoc_value[9]
.sym 21413 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 21416 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21417 basesoc_load_storage[8]
.sym 21419 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21421 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 21422 basesoc_eventmanager_storage
.sym 21423 sbled_g_SB_LUT4_I3_I2[3]
.sym 21424 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 21425 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 21426 interface5_bank_bus_dat_r[0]
.sym 21427 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[11]
.sym 21434 basesoc_load_storage[8]
.sym 21436 basesoc_value_SB_DFFSR_Q_25_D_SB_LUT4_O_I2[1]
.sym 21437 basesoc_load_storage[6]
.sym 21439 basesoc_load_storage[1]
.sym 21442 basesoc_reload_storage[11]
.sym 21447 basesoc_eventmanager_status_w
.sym 21448 basesoc_value_SB_DFFSR_Q_23_D_SB_LUT4_O_I2[1]
.sym 21451 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[11]
.sym 21456 basesoc_value_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[1]
.sym 21461 basesoc_en_storage
.sym 21484 basesoc_en_storage
.sym 21485 basesoc_value_SB_DFFSR_Q_23_D_SB_LUT4_O_I2[1]
.sym 21486 basesoc_load_storage[8]
.sym 21497 basesoc_reload_storage[11]
.sym 21498 basesoc_eventmanager_status_w
.sym 21499 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[11]
.sym 21503 basesoc_value_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[1]
.sym 21504 basesoc_load_storage[1]
.sym 21505 basesoc_en_storage
.sym 21508 basesoc_en_storage
.sym 21510 basesoc_value_SB_DFFSR_Q_25_D_SB_LUT4_O_I2[1]
.sym 21511 basesoc_load_storage[6]
.sym 21513 clk12_$glb_clk
.sym 21514 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 21515 basesoc_eventmanager_storage_SB_LUT4_I3_O[0]
.sym 21516 basesoc_eventmanager_storage
.sym 21517 basesoc_update_value_re
.sym 21518 basesoc_zero_pending_SB_LUT4_I0_O[3]
.sym 21519 basesoc_en_storage
.sym 21520 basesoc_eventmanager_storage_SB_LUT4_I3_O[1]
.sym 21521 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21522 basesoc_update_value_re_SB_LUT4_I3_O
.sym 21525 basesoc_load_storage[25]
.sym 21528 basesoc_load_storage[8]
.sym 21529 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 21530 basesoc_load_storage[9]
.sym 21534 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 21535 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21537 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21538 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 21540 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 21542 basesoc_value[8]
.sym 21543 basesoc_load_storage_SB_DFFESR_Q_9_E
.sym 21544 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 21545 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21546 basesoc_update_value_re_SB_LUT4_I3_O
.sym 21548 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 21549 basesoc_load_storage[4]
.sym 21550 basesoc_load_storage_SB_DFFESR_Q_9_E
.sym 21558 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 21560 array_muxed1[2]
.sym 21561 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 21564 basesoc_reload_storage[6]
.sym 21567 array_muxed1[6]
.sym 21568 array_muxed1[0]
.sym 21574 basesoc_load_storage_SB_DFFESR_Q_9_E
.sym 21576 basesoc_reload_storage[8]
.sym 21577 array_muxed1[4]
.sym 21580 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 21581 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 21582 array_muxed1[1]
.sym 21583 basesoc_eventmanager_status_w
.sym 21584 basesoc_load_storage[6]
.sym 21592 array_muxed1[0]
.sym 21597 array_muxed1[4]
.sym 21601 array_muxed1[2]
.sym 21607 basesoc_reload_storage[6]
.sym 21608 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 21610 basesoc_eventmanager_status_w
.sym 21615 array_muxed1[6]
.sym 21619 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 21620 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 21621 basesoc_load_storage[6]
.sym 21628 array_muxed1[1]
.sym 21632 basesoc_reload_storage[8]
.sym 21633 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 21634 basesoc_eventmanager_status_w
.sym 21635 basesoc_load_storage_SB_DFFESR_Q_9_E
.sym 21636 clk12_$glb_clk
.sym 21637 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 21638 basesoc_load_storage_SB_DFFESR_Q_9_E
.sym 21639 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 21640 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[2]
.sym 21641 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 21642 interface5_bank_bus_dat_r[5]
.sym 21643 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 21644 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 21645 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_3_I3[2]
.sym 21650 $PACKER_VCC_NET
.sym 21651 basesoc_value[11]
.sym 21652 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 21657 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21659 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 21662 basesoc_value_status[25]
.sym 21663 array_muxed1[4]
.sym 21664 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 21665 basesoc_value[10]
.sym 21666 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[1]
.sym 21667 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 21668 basesoc_value_status[29]
.sym 21669 basesoc_value_status[26]
.sym 21670 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 21671 basesoc_load_storage[21]
.sym 21672 basesoc_update_value_re_SB_LUT4_I3_O
.sym 21673 basesoc_load_storage[18]
.sym 21680 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 21681 basesoc_zero_pending_SB_LUT4_I0_O[2]
.sym 21682 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 21683 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 21684 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 21685 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 21686 basesoc_value_status[13]
.sym 21688 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 21689 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 21690 basesoc_zero_pending_SB_LUT4_I0_O[3]
.sym 21691 basesoc_reload_storage[4]
.sym 21692 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 21693 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21694 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 21695 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 21696 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 21697 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 21698 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 21699 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21700 basesoc_load_storage[25]
.sym 21701 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 21702 basesoc_load_storage[16]
.sym 21703 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 21704 basesoc_load_storage[28]
.sym 21705 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[2]
.sym 21706 basesoc_load_storage[9]
.sym 21707 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 21708 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 21709 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 21710 basesoc_eventmanager_status_w
.sym 21712 basesoc_zero_pending_SB_LUT4_I0_O[3]
.sym 21713 basesoc_load_storage[16]
.sym 21714 basesoc_zero_pending_SB_LUT4_I0_O[2]
.sym 21715 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 21718 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 21719 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 21720 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 21721 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 21724 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 21725 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 21726 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 21727 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[2]
.sym 21730 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 21731 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 21732 basesoc_value_status[13]
.sym 21736 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 21737 basesoc_load_storage[25]
.sym 21738 basesoc_load_storage[9]
.sym 21739 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 21742 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 21743 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 21744 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 21745 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 21749 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 21750 basesoc_eventmanager_status_w
.sym 21751 basesoc_reload_storage[4]
.sym 21754 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 21755 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 21756 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 21757 basesoc_load_storage[28]
.sym 21759 clk12_$glb_clk
.sym 21760 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 21761 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 21762 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_1_O[3]
.sym 21763 basesoc_load_storage[7]
.sym 21764 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 21765 basesoc_load_storage[3]
.sym 21766 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 21767 basesoc_load_storage[5]
.sym 21768 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 21773 memdat_2[3]
.sym 21774 basesoc_eventmanager_pending_w
.sym 21776 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 21777 interface5_bank_bus_dat_r[6]
.sym 21778 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 21780 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 21782 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 21783 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 21784 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 21785 basesoc_value[0]
.sym 21786 interface5_bank_bus_dat_r[1]
.sym 21787 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 21788 basesoc_value[4]
.sym 21789 sbled_g_SB_LUT4_I3_I2[1]
.sym 21790 basesoc_load_storage[28]
.sym 21792 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21793 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 21796 basesoc_value[6]
.sym 21802 basesoc_value[13]
.sym 21803 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[3]
.sym 21805 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 21807 basesoc_value[9]
.sym 21808 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[2]
.sym 21809 basesoc_value[28]
.sym 21810 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 21812 basesoc_value[8]
.sym 21813 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 21814 basesoc_value_status[9]
.sym 21815 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21822 basesoc_value_status[17]
.sym 21824 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 21826 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21828 basesoc_eventmanager_status_w
.sym 21829 basesoc_update_value_re_SB_LUT4_I3_O
.sym 21830 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 21831 basesoc_value_status[24]
.sym 21833 basesoc_value_status[8]
.sym 21835 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21836 basesoc_eventmanager_status_w
.sym 21837 basesoc_value_status[8]
.sym 21838 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 21841 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 21842 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 21843 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 21844 basesoc_value_status[24]
.sym 21847 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[2]
.sym 21848 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[3]
.sym 21849 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 21850 basesoc_value_status[9]
.sym 21853 basesoc_value[28]
.sym 21860 basesoc_value[9]
.sym 21866 basesoc_value[13]
.sym 21871 basesoc_value_status[17]
.sym 21872 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 21879 basesoc_value[8]
.sym 21881 basesoc_update_value_re_SB_LUT4_I3_O
.sym 21882 clk12_$glb_clk
.sym 21883 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 21884 basesoc_value_status[27]
.sym 21885 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[0]
.sym 21886 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_1_O[2]
.sym 21887 basesoc_value_status[26]
.sym 21888 basesoc_value_status[17]
.sym 21889 basesoc_value_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
.sym 21890 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 21891 basesoc_value_status[11]
.sym 21898 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 21899 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 21900 basesoc_load_storage[11]
.sym 21901 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 21902 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21903 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 21905 basesoc_value[28]
.sym 21906 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 21907 interface8_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 21908 $PACKER_VCC_NET
.sym 21909 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 21910 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 21911 basesoc_load_storage[27]
.sym 21912 basesoc_value[17]
.sym 21914 $PACKER_VCC_NET
.sym 21915 basesoc_load_storage[31]
.sym 21916 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 21917 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 21918 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 21919 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[11]
.sym 21926 $PACKER_VCC_NET
.sym 21929 basesoc_value[3]
.sym 21932 $PACKER_VCC_NET
.sym 21934 $PACKER_VCC_NET
.sym 21940 $PACKER_VCC_NET
.sym 21941 basesoc_value[2]
.sym 21943 basesoc_value[7]
.sym 21945 basesoc_value[0]
.sym 21948 basesoc_value[4]
.sym 21952 basesoc_value[5]
.sym 21953 basesoc_value[1]
.sym 21956 basesoc_value[6]
.sym 21957 $nextpnr_ICESTORM_LC_18$O
.sym 21960 basesoc_value[0]
.sym 21963 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 21965 $PACKER_VCC_NET
.sym 21966 basesoc_value[1]
.sym 21967 basesoc_value[0]
.sym 21969 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 21971 $PACKER_VCC_NET
.sym 21972 basesoc_value[2]
.sym 21973 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 21975 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 21977 basesoc_value[3]
.sym 21978 $PACKER_VCC_NET
.sym 21979 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 21981 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 21983 basesoc_value[4]
.sym 21984 $PACKER_VCC_NET
.sym 21985 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 21987 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 21989 basesoc_value[5]
.sym 21990 $PACKER_VCC_NET
.sym 21991 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 21993 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 21995 $PACKER_VCC_NET
.sym 21996 basesoc_value[6]
.sym 21997 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 21999 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 22001 basesoc_value[7]
.sym 22002 $PACKER_VCC_NET
.sym 22003 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 22007 basesoc_value_status[15]
.sym 22008 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22009 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 22010 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 22011 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 22012 basesoc_value_status[23]
.sym 22013 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 22014 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 22019 fifo_level0[3]
.sym 22023 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 22026 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 22032 basesoc_reload_storage[20]
.sym 22033 basesoc_reload_storage[23]
.sym 22034 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 22035 basesoc_reload_storage[27]
.sym 22036 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 22037 basesoc_value_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
.sym 22038 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 22040 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 22043 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 22049 basesoc_value[11]
.sym 22051 basesoc_value[8]
.sym 22055 basesoc_value[12]
.sym 22056 basesoc_value[15]
.sym 22057 basesoc_value[13]
.sym 22062 basesoc_value[10]
.sym 22063 basesoc_value[14]
.sym 22068 $PACKER_VCC_NET
.sym 22074 $PACKER_VCC_NET
.sym 22077 basesoc_value[9]
.sym 22080 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 22082 basesoc_value[8]
.sym 22083 $PACKER_VCC_NET
.sym 22084 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 22086 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 22088 basesoc_value[9]
.sym 22089 $PACKER_VCC_NET
.sym 22090 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 22092 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 22094 basesoc_value[10]
.sym 22095 $PACKER_VCC_NET
.sym 22096 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 22098 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 22100 $PACKER_VCC_NET
.sym 22101 basesoc_value[11]
.sym 22102 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 22104 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 22106 basesoc_value[12]
.sym 22107 $PACKER_VCC_NET
.sym 22108 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 22110 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 22112 basesoc_value[13]
.sym 22113 $PACKER_VCC_NET
.sym 22114 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 22116 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 22118 $PACKER_VCC_NET
.sym 22119 basesoc_value[14]
.sym 22120 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 22122 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 22124 $PACKER_VCC_NET
.sym 22125 basesoc_value[15]
.sym 22126 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 22130 basesoc_value_SB_DFFSR_Q_11_D_SB_LUT4_O_I2[1]
.sym 22131 basesoc_update_value_storage
.sym 22132 basesoc_value_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 22133 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 22134 basesoc_value[23]
.sym 22135 basesoc_value[31]
.sym 22136 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 22137 basesoc_value[20]
.sym 22146 basesoc_load_storage[19]
.sym 22148 array_muxed1[3]
.sym 22149 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 22150 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 22152 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 22155 array_muxed1[4]
.sym 22156 basesoc_reload_storage_SB_DFFESR_Q_E
.sym 22158 basesoc_value_status[25]
.sym 22159 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 22160 basesoc_value_status[29]
.sym 22161 basesoc_load_storage[23]
.sym 22163 basesoc_load_storage[21]
.sym 22164 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 22165 basesoc_load_storage[18]
.sym 22166 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 22173 $PACKER_VCC_NET
.sym 22178 basesoc_value[21]
.sym 22180 basesoc_value[18]
.sym 22181 $PACKER_VCC_NET
.sym 22183 basesoc_value[19]
.sym 22184 basesoc_value[17]
.sym 22194 basesoc_value[16]
.sym 22197 basesoc_value[22]
.sym 22199 basesoc_value[23]
.sym 22202 basesoc_value[20]
.sym 22203 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 22205 basesoc_value[16]
.sym 22206 $PACKER_VCC_NET
.sym 22207 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 22209 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 22211 basesoc_value[17]
.sym 22212 $PACKER_VCC_NET
.sym 22213 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 22215 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 22217 $PACKER_VCC_NET
.sym 22218 basesoc_value[18]
.sym 22219 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 22221 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 22223 $PACKER_VCC_NET
.sym 22224 basesoc_value[19]
.sym 22225 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 22227 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 22229 $PACKER_VCC_NET
.sym 22230 basesoc_value[20]
.sym 22231 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 22233 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 22235 $PACKER_VCC_NET
.sym 22236 basesoc_value[21]
.sym 22237 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 22239 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 22241 basesoc_value[22]
.sym 22242 $PACKER_VCC_NET
.sym 22243 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 22245 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 22247 $PACKER_VCC_NET
.sym 22248 basesoc_value[23]
.sym 22249 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 22253 basesoc_value_status[25]
.sym 22254 basesoc_value_status[29]
.sym 22255 basesoc_value_status[21]
.sym 22256 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 22257 basesoc_value_status[31]
.sym 22258 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 22259 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 22260 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 22266 basesoc_value[18]
.sym 22267 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[21]
.sym 22268 fifo_consume[0]
.sym 22269 fifo_do_read
.sym 22270 basesoc_value[20]
.sym 22271 basesoc_reload_storage[21]
.sym 22272 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22273 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[19]
.sym 22274 fifo_consume[5]
.sym 22275 basesoc_value[0]
.sym 22276 $PACKER_GND_NET
.sym 22280 array_muxed1[7]
.sym 22281 basesoc_value[23]
.sym 22284 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 22286 basesoc_load_storage[28]
.sym 22289 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 22295 basesoc_value[26]
.sym 22298 $PACKER_VCC_NET
.sym 22299 basesoc_value[31]
.sym 22300 basesoc_value[24]
.sym 22303 basesoc_value[25]
.sym 22304 basesoc_value[27]
.sym 22305 basesoc_value[28]
.sym 22306 $PACKER_VCC_NET
.sym 22307 basesoc_value[29]
.sym 22317 basesoc_reload_storage[31]
.sym 22318 basesoc_value[30]
.sym 22325 basesoc_eventmanager_status_w
.sym 22326 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 22328 $PACKER_VCC_NET
.sym 22329 basesoc_value[24]
.sym 22330 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 22332 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 22334 basesoc_value[25]
.sym 22335 $PACKER_VCC_NET
.sym 22336 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 22338 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 22340 basesoc_value[26]
.sym 22341 $PACKER_VCC_NET
.sym 22342 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 22344 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 22346 $PACKER_VCC_NET
.sym 22347 basesoc_value[27]
.sym 22348 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 22350 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 22352 $PACKER_VCC_NET
.sym 22353 basesoc_value[28]
.sym 22354 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 22356 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 22358 basesoc_value[29]
.sym 22359 $PACKER_VCC_NET
.sym 22360 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 22362 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 22364 basesoc_value[30]
.sym 22365 $PACKER_VCC_NET
.sym 22366 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 22369 basesoc_value[31]
.sym 22370 basesoc_eventmanager_status_w
.sym 22371 basesoc_reload_storage[31]
.sym 22372 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 22376 basesoc_reload_storage[28]
.sym 22378 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 22380 basesoc_reload_storage[27]
.sym 22383 basesoc_reload_storage[31]
.sym 22387 array_muxed1[2]
.sym 22389 basesoc_value[5]
.sym 22390 fifo_wrport_we
.sym 22391 basesoc_value[28]
.sym 22392 array_muxed1[5]
.sym 22396 basesoc_reload_storage_SB_DFFESR_Q_31_E
.sym 22399 basesoc_value[26]
.sym 22402 basesoc_load_storage[31]
.sym 22403 basesoc_load_storage[29]
.sym 22406 basesoc_load_storage_SB_DFFESR_Q_E
.sym 22407 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 22410 basesoc_load_storage[27]
.sym 22418 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[25]
.sym 22419 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 22420 basesoc_eventmanager_status_w
.sym 22421 basesoc_reload_storage[25]
.sym 22423 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 22424 array_muxed1[6]
.sym 22425 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 22428 basesoc_reload_storage_SB_DFFESR_Q_E
.sym 22435 array_muxed1[5]
.sym 22436 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 22439 array_muxed1[1]
.sym 22440 array_muxed1[2]
.sym 22445 basesoc_reload_storage[25]
.sym 22450 basesoc_reload_storage[25]
.sym 22451 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[25]
.sym 22453 basesoc_eventmanager_status_w
.sym 22456 array_muxed1[6]
.sym 22463 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 22465 basesoc_reload_storage[25]
.sym 22468 array_muxed1[2]
.sym 22476 array_muxed1[1]
.sym 22481 array_muxed1[5]
.sym 22487 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 22488 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 22489 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 22493 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 22494 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 22495 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 22496 basesoc_reload_storage_SB_DFFESR_Q_E
.sym 22497 clk12_$glb_clk
.sym 22498 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 22502 basesoc_load_storage[27]
.sym 22503 basesoc_load_storage[28]
.sym 22505 basesoc_load_storage[26]
.sym 22506 basesoc_load_storage[31]
.sym 22512 clk12
.sym 22521 $PACKER_VCC_NET
.sym 22525 array_muxed1[1]
.sym 22527 basesoc_reload_storage[27]
.sym 22543 array_muxed1[1]
.sym 22551 basesoc_load_storage_SB_DFFESR_Q_E
.sym 22556 array_muxed1[5]
.sym 22591 array_muxed1[1]
.sym 22618 array_muxed1[5]
.sym 22619 basesoc_load_storage_SB_DFFESR_Q_E
.sym 22620 clk12_$glb_clk
.sym 22621 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 22635 csrbank4_ctrl0_w[4]
.sym 22639 csrbank4_dat0_w[6]
.sym 22697 csrbank6_o0_w[2]
.sym 22699 csrbank6_oe0_w[2]
.sym 22703 $PACKER_VCC_NET
.sym 22711 csrbank6_oe0_w[2]
.sym 22716 $PACKER_VCC_NET
.sym 22719 csrbank6_o0_w[2]
.sym 22726 memdat_2[25]
.sym 22733 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 22738 csrbank6_i_w[2]
.sym 22744 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 22754 csrbank6_oe0_w[0]
.sym 22755 $PACKER_VCC_NET
.sym 22756 csrbank6_o0_w[1]
.sym 22757 csrbank6_o0_w[3]
.sym 22780 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 22804 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 22846 csrbank6_i_w[1]
.sym 22848 clk48$SB_IO_IN
.sym 22854 memdat_2[24]
.sym 22858 array_muxed1[4]
.sym 22860 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 22861 array_muxed1[4]
.sym 22863 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 22865 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 22866 array_muxed1[10]
.sym 22867 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[1]
.sym 22868 array_muxed1[9]
.sym 22869 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 22870 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 22871 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 22891 $PACKER_VCC_NET
.sym 22896 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 22900 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 22903 array_muxed0[4]
.sym 22909 VexRiscv._zz_162_[15]
.sym 22912 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 22915 $PACKER_GND_NET
.sym 22916 VexRiscv._zz_61_[9]
.sym 22919 csrbank6_oe0_w[1]
.sym 22927 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 22930 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 22931 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 22935 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 22937 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 22938 VexRiscv.CsrPlugin_hadException
.sym 22941 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 22953 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 22963 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 22968 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 22975 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 22981 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 22985 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 22991 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 22999 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 23006 VexRiscv.CsrPlugin_hadException
.sym 23007 clk12_$glb_clk
.sym 23009 VexRiscv._zz_162_[15]
.sym 23010 VexRiscv._zz_162_[14]
.sym 23011 VexRiscv._zz_162_[13]
.sym 23012 VexRiscv._zz_162_[12]
.sym 23013 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 23014 VexRiscv._zz_162_[10]
.sym 23015 VexRiscv._zz_162_[9]
.sym 23016 VexRiscv._zz_162_[8]
.sym 23017 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 23018 VexRiscv.execute_LightShifterPlugin_shiftReg[10]
.sym 23020 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 23021 VexRiscv._zz_61__SB_LUT4_O_27_I0[2]
.sym 23023 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 23024 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 23025 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 23026 array_muxed1[15]
.sym 23027 spram_dataout2[13]
.sym 23028 VexRiscv._zz_120_[0]
.sym 23029 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 23030 spram_dataout2[9]
.sym 23031 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 23032 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 23033 VexRiscv._zz_162_[1]
.sym 23034 VexRiscv._zz_61__SB_LUT4_O_30_I1[0]
.sym 23035 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 23037 VexRiscv._zz_61_[0]
.sym 23038 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 23039 csrbank6_oe0_w[1]
.sym 23040 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 23042 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 23043 VexRiscv._zz_162_[4]
.sym 23050 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 23051 VexRiscv.CsrPlugin_mtval[6]
.sym 23054 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 23056 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 23060 VexRiscv.CsrPlugin_mtval[10]
.sym 23063 VexRiscv.CsrPlugin_mscratch[10]
.sym 23064 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 23066 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 23068 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 23069 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23071 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 23075 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23077 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 23080 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 23083 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 23084 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23085 VexRiscv.CsrPlugin_mscratch[10]
.sym 23089 VexRiscv.CsrPlugin_mtval[6]
.sym 23090 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23091 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 23092 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 23095 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 23096 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 23097 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23098 VexRiscv.CsrPlugin_mtval[10]
.sym 23104 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 23115 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 23119 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 23129 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 23130 clk12_$glb_clk
.sym 23132 VexRiscv._zz_162_[7]
.sym 23133 VexRiscv._zz_162_[6]
.sym 23134 VexRiscv._zz_162_[5]
.sym 23135 VexRiscv._zz_162_[4]
.sym 23136 VexRiscv._zz_162_[3]
.sym 23137 VexRiscv._zz_162_[2]
.sym 23138 VexRiscv._zz_162_[1]
.sym 23139 VexRiscv._zz_162_[0]
.sym 23143 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 23144 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 23145 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 23146 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 23147 array_muxed2[1]
.sym 23148 VexRiscv._zz_37_[0]
.sym 23149 VexRiscv._zz_162_[8]
.sym 23150 array_muxed0[4]
.sym 23151 VexRiscv._zz_162_[15]
.sym 23152 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 23153 VexRiscv._zz_162_[14]
.sym 23154 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[2]
.sym 23155 VexRiscv._zz_162_[13]
.sym 23156 VexRiscv._zz_61_[14]
.sym 23158 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 23159 VexRiscv.IBusCachedPlugin_cache._zz_11_[17]
.sym 23160 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 23161 VexRiscv._zz_61_[4]
.sym 23162 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 23163 VexRiscv._zz_61_[5]
.sym 23164 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 23166 VexRiscv._zz_61_[5]
.sym 23167 VexRiscv._zz_61_[1]
.sym 23173 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[0]
.sym 23174 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 23175 VexRiscv.CsrPlugin_mtval[0]
.sym 23176 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 23181 VexRiscv._zz_61__SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 23182 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[2]
.sym 23183 VexRiscv.CsrPlugin_mepc[0]
.sym 23184 VexRiscv.CsrPlugin_mscratch[1]
.sym 23185 VexRiscv.MmuPlugin_satp_ppn[1]
.sym 23186 VexRiscv.CsrPlugin_mtval[15]
.sym 23187 VexRiscv.CsrPlugin_mscratch[5]
.sym 23188 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23189 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 23190 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 23194 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 23195 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23196 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[3]
.sym 23200 VexRiscv.CsrPlugin_hadException
.sym 23201 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 23202 VexRiscv._zz_61__SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 23203 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23206 VexRiscv.CsrPlugin_mscratch[1]
.sym 23207 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 23208 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 23209 VexRiscv.MmuPlugin_satp_ppn[1]
.sym 23212 VexRiscv.CsrPlugin_mepc[0]
.sym 23213 VexRiscv.CsrPlugin_mtval[0]
.sym 23214 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23215 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23218 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23219 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 23220 VexRiscv.CsrPlugin_mtval[15]
.sym 23221 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 23233 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 23236 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 23242 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[2]
.sym 23243 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23244 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[0]
.sym 23245 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[3]
.sym 23248 VexRiscv.CsrPlugin_mscratch[5]
.sym 23249 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 23250 VexRiscv._zz_61__SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 23251 VexRiscv._zz_61__SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 23252 VexRiscv.CsrPlugin_hadException
.sym 23253 clk12_$glb_clk
.sym 23255 VexRiscv._zz_163_[15]
.sym 23256 VexRiscv._zz_163_[14]
.sym 23257 VexRiscv._zz_163_[13]
.sym 23258 VexRiscv._zz_163_[12]
.sym 23259 VexRiscv._zz_163_[11]
.sym 23260 VexRiscv._zz_163_[10]
.sym 23261 VexRiscv._zz_163_[9]
.sym 23262 VexRiscv._zz_163_[8]
.sym 23263 VexRiscv._zz_61_[11]
.sym 23266 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 23267 VexRiscv._zz_105_[21]
.sym 23269 VexRiscv.CsrPlugin_mepc[0]
.sym 23270 VexRiscv._zz_162_[4]
.sym 23271 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 23272 VexRiscv._zz_162_[0]
.sym 23273 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 23274 VexRiscv._zz_162_[7]
.sym 23275 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 23276 VexRiscv._zz_162_[6]
.sym 23277 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 23278 VexRiscv._zz_162_[5]
.sym 23279 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 23280 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 23281 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 23282 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 23283 VexRiscv.CsrPlugin_mepc[8]
.sym 23284 $PACKER_VCC_NET
.sym 23285 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 23286 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 23287 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 23288 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 23289 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 23296 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 23298 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 23299 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 23301 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 23302 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23303 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 23304 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 23305 VexRiscv.CsrPlugin_mtval[8]
.sym 23306 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 23308 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 23311 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 23314 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 23318 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 23319 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[0]
.sym 23320 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 23321 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 23322 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 23326 VexRiscv.CsrPlugin_hadException
.sym 23329 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23330 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[0]
.sym 23331 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 23332 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 23335 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 23336 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23337 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 23338 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 23344 VexRiscv.CsrPlugin_hadException
.sym 23347 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 23348 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 23349 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 23350 VexRiscv.CsrPlugin_mtval[8]
.sym 23356 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 23365 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 23366 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 23367 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 23371 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 23375 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 23376 clk12_$glb_clk
.sym 23378 VexRiscv._zz_163_[7]
.sym 23379 VexRiscv._zz_163_[6]
.sym 23380 VexRiscv._zz_163_[5]
.sym 23381 VexRiscv._zz_163_[4]
.sym 23382 VexRiscv._zz_163_[3]
.sym 23383 VexRiscv._zz_163_[2]
.sym 23384 VexRiscv._zz_163_[1]
.sym 23385 VexRiscv._zz_163_[0]
.sym 23387 VexRiscv._zz_163_[10]
.sym 23389 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[2]
.sym 23390 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 23391 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 23392 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 23393 array_muxed0[2]
.sym 23394 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 23395 VexRiscv._zz_163_[8]
.sym 23396 VexRiscv._zz_61_[15]
.sym 23397 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 23398 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 23399 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 23400 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 23401 VexRiscv._zz_163_[13]
.sym 23402 VexRiscv._zz_163_[13]
.sym 23404 VexRiscv.CsrPlugin_selfException_valid
.sym 23405 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 23406 VexRiscv._zz_61_[9]
.sym 23407 VexRiscv._zz_163_[1]
.sym 23408 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 23409 VexRiscv._zz_163_[0]
.sym 23410 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 23411 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 23412 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 23413 VexRiscv._zz_40_
.sym 23421 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 23425 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 23426 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 23429 VexRiscv.IBusCachedPlugin_cache._zz_11_[17]
.sym 23433 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 23435 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 23441 VexRiscv.IBusCachedPlugin_cache._zz_11_[16]
.sym 23442 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23443 VexRiscv.CsrPlugin_mepc[8]
.sym 23445 VexRiscv.IBusCachedPlugin_cache._zz_11_[19]
.sym 23448 VexRiscv.CsrPlugin_minstret[8]
.sym 23449 VexRiscv.IBusCachedPlugin_cache._zz_11_[18]
.sym 23453 VexRiscv.IBusCachedPlugin_cache._zz_11_[18]
.sym 23458 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 23459 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 23460 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 23461 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 23465 VexRiscv.IBusCachedPlugin_cache._zz_11_[17]
.sym 23482 VexRiscv.IBusCachedPlugin_cache._zz_11_[19]
.sym 23490 VexRiscv.IBusCachedPlugin_cache._zz_11_[16]
.sym 23494 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23495 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 23496 VexRiscv.CsrPlugin_mepc[8]
.sym 23497 VexRiscv.CsrPlugin_minstret[8]
.sym 23498 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 23499 clk12_$glb_clk
.sym 23502 VexRiscv.IBusCachedPlugin_cache._zz_11_[23]
.sym 23504 VexRiscv.IBusCachedPlugin_cache._zz_11_[22]
.sym 23506 VexRiscv.IBusCachedPlugin_cache._zz_11_[21]
.sym 23508 VexRiscv.IBusCachedPlugin_cache._zz_11_[20]
.sym 23509 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 23510 VexRiscv._zz_163_[2]
.sym 23513 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 23514 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 23515 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 23516 VexRiscv._zz_163_[4]
.sym 23517 VexRiscv._zz_136_[13]
.sym 23518 VexRiscv._zz_163_[0]
.sym 23519 VexRiscv.CsrPlugin_mepc[6]
.sym 23520 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 23522 VexRiscv._zz_163_[6]
.sym 23523 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 23524 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 23525 VexRiscv.CsrPlugin_mepc[2]
.sym 23526 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 23527 VexRiscv.IBusCachedPlugin_cache._zz_11_[16]
.sym 23528 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23529 VexRiscv._zz_61_[0]
.sym 23530 csrbank6_oe0_w[1]
.sym 23531 VexRiscv.IBusCachedPlugin_cache._zz_11_[19]
.sym 23532 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 23533 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 23534 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 23535 VexRiscv.IBusCachedPlugin_cache._zz_11_[18]
.sym 23536 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 23543 VexRiscv.CsrPlugin_mepc[2]
.sym 23544 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 23546 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFESR_Q_R
.sym 23548 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 23550 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 23551 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 23552 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 23553 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 23555 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 23556 VexRiscv.CsrPlugin_mcycle[3]
.sym 23557 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 23559 VexRiscv.CsrPlugin_mepc[6]
.sym 23560 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 23564 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23566 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 23567 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 23568 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 23572 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 23573 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 23575 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 23576 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 23577 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 23578 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 23582 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 23587 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 23588 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 23589 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 23590 VexRiscv.CsrPlugin_mcycle[3]
.sym 23599 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 23600 VexRiscv.CsrPlugin_mepc[6]
.sym 23601 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 23607 VexRiscv.CsrPlugin_mepc[2]
.sym 23608 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23612 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 23614 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 23620 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 23621 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 23622 clk12_$glb_clk
.sym 23623 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFESR_Q_R
.sym 23625 VexRiscv.IBusCachedPlugin_cache._zz_11_[19]
.sym 23627 VexRiscv.IBusCachedPlugin_cache._zz_11_[18]
.sym 23629 VexRiscv.IBusCachedPlugin_cache._zz_11_[17]
.sym 23631 VexRiscv.IBusCachedPlugin_cache._zz_11_[16]
.sym 23633 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 23634 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 23635 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 23636 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 23637 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 23638 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 23639 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 23640 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 23641 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 23642 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 23643 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 23644 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 23645 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 23646 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 23647 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 23648 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 23649 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 23650 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23651 VexRiscv.IBusCachedPlugin_cache._zz_11_[17]
.sym 23652 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 23653 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 23654 basesoc_cpu_ibus_adr[4]
.sym 23655 basesoc_cpu_ibus_adr[7]
.sym 23656 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 23657 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 23658 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 23659 basesoc_cpu_ibus_adr[8]
.sym 23667 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 23670 VexRiscv.IBusCachedPlugin_cache._zz_11_[15]
.sym 23672 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[2]
.sym 23673 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[2]
.sym 23674 VexRiscv.IBusCachedPlugin_cache._zz_11_[23]
.sym 23675 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 23676 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23677 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[1]
.sym 23678 VexRiscv.IBusCachedPlugin_cache._zz_11_[21]
.sym 23679 VexRiscv.CsrPlugin_mepc[10]
.sym 23681 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[0]
.sym 23682 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 23683 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[0]
.sym 23684 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[1]
.sym 23686 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[1]
.sym 23687 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 23688 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23689 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 23690 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[3]
.sym 23694 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[0]
.sym 23696 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[3]
.sym 23698 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[0]
.sym 23699 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[2]
.sym 23700 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[3]
.sym 23701 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[1]
.sym 23704 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[1]
.sym 23705 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[3]
.sym 23706 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 23707 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[0]
.sym 23711 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 23712 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 23713 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 23718 VexRiscv.IBusCachedPlugin_cache._zz_11_[15]
.sym 23723 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[2]
.sym 23724 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[0]
.sym 23725 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[1]
.sym 23728 VexRiscv.CsrPlugin_mepc[10]
.sym 23729 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 23730 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 23731 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 23736 VexRiscv.IBusCachedPlugin_cache._zz_11_[21]
.sym 23741 VexRiscv.IBusCachedPlugin_cache._zz_11_[23]
.sym 23744 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 23745 clk12_$glb_clk
.sym 23748 VexRiscv.IBusCachedPlugin_cache._zz_11_[15]
.sym 23750 VexRiscv.IBusCachedPlugin_cache._zz_11_[14]
.sym 23752 VexRiscv.IBusCachedPlugin_cache._zz_11_[13]
.sym 23754 VexRiscv.IBusCachedPlugin_cache._zz_11_[12]
.sym 23755 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 23756 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 23757 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 23759 VexRiscv.CsrPlugin_mepc[14]
.sym 23760 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 23761 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 23762 addr_storage[8]
.sym 23763 VexRiscv.CsrPlugin_selfException_valid
.sym 23764 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 23765 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 23766 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 23767 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 23768 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 23769 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 23772 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 23773 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 23774 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 23775 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 23776 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 23777 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 23778 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23780 $PACKER_VCC_NET
.sym 23781 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 23782 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 23788 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 23789 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23790 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 23793 VexRiscv.CsrPlugin_minstret[35]
.sym 23794 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 23796 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 23798 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 23800 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 23804 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 23807 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 23808 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 23809 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 23810 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 23812 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 23815 VexRiscv.CsrPlugin_hadException
.sym 23817 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 23819 VexRiscv.CsrPlugin_mtval[3]
.sym 23823 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 23827 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 23833 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 23834 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 23835 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 23836 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 23839 VexRiscv.CsrPlugin_minstret[35]
.sym 23840 VexRiscv.CsrPlugin_mtval[3]
.sym 23841 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 23842 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 23846 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 23848 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 23851 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 23854 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 23857 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 23866 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 23867 VexRiscv.CsrPlugin_hadException
.sym 23868 clk12_$glb_clk
.sym 23871 VexRiscv.IBusCachedPlugin_cache._zz_11_[11]
.sym 23873 VexRiscv.IBusCachedPlugin_cache._zz_11_[10]
.sym 23875 VexRiscv.IBusCachedPlugin_cache._zz_11_[9]
.sym 23877 VexRiscv.IBusCachedPlugin_cache._zz_11_[8]
.sym 23879 basesoc_value[0]
.sym 23880 basesoc_value[0]
.sym 23881 csrbank6_i_w[2]
.sym 23882 $PACKER_VCC_NET
.sym 23883 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 23884 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 23885 VexRiscv.CsrPlugin_mepc[10]
.sym 23886 VexRiscv.CsrPlugin_mepc[13]
.sym 23888 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 23890 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 23891 VexRiscv.IBusCachedPlugin_cache._zz_11_[15]
.sym 23892 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 23893 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 23894 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 23895 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 23896 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 23897 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[1]
.sym 23898 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 23899 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 23900 addr_storage[9]
.sym 23901 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 23902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 23903 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 23904 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 23905 VexRiscv.IBusCachedPlugin_cache._zz_11_[25]
.sym 23912 VexRiscv.IBusCachedPlugin_cache._zz_11_[25]
.sym 23913 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 23916 VexRiscv.IBusCachedPlugin_cache._zz_11_[13]
.sym 23924 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 23931 VexRiscv.CsrPlugin_mepc[2]
.sym 23932 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 23934 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 23936 VexRiscv.IBusCachedPlugin_cache._zz_11_[24]
.sym 23938 VexRiscv.IBusCachedPlugin_cache._zz_11_[30]
.sym 23939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 23940 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 23941 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 23944 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 23946 VexRiscv.CsrPlugin_mepc[2]
.sym 23947 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 23950 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 23951 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 23952 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 23957 VexRiscv.IBusCachedPlugin_cache._zz_11_[13]
.sym 23965 VexRiscv.IBusCachedPlugin_cache._zz_11_[24]
.sym 23969 VexRiscv.IBusCachedPlugin_cache._zz_11_[25]
.sym 23976 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 23980 VexRiscv.IBusCachedPlugin_cache._zz_11_[30]
.sym 23989 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 23990 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 23991 clk12_$glb_clk
.sym 23994 VexRiscv.IBusCachedPlugin_cache._zz_11_[31]
.sym 23996 VexRiscv.IBusCachedPlugin_cache._zz_11_[30]
.sym 23998 VexRiscv.IBusCachedPlugin_cache._zz_11_[29]
.sym 24000 VexRiscv.IBusCachedPlugin_cache._zz_11_[28]
.sym 24002 basesoc_cpu_ibus_adr[6]
.sym 24003 basesoc_cpu_ibus_adr[6]
.sym 24004 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 24005 array_muxed1[7]
.sym 24006 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[3]
.sym 24008 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 24009 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 24010 VexRiscv._zz_24_[1]
.sym 24011 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 24013 VexRiscv._zz_150_
.sym 24015 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 24017 VexRiscv.CsrPlugin_mepc[2]
.sym 24018 VexRiscv._zz_105_[0]
.sym 24019 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 24020 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 24021 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 24022 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 24023 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 24024 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 24025 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 24026 csrbank6_oe0_w[1]
.sym 24027 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 24028 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 24035 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 24036 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[9]
.sym 24037 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 24039 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[2]
.sym 24040 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 24042 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 24046 VexRiscv.CsrPlugin_mtval[12]
.sym 24048 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[10]
.sym 24049 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[8]
.sym 24050 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 24052 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 24054 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 24055 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 24059 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 24060 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24062 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[13]
.sym 24065 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 24067 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 24068 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 24069 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 24070 VexRiscv.CsrPlugin_mtval[12]
.sym 24074 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[8]
.sym 24081 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[9]
.sym 24087 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[10]
.sym 24092 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 24093 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 24094 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 24099 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[2]
.sym 24104 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[13]
.sym 24109 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24110 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 24111 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 24112 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 24113 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 24114 clk12_$glb_clk
.sym 24117 VexRiscv.IBusCachedPlugin_cache._zz_11_[27]
.sym 24119 VexRiscv.IBusCachedPlugin_cache._zz_11_[26]
.sym 24121 VexRiscv.IBusCachedPlugin_cache._zz_11_[25]
.sym 24123 VexRiscv.IBusCachedPlugin_cache._zz_11_[24]
.sym 24124 sbled_b_SB_LUT4_I3_O[1]
.sym 24127 sbled_b_SB_LUT4_I3_O[1]
.sym 24128 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 24129 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 24130 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 24132 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[9]
.sym 24133 VexRiscv.CsrPlugin_hadException
.sym 24134 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 24135 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 24136 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 24137 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 24138 $PACKER_VCC_NET
.sym 24139 basesoc_soccontroller_bus_errors[0]
.sym 24140 basesoc_cpu_ibus_adr[7]
.sym 24141 basesoc_cpu_ibus_adr[4]
.sym 24142 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 24143 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 24144 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 24145 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 24146 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 24147 basesoc_cpu_ibus_adr[7]
.sym 24148 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 24149 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 24150 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 24151 basesoc_cpu_ibus_adr[8]
.sym 24157 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 24160 VexRiscv.decode_to_execute_IS_CSR
.sym 24162 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 24163 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 24166 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 24169 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 24171 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 24173 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 24176 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 24179 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 24180 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 24181 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 24182 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 24183 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 24184 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 24186 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 24187 VexRiscv._zz_105_[0]
.sym 24190 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 24191 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 24192 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 24193 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 24196 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 24198 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 24199 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 24202 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 24203 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 24205 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 24210 VexRiscv._zz_105_[0]
.sym 24215 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 24217 VexRiscv.decode_to_execute_IS_CSR
.sym 24221 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 24226 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 24227 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 24229 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 24232 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 24233 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 24235 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 24236 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 24237 clk12_$glb_clk
.sym 24240 VexRiscv.IBusCachedPlugin_cache._zz_11_[7]
.sym 24242 VexRiscv.IBusCachedPlugin_cache._zz_11_[6]
.sym 24244 VexRiscv.IBusCachedPlugin_cache._zz_11_[5]
.sym 24246 VexRiscv.IBusCachedPlugin_cache._zz_11_[4]
.sym 24247 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 24251 sbled_rraw_SB_LUT4_I0_O[2]
.sym 24252 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 24254 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 24255 array_muxed0[3]
.sym 24256 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 24257 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 24258 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[0]
.sym 24259 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 24260 VexRiscv.IBusCachedPlugin_cache._zz_11_[27]
.sym 24261 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 24262 basesoc_cpu_ibus_adr[5]
.sym 24263 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 24264 $PACKER_VCC_NET
.sym 24265 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 24266 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 24267 VexRiscv.IBusCachedPlugin_cache._zz_11_[22]
.sym 24268 $PACKER_VCC_NET
.sym 24269 VexRiscv.CsrPlugin_mcycle[11]
.sym 24270 basesoc_cpu_ibus_adr[12]
.sym 24271 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 24273 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 24280 VexRiscv._zz_270__SB_LUT4_O_I2[0]
.sym 24281 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 24282 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 24285 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 24286 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 24287 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 24288 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 24289 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 24290 VexRiscv._zz_268__SB_LUT4_O_I3[1]
.sym 24293 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 24295 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 24296 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 24297 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 24300 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 24301 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 24304 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 24305 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 24306 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 24307 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 24310 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 24313 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 24314 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 24315 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 24316 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 24319 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 24320 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 24321 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 24322 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 24326 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 24327 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 24328 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 24331 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 24334 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 24337 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 24338 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 24339 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 24340 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 24344 VexRiscv._zz_270__SB_LUT4_O_I2[0]
.sym 24345 VexRiscv._zz_268__SB_LUT4_O_I3[1]
.sym 24350 VexRiscv._zz_268__SB_LUT4_O_I3[1]
.sym 24352 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 24357 VexRiscv._zz_268__SB_LUT4_O_I3[1]
.sym 24358 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 24359 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 24360 clk12_$glb_clk
.sym 24363 VexRiscv.IBusCachedPlugin_cache._zz_11_[3]
.sym 24365 VexRiscv.IBusCachedPlugin_cache._zz_11_[2]
.sym 24367 VexRiscv.IBusCachedPlugin_cache._zz_11_[1]
.sym 24369 VexRiscv.IBusCachedPlugin_cache._zz_11_[0]
.sym 24371 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 24373 array_muxed1[4]
.sym 24374 basesoc_value_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.sym 24376 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 24377 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 24378 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 24380 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 24381 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 24382 sbled_b_SB_LUT4_I3_O[0]
.sym 24384 VexRiscv._zz_176_
.sym 24385 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 24386 basesoc_en_storage
.sym 24390 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 24391 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 24392 addr_storage[9]
.sym 24393 basesoc_cpu_ibus_adr[18]
.sym 24394 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 24395 VexRiscv.CsrPlugin_mcycle[43]
.sym 24396 VexRiscv.CsrPlugin_minstret[59]
.sym 24397 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 24403 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 24405 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 24406 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 24407 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[1]
.sym 24409 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 24410 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24411 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 24412 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 24413 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 24414 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 24415 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[0]
.sym 24416 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 24417 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 24419 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 24420 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 24421 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 24423 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 24424 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 24425 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 24426 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[2]
.sym 24427 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 24430 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 24433 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 24436 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 24437 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 24438 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 24439 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 24442 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[2]
.sym 24444 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[0]
.sym 24445 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[1]
.sym 24448 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 24449 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 24450 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 24451 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 24454 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 24455 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 24456 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 24457 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 24460 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 24461 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 24462 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 24463 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 24466 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 24467 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 24472 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 24473 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 24474 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 24475 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24480 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 24482 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 24483 clk12_$glb_clk
.sym 24485 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 24486 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 24487 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 24488 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 24489 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 24490 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 24491 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 24492 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 24493 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 24497 VexRiscv.CsrPlugin_mepc[21]
.sym 24498 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 24499 sbled_g_SB_LUT4_I3_O[0]
.sym 24500 basesoc_cpu_ibus_adr[6]
.sym 24501 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[1]
.sym 24502 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 24503 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[0]
.sym 24504 array_muxed1[0]
.sym 24505 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 24506 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 24507 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 24508 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 24509 basesoc_cpu_ibus_adr[13]
.sym 24510 basesoc_cpu_ibus_adr[11]
.sym 24511 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 24512 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 24513 csrbank6_oe0_w[1]
.sym 24514 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 24515 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 24516 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 24517 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 24518 VexRiscv._zz_91__SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 24519 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 24520 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 24526 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 24527 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[0]
.sym 24528 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 24529 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[2]
.sym 24531 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 24533 VexRiscv.CsrPlugin_mip_MSIP
.sym 24534 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 24535 VexRiscv.CsrPlugin_mscratch[11]
.sym 24537 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 24539 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 24540 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 24541 VexRiscv.CsrPlugin_mcycle[11]
.sym 24542 VexRiscv._zz_176_
.sym 24543 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 24544 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[3]
.sym 24545 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 24548 VexRiscv.CsrPlugin_mscratch[3]
.sym 24550 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 24551 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 24552 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 24553 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 24554 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 24555 VexRiscv.CsrPlugin_mcycle[43]
.sym 24559 VexRiscv.CsrPlugin_mcycle[43]
.sym 24560 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 24561 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 24562 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 24565 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 24571 VexRiscv.CsrPlugin_mscratch[11]
.sym 24572 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 24573 VexRiscv.CsrPlugin_mcycle[11]
.sym 24574 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 24577 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[0]
.sym 24578 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 24579 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[2]
.sym 24580 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[3]
.sym 24583 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 24584 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 24585 VexRiscv.CsrPlugin_mscratch[3]
.sym 24586 VexRiscv.CsrPlugin_mip_MSIP
.sym 24589 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 24590 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 24592 VexRiscv._zz_176_
.sym 24597 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 24601 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 24603 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 24605 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 24606 clk12_$glb_clk
.sym 24608 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 24609 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 24610 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 24611 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 24612 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 24613 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 24614 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_error
.sym 24615 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 24616 VexRiscv.CsrPlugin_mie_MSIE
.sym 24617 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 24620 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 24621 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 24622 VexRiscv.CsrPlugin_mstatus_MPIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 24623 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 24624 VexRiscv.CsrPlugin_interrupt_valid_SB_DFFSR_Q_R
.sym 24626 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 24627 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 24628 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 24629 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 24631 $PACKER_VCC_NET
.sym 24632 basesoc_cpu_ibus_adr[8]
.sym 24633 VexRiscv.CsrPlugin_minstret[21]
.sym 24634 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 24636 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 24637 array_muxed1[1]
.sym 24638 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 24639 basesoc_cpu_ibus_adr[7]
.sym 24640 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 24641 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 24642 basesoc_cpu_ibus_adr[19]
.sym 24643 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 24650 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 24653 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 24655 basesoc_cpu_ibus_adr[7]
.sym 24657 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 24658 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 24661 basesoc_cpu_ibus_adr[4]
.sym 24663 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 24664 VexRiscv.MmuPlugin_status_mprv
.sym 24667 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 24669 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 24671 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 24675 VexRiscv.CsrPlugin_minstret[49]
.sym 24676 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 24677 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24678 basesoc_cpu_ibus_adr[6]
.sym 24680 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 24682 basesoc_cpu_ibus_adr[6]
.sym 24683 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24684 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 24688 VexRiscv.CsrPlugin_minstret[49]
.sym 24689 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 24690 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 24691 VexRiscv.MmuPlugin_status_mprv
.sym 24695 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24696 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 24697 basesoc_cpu_ibus_adr[4]
.sym 24700 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24701 basesoc_cpu_ibus_adr[7]
.sym 24703 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 24709 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 24715 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 24719 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 24725 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 24728 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 24729 clk12_$glb_clk
.sym 24740 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 24743 VexRiscv.CsrPlugin_mcycle[19]
.sym 24744 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[7]
.sym 24745 VexRiscv.MmuPlugin_satp_mode
.sym 24746 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 24748 VexRiscv.MmuPlugin_status_mxr
.sym 24749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 24750 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[2]
.sym 24751 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 24752 VexRiscv.MmuPlugin_status_mprv
.sym 24755 $PACKER_VCC_NET
.sym 24756 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 24757 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 24758 basesoc_cpu_ibus_adr[12]
.sym 24759 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 24760 $PACKER_VCC_NET
.sym 24761 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24763 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 24764 fifo_readable_SB_LUT4_I3_I1[2]
.sym 24765 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24766 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 24773 array_muxed1[3]
.sym 24774 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 24775 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24776 basesoc_cpu_ibus_adr[5]
.sym 24777 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 24778 VexRiscv._zz_147_[17]
.sym 24779 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O[1]
.sym 24781 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O[0]
.sym 24782 VexRiscv.CsrPlugin_mcycle[17]
.sym 24784 array_muxed1[0]
.sym 24787 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 24791 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24792 basesoc_cpu_ibus_adr[8]
.sym 24797 array_muxed1[1]
.sym 24799 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24801 array_muxed1[2]
.sym 24805 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O[0]
.sym 24806 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O[1]
.sym 24811 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24813 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 24814 basesoc_cpu_ibus_adr[8]
.sym 24817 array_muxed1[1]
.sym 24823 array_muxed1[0]
.sym 24830 array_muxed1[3]
.sym 24835 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 24836 basesoc_cpu_ibus_adr[5]
.sym 24838 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 24841 array_muxed1[2]
.sym 24847 VexRiscv.CsrPlugin_mcycle[17]
.sym 24848 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 24849 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24850 VexRiscv._zz_147_[17]
.sym 24851 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24852 clk12_$glb_clk
.sym 24853 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 24855 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24856 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 24857 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 24858 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 24859 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 24860 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24861 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 24866 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 24867 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 24868 touch_touch2_i_SB_LUT4_I1_O[2]
.sym 24869 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 24870 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24871 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 24872 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 24874 csrbank6_oe0_w[0]
.sym 24875 VexRiscv.CsrPlugin_mcycle[28]
.sym 24876 touch_touch1_i_SB_LUT4_I3_O[2]
.sym 24877 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24878 basesoc_en_storage
.sym 24879 array_muxed0[1]
.sym 24880 basesoc_load_storage[3]
.sym 24881 VexRiscv.CsrPlugin_minstret[59]
.sym 24882 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 24883 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 24884 addr_storage[9]
.sym 24885 array_muxed0[1]
.sym 24886 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 24887 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 24888 basesoc_cpu_ibus_adr[29]
.sym 24889 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 24896 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 24897 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E
.sym 24900 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 24908 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24912 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 24914 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 24920 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 24921 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 24923 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 24924 fifo_readable_SB_LUT4_I3_I1[2]
.sym 24926 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 24927 $nextpnr_ICESTORM_LC_19$O
.sym 24930 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 24933 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24936 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 24937 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 24939 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 24941 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 24943 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24945 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 24948 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 24949 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 24951 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 24953 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 24955 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 24957 $nextpnr_ICESTORM_LC_20$I3
.sym 24960 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 24961 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 24967 $nextpnr_ICESTORM_LC_20$I3
.sym 24970 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 24971 fifo_readable_SB_LUT4_I3_I1[2]
.sym 24973 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 24974 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E
.sym 24975 clk12_$glb_clk
.sym 24976 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 24981 memdat_2[7]
.sym 24987 csrbank4_raw0_w[2]
.sym 24990 csrbank6_o0_w[1]
.sym 24991 basesoc_cpu_ibus_adr[25]
.sym 24992 array_muxed1[3]
.sym 24993 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E
.sym 24994 VexRiscv.CsrPlugin_mscratch[31]
.sym 24995 basesoc_cpu_ibus_adr[24]
.sym 24996 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 24997 basesoc_cpu_ibus_adr[28]
.sym 24998 basesoc_cpu_ibus_adr[23]
.sym 24999 VexRiscv.CsrPlugin_mcycle[60]
.sym 25000 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 25002 csrbank6_i_w[1]
.sym 25003 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 25007 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 25011 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 25022 csrbank6_oe0_w[2]
.sym 25024 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25026 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 25036 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 25038 csrbank6_i_w[2]
.sym 25039 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25043 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25044 fifo_readable_SB_LUT4_I3_I1[2]
.sym 25045 VexRiscv.MmuPlugin_satp_mode_SB_DFFESR_Q_E
.sym 25047 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 25051 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 25071 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 25072 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 25087 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 25089 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25093 fifo_readable_SB_LUT4_I3_I1[2]
.sym 25094 csrbank6_oe0_w[2]
.sym 25095 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25096 csrbank6_i_w[2]
.sym 25097 VexRiscv.MmuPlugin_satp_mode_SB_DFFESR_Q_E
.sym 25098 clk12_$glb_clk
.sym 25099 VexRiscv.reset_$glb_sr
.sym 25104 memdat_2[6]
.sym 25108 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 25109 array_muxed0[5]
.sym 25112 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 25113 VexRiscv.CsrPlugin_mcycle[27]
.sym 25114 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25115 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 25116 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 25117 array_muxed0[7]
.sym 25118 interface5_bank_bus_dat_r[0]
.sym 25119 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 25120 $PACKER_VCC_NET
.sym 25121 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25122 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 25123 $PACKER_VCC_NET
.sym 25125 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25127 basesoc_eventmanager_pending_w
.sym 25129 basesoc_eventmanager_status_w
.sym 25130 csrbank4_dat0_w[1]
.sym 25131 sbled_g_SB_LUT4_I3_I2[1]
.sym 25132 basesoc_en_storage
.sym 25135 $PACKER_GND_NET
.sym 25141 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 25152 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 25181 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 25220 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 25221 clk12_$glb_clk
.sym 25227 memdat_2[1]
.sym 25231 array_muxed1[7]
.sym 25233 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25234 array_muxed1[7]
.sym 25235 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 25236 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 25237 basesoc_load_storage_SB_DFFESR_Q_9_E
.sym 25238 basesoc_load_storage[4]
.sym 25239 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 25240 touch_touch3_i_SB_LUT4_I1_O[2]
.sym 25241 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 25242 csrbank6_o0_w[2]
.sym 25243 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 25244 VexRiscv.CsrPlugin_mcycle[29]
.sym 25245 usb_inhandler_dtbs[2]
.sym 25246 VexRiscv.CsrPlugin_mcycle[62]
.sym 25247 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 25248 fifo_readable_SB_LUT4_I3_I1[2]
.sym 25249 array_muxed0[4]
.sym 25250 basesoc_update_value_re_SB_LUT4_I3_O
.sym 25251 $PACKER_VCC_NET
.sym 25252 $PACKER_VCC_NET
.sym 25253 array_muxed0[6]
.sym 25254 csrbank2_out_w[6]
.sym 25255 $PACKER_VCC_NET
.sym 25256 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25257 $PACKER_VCC_NET
.sym 25265 array_muxed1[0]
.sym 25266 array_muxed1[2]
.sym 25268 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 25269 csrbank4_dat0_w[2]
.sym 25270 csrbank4_raw0_w[1]
.sym 25273 csrbank4_raw0_w[2]
.sym 25275 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 25277 csrbank4_raw0_w[0]
.sym 25281 basesoc_value[0]
.sym 25285 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25287 sbled_g_SB_LUT4_I1_I3[2]
.sym 25288 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 25289 basesoc_eventmanager_status_w
.sym 25290 csrbank4_dat0_w[1]
.sym 25291 sbled_g_SB_LUT4_I3_I2[1]
.sym 25292 basesoc_reload_storage[0]
.sym 25294 sbled_g_SB_LUT4_I3_I2[3]
.sym 25295 array_muxed1[1]
.sym 25297 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 25298 sbled_g_SB_LUT4_I3_I2[3]
.sym 25299 csrbank4_raw0_w[1]
.sym 25300 csrbank4_dat0_w[1]
.sym 25303 sbled_g_SB_LUT4_I1_I3[2]
.sym 25304 array_muxed1[2]
.sym 25306 csrbank4_raw0_w[2]
.sym 25309 csrbank4_raw0_w[2]
.sym 25310 sbled_g_SB_LUT4_I3_I2[3]
.sym 25311 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 25312 csrbank4_dat0_w[2]
.sym 25315 basesoc_reload_storage[0]
.sym 25316 basesoc_eventmanager_status_w
.sym 25317 basesoc_value[0]
.sym 25322 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 25323 sbled_g_SB_LUT4_I3_I2[1]
.sym 25327 array_muxed1[0]
.sym 25328 csrbank4_raw0_w[0]
.sym 25329 sbled_g_SB_LUT4_I1_I3[2]
.sym 25333 array_muxed1[1]
.sym 25335 csrbank4_raw0_w[1]
.sym 25336 sbled_g_SB_LUT4_I1_I3[2]
.sym 25339 sbled_g_SB_LUT4_I3_I2[3]
.sym 25341 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25342 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 25344 clk12_$glb_clk
.sym 25345 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 25350 memdat_2[0]
.sym 25355 interface2_bank_bus_dat_r[1]
.sym 25358 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 25359 VexRiscv._zz_147_[28]
.sym 25360 csrbank4_raw0_w[0]
.sym 25362 basesoc_value[10]
.sym 25363 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 25364 interface0_bank_bus_dat_r[2]
.sym 25366 $PACKER_VCC_NET
.sym 25367 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 25368 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 25370 basesoc_en_storage
.sym 25371 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 25373 array_muxed0[1]
.sym 25375 basesoc_load_storage[26]
.sym 25376 addr_storage[9]
.sym 25377 csrbank2_out_w[2]
.sym 25378 basesoc_load_storage[3]
.sym 25380 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 25381 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 25387 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 25388 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 25389 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 25391 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25392 basesoc_eventmanager_storage_SB_LUT4_I3_O[1]
.sym 25394 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 25395 basesoc_load_storage[0]
.sym 25396 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25397 basesoc_eventmanager_pending_w
.sym 25398 array_muxed1[0]
.sym 25399 array_muxed1[0]
.sym 25400 basesoc_load_storage[8]
.sym 25402 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 25403 basesoc_eventmanager_storage_SB_LUT4_I3_O[0]
.sym 25404 basesoc_eventmanager_storage
.sym 25407 basesoc_en_storage
.sym 25409 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 25412 basesoc_reload_storage[8]
.sym 25413 basesoc_update_value_re
.sym 25415 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 25417 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 25420 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25421 basesoc_load_storage[0]
.sym 25422 basesoc_reload_storage[8]
.sym 25423 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 25426 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 25427 array_muxed1[0]
.sym 25428 basesoc_eventmanager_storage
.sym 25429 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 25432 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 25434 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 25438 basesoc_eventmanager_pending_w
.sym 25439 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 25440 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 25441 basesoc_load_storage[8]
.sym 25444 basesoc_en_storage
.sym 25445 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 25446 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25447 array_muxed1[0]
.sym 25450 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 25451 basesoc_en_storage
.sym 25452 basesoc_eventmanager_storage
.sym 25453 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25458 basesoc_eventmanager_storage_SB_LUT4_I3_O[0]
.sym 25459 basesoc_eventmanager_storage_SB_LUT4_I3_O[1]
.sym 25463 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 25464 basesoc_update_value_re
.sym 25467 clk12_$glb_clk
.sym 25468 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 25473 memdat_2[3]
.sym 25477 basesoc_value[11]
.sym 25480 basesoc_value[11]
.sym 25481 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25482 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 25483 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 25484 sbled_g_SB_LUT4_I3_I2[1]
.sym 25487 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 25488 interface5_bank_bus_dat_r[1]
.sym 25490 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 25491 basesoc_en_storage
.sym 25492 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 25493 array_muxed1[5]
.sym 25495 basesoc_value_SB_DFFSR_Q_13_D_SB_LUT4_O_I2[1]
.sym 25496 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 25498 array_muxed0[5]
.sym 25499 basesoc_load_storage[17]
.sym 25500 csrbank4_addr0_w[0]
.sym 25503 array_muxed0[8]
.sym 25504 basesoc_update_value_re_SB_LUT4_I3_O
.sym 25510 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25511 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 25512 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[2]
.sym 25513 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 25514 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 25515 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 25516 sbled_g_SB_LUT4_I3_I2[3]
.sym 25517 basesoc_load_storage[17]
.sym 25518 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 25520 array_muxed0[4]
.sym 25521 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 25523 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 25524 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 25525 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 25526 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 25527 basesoc_value_status[25]
.sym 25529 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25530 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 25531 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 25532 basesoc_load_storage[1]
.sym 25535 basesoc_load_storage[26]
.sym 25536 basesoc_load_storage[18]
.sym 25539 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 25540 basesoc_value_status[26]
.sym 25541 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_3_I3[2]
.sym 25543 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 25544 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 25546 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 25549 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 25551 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25552 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 25555 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 25556 basesoc_load_storage[18]
.sym 25557 basesoc_load_storage[26]
.sym 25558 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 25561 array_muxed0[4]
.sym 25562 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 25564 sbled_g_SB_LUT4_I3_I2[3]
.sym 25567 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 25568 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 25569 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 25570 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 25573 basesoc_value_status[26]
.sym 25574 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25576 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[2]
.sym 25579 basesoc_load_storage[1]
.sym 25581 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_3_I3[2]
.sym 25582 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 25585 basesoc_value_status[25]
.sym 25586 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25587 basesoc_load_storage[17]
.sym 25588 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 25590 clk12_$glb_clk
.sym 25591 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 25596 memdat_2[2]
.sym 25604 basesoc_wishbone_ack
.sym 25606 array_muxed0[4]
.sym 25608 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 25609 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25610 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 25611 basesoc_value[17]
.sym 25612 sbled_g_SB_LUT4_I3_I2[3]
.sym 25613 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25614 interface5_bank_bus_dat_r[5]
.sym 25615 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 25616 basesoc_value_status[31]
.sym 25617 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 25618 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 25619 $PACKER_GND_NET
.sym 25624 basesoc_value[17]
.sym 25625 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 25626 basesoc_value[26]
.sym 25627 basesoc_eventmanager_status_w
.sym 25633 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[1]
.sym 25634 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 25635 basesoc_value_status[29]
.sym 25636 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 25638 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 25639 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 25640 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25641 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 25642 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25643 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25644 basesoc_load_storage_SB_DFFESR_Q_9_E
.sym 25646 basesoc_load_storage[21]
.sym 25652 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 25653 array_muxed1[5]
.sym 25654 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 25656 basesoc_load_storage[27]
.sym 25657 array_muxed1[7]
.sym 25658 array_muxed1[3]
.sym 25660 basesoc_reload_storage[11]
.sym 25662 sbled_g_SB_LUT4_I3_I2[1]
.sym 25666 basesoc_value_status[29]
.sym 25667 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 25668 basesoc_load_storage[21]
.sym 25669 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25672 basesoc_load_storage[27]
.sym 25673 basesoc_reload_storage[11]
.sym 25674 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 25675 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25679 array_muxed1[7]
.sym 25684 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 25685 sbled_g_SB_LUT4_I3_I2[1]
.sym 25686 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 25692 array_muxed1[3]
.sym 25696 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 25697 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[1]
.sym 25698 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 25699 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 25704 array_muxed1[5]
.sym 25708 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 25710 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 25712 basesoc_load_storage_SB_DFFESR_Q_9_E
.sym 25713 clk12_$glb_clk
.sym 25714 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 25719 memdat_2[5]
.sym 25728 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 25729 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25730 basesoc_load_storage_SB_DFFESR_Q_9_E
.sym 25731 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 25732 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 25733 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 25734 basesoc_reload_storage[27]
.sym 25735 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 25736 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25738 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 25739 $PACKER_VCC_NET
.sym 25740 clk48$SB_IO_IN
.sym 25741 array_muxed1[0]
.sym 25742 basesoc_update_value_re_SB_LUT4_I3_O
.sym 25743 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 25744 array_muxed1[3]
.sym 25746 csrbank2_out_w[6]
.sym 25747 $PACKER_VCC_NET
.sym 25749 $PACKER_VCC_NET
.sym 25750 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 25756 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 25757 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_1_O[3]
.sym 25760 basesoc_load_storage[3]
.sym 25763 basesoc_value_status[11]
.sym 25764 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 25767 basesoc_update_value_re_SB_LUT4_I3_O
.sym 25769 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 25772 basesoc_value_status[27]
.sym 25773 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25774 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_1_O[2]
.sym 25775 basesoc_value[11]
.sym 25778 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 25779 basesoc_reload_storage[5]
.sym 25781 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 25783 basesoc_eventmanager_status_w
.sym 25784 basesoc_value[17]
.sym 25786 basesoc_value[26]
.sym 25787 basesoc_value[27]
.sym 25789 basesoc_value[27]
.sym 25795 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_1_O[3]
.sym 25796 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_1_O[2]
.sym 25797 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25798 basesoc_value_status[27]
.sym 25801 basesoc_load_storage[3]
.sym 25802 basesoc_value_status[11]
.sym 25803 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 25804 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 25809 basesoc_value[26]
.sym 25814 basesoc_value[17]
.sym 25820 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 25821 basesoc_reload_storage[5]
.sym 25822 basesoc_eventmanager_status_w
.sym 25825 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 25827 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 25831 basesoc_value[11]
.sym 25835 basesoc_update_value_re_SB_LUT4_I3_O
.sym 25836 clk12_$glb_clk
.sym 25837 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 25842 memdat_2[4]
.sym 25846 array_muxed1[4]
.sym 25848 basesoc_load_storage[31]
.sym 25849 array_muxed1[4]
.sym 25850 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 25851 $PACKER_VCC_NET
.sym 25852 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 25853 fifo_do_read_SB_LUT4_I2_1_O
.sym 25854 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[0]
.sym 25856 basesoc_value_SB_DFFSR_Q_14_D_SB_LUT4_O_I2[1]
.sym 25857 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[1]
.sym 25858 array_muxed1[4]
.sym 25860 $PACKER_VCC_NET
.sym 25862 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 25863 fifo_consume[4]
.sym 25864 fifo_consume[1]
.sym 25867 basesoc_en_storage
.sym 25868 csrbank2_out_w[7]
.sym 25869 csrbank2_out_w[2]
.sym 25870 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 25871 basesoc_load_storage[26]
.sym 25872 addr_storage[9]
.sym 25873 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 25880 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25881 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25882 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 25884 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25885 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 25886 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 25887 basesoc_value_status[15]
.sym 25888 basesoc_value_status[31]
.sym 25890 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 25891 basesoc_value[23]
.sym 25892 basesoc_value_status[23]
.sym 25893 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 25894 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[15]
.sym 25895 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 25896 basesoc_reload_storage[15]
.sym 25897 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 25898 basesoc_load_storage[23]
.sym 25900 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 25901 basesoc_load_storage[31]
.sym 25903 basesoc_value[15]
.sym 25906 basesoc_update_value_re_SB_LUT4_I3_O
.sym 25907 basesoc_load_storage[15]
.sym 25908 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25910 basesoc_eventmanager_status_w
.sym 25915 basesoc_value[15]
.sym 25918 basesoc_load_storage[23]
.sym 25919 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 25920 basesoc_load_storage[15]
.sym 25921 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 25924 basesoc_value_status[23]
.sym 25925 basesoc_reload_storage[15]
.sym 25926 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 25927 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 25930 basesoc_reload_storage[15]
.sym 25931 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[15]
.sym 25933 basesoc_eventmanager_status_w
.sym 25936 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 25937 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 25939 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 25944 basesoc_value[23]
.sym 25948 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25949 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 25950 basesoc_value_status[31]
.sym 25951 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 25954 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 25955 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 25956 basesoc_value_status[15]
.sym 25957 basesoc_load_storage[31]
.sym 25958 basesoc_update_value_re_SB_LUT4_I3_O
.sym 25959 clk12_$glb_clk
.sym 25960 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 25962 csrbank2_out_w[7]
.sym 25964 csrbank2_out_w[6]
.sym 25966 csrbank2_out_w[5]
.sym 25968 csrbank2_out_w[4]
.sym 25975 basesoc_value_SB_DFFSR_Q_12_D_SB_LUT4_O_I2[1]
.sym 25977 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[1]
.sym 25978 array_muxed1[5]
.sym 25979 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]
.sym 25980 array_muxed1[0]
.sym 25983 fifo_readable_SB_LUT4_I2_I3[2]
.sym 25984 basesoc_value[4]
.sym 25986 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 25988 basesoc_value[21]
.sym 25989 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 25991 basesoc_load_storage[20]
.sym 25992 basesoc_update_value_re_SB_LUT4_I3_O
.sym 25995 basesoc_load_storage[17]
.sym 26003 basesoc_reload_storage[21]
.sym 26005 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 26006 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[20]
.sym 26007 basesoc_reload_storage[20]
.sym 26008 basesoc_load_storage[31]
.sym 26009 basesoc_load_storage[20]
.sym 26010 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26011 basesoc_update_value_storage
.sym 26012 basesoc_value_status[21]
.sym 26013 array_muxed1[0]
.sym 26015 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 26016 basesoc_reload_storage[23]
.sym 26017 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[23]
.sym 26018 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[0]
.sym 26021 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 26024 basesoc_eventmanager_status_w
.sym 26025 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 26026 basesoc_value_SB_DFFSR_Q_11_D_SB_LUT4_O_I2[1]
.sym 26027 basesoc_en_storage
.sym 26028 basesoc_value_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 26032 basesoc_load_storage[23]
.sym 26033 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 26035 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[20]
.sym 26037 basesoc_eventmanager_status_w
.sym 26038 basesoc_reload_storage[20]
.sym 26041 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26042 array_muxed1[0]
.sym 26043 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 26044 basesoc_update_value_storage
.sym 26047 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[23]
.sym 26048 basesoc_reload_storage[23]
.sym 26049 basesoc_eventmanager_status_w
.sym 26053 basesoc_reload_storage[21]
.sym 26054 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 26055 basesoc_value_status[21]
.sym 26056 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 26059 basesoc_en_storage
.sym 26060 basesoc_load_storage[23]
.sym 26062 basesoc_value_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 26066 basesoc_load_storage[31]
.sym 26067 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 26068 basesoc_en_storage
.sym 26072 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 26073 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[0]
.sym 26077 basesoc_load_storage[20]
.sym 26078 basesoc_en_storage
.sym 26079 basesoc_value_SB_DFFSR_Q_11_D_SB_LUT4_O_I2[1]
.sym 26082 clk12_$glb_clk
.sym 26083 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 26085 csrbank2_out_w[3]
.sym 26087 csrbank2_out_w[2]
.sym 26089 csrbank2_out_w[1]
.sym 26091 csrbank2_out_w[0]
.sym 26092 csrbank2_in0_w[5]
.sym 26096 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 26097 $PACKER_VCC_NET
.sym 26100 $PACKER_VCC_NET
.sym 26102 csrbank2_in0_w[7]
.sym 26106 fifo_consume[3]
.sym 26108 basesoc_value_status[31]
.sym 26110 basesoc_eventmanager_status_w
.sym 26113 fifo_produce[0]
.sym 26114 basesoc_load_storage[27]
.sym 26119 basesoc_eventmanager_status_w
.sym 26125 basesoc_reload_storage[28]
.sym 26126 basesoc_eventmanager_status_w
.sym 26127 basesoc_reload_storage[23]
.sym 26129 basesoc_value[26]
.sym 26131 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 26133 basesoc_reload_storage[20]
.sym 26135 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 26137 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[28]
.sym 26138 basesoc_value[31]
.sym 26139 basesoc_value[28]
.sym 26140 basesoc_reload_storage[31]
.sym 26142 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 26143 basesoc_value[29]
.sym 26148 basesoc_value[21]
.sym 26151 basesoc_value[25]
.sym 26152 basesoc_update_value_re_SB_LUT4_I3_O
.sym 26159 basesoc_value[25]
.sym 26167 basesoc_value[29]
.sym 26171 basesoc_value[21]
.sym 26176 basesoc_eventmanager_status_w
.sym 26177 basesoc_reload_storage[28]
.sym 26178 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[28]
.sym 26182 basesoc_value[31]
.sym 26188 basesoc_value[28]
.sym 26189 basesoc_value[31]
.sym 26190 basesoc_value[25]
.sym 26191 basesoc_value[26]
.sym 26194 basesoc_reload_storage[31]
.sym 26195 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 26196 basesoc_reload_storage[23]
.sym 26197 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 26200 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 26201 basesoc_reload_storage[28]
.sym 26202 basesoc_reload_storage[20]
.sym 26203 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 26204 basesoc_update_value_re_SB_LUT4_I3_O
.sym 26205 clk12_$glb_clk
.sym 26206 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 26216 array_muxed1[3]
.sym 26217 array_muxed1[3]
.sym 26219 basesoc_reload_storage[20]
.sym 26220 fifo_produce[4]
.sym 26221 basesoc_reload_storage[23]
.sym 26224 fifo_produce[5]
.sym 26225 fifo_produce[1]
.sym 26227 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 26228 basesoc_value_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
.sym 26230 array_muxed1[1]
.sym 26233 array_muxed1[3]
.sym 26235 csrbank2_in0_w[3]
.sym 26240 $PACKER_VCC_NET
.sym 26259 basesoc_reload_storage_SB_DFFESR_Q_E
.sym 26260 basesoc_reload_storage[27]
.sym 26270 array_muxed1[3]
.sym 26271 array_muxed1[7]
.sym 26272 array_muxed1[4]
.sym 26275 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[27]
.sym 26279 basesoc_eventmanager_status_w
.sym 26282 array_muxed1[4]
.sym 26293 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[27]
.sym 26294 basesoc_reload_storage[27]
.sym 26295 basesoc_eventmanager_status_w
.sym 26305 array_muxed1[3]
.sym 26323 array_muxed1[7]
.sym 26327 basesoc_reload_storage_SB_DFFESR_Q_E
.sym 26328 clk12_$glb_clk
.sym 26329 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 26342 csrbank4_ctrl0_w[1]
.sym 26344 basesoc_load_storage[18]
.sym 26353 basesoc_load_storage[19]
.sym 26358 basesoc_load_storage[26]
.sym 26364 array_muxed1[2]
.sym 26373 basesoc_load_storage_SB_DFFESR_Q_E
.sym 26390 array_muxed1[2]
.sym 26391 array_muxed1[7]
.sym 26393 array_muxed1[3]
.sym 26394 array_muxed1[4]
.sym 26423 array_muxed1[3]
.sym 26429 array_muxed1[4]
.sym 26443 array_muxed1[2]
.sym 26447 array_muxed1[7]
.sym 26450 basesoc_load_storage_SB_DFFESR_Q_E
.sym 26451 clk12_$glb_clk
.sym 26452 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 26457 basesoc_load_storage[28]
.sym 26464 csrbank4_dat0_w[7]
.sym 26468 $PACKER_GND_NET
.sym 26527 VexRiscv.reset
.sym 26528 csrbank6_o0_w[1]
.sym 26530 csrbank6_oe0_w[1]
.sym 26534 $PACKER_VCC_NET
.sym 26538 VexRiscv.reset
.sym 26543 csrbank6_o0_w[1]
.sym 26544 csrbank6_oe0_w[1]
.sym 26550 $PACKER_VCC_NET
.sym 26553 VexRiscv.CsrPlugin_selfException_payload_badAddr[2]
.sym 26558 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[1]
.sym 26568 VexRiscv._zz_163_[5]
.sym 26569 csrbank6_i_w[1]
.sym 26576 array_muxed0[4]
.sym 26577 VexRiscv._zz_163_[1]
.sym 26579 clk48$SB_IO_IN
.sym 26580 array_muxed0[10]
.sym 26593 array_muxed0[9]
.sym 26594 array_muxed0[6]
.sym 26595 array_muxed0[1]
.sym 26601 array_muxed0[2]
.sym 26607 array_muxed0[8]
.sym 26608 array_muxed0[5]
.sym 26609 array_muxed0[3]
.sym 26611 $PACKER_VCC_NET
.sym 26613 array_muxed0[7]
.sym 26614 array_muxed0[10]
.sym 26617 array_muxed0[0]
.sym 26622 $PACKER_VCC_NET
.sym 26623 array_muxed0[4]
.sym 26625 csrbank6_i_w[0]
.sym 26627 csrbank6_i_w[3]
.sym 26629 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 26630 VexRiscv._zz_61_[6]
.sym 26631 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 26632 VexRiscv._zz_61_[10]
.sym 26633 VexRiscv.MmuPlugin_satp_ppn[1]
.sym 26634 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 26635 VexRiscv._zz_61_[14]
.sym 26636 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 26645 array_muxed0[0]
.sym 26646 array_muxed0[1]
.sym 26647 array_muxed0[10]
.sym 26648 array_muxed0[2]
.sym 26649 array_muxed0[3]
.sym 26650 array_muxed0[4]
.sym 26651 array_muxed0[5]
.sym 26652 array_muxed0[6]
.sym 26653 array_muxed0[7]
.sym 26654 array_muxed0[8]
.sym 26655 array_muxed0[9]
.sym 26656 clk12_$glb_clk
.sym 26657 $PACKER_VCC_NET
.sym 26658 $PACKER_VCC_NET
.sym 26671 array_muxed0[2]
.sym 26672 grant_SB_LUT4_I3_O[1]
.sym 26673 array_muxed1[5]
.sym 26674 VexRiscv._zz_61_[0]
.sym 26675 array_muxed0[1]
.sym 26676 array_muxed1[0]
.sym 26677 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 26678 VexRiscv._zz_61__SB_LUT4_O_30_I1[0]
.sym 26680 array_muxed0[5]
.sym 26681 memdat_2[25]
.sym 26682 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 26684 csrbank6_oe0_w[3]
.sym 26687 array_muxed0[7]
.sym 26691 array_muxed0[0]
.sym 26692 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 26693 $PACKER_VCC_NET
.sym 26697 $PACKER_VCC_NET
.sym 26700 array_muxed0[9]
.sym 26702 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 26704 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[0]
.sym 26705 VexRiscv._zz_162_[13]
.sym 26707 array_muxed0[8]
.sym 26708 VexRiscv._zz_61_[6]
.sym 26710 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 26711 array_muxed0[6]
.sym 26712 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 26713 csrbank6_o0_w[0]
.sym 26714 VexRiscv._zz_162_[9]
.sym 26715 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 26716 grant_SB_LUT4_I3_O[0]
.sym 26718 VexRiscv._zz_61_[15]
.sym 26719 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 26720 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 26721 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 26723 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 26724 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 26725 VexRiscv._zz_61_[6]
.sym 26729 array_muxed0[3]
.sym 26748 $PACKER_VCC_NET
.sym 26762 $PACKER_GND_NET
.sym 26767 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[2]
.sym 26768 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 26769 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[2]
.sym 26770 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 26771 VexRiscv._zz_61_[12]
.sym 26772 VexRiscv._zz_61_[7]
.sym 26773 VexRiscv.CsrPlugin_mcause_interrupt
.sym 26774 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 26795 $PACKER_GND_NET
.sym 26804 $PACKER_VCC_NET
.sym 26805 memdat_2[24]
.sym 26809 array_muxed0[8]
.sym 26810 VexRiscv._zz_61_[14]
.sym 26811 VexRiscv._zz_61_[4]
.sym 26812 VexRiscv._zz_61_[5]
.sym 26813 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[0]
.sym 26814 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 26815 VexRiscv._zz_61_[1]
.sym 26816 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[1]
.sym 26817 VexRiscv._zz_61_[5]
.sym 26818 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 26819 spram_dataout0[13]
.sym 26820 spram_dataout0[9]
.sym 26822 VexRiscv._zz_61_[12]
.sym 26823 VexRiscv._zz_61_[10]
.sym 26824 VexRiscv._zz_176_
.sym 26825 VexRiscv._zz_163_[4]
.sym 26826 VexRiscv.CsrPlugin_mcause_interrupt
.sym 26828 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 26829 VexRiscv._zz_163_[11]
.sym 26830 VexRiscv._zz_162_[5]
.sym 26831 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 26832 VexRiscv._zz_120_[13]
.sym 26838 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 26839 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26842 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 26843 VexRiscv._zz_61_[14]
.sym 26844 VexRiscv._zz_61_[9]
.sym 26847 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26848 VexRiscv._zz_61_[10]
.sym 26849 VexRiscv._zz_61_[13]
.sym 26852 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 26857 VexRiscv._zz_61_[12]
.sym 26859 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 26861 VexRiscv._zz_61_[15]
.sym 26863 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 26864 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 26866 $PACKER_VCC_NET
.sym 26867 VexRiscv._zz_61_[11]
.sym 26868 VexRiscv._zz_61_[8]
.sym 26869 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 26870 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 26871 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 26872 VexRiscv.decode_SRC_USE_SUB_LESS_SB_LUT4_O_I0[0]
.sym 26873 VexRiscv._zz_105_[21]
.sym 26874 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 26875 VexRiscv._zz_61_[11]
.sym 26876 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 26877 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26878 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26879 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26880 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26881 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26882 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26883 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26884 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26885 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 26886 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 26888 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 26889 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 26890 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 26896 clk12_$glb_clk
.sym 26897 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 26898 $PACKER_VCC_NET
.sym 26899 VexRiscv._zz_61_[10]
.sym 26900 VexRiscv._zz_61_[11]
.sym 26901 VexRiscv._zz_61_[12]
.sym 26902 VexRiscv._zz_61_[13]
.sym 26903 VexRiscv._zz_61_[14]
.sym 26904 VexRiscv._zz_61_[15]
.sym 26905 VexRiscv._zz_61_[8]
.sym 26906 VexRiscv._zz_61_[9]
.sym 26908 array_muxed0[10]
.sym 26910 clk48$SB_IO_IN
.sym 26911 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 26912 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 26913 VexRiscv._zz_162_[10]
.sym 26914 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 26915 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26916 grant_SB_LUT4_I3_O[1]
.sym 26917 VexRiscv._zz_61_[13]
.sym 26918 spram_wren2
.sym 26919 VexRiscv._zz_162_[12]
.sym 26920 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 26921 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 26922 grant_SB_LUT4_I3_O[0]
.sym 26923 VexRiscv._zz_61_[2]
.sym 26924 VexRiscv._zz_163_[9]
.sym 26925 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 26926 VexRiscv._zz_162_[12]
.sym 26927 $PACKER_VCC_NET
.sym 26928 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 26929 VexRiscv._zz_61_[7]
.sym 26930 VexRiscv._zz_162_[10]
.sym 26932 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 26933 VexRiscv._zz_61_[3]
.sym 26934 VexRiscv._zz_163_[12]
.sym 26939 VexRiscv._zz_61_[0]
.sym 26941 VexRiscv._zz_40_
.sym 26942 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 26944 VexRiscv._zz_61_[7]
.sym 26948 VexRiscv._zz_61_[2]
.sym 26952 $PACKER_VCC_NET
.sym 26955 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 26957 VexRiscv._zz_61_[6]
.sym 26958 VexRiscv._zz_61_[3]
.sym 26959 VexRiscv._zz_61_[4]
.sym 26960 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 26961 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 26963 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26965 VexRiscv._zz_61_[1]
.sym 26967 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 26969 VexRiscv._zz_61_[5]
.sym 26970 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26971 VexRiscv._zz_136_[2]
.sym 26972 VexRiscv._zz_136_[4]
.sym 26973 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 26974 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 26975 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 26976 VexRiscv._zz_136_[1]
.sym 26977 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 26978 VexRiscv._zz_215__SB_LUT4_O_I3[3]
.sym 26979 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26980 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26981 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26982 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26983 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26984 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26985 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26986 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 26987 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 26988 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 26990 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 26991 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 26992 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 26998 clk12_$glb_clk
.sym 26999 VexRiscv._zz_40_
.sym 27000 VexRiscv._zz_61_[0]
.sym 27001 VexRiscv._zz_61_[1]
.sym 27002 VexRiscv._zz_61_[2]
.sym 27003 VexRiscv._zz_61_[3]
.sym 27004 VexRiscv._zz_61_[4]
.sym 27005 VexRiscv._zz_61_[5]
.sym 27006 VexRiscv._zz_61_[6]
.sym 27007 VexRiscv._zz_61_[7]
.sym 27008 $PACKER_VCC_NET
.sym 27010 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 27011 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 27013 VexRiscv.CsrPlugin_minstret[0]
.sym 27014 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 27015 VexRiscv._zz_40_
.sym 27016 VexRiscv._zz_162_[15]
.sym 27017 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 27018 VexRiscv.CsrPlugin_selfException_valid
.sym 27019 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 27020 VexRiscv._zz_61_[9]
.sym 27021 VexRiscv._zz_163_[0]
.sym 27022 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[1]
.sym 27023 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 27024 VexRiscv._zz_163_[1]
.sym 27025 VexRiscv._zz_163_[11]
.sym 27026 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 27027 VexRiscv._zz_61_[6]
.sym 27028 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 27029 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27030 array_muxed0[9]
.sym 27033 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 27034 VexRiscv._zz_162_[13]
.sym 27035 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 27036 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27041 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 27042 VexRiscv._zz_61_[15]
.sym 27045 VexRiscv._zz_61_[14]
.sym 27046 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27048 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 27050 VexRiscv._zz_61_[8]
.sym 27052 VexRiscv._zz_61_[10]
.sym 27054 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 27055 VexRiscv._zz_61_[11]
.sym 27057 VexRiscv._zz_61_[12]
.sym 27059 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27061 $PACKER_VCC_NET
.sym 27062 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 27065 VexRiscv._zz_61_[9]
.sym 27068 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 27069 VexRiscv._zz_61_[13]
.sym 27071 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 27073 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[6]
.sym 27074 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 27075 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 27076 VexRiscv._zz_136_[12]
.sym 27077 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[5]
.sym 27078 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 27079 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 27080 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 27081 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27082 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27083 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27084 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27085 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27086 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27087 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27088 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27089 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 27090 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 27092 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 27093 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 27094 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 27100 clk12_$glb_clk
.sym 27101 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 27102 $PACKER_VCC_NET
.sym 27103 VexRiscv._zz_61_[10]
.sym 27104 VexRiscv._zz_61_[11]
.sym 27105 VexRiscv._zz_61_[12]
.sym 27106 VexRiscv._zz_61_[13]
.sym 27107 VexRiscv._zz_61_[14]
.sym 27108 VexRiscv._zz_61_[15]
.sym 27109 VexRiscv._zz_61_[8]
.sym 27110 VexRiscv._zz_61_[9]
.sym 27111 basesoc_cpu_ibus_adr[11]
.sym 27113 basesoc_cpu_ibus_adr[22]
.sym 27114 basesoc_cpu_ibus_adr[11]
.sym 27115 VexRiscv._zz_163_[15]
.sym 27117 VexRiscv._zz_163_[10]
.sym 27118 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 27119 VexRiscv._zz_163_[14]
.sym 27120 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 27121 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 27122 VexRiscv._zz_162_[4]
.sym 27124 VexRiscv._zz_162_[1]
.sym 27125 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 27126 VexRiscv._zz_61_[8]
.sym 27127 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 27128 VexRiscv._zz_162_[9]
.sym 27129 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 27130 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 27131 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27132 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 27133 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 27134 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27135 VexRiscv._zz_163_[7]
.sym 27136 VexRiscv._zz_163_[9]
.sym 27137 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 27138 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27146 VexRiscv._zz_61_[5]
.sym 27147 VexRiscv._zz_61_[4]
.sym 27148 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 27149 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 27152 VexRiscv._zz_61_[2]
.sym 27153 VexRiscv._zz_61_[1]
.sym 27154 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 27155 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 27156 $PACKER_VCC_NET
.sym 27159 VexRiscv._zz_61_[0]
.sym 27161 VexRiscv._zz_40_
.sym 27162 VexRiscv._zz_61_[3]
.sym 27164 VexRiscv._zz_61_[7]
.sym 27165 VexRiscv._zz_61_[6]
.sym 27167 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27171 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 27174 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27175 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 27176 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 27177 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 27178 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 27179 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[0]
.sym 27180 VexRiscv._zz_136_[14]
.sym 27181 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 27183 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27184 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27185 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27186 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27187 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27188 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27189 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27190 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 27191 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 27192 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 27194 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 27195 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 27196 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 27202 clk12_$glb_clk
.sym 27203 VexRiscv._zz_40_
.sym 27204 VexRiscv._zz_61_[0]
.sym 27205 VexRiscv._zz_61_[1]
.sym 27206 VexRiscv._zz_61_[2]
.sym 27207 VexRiscv._zz_61_[3]
.sym 27208 VexRiscv._zz_61_[4]
.sym 27209 VexRiscv._zz_61_[5]
.sym 27210 VexRiscv._zz_61_[6]
.sym 27211 VexRiscv._zz_61_[7]
.sym 27212 $PACKER_VCC_NET
.sym 27215 VexRiscv.IBusCachedPlugin_cache._zz_11_[22]
.sym 27217 VexRiscv._zz_163_[7]
.sym 27218 array_muxed1[1]
.sym 27219 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 27220 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 27221 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 27222 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 27223 VexRiscv._zz_163_[5]
.sym 27224 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 27225 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 27226 VexRiscv._zz_120_[14]
.sym 27227 VexRiscv._zz_163_[3]
.sym 27228 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 27229 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 27230 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 27231 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 27232 VexRiscv._zz_163_[4]
.sym 27234 VexRiscv.CsrPlugin_mcause_interrupt
.sym 27235 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 27236 VexRiscv._zz_163_[2]
.sym 27237 VexRiscv._zz_176_
.sym 27238 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27239 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 27240 basesoc_cpu_ibus_adr[5]
.sym 27248 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27249 $PACKER_VCC_NET
.sym 27251 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 27256 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 27260 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 27261 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27263 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27265 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 27266 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27268 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27269 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27270 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27272 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27273 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27276 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27277 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 27278 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 27279 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 27280 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 27282 VexRiscv._zz_22__SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 27283 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 27284 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 27293 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27294 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27296 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27297 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27298 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27299 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27300 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27301 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27302 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27304 clk12_$glb_clk
.sym 27305 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27306 $PACKER_VCC_NET
.sym 27307 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 27309 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 27311 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 27313 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 27315 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 27316 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 27318 VexRiscv.CsrPlugin_minstret[20]
.sym 27319 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 27320 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 27321 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 27322 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 27323 VexRiscv.CsrPlugin_mcycle[0]
.sym 27324 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 27325 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 27326 VexRiscv.CsrPlugin_mepc[8]
.sym 27327 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 27328 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 27329 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 27330 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 27331 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 27332 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27333 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 27334 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27335 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27336 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27337 basesoc_cpu_ibus_adr[6]
.sym 27339 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 27340 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27341 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 27342 basesoc_cpu_ibus_adr[3]
.sym 27349 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 27352 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27354 basesoc_cpu_ibus_adr[6]
.sym 27358 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 27362 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 27363 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27365 basesoc_cpu_ibus_adr[3]
.sym 27368 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27369 basesoc_cpu_ibus_adr[7]
.sym 27370 basesoc_cpu_ibus_adr[4]
.sym 27372 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 27373 basesoc_cpu_ibus_adr[8]
.sym 27374 VexRiscv._zz_150_
.sym 27376 $PACKER_VCC_NET
.sym 27378 basesoc_cpu_ibus_adr[5]
.sym 27379 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 27380 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 27381 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[0]
.sym 27382 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 27383 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 27384 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[15]
.sym 27385 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 27386 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 27395 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27396 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27398 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27399 basesoc_cpu_ibus_adr[3]
.sym 27400 basesoc_cpu_ibus_adr[4]
.sym 27401 basesoc_cpu_ibus_adr[5]
.sym 27402 basesoc_cpu_ibus_adr[6]
.sym 27403 basesoc_cpu_ibus_adr[7]
.sym 27404 basesoc_cpu_ibus_adr[8]
.sym 27406 clk12_$glb_clk
.sym 27407 VexRiscv._zz_150_
.sym 27408 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 27410 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 27412 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 27414 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 27416 $PACKER_VCC_NET
.sym 27417 VexRiscv._zz_163_[5]
.sym 27418 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27419 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27421 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 27422 VexRiscv._zz_163_[13]
.sym 27423 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 27424 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 27425 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 27428 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 27429 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 27430 addr_storage[9]
.sym 27431 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 27432 VexRiscv.execute_arbitration_isFiring
.sym 27433 array_muxed0[9]
.sym 27434 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27435 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27436 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 27437 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 27438 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[1]
.sym 27439 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 27440 array_muxed0[9]
.sym 27441 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 27443 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27444 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 27449 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27455 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 27458 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27460 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27462 $PACKER_VCC_NET
.sym 27464 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27467 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27469 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 27470 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27472 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27473 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27476 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27477 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27479 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27480 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27481 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 27482 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0[0]
.sym 27483 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27484 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27485 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27486 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27487 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 27488 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27497 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27498 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27500 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27501 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27502 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27503 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27504 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27505 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27506 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27508 clk12_$glb_clk
.sym 27509 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27510 $PACKER_VCC_NET
.sym 27511 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 27513 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27515 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27517 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 27520 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 27522 csrbank6_i_w[1]
.sym 27523 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 27524 VexRiscv.CsrPlugin_mepc[2]
.sym 27525 VexRiscv.CsrPlugin_mtval[3]
.sym 27526 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27527 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 27528 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 27529 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 27530 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27531 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 27532 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 27533 sbled_r_SB_LUT4_I1_O[0]
.sym 27534 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 27535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 27536 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 27537 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 27538 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27539 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 27540 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 27541 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[15]
.sym 27542 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27543 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 27544 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 27545 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 27546 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27557 basesoc_cpu_ibus_adr[7]
.sym 27558 basesoc_cpu_ibus_adr[4]
.sym 27560 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 27561 basesoc_cpu_ibus_adr[6]
.sym 27562 VexRiscv._zz_150_
.sym 27564 $PACKER_VCC_NET
.sym 27565 basesoc_cpu_ibus_adr[8]
.sym 27567 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 27569 basesoc_cpu_ibus_adr[3]
.sym 27572 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27576 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 27578 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27579 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27580 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27582 basesoc_cpu_ibus_adr[5]
.sym 27583 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0[0]
.sym 27584 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[12]
.sym 27585 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[1]
.sym 27586 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[10]
.sym 27587 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[0]
.sym 27588 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[9]
.sym 27589 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[3]
.sym 27590 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[3]
.sym 27599 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27600 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27602 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27603 basesoc_cpu_ibus_adr[3]
.sym 27604 basesoc_cpu_ibus_adr[4]
.sym 27605 basesoc_cpu_ibus_adr[5]
.sym 27606 basesoc_cpu_ibus_adr[6]
.sym 27607 basesoc_cpu_ibus_adr[7]
.sym 27608 basesoc_cpu_ibus_adr[8]
.sym 27610 clk12_$glb_clk
.sym 27611 VexRiscv._zz_150_
.sym 27612 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 27614 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 27616 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 27618 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 27620 $PACKER_VCC_NET
.sym 27625 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[7]
.sym 27626 basesoc_cpu_ibus_adr[7]
.sym 27627 basesoc_cpu_ibus_adr[8]
.sym 27628 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[2]
.sym 27629 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 27630 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 27631 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 27632 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 27633 basesoc_cpu_ibus_adr[7]
.sym 27634 basesoc_cpu_ibus_adr[4]
.sym 27635 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 27636 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 27637 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27638 VexRiscv.CsrPlugin_mcause_interrupt
.sym 27639 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 27641 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27642 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 27643 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27644 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 27645 VexRiscv._zz_176_
.sym 27646 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 27647 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27648 basesoc_cpu_ibus_adr[5]
.sym 27653 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 27655 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27657 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27658 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27660 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27662 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 27664 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27665 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27666 $PACKER_VCC_NET
.sym 27668 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 27671 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27676 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27680 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27682 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27683 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27685 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[1]
.sym 27686 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0[0]
.sym 27687 basesoc_soccontroller_bus_errors[1]
.sym 27688 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27689 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0[1]
.sym 27690 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27691 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27692 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27701 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27702 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27704 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27705 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27706 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27707 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27708 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27709 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27710 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27712 clk12_$glb_clk
.sym 27713 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27714 $PACKER_VCC_NET
.sym 27715 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 27717 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 27719 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27721 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 27723 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27725 array_muxed0[10]
.sym 27726 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27727 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 27728 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 27729 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 27730 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 27731 csrbank4_dat0_w[3]
.sym 27732 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 27733 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 27734 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 27735 basesoc_cpu_ibus_adr[12]
.sym 27736 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 27737 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 27738 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[3]
.sym 27739 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 27740 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27741 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 27742 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 27743 basesoc_cpu_ibus_adr[3]
.sym 27744 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27745 VexRiscv.IBusCachedPlugin_cache._zz_11_[24]
.sym 27746 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27747 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27748 basesoc_cpu_ibus_adr[6]
.sym 27749 basesoc_cpu_ibus_adr[3]
.sym 27750 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 27755 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27758 basesoc_cpu_ibus_adr[6]
.sym 27759 basesoc_cpu_ibus_adr[5]
.sym 27768 basesoc_cpu_ibus_adr[3]
.sym 27770 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27772 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27773 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 27775 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27776 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27779 basesoc_cpu_ibus_adr[4]
.sym 27780 basesoc_cpu_ibus_adr[7]
.sym 27781 basesoc_cpu_ibus_adr[8]
.sym 27782 VexRiscv._zz_150_
.sym 27784 $PACKER_VCC_NET
.sym 27786 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27787 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 27788 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 27789 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 27790 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 27791 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0[0]
.sym 27792 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 27793 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[13]
.sym 27794 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 27803 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27804 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27806 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27807 basesoc_cpu_ibus_adr[3]
.sym 27808 basesoc_cpu_ibus_adr[4]
.sym 27809 basesoc_cpu_ibus_adr[5]
.sym 27810 basesoc_cpu_ibus_adr[6]
.sym 27811 basesoc_cpu_ibus_adr[7]
.sym 27812 basesoc_cpu_ibus_adr[8]
.sym 27814 clk12_$glb_clk
.sym 27815 VexRiscv._zz_150_
.sym 27816 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27818 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 27820 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 27822 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 27824 $PACKER_VCC_NET
.sym 27825 VexRiscv._zz_163_[1]
.sym 27826 array_muxed0[4]
.sym 27827 array_muxed0[4]
.sym 27829 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 27830 basesoc_en_storage
.sym 27831 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27832 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27834 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27835 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 27836 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 27837 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 27838 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 27839 VexRiscv.CsrPlugin_mepc[4]
.sym 27840 sbled_g_SB_LUT4_I3_O[1]
.sym 27841 basesoc_cpu_ibus_adr[10]
.sym 27842 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27843 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27844 VexRiscv.IBusCachedPlugin_cache._zz_11_[26]
.sym 27845 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 27846 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[13]
.sym 27848 VexRiscv.IBusCachedPlugin_cache._zz_11_[3]
.sym 27849 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 27850 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 27851 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27852 array_muxed0[9]
.sym 27857 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27863 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27864 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27866 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27868 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27870 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27871 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27875 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27876 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27877 $PACKER_VCC_NET
.sym 27881 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27882 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27886 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27887 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27888 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27889 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 27890 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 27891 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 27892 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 27893 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 27894 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[1]
.sym 27895 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[0]
.sym 27896 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 27905 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 27906 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 27908 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 27909 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 27910 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27911 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 27912 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 27913 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 27914 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 27916 clk12_$glb_clk
.sym 27917 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27918 $PACKER_VCC_NET
.sym 27919 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27921 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 27923 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 27925 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 27927 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 27928 basesoc_cpu_ibus_adr[15]
.sym 27929 basesoc_cpu_ibus_adr[15]
.sym 27931 basesoc_cpu_ibus_adr[13]
.sym 27932 VexRiscv._zz_91__SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 27933 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 27934 VexRiscv._zz_24_[1]
.sym 27936 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 27937 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 27938 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 27939 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 27940 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 27941 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 27944 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 27945 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 27946 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 27947 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 27949 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 27950 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 27951 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 27952 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 27953 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 27954 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 27959 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 27961 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 27963 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 27965 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 27968 basesoc_cpu_ibus_adr[7]
.sym 27969 basesoc_cpu_ibus_adr[8]
.sym 27970 VexRiscv._zz_150_
.sym 27971 basesoc_cpu_ibus_adr[4]
.sym 27972 $PACKER_VCC_NET
.sym 27973 basesoc_cpu_ibus_adr[6]
.sym 27975 basesoc_cpu_ibus_adr[3]
.sym 27976 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 27977 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 27980 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 27984 basesoc_cpu_ibus_adr[5]
.sym 27991 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 27992 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 27993 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 27994 VexRiscv.CsrPlugin_mie_MTIE
.sym 27995 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 27996 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 27997 VexRiscv.CsrPlugin_mie_MSIE
.sym 27998 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 28007 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 28008 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 28010 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 28011 basesoc_cpu_ibus_adr[3]
.sym 28012 basesoc_cpu_ibus_adr[4]
.sym 28013 basesoc_cpu_ibus_adr[5]
.sym 28014 basesoc_cpu_ibus_adr[6]
.sym 28015 basesoc_cpu_ibus_adr[7]
.sym 28016 basesoc_cpu_ibus_adr[8]
.sym 28018 clk12_$glb_clk
.sym 28019 VexRiscv._zz_150_
.sym 28020 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 28022 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 28024 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 28026 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 28028 $PACKER_VCC_NET
.sym 28029 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 28033 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 28034 VexRiscv.CsrPlugin_hadException
.sym 28035 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 28036 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 28037 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 28038 VexRiscv._zz_150_
.sym 28039 basesoc_cpu_ibus_adr[4]
.sym 28040 basesoc_cpu_ibus_adr[19]
.sym 28041 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 28042 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28043 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 28044 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 28045 VexRiscv._zz_176_
.sym 28046 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 28047 VexRiscv.CsrPlugin_mcause_interrupt
.sym 28048 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 28049 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28050 basesoc_cpu_ibus_adr[5]
.sym 28051 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28052 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28053 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28054 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 28055 basesoc_cpu_ibus_adr[14]
.sym 28056 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28064 basesoc_cpu_ibus_adr[18]
.sym 28065 $PACKER_VCC_NET
.sym 28069 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28070 basesoc_cpu_ibus_adr[21]
.sym 28074 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28075 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28076 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28077 basesoc_cpu_ibus_adr[17]
.sym 28078 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28079 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28080 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28082 basesoc_cpu_ibus_adr[22]
.sym 28083 basesoc_cpu_ibus_adr[19]
.sym 28084 basesoc_cpu_ibus_adr[16]
.sym 28088 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28090 basesoc_cpu_ibus_adr[15]
.sym 28091 basesoc_cpu_ibus_adr[20]
.sym 28092 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28093 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 28094 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 28095 VexRiscv._zz_253__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28096 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28097 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 28098 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[3]
.sym 28099 VexRiscv.CsrPlugin_mstatus_MPP_SB_DFFSS_Q_1_D_SB_LUT4_O_I0[0]
.sym 28100 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 28101 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28102 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28103 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28104 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28105 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28106 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28107 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28108 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28109 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28110 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28112 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28113 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28114 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28115 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28120 clk12_$glb_clk
.sym 28121 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28122 $PACKER_VCC_NET
.sym 28123 basesoc_cpu_ibus_adr[17]
.sym 28124 basesoc_cpu_ibus_adr[18]
.sym 28125 basesoc_cpu_ibus_adr[19]
.sym 28126 basesoc_cpu_ibus_adr[20]
.sym 28127 basesoc_cpu_ibus_adr[21]
.sym 28128 basesoc_cpu_ibus_adr[22]
.sym 28129 basesoc_cpu_ibus_adr[15]
.sym 28130 basesoc_cpu_ibus_adr[16]
.sym 28132 basesoc_cpu_ibus_adr[21]
.sym 28134 clk48$SB_IO_IN
.sym 28135 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 28136 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 28137 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 28138 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 28139 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 28140 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 28141 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 28142 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 28143 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 28144 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 28145 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 28147 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[2]
.sym 28149 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 28150 basesoc_cpu_ibus_adr[16]
.sym 28151 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_error
.sym 28152 csrbank4_ctrl0_w[5]
.sym 28153 basesoc_cpu_ibus_adr[3]
.sym 28154 VexRiscv.CsrPlugin_minstret[53]
.sym 28155 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 28156 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28157 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[2]
.sym 28163 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28165 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28166 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28167 basesoc_cpu_ibus_adr[13]
.sym 28176 basesoc_cpu_ibus_adr[11]
.sym 28177 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28182 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28183 $PACKER_VCC_NET
.sym 28185 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28186 basesoc_cpu_ibus_adr[12]
.sym 28188 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28189 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28190 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28191 basesoc_cpu_ibus_adr[10]
.sym 28192 basesoc_cpu_ibus_adr[9]
.sym 28193 basesoc_cpu_ibus_adr[14]
.sym 28194 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28195 touch_touch1_i_SB_LUT4_I3_O[2]
.sym 28196 touch_touch2_i_SB_LUT4_I1_O[2]
.sym 28197 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28198 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28199 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 28200 VexRiscv._zz_147_[31]
.sym 28201 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 28202 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 28203 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28204 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28205 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28206 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28207 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28208 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28209 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28210 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28211 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28212 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28214 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28215 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28216 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28217 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28222 clk12_$glb_clk
.sym 28223 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28224 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28226 basesoc_cpu_ibus_adr[9]
.sym 28227 basesoc_cpu_ibus_adr[10]
.sym 28228 basesoc_cpu_ibus_adr[11]
.sym 28229 basesoc_cpu_ibus_adr[12]
.sym 28230 basesoc_cpu_ibus_adr[13]
.sym 28231 basesoc_cpu_ibus_adr[14]
.sym 28232 $PACKER_VCC_NET
.sym 28233 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 28234 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 28237 array_muxed0[1]
.sym 28238 basesoc_cpu_ibus_adr[18]
.sym 28240 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 28241 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 28242 basesoc_load_storage[3]
.sym 28243 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 28244 basesoc_cpu_ibus_adr[29]
.sym 28245 basesoc_soccontroller_bus_errors[25]
.sym 28246 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 28247 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 28248 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 28249 array_muxed0[3]
.sym 28250 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 28251 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28252 VexRiscv.MmuPlugin_satp_mode
.sym 28253 array_muxed0[2]
.sym 28255 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28256 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 28257 basesoc_cpu_ibus_adr[10]
.sym 28259 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28260 array_muxed0[9]
.sym 28267 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28268 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28276 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28278 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28279 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28280 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28282 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28283 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28284 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28285 $PACKER_VCC_NET
.sym 28297 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 28298 VexRiscv._zz_253__SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 28299 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[3]
.sym 28300 VexRiscv.CsrPlugin_mepc[7]
.sym 28301 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[0]
.sym 28302 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 28303 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 28304 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 28305 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28306 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28307 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28308 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28309 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28310 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28311 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28312 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28313 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 28314 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 28316 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 28317 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 28318 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 28319 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 28324 clk12_$glb_clk
.sym 28325 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 28326 $PACKER_VCC_NET
.sym 28336 basesoc_cpu_ibus_adr[22]
.sym 28339 csrbank6_i_w[1]
.sym 28340 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 28341 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 28342 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 28344 interface0_bank_bus_dat_r[7]
.sym 28345 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 28346 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 28347 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 28348 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 28349 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 28350 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 28351 csrbank6_o0_w[3]
.sym 28352 basesoc_cpu_ibus_adr[27]
.sym 28353 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 28354 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 28355 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 28356 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28357 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 28358 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 28359 memdat_2[6]
.sym 28360 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 28361 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28362 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 28367 basesoc_cpu_ibus_adr[27]
.sym 28368 basesoc_cpu_ibus_adr[24]
.sym 28369 basesoc_cpu_ibus_adr[23]
.sym 28370 basesoc_cpu_ibus_adr[28]
.sym 28376 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28377 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28378 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28379 basesoc_cpu_ibus_adr[26]
.sym 28380 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28382 basesoc_cpu_ibus_adr[25]
.sym 28388 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28389 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28391 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28392 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28393 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28394 basesoc_cpu_ibus_adr[29]
.sym 28396 $PACKER_VCC_NET
.sym 28399 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28400 VexRiscv._zz_147_[17]
.sym 28401 touch_touch4_o_SB_LUT4_I0_O[2]
.sym 28402 VexRiscv._zz_147_[21]
.sym 28403 VexRiscv._zz_147_[18]
.sym 28404 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 28405 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 28406 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 28407 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28408 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28409 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28410 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28411 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28412 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28413 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28414 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28415 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[0]
.sym 28416 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[1]
.sym 28418 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[2]
.sym 28419 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[3]
.sym 28420 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[4]
.sym 28421 VexRiscv.IBusCachedPlugin_cache.lineLoader_write_tag_0_payload_address[5]
.sym 28426 clk12_$glb_clk
.sym 28427 VexRiscv.IBusCachedPlugin_cache._zz_2_
.sym 28428 basesoc_cpu_ibus_adr[23]
.sym 28429 basesoc_cpu_ibus_adr[24]
.sym 28430 basesoc_cpu_ibus_adr[25]
.sym 28431 basesoc_cpu_ibus_adr[26]
.sym 28432 basesoc_cpu_ibus_adr[27]
.sym 28433 basesoc_cpu_ibus_adr[28]
.sym 28434 basesoc_cpu_ibus_adr[29]
.sym 28436 $PACKER_VCC_NET
.sym 28437 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 28441 VexRiscv.CsrPlugin_mepc[31]
.sym 28442 VexRiscv.CsrPlugin_mepc[31]
.sym 28443 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28444 VexRiscv.CsrPlugin_hadException
.sym 28446 interface0_bank_bus_dat_r[4]
.sym 28447 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 28448 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 28449 VexRiscv.CsrPlugin_minstret[21]
.sym 28450 VexRiscv.CsrPlugin_mepc[16]
.sym 28451 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 28452 basesoc_en_storage
.sym 28453 VexRiscv.CsrPlugin_mcycle[21]
.sym 28454 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 28455 VexRiscv.CsrPlugin_mepc[7]
.sym 28456 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 28457 csrbank6_oe0_w[3]
.sym 28458 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 28459 VexRiscv._zz_176_
.sym 28460 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 28461 array_muxed0[0]
.sym 28462 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 28463 csrbank2_out_w[5]
.sym 28464 fifo_readable_SB_LUT4_I3_I1[2]
.sym 28471 array_muxed0[5]
.sym 28473 $PACKER_VCC_NET
.sym 28475 array_muxed0[7]
.sym 28476 array_muxed0[6]
.sym 28478 array_muxed0[3]
.sym 28479 array_muxed0[8]
.sym 28480 $PACKER_VCC_NET
.sym 28482 array_muxed0[1]
.sym 28483 array_muxed0[10]
.sym 28486 array_muxed0[0]
.sym 28487 array_muxed0[9]
.sym 28493 array_muxed0[2]
.sym 28495 array_muxed0[4]
.sym 28501 usb_inhandler_dtbs[2]
.sym 28503 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 28504 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 28506 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 28507 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 28508 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 28517 array_muxed0[0]
.sym 28518 array_muxed0[1]
.sym 28519 array_muxed0[10]
.sym 28520 array_muxed0[2]
.sym 28521 array_muxed0[3]
.sym 28522 array_muxed0[4]
.sym 28523 array_muxed0[5]
.sym 28524 array_muxed0[6]
.sym 28525 array_muxed0[7]
.sym 28526 array_muxed0[8]
.sym 28527 array_muxed0[9]
.sym 28528 clk12_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28539 VexRiscv.CsrPlugin_minstret[20]
.sym 28543 csrbank2_out_w[6]
.sym 28544 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 28545 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 28546 csrbank4_dat0_w[4]
.sym 28548 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 28549 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 28550 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 28551 array_muxed0[10]
.sym 28552 array_muxed0[6]
.sym 28553 memdat_2[7]
.sym 28555 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 28556 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 28557 interface0_bank_bus_dat_r[6]
.sym 28558 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 28559 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 28560 VexRiscv._zz_147_[27]
.sym 28561 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 28563 memdat_2[0]
.sym 28564 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28565 csrbank2_in0_w[4]
.sym 28584 $PACKER_VCC_NET
.sym 28589 $PACKER_GND_NET
.sym 28604 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 28607 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 28608 VexRiscv._zz_147_[29]
.sym 28609 sbled_r_SB_LUT4_I1_O[1]
.sym 28631 $PACKER_GND_NET
.sym 28640 $PACKER_VCC_NET
.sym 28641 VexRiscv.CsrPlugin_mepc[29]
.sym 28642 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 28645 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 28646 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 28648 csrbank2_out_w[2]
.sym 28649 VexRiscv.CsrPlugin_minstret[29]
.sym 28650 array_muxed1[7]
.sym 28651 basesoc_load_storage[26]
.sym 28652 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 28653 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 28655 VexRiscv.CsrPlugin_minstret[59]
.sym 28656 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 28657 array_muxed0[3]
.sym 28658 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 28659 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28660 fifo_readable_SB_LUT4_I3_I1[2]
.sym 28661 array_muxed0[7]
.sym 28662 basesoc_value[19]
.sym 28663 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 28664 array_muxed0[9]
.sym 28665 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E
.sym 28666 array_muxed0[2]
.sym 28668 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 28673 array_muxed0[1]
.sym 28675 array_muxed0[5]
.sym 28676 array_muxed0[2]
.sym 28679 array_muxed0[9]
.sym 28682 array_muxed0[3]
.sym 28684 $PACKER_VCC_NET
.sym 28685 array_muxed0[8]
.sym 28686 array_muxed0[7]
.sym 28690 array_muxed0[0]
.sym 28693 $PACKER_VCC_NET
.sym 28694 array_muxed0[10]
.sym 28696 array_muxed0[6]
.sym 28703 array_muxed0[4]
.sym 28705 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 28706 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 28707 basesoc_eventmanager_pending_w
.sym 28708 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 28709 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28710 basesoc_zero_old_trigger
.sym 28711 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 28712 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 28721 array_muxed0[0]
.sym 28722 array_muxed0[1]
.sym 28723 array_muxed0[10]
.sym 28724 array_muxed0[2]
.sym 28725 array_muxed0[3]
.sym 28726 array_muxed0[4]
.sym 28727 array_muxed0[5]
.sym 28728 array_muxed0[6]
.sym 28729 array_muxed0[7]
.sym 28730 array_muxed0[8]
.sym 28731 array_muxed0[9]
.sym 28732 clk12_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28743 interface7_bank_bus_dat_r[2]
.sym 28747 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28748 array_muxed1[5]
.sym 28749 array_muxed0[5]
.sym 28750 VexRiscv.CsrPlugin_minstret[51]
.sym 28751 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 28752 basesoc_value_SB_DFFSR_Q_13_D_SB_LUT4_O_I2[1]
.sym 28753 array_muxed0[8]
.sym 28754 array_muxed0[8]
.sym 28755 csrbank4_addr0_w[0]
.sym 28756 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 28757 array_muxed0[1]
.sym 28758 array_muxed0[1]
.sym 28759 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 28760 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28761 sbled_g_SB_LUT4_I3_I2[3]
.sym 28763 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 28764 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 28765 fifo_readable_SB_LUT4_I3_I1[2]
.sym 28766 interface8_bank_bus_dat_r[2]
.sym 28767 memdat_2[2]
.sym 28768 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 28770 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 28777 $PACKER_GND_NET
.sym 28779 $PACKER_VCC_NET
.sym 28807 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 28808 fifo_readable_SB_LUT4_I3_I1[2]
.sym 28809 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 28810 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 28811 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 28812 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28813 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 28814 sbled_g_SB_LUT4_I3_I2[3]
.sym 28835 $PACKER_GND_NET
.sym 28844 $PACKER_VCC_NET
.sym 28849 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 28850 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 28851 basesoc_eventmanager_status_w
.sym 28852 basesoc_value[26]
.sym 28853 $PACKER_GND_NET
.sym 28854 basesoc_wishbone_ack
.sym 28856 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 28857 sbled_g_SB_LUT4_I3_I2[1]
.sym 28859 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 28860 basesoc_eventmanager_pending_w
.sym 28861 fifo_level0[4]
.sym 28862 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 28863 csrbank2_out_w[5]
.sym 28864 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 28865 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28866 array_muxed0[0]
.sym 28867 basesoc_zero_old_trigger_SB_LUT4_I1_I2[2]
.sym 28868 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 28869 memdat_2[5]
.sym 28870 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 28872 fifo_readable_SB_LUT4_I3_I1[2]
.sym 28878 array_muxed0[10]
.sym 28880 array_muxed0[4]
.sym 28881 $PACKER_VCC_NET
.sym 28886 array_muxed0[3]
.sym 28887 array_muxed0[6]
.sym 28888 $PACKER_VCC_NET
.sym 28889 array_muxed0[0]
.sym 28890 array_muxed0[7]
.sym 28891 array_muxed0[2]
.sym 28892 array_muxed0[1]
.sym 28896 array_muxed0[8]
.sym 28897 array_muxed0[5]
.sym 28904 array_muxed0[9]
.sym 28909 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[2]
.sym 28910 basesoc_zero_old_trigger_SB_LUT4_I1_I2[2]
.sym 28911 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 28912 interface8_bank_bus_dat_r[2]
.sym 28913 interface8_bank_bus_dat_r[6]
.sym 28914 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 28915 interface8_bank_bus_dat_r[1]
.sym 28916 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 28925 array_muxed0[0]
.sym 28926 array_muxed0[1]
.sym 28927 array_muxed0[10]
.sym 28928 array_muxed0[2]
.sym 28929 array_muxed0[3]
.sym 28930 array_muxed0[4]
.sym 28931 array_muxed0[5]
.sym 28932 array_muxed0[6]
.sym 28933 array_muxed0[7]
.sym 28934 array_muxed0[8]
.sym 28935 array_muxed0[9]
.sym 28936 clk12_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28948 array_muxed0[10]
.sym 28949 array_muxed0[10]
.sym 28951 array_muxed0[1]
.sym 28952 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 28953 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 28954 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 28955 array_muxed0[6]
.sym 28956 array_muxed1[0]
.sym 28957 array_muxed1[3]
.sym 28958 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 28959 array_muxed0[2]
.sym 28960 fifo_readable_SB_LUT4_I3_I1[2]
.sym 28961 array_muxed0[2]
.sym 28962 array_muxed1[3]
.sym 28963 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 28965 array_muxed0[3]
.sym 28966 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 28967 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 28971 fifo_level0[0]
.sym 28972 csrbank2_in0_w[4]
.sym 28973 interface0_bank_bus_dat_r[6]
.sym 28997 $PACKER_GND_NET
.sym 28999 $PACKER_VCC_NET
.sym 29012 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 29013 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 29014 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 29015 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 29016 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 29017 fifo_do_read_SB_LUT4_O_I1[3]
.sym 29018 fifo_level0[5]
.sym 29039 $PACKER_GND_NET
.sym 29048 $PACKER_VCC_NET
.sym 29049 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 29050 array_muxed0[4]
.sym 29051 array_muxed0[4]
.sym 29053 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29054 basesoc_en_storage
.sym 29055 array_muxed1[0]
.sym 29056 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 29057 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 29058 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 29059 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 29060 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 29061 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 29062 csrbank2_out_w[7]
.sym 29063 array_muxed0[11]
.sym 29064 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 29065 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 29066 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 29067 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 29068 fifo_readable_SB_LUT4_I3_I1[2]
.sym 29069 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 29070 basesoc_value[19]
.sym 29071 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 29074 array_muxed0[9]
.sym 29075 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 29081 array_muxed0[1]
.sym 29084 array_muxed0[8]
.sym 29085 array_muxed0[5]
.sym 29086 array_muxed0[2]
.sym 29088 array_muxed0[6]
.sym 29092 array_muxed0[7]
.sym 29093 array_muxed0[0]
.sym 29094 $PACKER_VCC_NET
.sym 29097 array_muxed0[9]
.sym 29102 array_muxed0[10]
.sym 29103 array_muxed0[3]
.sym 29108 $PACKER_VCC_NET
.sym 29111 array_muxed0[4]
.sym 29113 fifo_readable_SB_LUT4_I2_I3[2]
.sym 29114 basesoc_value_SB_DFFSR_Q_12_D_SB_LUT4_O_I2[1]
.sym 29115 csrbank2_in0_w[1]
.sym 29117 csrbank2_in0_w[4]
.sym 29118 csrbank2_in0_w[0]
.sym 29119 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]
.sym 29129 array_muxed0[0]
.sym 29130 array_muxed0[1]
.sym 29131 array_muxed0[10]
.sym 29132 array_muxed0[2]
.sym 29133 array_muxed0[3]
.sym 29134 array_muxed0[4]
.sym 29135 array_muxed0[5]
.sym 29136 array_muxed0[6]
.sym 29137 array_muxed0[7]
.sym 29138 array_muxed0[8]
.sym 29139 array_muxed0[9]
.sym 29140 clk12_$glb_clk
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29156 fifo_do_read_SB_LUT4_O_I1[3]
.sym 29157 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 29158 array_muxed0[7]
.sym 29159 basesoc_value[21]
.sym 29160 fifo_level0[5]
.sym 29162 array_muxed0[2]
.sym 29164 array_muxed0[6]
.sym 29165 array_muxed0[1]
.sym 29167 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 29168 basesoc_reload_storage[19]
.sym 29169 fifo_readable_SB_LUT4_I3_I1[2]
.sym 29171 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 29174 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 29175 fifo_consume[2]
.sym 29176 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 29177 csrbank2_out_w[1]
.sym 29185 $PACKER_GND_NET
.sym 29187 $PACKER_VCC_NET
.sym 29215 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 29216 basesoc_reload_storage_SB_DFFESR_Q_31_E
.sym 29219 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 29220 fifo_produce[3]
.sym 29222 basesoc_value_SB_DFFSR_Q_10_D_SB_LUT4_O_I2[1]
.sym 29243 $PACKER_GND_NET
.sym 29252 $PACKER_VCC_NET
.sym 29257 basesoc_load_storage[27]
.sym 29258 basesoc_eventmanager_status_w
.sym 29260 basesoc_value[27]
.sym 29261 array_muxed1[1]
.sym 29263 fifo_produce[0]
.sym 29265 addr_storage_SB_DFFESR_Q_E
.sym 29266 basesoc_value[17]
.sym 29267 memdat_2[4]
.sym 29268 basesoc_value[17]
.sym 29269 csrbank2_in0_w[1]
.sym 29271 csrbank2_out_w[5]
.sym 29273 array_muxed1[4]
.sym 29276 csrbank2_out_w[3]
.sym 29278 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 29280 basesoc_reload_storage_SB_DFFESR_Q_31_E
.sym 29289 $PACKER_VCC_NET
.sym 29290 fifo_consume[4]
.sym 29291 fifo_consume[1]
.sym 29294 csrbank2_in0_w[7]
.sym 29296 csrbank2_in0_w[5]
.sym 29298 fifo_consume[3]
.sym 29300 csrbank2_in0_w[6]
.sym 29303 fifo_do_read
.sym 29304 fifo_consume[0]
.sym 29313 fifo_consume[2]
.sym 29314 csrbank2_in0_w[4]
.sym 29316 fifo_consume[5]
.sym 29317 basesoc_reload_storage[19]
.sym 29318 basesoc_reload_storage[23]
.sym 29321 basesoc_reload_storage[20]
.sym 29324 basesoc_reload_storage[21]
.sym 29333 fifo_consume[0]
.sym 29334 fifo_consume[1]
.sym 29336 fifo_consume[2]
.sym 29337 fifo_consume[3]
.sym 29338 fifo_consume[4]
.sym 29339 fifo_consume[5]
.sym 29344 clk12_$glb_clk
.sym 29345 fifo_do_read
.sym 29346 $PACKER_VCC_NET
.sym 29347 csrbank2_in0_w[5]
.sym 29349 csrbank2_in0_w[6]
.sym 29351 csrbank2_in0_w[7]
.sym 29353 csrbank2_in0_w[4]
.sym 29355 clk48$SB_IO_IN
.sym 29359 clk48$SB_IO_IN
.sym 29362 csrbank2_in0_w[3]
.sym 29364 basesoc_value_SB_DFFSR_Q_10_D_SB_LUT4_O_I2[1]
.sym 29365 $PACKER_VCC_NET
.sym 29366 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 29367 $PACKER_VCC_NET
.sym 29368 csrbank2_in0_w[6]
.sym 29369 $PACKER_VCC_NET
.sym 29370 array_muxed1[3]
.sym 29373 fifo_produce[2]
.sym 29376 csrbank2_in0_w[0]
.sym 29377 basesoc_eventmanager_status_w
.sym 29380 csrbank2_in0_w[4]
.sym 29390 fifo_produce[2]
.sym 29391 csrbank2_in0_w[0]
.sym 29393 fifo_produce[5]
.sym 29396 fifo_produce[1]
.sym 29398 csrbank2_in0_w[2]
.sym 29399 fifo_produce[4]
.sym 29400 fifo_produce[3]
.sym 29403 csrbank2_in0_w[3]
.sym 29405 fifo_wrport_we
.sym 29407 csrbank2_in0_w[1]
.sym 29415 fifo_produce[0]
.sym 29416 $PACKER_VCC_NET
.sym 29435 fifo_produce[0]
.sym 29436 fifo_produce[1]
.sym 29438 fifo_produce[2]
.sym 29439 fifo_produce[3]
.sym 29440 fifo_produce[4]
.sym 29441 fifo_produce[5]
.sym 29446 clk12_$glb_clk
.sym 29447 fifo_wrport_we
.sym 29448 csrbank2_in0_w[0]
.sym 29450 csrbank2_in0_w[1]
.sym 29452 csrbank2_in0_w[2]
.sym 29454 csrbank2_in0_w[3]
.sym 29456 $PACKER_VCC_NET
.sym 29458 do_reset
.sym 29461 fifo_consume[4]
.sym 29463 fifo_consume[1]
.sym 29464 addr_storage[9]
.sym 29466 csrbank2_in0_w[2]
.sym 29467 array_muxed1[7]
.sym 29468 array_muxed1[2]
.sym 29471 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 29571 array_muxed1[5]
.sym 29572 basesoc_load_storage[17]
.sym 29573 basesoc_load_storage[21]
.sym 29697 clk12
.sym 29717 clk12
.sym 29725 clk12
.sym 29728 csrbank6_o0_w[0]
.sym 29730 csrbank6_oe0_w[0]
.sym 29731 csrbank6_o0_w[3]
.sym 29733 csrbank6_oe0_w[3]
.sym 29734 $PACKER_VCC_NET
.sym 29739 $PACKER_VCC_NET
.sym 29740 csrbank6_o0_w[3]
.sym 29741 csrbank6_o0_w[0]
.sym 29745 csrbank6_oe0_w[0]
.sym 29746 csrbank6_oe0_w[3]
.sym 29754 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 29757 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 29758 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 29759 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 29761 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 29764 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 29765 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 29767 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 29769 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 29770 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 29772 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[5]
.sym 29774 csrbank6_i_w[3]
.sym 29777 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 29783 csrbank6_i_w[0]
.sym 29784 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 29799 grant_SB_LUT4_I3_O[1]
.sym 29811 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 29819 spram_dataout0[12]
.sym 29821 spram_dataout2[12]
.sym 29822 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 29826 grant_SB_LUT4_I3_O[0]
.sym 29828 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 29858 spram_dataout0[12]
.sym 29859 grant_SB_LUT4_I3_O[1]
.sym 29860 spram_dataout2[12]
.sym 29861 grant_SB_LUT4_I3_O[0]
.sym 29874 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 29875 clk12_$glb_clk
.sym 29881 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[2]
.sym 29882 VexRiscv.execute_LightShifterPlugin_shiftReg[14]
.sym 29883 VexRiscv.execute_LightShifterPlugin_shiftReg[7]
.sym 29884 VexRiscv.execute_LightShifterPlugin_shiftReg[6]
.sym 29885 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[2]
.sym 29886 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[2]
.sym 29887 VexRiscv.CsrPlugin_mepc[0]
.sym 29888 VexRiscv.execute_LightShifterPlugin_shiftReg[10]
.sym 29890 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 29891 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 29892 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 29893 array_muxed1[6]
.sym 29895 array_muxed1[1]
.sym 29896 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 29897 array_muxed1[2]
.sym 29898 array_muxed0[3]
.sym 29900 VexRiscv._zz_163_[4]
.sym 29902 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 29904 VexRiscv._zz_163_[11]
.sym 29909 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 29912 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 29915 spram_dataout2[12]
.sym 29916 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 29919 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 29920 array_muxed1[3]
.sym 29921 array_muxed0[12]
.sym 29922 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[1]
.sym 29925 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[1]
.sym 29927 VexRiscv._zz_120_[6]
.sym 29928 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 29929 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 29930 array_muxed0[10]
.sym 29931 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 29934 VexRiscv._zz_120_[5]
.sym 29935 VexRiscv.MmuPlugin_satp_ppn[1]
.sym 29936 VexRiscv._zz_162_[0]
.sym 29937 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 29938 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 29942 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 29943 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 29944 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 29946 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 29959 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 29960 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 29963 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 29965 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 29967 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[0]
.sym 29968 VexRiscv._zz_61__SB_LUT4_O_17_I2[1]
.sym 29971 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 29972 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 29974 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 29977 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 29979 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[1]
.sym 29980 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 29982 VexRiscv._zz_120_[6]
.sym 29985 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 29986 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 29987 VexRiscv._zz_120_[0]
.sym 29988 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 29989 VexRiscv._zz_61__SB_LUT4_O_17_I1[0]
.sym 29993 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 29997 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[1]
.sym 29998 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[0]
.sym 29999 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30003 VexRiscv._zz_120_[0]
.sym 30004 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 30005 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30006 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30009 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 30011 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 30012 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30018 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 30021 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30022 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[0]
.sym 30023 VexRiscv._zz_120_[6]
.sym 30024 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30027 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30029 VexRiscv._zz_61__SB_LUT4_O_17_I1[0]
.sym 30030 VexRiscv._zz_61__SB_LUT4_O_17_I2[1]
.sym 30035 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 30037 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 30038 clk12_$glb_clk
.sym 30040 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[1]
.sym 30041 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[0]
.sym 30042 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[0]
.sym 30043 VexRiscv.CsrPlugin_selfException_payload_badAddr[4]
.sym 30044 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30045 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[0]
.sym 30046 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[1]
.sym 30047 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[0]
.sym 30048 VexRiscv.MmuPlugin_satp_ppn[1]
.sym 30049 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 30050 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 30052 array_muxed0[0]
.sym 30053 array_muxed0[7]
.sym 30054 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 30055 $PACKER_VCC_NET
.sym 30056 VexRiscv._zz_61__SB_LUT4_O_17_I2[1]
.sym 30057 array_muxed0[11]
.sym 30058 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 30059 VexRiscv._zz_61_[3]
.sym 30060 array_muxed0[6]
.sym 30061 VexRiscv._zz_61_[2]
.sym 30062 $PACKER_VCC_NET
.sym 30063 array_muxed0[1]
.sym 30064 VexRiscv._zz_136_[2]
.sym 30065 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 30066 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 30067 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 30068 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 30069 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 30070 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 30071 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 30072 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 30074 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 30075 VexRiscv._zz_120_[8]
.sym 30083 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 30086 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 30087 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30089 VexRiscv._zz_247__SB_LUT4_O_I0[1]
.sym 30090 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 30091 VexRiscv._zz_120_[10]
.sym 30092 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 30094 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 30095 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 30097 VexRiscv._zz_61__SB_LUT4_O_18_I1[0]
.sym 30099 VexRiscv._zz_176_
.sym 30100 VexRiscv._zz_120_[5]
.sym 30101 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 30102 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30103 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 30105 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 30106 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30107 VexRiscv._zz_120_[13]
.sym 30109 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 30110 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30111 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 30114 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 30116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 30117 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 30120 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30121 VexRiscv._zz_61__SB_LUT4_O_18_I1[0]
.sym 30122 VexRiscv._zz_120_[13]
.sym 30123 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30126 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 30128 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 30129 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 30132 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 30133 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30134 VexRiscv._zz_120_[10]
.sym 30135 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30138 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30140 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 30141 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 30144 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 30145 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30146 VexRiscv._zz_247__SB_LUT4_O_I0[1]
.sym 30150 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 30156 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30157 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30158 VexRiscv._zz_120_[5]
.sym 30159 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 30160 VexRiscv._zz_176_
.sym 30161 clk12_$glb_clk
.sym 30163 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 30164 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 30165 VexRiscv._zz_105__SB_LUT4_O_1_I3[2]
.sym 30166 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 30167 VexRiscv.CsrPlugin_minstret[0]
.sym 30168 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[2]
.sym 30169 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[1]
.sym 30170 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 30171 VexRiscv._zz_61_[12]
.sym 30174 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 30175 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 30176 array_muxed0[8]
.sym 30177 array_muxed0[7]
.sym 30178 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 30179 VexRiscv._zz_120_[10]
.sym 30180 array_muxed0[5]
.sym 30181 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[2]
.sym 30182 array_muxed0[6]
.sym 30183 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 30184 VexRiscv._zz_176_
.sym 30185 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 30186 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 30187 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 30188 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 30189 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 30190 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 30191 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 30192 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 30193 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 30194 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 30195 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 30196 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30198 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 30204 VexRiscv._zz_162_[7]
.sym 30205 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 30206 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 30207 VexRiscv.decode_SRC_USE_SUB_LESS_SB_LUT4_O_I0[0]
.sym 30209 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 30210 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30211 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 30214 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 30215 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 30216 VexRiscv._zz_120_[2]
.sym 30217 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 30218 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30220 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30221 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30222 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 30223 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30224 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30227 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30228 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 30230 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 30231 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 30232 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 30233 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 30235 VexRiscv._zz_120_[8]
.sym 30237 VexRiscv._zz_120_[8]
.sym 30238 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 30239 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30240 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30245 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 30249 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30250 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30251 VexRiscv._zz_162_[7]
.sym 30252 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 30255 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 30256 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 30257 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 30258 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 30261 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 30262 VexRiscv.decode_SRC_USE_SUB_LESS_SB_LUT4_O_I0[0]
.sym 30263 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 30264 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 30269 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 30274 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30275 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30276 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30279 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30280 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30281 VexRiscv._zz_120_[2]
.sym 30282 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 30283 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 30284 clk12_$glb_clk
.sym 30287 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 30288 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 30289 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 30290 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 30291 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 30292 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 30293 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 30296 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 30297 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 30298 VexRiscv._zz_162_[1]
.sym 30299 VexRiscv._zz_162_[3]
.sym 30300 VexRiscv._zz_163_[9]
.sym 30301 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 30302 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 30303 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30304 VexRiscv._zz_120_[2]
.sym 30305 VexRiscv._zz_61_[15]
.sym 30306 VexRiscv._zz_162_[9]
.sym 30307 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 30308 VexRiscv._zz_105_[21]
.sym 30309 grant_SB_LUT4_I3_O[0]
.sym 30310 VexRiscv._zz_120_[7]
.sym 30311 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 30312 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 30313 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30314 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 30315 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 30316 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 30317 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 30318 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 30319 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 30320 VexRiscv._zz_162_[8]
.sym 30321 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 30327 VexRiscv._zz_162_[5]
.sym 30332 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 30333 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30334 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 30335 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 30338 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 30339 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30340 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 30341 VexRiscv._zz_105_[19]
.sym 30342 VexRiscv._zz_215__SB_LUT4_O_I3[3]
.sym 30343 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 30344 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 30345 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 30347 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 30348 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 30349 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 30350 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 30351 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 30353 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 30354 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 30355 VexRiscv._zz_162_[3]
.sym 30356 VexRiscv._zz_162_[2]
.sym 30357 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 30358 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 30360 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30361 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 30362 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 30366 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 30367 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30368 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 30372 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30373 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 30374 VexRiscv._zz_162_[5]
.sym 30375 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30378 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 30379 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 30380 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 30381 VexRiscv._zz_215__SB_LUT4_O_I3[3]
.sym 30384 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30385 VexRiscv._zz_162_[3]
.sym 30386 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 30387 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30391 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30392 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 30393 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 30396 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30397 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 30398 VexRiscv._zz_162_[2]
.sym 30399 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30402 VexRiscv._zz_105_[19]
.sym 30403 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 30404 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 30405 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 30406 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 30407 clk12_$glb_clk
.sym 30408 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 30409 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 30410 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 30411 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 30412 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 30413 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 30414 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 30415 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 30416 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 30418 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 30419 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 30420 csrbank6_i_w[0]
.sym 30421 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 30422 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 30423 VexRiscv._zz_120_[13]
.sym 30424 VexRiscv._zz_163_[2]
.sym 30426 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 30427 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30428 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 30430 VexRiscv._zz_136_[0]
.sym 30432 VexRiscv._zz_176_
.sym 30433 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 30434 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 30435 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 30436 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 30438 VexRiscv._zz_150_
.sym 30439 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 30440 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 30441 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 30443 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 30444 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 30452 VexRiscv._zz_120_[14]
.sym 30454 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 30455 VexRiscv._zz_162_[13]
.sym 30456 VexRiscv._zz_162_[10]
.sym 30460 VexRiscv._zz_162_[12]
.sym 30461 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30462 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 30464 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 30466 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30467 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30471 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30472 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30473 VexRiscv._zz_61__SB_LUT4_O_17_I1[0]
.sym 30474 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 30475 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 30478 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 30479 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 30480 VexRiscv._zz_162_[8]
.sym 30483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 30489 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30490 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30491 VexRiscv._zz_61__SB_LUT4_O_17_I1[0]
.sym 30492 VexRiscv._zz_120_[14]
.sym 30495 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 30496 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30497 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30498 VexRiscv._zz_162_[8]
.sym 30501 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30502 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30503 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 30504 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30507 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 30513 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 30514 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30515 VexRiscv._zz_162_[12]
.sym 30516 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30519 VexRiscv._zz_162_[10]
.sym 30520 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30521 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30522 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 30525 VexRiscv._zz_162_[13]
.sym 30526 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30527 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 30528 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30529 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 30530 clk12_$glb_clk
.sym 30532 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 30533 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 30534 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 30535 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 30536 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 30537 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 30538 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 30539 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 30540 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 30542 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 30543 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30544 VexRiscv._zz_163_[9]
.sym 30545 VexRiscv.CsrPlugin_mcycle[0]
.sym 30546 VexRiscv._zz_163_[12]
.sym 30547 VexRiscv._zz_136_[11]
.sym 30548 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 30549 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 30550 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 30551 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 30552 csrbank4_dat0_w[5]
.sym 30554 VexRiscv.CsrPlugin_mepc[15]
.sym 30555 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 30556 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 30557 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30558 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 30559 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30560 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 30561 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 30562 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 30563 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 30564 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 30565 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 30566 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 30567 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 30573 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 30575 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 30577 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 30579 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 30580 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 30581 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 30582 VexRiscv._zz_120_[7]
.sym 30583 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30585 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 30586 VexRiscv._zz_162_[9]
.sym 30588 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 30590 VexRiscv._zz_176_
.sym 30591 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 30593 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 30594 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30596 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[5]
.sym 30597 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 30598 VexRiscv._zz_150_
.sym 30600 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30601 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 30603 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30606 VexRiscv._zz_150_
.sym 30607 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 30608 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 30609 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 30612 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30613 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30614 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 30615 VexRiscv._zz_162_[9]
.sym 30618 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30619 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30620 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 30621 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 30624 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30625 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 30626 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 30627 VexRiscv._zz_120_[7]
.sym 30630 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 30631 VexRiscv._zz_176_
.sym 30632 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 30636 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 30637 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30638 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 30639 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 30643 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[5]
.sym 30652 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 30653 clk12_$glb_clk
.sym 30655 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 30656 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 30657 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 30658 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 30659 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 30660 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 30661 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 30662 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 30663 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 30664 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 30665 VexRiscv.IBusCachedPlugin_cache._zz_11_[20]
.sym 30666 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 30667 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 30668 VexRiscv._zz_136_[19]
.sym 30669 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 30670 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 30671 VexRiscv.CsrPlugin_mepc[13]
.sym 30672 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 30673 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 30674 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 30675 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 30676 VexRiscv._zz_163_[11]
.sym 30677 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[0]
.sym 30678 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 30679 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 30680 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 30681 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 30682 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 30683 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 30684 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 30685 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 30686 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 30687 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 30688 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 30689 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 30690 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 30699 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 30700 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 30702 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 30703 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 30705 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 30710 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 30711 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 30712 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 30715 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 30719 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 30723 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 30725 VexRiscv._zz_22__SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 30730 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 30736 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 30741 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 30750 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 30759 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 30760 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 30761 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 30765 VexRiscv._zz_22__SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 30766 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 30768 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 30772 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 30775 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 30776 clk12_$glb_clk
.sym 30778 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30779 VexRiscv.CsrPlugin_mtval[3]
.sym 30780 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[1]
.sym 30781 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 30782 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 30783 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[1]
.sym 30784 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30785 VexRiscv.CsrPlugin_mtval[9]
.sym 30786 VexRiscv._zz_163_[21]
.sym 30787 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 30788 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 30790 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 30791 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 30792 VexRiscv.CsrPlugin_selfException_valid
.sym 30793 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 30794 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 30795 VexRiscv._zz_163_[7]
.sym 30796 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 30797 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 30798 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 30799 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[15]
.sym 30800 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 30801 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 30802 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 30803 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 30804 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 30805 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 30806 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 30807 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 30808 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 30809 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 30810 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 30811 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 30812 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 30826 VexRiscv.IBusCachedPlugin_cache._zz_11_[12]
.sym 30828 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 30829 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 30830 VexRiscv.IBusCachedPlugin_cache._zz_11_[14]
.sym 30838 VexRiscv.IBusCachedPlugin_cache._zz_11_[10]
.sym 30840 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 30842 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 30844 VexRiscv.IBusCachedPlugin_cache._zz_11_[11]
.sym 30846 VexRiscv.CsrPlugin_mepc[10]
.sym 30848 VexRiscv.IBusCachedPlugin_cache._zz_11_[9]
.sym 30850 VexRiscv.IBusCachedPlugin_cache._zz_11_[8]
.sym 30855 VexRiscv.IBusCachedPlugin_cache._zz_11_[12]
.sym 30861 VexRiscv.IBusCachedPlugin_cache._zz_11_[14]
.sym 30864 VexRiscv.CsrPlugin_mepc[10]
.sym 30865 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 30866 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 30867 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 30873 VexRiscv.IBusCachedPlugin_cache._zz_11_[8]
.sym 30876 VexRiscv.IBusCachedPlugin_cache._zz_11_[9]
.sym 30884 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 30891 VexRiscv.IBusCachedPlugin_cache._zz_11_[10]
.sym 30895 VexRiscv.IBusCachedPlugin_cache._zz_11_[11]
.sym 30898 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 30899 clk12_$glb_clk
.sym 30901 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[0]
.sym 30902 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0[1]
.sym 30903 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[3]
.sym 30904 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30905 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[0]
.sym 30906 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0[1]
.sym 30907 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0[0]
.sym 30908 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 30910 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 30911 VexRiscv.CsrPlugin_mepc[7]
.sym 30912 VexRiscv.CsrPlugin_mcycle[18]
.sym 30913 VexRiscv._zz_176_
.sym 30914 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 30915 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 30916 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 30917 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 30918 VexRiscv.CsrPlugin_mtval[9]
.sym 30919 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 30920 VexRiscv.CsrPlugin_mepc[15]
.sym 30921 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 30922 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 30923 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 30924 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 30925 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 30926 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[4]
.sym 30927 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 30928 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 30929 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 30930 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[6]
.sym 30931 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 30932 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 30933 VexRiscv.CsrPlugin_mepc[14]
.sym 30934 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 30935 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 30936 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 30943 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[12]
.sym 30944 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[1]
.sym 30946 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 30947 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[7]
.sym 30948 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[2]
.sym 30950 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[4]
.sym 30951 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[1]
.sym 30952 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[0]
.sym 30955 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[1]
.sym 30956 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[3]
.sym 30957 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[3]
.sym 30958 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 30959 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0[1]
.sym 30960 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 30962 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[0]
.sym 30963 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0[1]
.sym 30964 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0[0]
.sym 30966 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[0]
.sym 30967 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0[0]
.sym 30968 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 30969 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 30970 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[3]
.sym 30976 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[12]
.sym 30982 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 30984 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 30987 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[3]
.sym 30988 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[0]
.sym 30989 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[1]
.sym 30990 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 30993 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0[1]
.sym 30994 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 30995 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[7]
.sym 30996 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0[0]
.sym 30999 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[0]
.sym 31000 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[3]
.sym 31001 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[1]
.sym 31002 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31005 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0[1]
.sym 31006 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31007 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[4]
.sym 31008 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0[0]
.sym 31012 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[3]
.sym 31017 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31018 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[1]
.sym 31019 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[0]
.sym 31020 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[2]
.sym 31021 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 31022 clk12_$glb_clk
.sym 31024 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 31025 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 31026 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31027 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 31028 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[3]
.sym 31029 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31030 basesoc_soccontroller_bus_errors[0]
.sym 31031 VexRiscv._zz_201__SB_LUT4_I0_1_O[2]
.sym 31036 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 31037 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 31038 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 31039 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 31040 basesoc_cpu_ibus_adr[6]
.sym 31041 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 31042 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 31043 basesoc_cpu_ibus_adr[3]
.sym 31044 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 31046 VexRiscv.CsrPlugin_mepc[9]
.sym 31047 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 31048 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 31049 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 31050 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 31051 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 31052 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 31053 VexRiscv.CsrPlugin_mepc[12]
.sym 31054 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31055 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 31056 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 31057 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 31058 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 31059 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 31066 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 31069 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 31074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 31077 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[3]
.sym 31079 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 31083 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31084 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 31089 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 31091 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 31096 VexRiscv._zz_201__SB_LUT4_I0_1_O[2]
.sym 31099 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 31100 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 31104 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 31110 VexRiscv._zz_201__SB_LUT4_I0_1_O[2]
.sym 31111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 31113 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 31116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 31122 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 31123 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 31128 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 31134 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 31140 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 31141 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31142 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[3]
.sym 31144 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 31145 clk12_$glb_clk
.sym 31147 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 31148 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0[1]
.sym 31149 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31150 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[3]
.sym 31151 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0_SB_LUT4_O_I3[2]
.sym 31152 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[0]
.sym 31153 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0[1]
.sym 31154 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[0]
.sym 31158 csrbank6_i_w[3]
.sym 31160 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 31161 array_muxed1[3]
.sym 31162 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 31163 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31164 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 31165 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 31166 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 31167 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 31168 basesoc_cpu_ibus_adr[10]
.sym 31169 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 31170 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31171 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 31173 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 31174 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[0]
.sym 31175 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 31176 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 31177 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 31178 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 31179 basesoc_soccontroller_bus_errors[0]
.sym 31180 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 31181 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 31182 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 31188 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0[0]
.sym 31189 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 31190 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31192 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[0]
.sym 31193 VexRiscv.CsrPlugin_mepc[4]
.sym 31195 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[2]
.sym 31197 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0[0]
.sym 31198 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31200 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0[0]
.sym 31201 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 31202 basesoc_soccontroller_bus_errors[0]
.sym 31203 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[5]
.sym 31204 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[1]
.sym 31205 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0[1]
.sym 31206 basesoc_soccontroller_bus_errors[1]
.sym 31207 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[3]
.sym 31209 VexRiscv.CsrPlugin_mepc[3]
.sym 31210 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 31212 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 31213 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 31214 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31215 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 31216 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0[1]
.sym 31217 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[0]
.sym 31218 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0[1]
.sym 31221 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 31222 VexRiscv.CsrPlugin_mepc[3]
.sym 31223 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 31224 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31227 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31228 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 31229 VexRiscv.CsrPlugin_mepc[4]
.sym 31230 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 31235 basesoc_soccontroller_bus_errors[1]
.sym 31236 basesoc_soccontroller_bus_errors[0]
.sym 31239 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0[0]
.sym 31240 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31241 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0[1]
.sym 31242 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[5]
.sym 31245 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 31246 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 31248 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 31251 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31252 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[1]
.sym 31253 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[3]
.sym 31254 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[0]
.sym 31257 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[0]
.sym 31258 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31259 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0[0]
.sym 31260 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0[1]
.sym 31263 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[2]
.sym 31264 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 31265 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0[1]
.sym 31266 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0[0]
.sym 31267 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 31268 clk12_$glb_clk
.sym 31269 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 31270 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 31271 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 31272 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 31273 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31274 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31275 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 31276 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 31277 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 31279 array_muxed0[3]
.sym 31280 array_muxed0[3]
.sym 31282 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 31283 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 31284 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 31285 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 31286 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 31287 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31288 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 31290 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[0]
.sym 31291 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[5]
.sym 31292 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 31294 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 31295 VexRiscv.CsrPlugin_mepc[3]
.sym 31296 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 31297 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 31298 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 31299 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 31300 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 31301 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 31302 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 31303 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 31304 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[0]
.sym 31305 VexRiscv.IBusCachedPlugin_cache._zz_11_[31]
.sym 31320 VexRiscv.IBusCachedPlugin_cache._zz_11_[7]
.sym 31326 VexRiscv.IBusCachedPlugin_cache._zz_11_[4]
.sym 31328 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 31329 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 31330 VexRiscv.IBusCachedPlugin_cache._zz_11_[2]
.sym 31332 VexRiscv.IBusCachedPlugin_cache._zz_11_[1]
.sym 31333 VexRiscv.IBusCachedPlugin_cache._zz_11_[3]
.sym 31334 VexRiscv.IBusCachedPlugin_cache._zz_11_[0]
.sym 31335 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 31336 VexRiscv.CsrPlugin_mepc[7]
.sym 31340 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31347 VexRiscv.IBusCachedPlugin_cache._zz_11_[2]
.sym 31353 VexRiscv.IBusCachedPlugin_cache._zz_11_[4]
.sym 31358 VexRiscv.IBusCachedPlugin_cache._zz_11_[7]
.sym 31364 VexRiscv.IBusCachedPlugin_cache._zz_11_[0]
.sym 31368 VexRiscv.CsrPlugin_mepc[7]
.sym 31369 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 31370 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31371 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 31376 VexRiscv.IBusCachedPlugin_cache._zz_11_[1]
.sym 31380 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 31389 VexRiscv.IBusCachedPlugin_cache._zz_11_[3]
.sym 31390 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 31391 clk12_$glb_clk
.sym 31394 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 31395 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 31396 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31397 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31398 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 31399 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_I2[1]
.sym 31400 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31403 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 31404 VexRiscv.CsrPlugin_mcycle[50]
.sym 31405 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 31406 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 31407 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 31408 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 31409 VexRiscv.CsrPlugin_exception
.sym 31410 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 31411 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 31412 basesoc_cpu_ibus_adr[14]
.sym 31413 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 31414 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 31415 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 31416 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 31417 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 31419 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31420 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 31421 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 31422 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31423 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 31424 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 31425 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 31426 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 31428 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 31434 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 31436 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31437 VexRiscv.CsrPlugin_mie_MTIE
.sym 31441 VexRiscv.IBusCachedPlugin_cache._zz_11_[26]
.sym 31442 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 31444 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31447 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31448 VexRiscv.CsrPlugin_mie_MSIE
.sym 31451 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31452 VexRiscv.IBusCachedPlugin_cache._zz_11_[20]
.sym 31454 VexRiscv.CsrPlugin_mepc[11]
.sym 31456 VexRiscv.CsrPlugin_mepc[7]
.sym 31457 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31458 VexRiscv.CsrPlugin_mepc[3]
.sym 31459 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 31463 VexRiscv.IBusCachedPlugin_cache._zz_11_[5]
.sym 31465 VexRiscv.IBusCachedPlugin_cache._zz_11_[31]
.sym 31469 VexRiscv.IBusCachedPlugin_cache._zz_11_[31]
.sym 31473 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 31474 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 31475 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31476 VexRiscv.CsrPlugin_mepc[11]
.sym 31480 VexRiscv.IBusCachedPlugin_cache._zz_11_[26]
.sym 31486 VexRiscv.IBusCachedPlugin_cache._zz_11_[5]
.sym 31491 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 31492 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31493 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 31494 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31497 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31498 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 31499 VexRiscv.CsrPlugin_mie_MTIE
.sym 31500 VexRiscv.CsrPlugin_mepc[7]
.sym 31503 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31504 VexRiscv.CsrPlugin_mie_MSIE
.sym 31505 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 31506 VexRiscv.CsrPlugin_mepc[3]
.sym 31510 VexRiscv.IBusCachedPlugin_cache._zz_11_[20]
.sym 31513 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 31514 clk12_$glb_clk
.sym 31516 VexRiscv.CsrPlugin_mepc[3]
.sym 31517 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[0]
.sym 31518 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 31519 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[0]
.sym 31520 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 31521 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 31522 VexRiscv.CsrPlugin_mepc[12]
.sym 31523 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 31524 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 31528 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 31529 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 31530 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 31531 VexRiscv._zz_120_[11]
.sym 31532 basesoc_cpu_ibus_adr[16]
.sym 31533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 31534 csrbank4_ctrl0_w[5]
.sym 31535 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 31536 VexRiscv.CsrPlugin_mepc[18]
.sym 31537 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 31538 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31539 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 31540 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31541 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 31542 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 31543 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31544 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 31545 VexRiscv.CsrPlugin_mepc[12]
.sym 31546 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 31547 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 31548 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 31549 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 31550 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 31551 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 31557 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 31558 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31559 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 31561 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 31563 VexRiscv.CsrPlugin_mie_MSIE
.sym 31566 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31568 VexRiscv.CsrPlugin_mie_MTIE
.sym 31569 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 31570 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 31571 VexRiscv.CsrPlugin_mstatus_MPP_SB_DFFSS_Q_1_D_SB_LUT4_O_I0[0]
.sym 31573 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 31574 VexRiscv._zz_176_
.sym 31577 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 31579 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 31580 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 31581 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 31583 VexRiscv.CsrPlugin_mstatus_MPIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 31587 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_I3[2]
.sym 31590 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 31592 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 31593 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_I3[2]
.sym 31596 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31597 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 31598 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 31599 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 31602 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31603 VexRiscv._zz_176_
.sym 31604 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 31605 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 31608 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_I3[2]
.sym 31609 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 31611 VexRiscv.CsrPlugin_mie_MTIE
.sym 31614 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 31615 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 31617 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 31620 VexRiscv.CsrPlugin_mstatus_MPP_SB_DFFSS_Q_1_D_SB_LUT4_O_I0[0]
.sym 31621 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 31622 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 31623 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31627 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_I3[2]
.sym 31628 VexRiscv.CsrPlugin_mie_MSIE
.sym 31629 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 31632 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 31633 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 31634 VexRiscv.CsrPlugin_mstatus_MPIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 31635 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 31637 clk12_$glb_clk
.sym 31638 VexRiscv.reset_$glb_sr
.sym 31639 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 31640 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 31641 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 31642 VexRiscv.MmuPlugin_status_mxr
.sym 31643 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[2]
.sym 31644 VexRiscv.MmuPlugin_status_mprv
.sym 31645 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_O[1]
.sym 31646 VexRiscv.MmuPlugin_status_sum
.sym 31647 VexRiscv._zz_61_[28]
.sym 31648 basesoc_cpu_ibus_adr[13]
.sym 31650 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31652 array_muxed0[3]
.sym 31653 array_muxed0[9]
.sym 31654 array_muxed0[2]
.sym 31655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 31656 basesoc_cpu_ibus_adr[20]
.sym 31657 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 31658 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 31659 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 31660 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 31661 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 31662 basesoc_cpu_ibus_adr[17]
.sym 31663 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 31664 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 31665 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 31666 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[0]
.sym 31667 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 31668 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 31669 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 31670 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 31671 VexRiscv.CsrPlugin_mepc[11]
.sym 31673 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 31674 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 31681 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 31684 VexRiscv._zz_176_
.sym 31685 VexRiscv._zz_147_[31]
.sym 31686 VexRiscv.CsrPlugin_mcause_interrupt
.sym 31687 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 31690 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[0]
.sym 31691 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 31692 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31693 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 31695 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 31698 VexRiscv.MmuPlugin_satp_mode
.sym 31699 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 31701 VexRiscv.MmuPlugin_status_mprv
.sym 31703 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31704 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 31706 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 31707 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[2]
.sym 31709 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[3]
.sym 31711 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 31713 VexRiscv._zz_176_
.sym 31714 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 31719 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 31720 VexRiscv.MmuPlugin_satp_mode
.sym 31721 VexRiscv.MmuPlugin_status_mprv
.sym 31722 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 31725 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[3]
.sym 31726 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 31727 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[2]
.sym 31728 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[0]
.sym 31731 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31732 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 31738 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 31740 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 31743 VexRiscv._zz_147_[31]
.sym 31744 VexRiscv.CsrPlugin_mcause_interrupt
.sym 31745 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31746 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 31749 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 31751 VexRiscv._zz_176_
.sym 31757 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 31759 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 31760 clk12_$glb_clk
.sym 31762 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 31763 VexRiscv.CsrPlugin_mepc[21]
.sym 31764 VexRiscv.CsrPlugin_mepc[11]
.sym 31765 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 31766 VexRiscv.CsrPlugin_mepc[20]
.sym 31767 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 31768 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[0]
.sym 31769 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 31774 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 31775 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 31776 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 31777 basesoc_cpu_ibus_adr[27]
.sym 31778 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 31779 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 31780 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31781 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 31782 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 31783 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 31784 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 31785 memdat_2[6]
.sym 31786 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 31787 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 31788 fifo_readable_SB_LUT4_I3_I1[2]
.sym 31789 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 31790 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 31791 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31792 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31793 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 31794 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 31795 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 31796 VexRiscv.MmuPlugin_status_sum
.sym 31797 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 31803 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 31805 VexRiscv._zz_253__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31806 fifo_readable_SB_LUT4_I3_I1[2]
.sym 31808 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31810 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 31812 VexRiscv._zz_253__SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 31813 basesoc_cpu_ibus_adr[3]
.sym 31814 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 31816 csrbank6_i_w[1]
.sym 31818 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31819 csrbank6_i_w[0]
.sym 31821 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31822 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 31823 csrbank6_oe0_w[1]
.sym 31824 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 31830 csrbank6_o0_w[0]
.sym 31831 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31833 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31836 csrbank6_o0_w[0]
.sym 31837 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 31838 csrbank6_i_w[0]
.sym 31839 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31842 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 31843 csrbank6_i_w[1]
.sym 31844 fifo_readable_SB_LUT4_I3_I1[2]
.sym 31845 csrbank6_oe0_w[1]
.sym 31848 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 31849 basesoc_cpu_ibus_adr[3]
.sym 31851 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31855 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 31861 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31863 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 31866 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 31872 VexRiscv._zz_253__SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 31874 VexRiscv._zz_253__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 31880 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 31881 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 31882 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31883 clk12_$glb_clk
.sym 31884 VexRiscv.reset_$glb_sr
.sym 31885 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31886 VexRiscv.CsrPlugin_mtval[17]
.sym 31887 VexRiscv.CsrPlugin_mtval[19]
.sym 31888 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[0]
.sym 31889 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31890 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[0]
.sym 31891 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 31892 VexRiscv.CsrPlugin_mtval[18]
.sym 31893 basesoc_cpu_ibus_adr[5]
.sym 31894 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 31895 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 31897 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 31898 VexRiscv._zz_176_
.sym 31899 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 31900 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 31901 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 31902 VexRiscv.CsrPlugin_mepc[27]
.sym 31903 basesoc_cpu_ibus_adr[5]
.sym 31904 csrbank2_out_w[5]
.sym 31905 interface0_bank_bus_dat_r[3]
.sym 31906 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 31907 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 31908 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 31910 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 31911 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 31912 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 31913 VexRiscv.CsrPlugin_mepc[20]
.sym 31914 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31915 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 31916 VexRiscv.CsrPlugin_mscratch[21]
.sym 31917 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 31918 touch_touch4_o_SB_LUT4_I0_O[2]
.sym 31919 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31920 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 31926 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31927 VexRiscv.CsrPlugin_mepc[21]
.sym 31928 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 31929 VexRiscv._zz_147_[21]
.sym 31930 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 31931 VexRiscv.CsrPlugin_mepc[31]
.sym 31932 VexRiscv.CsrPlugin_mscratch[21]
.sym 31933 VexRiscv.MmuPlugin_satp_mode
.sym 31934 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 31935 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[2]
.sym 31936 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[3]
.sym 31937 VexRiscv.CsrPlugin_minstret[21]
.sym 31938 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31939 VexRiscv.CsrPlugin_mcycle[53]
.sym 31940 VexRiscv.CsrPlugin_minstret[53]
.sym 31941 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 31943 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 31945 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 31946 VexRiscv.CsrPlugin_mcycle[21]
.sym 31947 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 31948 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 31950 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 31951 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31952 VexRiscv._zz_176_
.sym 31953 VexRiscv.CsrPlugin_mscratch[31]
.sym 31954 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[0]
.sym 31955 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 31956 VexRiscv.CsrPlugin_mepc[7]
.sym 31959 VexRiscv.CsrPlugin_minstret[21]
.sym 31960 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 31961 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 31962 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 31965 VexRiscv.CsrPlugin_mepc[31]
.sym 31966 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31967 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[3]
.sym 31968 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[2]
.sym 31971 VexRiscv.CsrPlugin_mscratch[31]
.sym 31972 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 31973 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 31974 VexRiscv.MmuPlugin_satp_mode
.sym 31977 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[0]
.sym 31978 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 31979 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 31983 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 31984 VexRiscv._zz_176_
.sym 31986 VexRiscv.CsrPlugin_mepc[7]
.sym 31989 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 31990 VexRiscv.CsrPlugin_mcycle[53]
.sym 31991 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 31992 VexRiscv.CsrPlugin_mscratch[21]
.sym 31995 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 31996 VexRiscv.CsrPlugin_mepc[21]
.sym 31997 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 31998 VexRiscv.CsrPlugin_minstret[53]
.sym 32001 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 32002 VexRiscv.CsrPlugin_mcycle[21]
.sym 32003 VexRiscv._zz_147_[21]
.sym 32004 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 32006 clk12_$glb_clk
.sym 32008 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 32009 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 32010 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 32011 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 32012 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 32013 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32014 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 32015 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O[2]
.sym 32017 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 32020 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 32021 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 32022 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 32024 memdat_2[0]
.sym 32025 VexRiscv.CsrPlugin_mtval[18]
.sym 32026 csrbank2_in0_w[4]
.sym 32027 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_error
.sym 32028 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 32029 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 32030 VexRiscv.CsrPlugin_mepc[30]
.sym 32031 VexRiscv.CsrPlugin_minstret[56]
.sym 32032 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 32033 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 32035 VexRiscv._zz_147_[20]
.sym 32036 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32037 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 32038 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32039 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 32040 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 32041 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 32042 VexRiscv._zz_147_[17]
.sym 32043 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 32050 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 32051 VexRiscv._zz_147_[20]
.sym 32052 VexRiscv.CsrPlugin_minstret[20]
.sym 32053 csrbank6_o0_w[3]
.sym 32057 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 32059 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 32060 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 32061 VexRiscv._zz_147_[18]
.sym 32062 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32063 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 32064 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 32065 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 32067 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32068 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32069 VexRiscv.CsrPlugin_mcycle[18]
.sym 32070 csrbank6_oe0_w[3]
.sym 32072 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 32073 VexRiscv.CsrPlugin_mepc[20]
.sym 32074 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 32075 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32077 VexRiscv.CsrPlugin_mcycle[50]
.sym 32078 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 32079 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 32082 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 32083 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 32084 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 32085 VexRiscv.CsrPlugin_mepc[20]
.sym 32090 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 32094 csrbank6_o0_w[3]
.sym 32095 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32096 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32097 csrbank6_oe0_w[3]
.sym 32100 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 32107 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 32112 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 32113 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 32114 VexRiscv._zz_147_[18]
.sym 32115 VexRiscv.CsrPlugin_mcycle[18]
.sym 32118 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 32119 VexRiscv.CsrPlugin_mcycle[50]
.sym 32120 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 32121 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 32124 VexRiscv.CsrPlugin_minstret[20]
.sym 32125 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 32126 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 32127 VexRiscv._zz_147_[20]
.sym 32128 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32129 clk12_$glb_clk
.sym 32130 VexRiscv.reset_$glb_sr
.sym 32131 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 32132 VexRiscv.CsrPlugin_mscratch[30]
.sym 32133 VexRiscv.CsrPlugin_mscratch[18]
.sym 32134 VexRiscv.CsrPlugin_mscratch[21]
.sym 32135 VexRiscv.CsrPlugin_mscratch[26]
.sym 32136 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32137 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 32138 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 32140 usb_outhandler_responding_SB_LUT4_I0_I1[1]
.sym 32143 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 32145 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 32146 interface0_bank_bus_dat_r[0]
.sym 32147 VexRiscv.CsrPlugin_minstret[58]
.sym 32148 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O[2]
.sym 32149 basesoc_value[19]
.sym 32150 array_muxed0[7]
.sym 32152 basesoc_value[19]
.sym 32154 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 32155 VexRiscv._zz_147_[23]
.sym 32157 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 32159 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 32160 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 32161 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32163 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 32164 VexRiscv.CsrPlugin_mcycle[58]
.sym 32172 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 32175 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32176 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 32177 VexRiscv.CsrPlugin_minstret[59]
.sym 32178 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 32182 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 32183 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 32184 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 32185 VexRiscv._zz_147_[29]
.sym 32188 VexRiscv.CsrPlugin_mcycle[58]
.sym 32190 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 32192 VexRiscv._zz_147_[27]
.sym 32193 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 32195 VexRiscv.CsrPlugin_mcycle[29]
.sym 32196 usb_inhandler_dtbs[2]
.sym 32197 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 32199 VexRiscv._zz_147_[26]
.sym 32200 VexRiscv.CsrPlugin_mscratch[26]
.sym 32201 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32205 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 32206 usb_inhandler_dtbs[2]
.sym 32217 VexRiscv._zz_147_[29]
.sym 32218 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 32219 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 32220 VexRiscv.CsrPlugin_mcycle[29]
.sym 32223 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 32224 VexRiscv._zz_147_[27]
.sym 32225 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 32235 VexRiscv.CsrPlugin_mscratch[26]
.sym 32236 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 32237 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 32238 VexRiscv.CsrPlugin_mcycle[58]
.sym 32241 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 32243 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 32244 VexRiscv.CsrPlugin_minstret[59]
.sym 32247 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 32248 VexRiscv._zz_147_[26]
.sym 32249 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 32250 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 32251 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 32252 clk12_$glb_clk
.sym 32253 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 32254 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 32255 VexRiscv._zz_147_[20]
.sym 32256 VexRiscv._zz_147_[28]
.sym 32257 VexRiscv._zz_147_[26]
.sym 32258 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32260 VexRiscv._zz_147_[23]
.sym 32261 VexRiscv._zz_147_[19]
.sym 32263 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 32266 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 32267 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 32268 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32269 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 32270 memdat_2[2]
.sym 32271 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 32274 interface8_bank_bus_dat_r[2]
.sym 32275 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32276 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 32277 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 32278 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32279 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 32280 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32281 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_5_O[2]
.sym 32282 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 32283 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 32284 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 32285 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 32286 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 32287 basesoc_eventmanager_pending_w
.sym 32288 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32298 csrbank4_addr0_w[0]
.sym 32300 array_muxed0[1]
.sym 32303 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 32307 array_muxed0[1]
.sym 32310 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 32311 array_muxed0[2]
.sym 32313 csrbank4_raw0_w[0]
.sym 32318 sbled_g_SB_LUT4_I3_I2[1]
.sym 32319 array_muxed0[2]
.sym 32322 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32326 sbled_g_SB_LUT4_I3_I2[1]
.sym 32334 array_muxed0[1]
.sym 32335 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 32336 array_muxed0[2]
.sym 32337 sbled_g_SB_LUT4_I3_I2[1]
.sym 32352 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 32353 array_muxed0[1]
.sym 32354 array_muxed0[2]
.sym 32355 sbled_g_SB_LUT4_I3_I2[1]
.sym 32358 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 32364 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 32365 array_muxed0[1]
.sym 32366 csrbank4_raw0_w[0]
.sym 32367 csrbank4_addr0_w[0]
.sym 32374 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32375 clk12_$glb_clk
.sym 32376 VexRiscv.reset_$glb_sr
.sym 32377 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 32378 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 32379 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 32380 interface3_bank_bus_dat_r[0]
.sym 32381 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 32382 interface3_bank_bus_dat_r[2]
.sym 32383 interface3_bank_bus_dat_r[1]
.sym 32384 sbled_g_SB_LUT4_I3_I2[1]
.sym 32390 fifo_level0[4]
.sym 32392 array_muxed1[1]
.sym 32393 interface5_bank_bus_dat_r[2]
.sym 32395 array_muxed0[0]
.sym 32396 memdat_2[1]
.sym 32397 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 32398 array_muxed0[3]
.sym 32399 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 32400 memdat_2[5]
.sym 32401 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 32405 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 32406 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32407 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 32408 sbled_g_SB_LUT4_I3_I2[1]
.sym 32410 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 32411 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 32412 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 32418 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 32420 array_muxed0[0]
.sym 32423 array_muxed0[1]
.sym 32426 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32431 array_muxed0[2]
.sym 32432 basesoc_wishbone_ack
.sym 32433 basesoc_eventmanager_status_w
.sym 32434 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 32436 basesoc_eventmanager_pending_w
.sym 32437 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 32439 basesoc_zero_old_trigger
.sym 32441 sbled_g_SB_LUT4_I3_I2[1]
.sym 32442 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 32444 basesoc_zero_old_trigger_SB_LUT4_I1_I2[2]
.sym 32445 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 32451 array_muxed0[2]
.sym 32452 sbled_g_SB_LUT4_I3_I2[1]
.sym 32457 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 32458 array_muxed0[2]
.sym 32459 sbled_g_SB_LUT4_I3_I2[1]
.sym 32460 array_muxed0[0]
.sym 32463 basesoc_eventmanager_pending_w
.sym 32464 basesoc_zero_old_trigger_SB_LUT4_I1_I2[2]
.sym 32465 basesoc_eventmanager_status_w
.sym 32466 basesoc_zero_old_trigger
.sym 32469 array_muxed0[1]
.sym 32470 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 32471 basesoc_wishbone_ack
.sym 32475 array_muxed0[0]
.sym 32477 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 32484 basesoc_eventmanager_status_w
.sym 32487 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 32488 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32490 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 32494 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 32495 basesoc_wishbone_ack
.sym 32496 array_muxed0[0]
.sym 32498 clk12_$glb_clk
.sym 32499 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 32500 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 32501 interface4_bank_bus_dat_r[7]
.sym 32502 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 32503 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 32504 interface4_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 32505 interface4_bank_bus_dat_r[6]
.sym 32506 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 32507 sbled_g_SB_LUT4_I3_I2[0]
.sym 32513 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 32514 array_muxed0[0]
.sym 32515 addr_storage[25]
.sym 32516 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_6_O[3]
.sym 32517 array_muxed0[3]
.sym 32518 VexRiscv._zz_147_[27]
.sym 32519 array_muxed0[1]
.sym 32520 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 32521 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 32522 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 32523 fifo_level0[0]
.sym 32524 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 32525 interface8_bank_bus_dat_r[1]
.sym 32526 addr_storage[26]
.sym 32527 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 32528 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 32529 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 32530 sbled_g_SB_LUT4_I3_I2[3]
.sym 32531 fifo_level0[1]
.sym 32532 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32533 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 32534 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32535 addr_storage[24]
.sym 32541 array_muxed0[2]
.sym 32544 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 32546 array_muxed0[1]
.sym 32549 interface7_bank_bus_dat_r[6]
.sym 32552 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E
.sym 32553 interface8_bank_bus_dat_r[6]
.sym 32554 array_muxed0[1]
.sym 32556 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 32561 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 32563 interface0_bank_bus_dat_r[6]
.sym 32564 sbled_g_SB_LUT4_I3_I2[0]
.sym 32567 array_muxed0[3]
.sym 32569 array_muxed0[0]
.sym 32570 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 32572 interface5_bank_bus_dat_r[6]
.sym 32574 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 32577 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 32580 array_muxed0[1]
.sym 32581 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 32586 array_muxed0[2]
.sym 32587 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 32589 array_muxed0[0]
.sym 32592 interface8_bank_bus_dat_r[6]
.sym 32593 interface0_bank_bus_dat_r[6]
.sym 32594 interface7_bank_bus_dat_r[6]
.sym 32595 interface5_bank_bus_dat_r[6]
.sym 32598 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 32604 sbled_g_SB_LUT4_I3_I2[0]
.sym 32605 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 32606 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 32610 array_muxed0[1]
.sym 32611 array_muxed0[3]
.sym 32612 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 32613 sbled_g_SB_LUT4_I3_I2[0]
.sym 32616 array_muxed0[1]
.sym 32619 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 32620 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E
.sym 32621 clk12_$glb_clk
.sym 32622 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 32623 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 32624 interface5_bank_bus_dat_r[3]
.sym 32625 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 32626 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 32627 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 32628 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 32629 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 32630 interface5_bank_bus_dat_r[7]
.sym 32631 csrbank6_i_w[3]
.sym 32632 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 32635 interface7_bank_bus_dat_r[6]
.sym 32636 array_muxed0[3]
.sym 32637 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32638 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 32639 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32640 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_E
.sym 32641 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 32642 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 32643 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 32644 basesoc_value[21]
.sym 32645 array_muxed0[9]
.sym 32646 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 32647 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 32648 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 32649 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 32652 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 32654 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32655 csrbank4_dat0_w[6]
.sym 32656 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 32657 array_muxed1[3]
.sym 32658 sbled_g_SB_LUT4_I3_I2[3]
.sym 32664 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32666 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 32667 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 32669 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32670 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 32671 array_muxed1[0]
.sym 32672 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 32673 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32674 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 32677 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32678 sbled_g_SB_LUT4_I3_I2[1]
.sym 32679 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 32680 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 32682 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 32684 interface8_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 32687 basesoc_load_storage[11]
.sym 32693 basesoc_reload_storage[27]
.sym 32697 basesoc_reload_storage[27]
.sym 32698 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 32699 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 32700 basesoc_load_storage[11]
.sym 32703 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 32704 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 32705 array_muxed1[0]
.sym 32706 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32709 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32711 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 32718 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 32722 sbled_g_SB_LUT4_I3_I2[1]
.sym 32723 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 32727 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 32728 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32730 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 32736 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 32739 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 32740 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32742 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 32744 clk12_$glb_clk
.sym 32745 interface8_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 32746 interface8_bank_bus_dat_r[0]
.sym 32747 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 32748 fifo_do_read_SB_LUT4_O_I1[2]
.sym 32749 fifo_do_read_SB_LUT4_O_I1[1]
.sym 32750 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[1]
.sym 32751 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 32752 interface8_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 32753 fifo_do_read_SB_LUT4_I2_1_O
.sym 32755 array_muxed0[3]
.sym 32758 basesoc_load_storage[5]
.sym 32759 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 32760 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 32761 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32763 interface5_bank_bus_dat_r[7]
.sym 32764 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 32765 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 32767 VexRiscv.CsrPlugin_mscratch[25]
.sym 32769 sbled_g_SB_LUT4_I3_I2[3]
.sym 32771 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[19]
.sym 32772 basesoc_value[0]
.sym 32773 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 32774 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 32775 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 32777 fifo_do_read
.sym 32778 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 32780 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 32781 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 32788 fifo_level0[4]
.sym 32791 fifo_level0_SB_DFFESR_Q_6_D[6]
.sym 32793 fifo_do_read_SB_LUT4_O_I1[3]
.sym 32796 fifo_level0[2]
.sym 32797 fifo_level0_SB_DFFESR_Q_6_D[5]
.sym 32799 fifo_level0[0]
.sym 32800 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 32801 fifo_level0[1]
.sym 32804 $PACKER_VCC_NET
.sym 32810 fifo_level0[5]
.sym 32811 fifo_wrport_we
.sym 32812 $PACKER_VCC_NET
.sym 32814 fifo_do_read_SB_LUT4_I2_1_O
.sym 32816 fifo_level0[3]
.sym 32818 fifo_level0[0]
.sym 32819 $nextpnr_ICESTORM_LC_25$O
.sym 32821 fifo_level0[0]
.sym 32825 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 32827 $PACKER_VCC_NET
.sym 32828 fifo_level0[1]
.sym 32829 fifo_level0[0]
.sym 32831 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 32833 $PACKER_VCC_NET
.sym 32834 fifo_level0[2]
.sym 32835 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 32837 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 32839 fifo_level0[3]
.sym 32840 $PACKER_VCC_NET
.sym 32841 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 32843 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 32845 fifo_level0[4]
.sym 32846 $PACKER_VCC_NET
.sym 32847 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 32849 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 32851 $PACKER_VCC_NET
.sym 32852 fifo_level0[5]
.sym 32853 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 32856 fifo_do_read_SB_LUT4_O_I1[3]
.sym 32857 fifo_wrport_we
.sym 32858 fifo_level0_SB_DFFESR_Q_6_D[6]
.sym 32859 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 32862 fifo_level0_SB_DFFESR_Q_6_D[5]
.sym 32864 fifo_wrport_we
.sym 32865 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 32866 fifo_do_read_SB_LUT4_I2_1_O
.sym 32867 clk12_$glb_clk
.sym 32868 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 32870 fifo_produce[1]
.sym 32871 fifo_produce[2]
.sym 32872 fifo_produce[3]
.sym 32873 fifo_produce[4]
.sym 32874 fifo_produce[5]
.sym 32875 fifo_produce[0]
.sym 32876 fifo_produce_SB_DFFESR_Q_E
.sym 32877 storage_3[8]_SB_LUT4_I1_2_O[1]
.sym 32881 fifo_level0_SB_DFFESR_Q_6_D[4]
.sym 32882 interface8_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 32883 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 32884 csrbank2_out_w[3]
.sym 32885 fifo_level0_SB_DFFESR_Q_6_D[5]
.sym 32886 fifo_level0[4]
.sym 32887 fifo_level0_SB_DFFESR_Q_6_D[6]
.sym 32888 interface8_bank_bus_dat_r[0]
.sym 32890 basesoc_value[27]
.sym 32891 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 32895 fifo_do_read_SB_LUT4_O_I1[1]
.sym 32897 fifo_wrport_we
.sym 32898 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 32899 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 32900 basesoc_reload_storage_SB_DFFESR_Q_31_E
.sym 32901 interface8_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 32902 fifo_do_read_SB_LUT4_O_I1[3]
.sym 32903 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 32904 fifo_level0[0]
.sym 32910 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 32914 basesoc_eventmanager_status_w
.sym 32917 array_muxed1[1]
.sym 32920 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 32921 array_muxed1[0]
.sym 32924 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32925 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32926 basesoc_reload_storage[19]
.sym 32928 csrbank2_in0_re_SB_LUT4_I2_O
.sym 32931 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[19]
.sym 32933 basesoc_load_storage[19]
.sym 32934 array_muxed1[4]
.sym 32936 csrbank2_in0_w[1]
.sym 32937 csrbank2_out_w[1]
.sym 32943 csrbank2_out_w[1]
.sym 32944 csrbank2_in0_w[1]
.sym 32945 fifo_readable_SB_LUT4_I3_I1[2]
.sym 32946 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 32950 basesoc_eventmanager_status_w
.sym 32951 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[19]
.sym 32952 basesoc_reload_storage[19]
.sym 32958 array_muxed1[1]
.sym 32970 array_muxed1[4]
.sym 32976 array_muxed1[0]
.sym 32979 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 32980 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 32981 basesoc_reload_storage[19]
.sym 32982 basesoc_load_storage[19]
.sym 32989 csrbank2_in0_re_SB_LUT4_I2_O
.sym 32990 clk12_$glb_clk
.sym 32991 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 32992 fifo_wrport_we
.sym 32993 fifo_syncfifo_we
.sym 32994 csrbank2_in0_re_SB_LUT4_I2_O
.sym 32995 fifo_do_read
.sym 32997 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 32998 fifo_do_read_SB_LUT4_I2_O
.sym 32999 csrbank2_status_w[1]
.sym 33005 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 33006 csrbank2_in0_w[0]
.sym 33007 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 33009 fifo_produce_SB_DFFESR_Q_E
.sym 33010 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 33011 basesoc_value[15]
.sym 33012 fifo_produce_SB_DFFESR_Q_E
.sym 33013 basesoc_load_storage[15]
.sym 33014 array_muxed1[7]
.sym 33015 fifo_produce[2]
.sym 33021 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 33022 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 33036 fifo_produce[3]
.sym 33037 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 33040 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 33043 fifo_readable_SB_LUT4_I3_I1[2]
.sym 33044 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 33045 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 33046 csrbank2_in0_w[0]
.sym 33048 basesoc_reload_storage[21]
.sym 33049 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 33051 basesoc_eventmanager_status_w
.sym 33054 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 33056 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[21]
.sym 33057 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 33064 csrbank2_out_w[0]
.sym 33067 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 33068 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 33072 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 33073 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 33074 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 33090 csrbank2_out_w[0]
.sym 33091 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 33092 csrbank2_in0_w[0]
.sym 33093 fifo_readable_SB_LUT4_I3_I1[2]
.sym 33098 fifo_produce[3]
.sym 33109 basesoc_reload_storage[21]
.sym 33110 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[21]
.sym 33111 basesoc_eventmanager_status_w
.sym 33113 clk12_$glb_clk
.sym 33114 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 33116 fifo_consume[1]
.sym 33117 fifo_consume[2]
.sym 33118 fifo_consume[3]
.sym 33119 fifo_consume[4]
.sym 33120 fifo_consume[5]
.sym 33122 fifo_consume[0]
.sym 33129 $PACKER_GND_NET
.sym 33134 fifo_wrport_we
.sym 33135 basesoc_value[21]
.sym 33136 $PACKER_GND_NET
.sym 33138 addr_storage_SB_DFFESR_Q_23_E
.sym 33139 csrbank4_dat0_w[6]
.sym 33144 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 33156 array_muxed1[4]
.sym 33157 array_muxed1[7]
.sym 33158 array_muxed1[5]
.sym 33169 array_muxed1[3]
.sym 33183 basesoc_reload_storage_SB_DFFESR_Q_31_E
.sym 33189 array_muxed1[3]
.sym 33195 array_muxed1[7]
.sym 33213 array_muxed1[4]
.sym 33232 array_muxed1[5]
.sym 33235 basesoc_reload_storage_SB_DFFESR_Q_31_E
.sym 33236 clk12_$glb_clk
.sym 33237 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 33243 addr_storage[0]
.sym 33244 addr_storage[7]
.sym 33253 addr_storage[3]
.sym 33257 basesoc_value[5]
.sym 33261 fifo_consume[2]
.sym 33264 addr_storage_SB_DFFESR_Q_E
.sym 33268 fifo_consume[5]
.sym 33272 fifo_consume[0]
.sym 33273 basesoc_reload_storage[21]
.sym 33373 addr_storage[11]
.sym 33380 array_muxed1[4]
.sym 33584 VexRiscv._zz_61_[1]
.sym 33585 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[1]
.sym 33586 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[1]
.sym 33587 VexRiscv.CsrPlugin_selfException_payload_badAddr[6]
.sym 33588 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[2]
.sym 33589 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 33590 VexRiscv.CsrPlugin_selfException_payload_badAddr[1]
.sym 33591 VexRiscv.CsrPlugin_selfException_payload_badAddr[5]
.sym 33595 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 33596 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 33599 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 33600 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 33603 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 33605 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 33606 array_muxed1[3]
.sym 33607 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 33608 array_muxed0[12]
.sym 33626 VexRiscv.CsrPlugin_selfException_payload_badAddr[2]
.sym 33628 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 33629 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 33637 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 33638 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33641 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 33645 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 33646 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[2]
.sym 33647 VexRiscv._zz_61__SB_LUT4_O_30_I1[0]
.sym 33648 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 33649 VexRiscv._zz_120_[1]
.sym 33651 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 33653 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 33654 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 33655 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 33656 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 33665 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 33666 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 33667 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 33668 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[2]
.sym 33683 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 33684 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 33685 VexRiscv.CsrPlugin_selfException_payload_badAddr[2]
.sym 33686 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 33689 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 33690 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 33691 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 33692 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 33695 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 33696 VexRiscv._zz_120_[1]
.sym 33697 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 33698 VexRiscv._zz_61__SB_LUT4_O_30_I1[0]
.sym 33705 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 33706 clk12_$glb_clk
.sym 33712 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 33713 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 33714 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[2]
.sym 33715 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 33716 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 33717 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 33718 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 33719 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 33722 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 33724 array_muxed1[4]
.sym 33725 array_muxed2[0]
.sym 33726 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 33727 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 33728 array_muxed1[11]
.sym 33729 VexRiscv._zz_61__SB_LUT4_O_30_I1[1]
.sym 33730 array_muxed1[8]
.sym 33731 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[1]
.sym 33732 $PACKER_VCC_NET
.sym 33733 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 33734 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 33735 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 33740 spram_dataout2[9]
.sym 33741 VexRiscv._zz_120_[0]
.sym 33745 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 33747 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 33751 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 33752 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33754 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 33756 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 33758 VexRiscv._zz_162_[15]
.sym 33760 VexRiscv.execute_LightShifterPlugin_shiftReg[14]
.sym 33762 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[2]
.sym 33763 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 33765 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 33766 VexRiscv._zz_162_[6]
.sym 33767 VexRiscv._zz_120_[0]
.sym 33768 VexRiscv._zz_120_[5]
.sym 33769 VexRiscv._zz_120_[1]
.sym 33771 VexRiscv.CsrPlugin_mepc[0]
.sym 33772 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 33774 VexRiscv._zz_120_[9]
.sym 33775 VexRiscv._zz_162_[5]
.sym 33776 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 33777 VexRiscv._zz_162_[7]
.sym 33778 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 33790 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 33792 VexRiscv._zz_61_[10]
.sym 33793 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 33795 VexRiscv._zz_61_[14]
.sym 33797 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 33798 VexRiscv._zz_61_[6]
.sym 33799 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 33802 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 33805 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 33809 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 33810 VexRiscv._zz_61_[7]
.sym 33814 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 33817 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 33819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 33822 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 33823 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 33824 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 33829 VexRiscv._zz_61_[14]
.sym 33837 VexRiscv._zz_61_[7]
.sym 33841 VexRiscv._zz_61_[6]
.sym 33846 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 33848 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 33849 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 33852 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 33854 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 33855 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 33858 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 33859 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 33860 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 33864 VexRiscv._zz_61_[10]
.sym 33869 clk12_$glb_clk
.sym 33871 VexRiscv._zz_120_[6]
.sym 33872 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 33873 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 33874 VexRiscv._zz_120_[12]
.sym 33875 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[1]
.sym 33876 VexRiscv._zz_120_[10]
.sym 33877 VexRiscv._zz_120_[7]
.sym 33878 VexRiscv._zz_120_[5]
.sym 33881 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 33882 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 33883 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 33884 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 33885 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 33886 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 33887 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 33889 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 33890 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 33891 VexRiscv.execute_LightShifterPlugin_shiftReg[6]
.sym 33892 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 33894 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 33895 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 33896 VexRiscv.execute_LightShifterPlugin_shiftReg[7]
.sym 33897 VexRiscv._zz_120_[3]
.sym 33899 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 33900 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 33901 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 33902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 33903 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 33905 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 33906 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 33912 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 33914 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 33915 VexRiscv.CsrPlugin_selfException_payload_badAddr[4]
.sym 33922 VexRiscv._zz_176_
.sym 33923 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 33926 VexRiscv.CsrPlugin_mepc[0]
.sym 33929 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 33930 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 33931 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 33932 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 33933 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 33934 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 33935 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 33936 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 33939 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 33943 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 33945 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 33946 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 33947 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 33948 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 33951 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 33954 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 33957 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 33960 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 33963 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 33970 VexRiscv._zz_176_
.sym 33971 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 33972 VexRiscv.CsrPlugin_mepc[0]
.sym 33976 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 33977 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 33981 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 33982 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 33983 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 33984 VexRiscv.CsrPlugin_selfException_payload_badAddr[4]
.sym 33987 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 33989 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 33991 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 33992 clk12_$glb_clk
.sym 33994 VexRiscv._zz_120_[0]
.sym 33995 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[1]
.sym 33996 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 33997 VexRiscv._zz_120_[9]
.sym 33998 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 33999 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 34000 VexRiscv._zz_120_[2]
.sym 34001 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 34003 VexRiscv._zz_120_[10]
.sym 34004 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 34005 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 34006 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 34007 VexRiscv._zz_120_[7]
.sym 34008 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 34009 VexRiscv._zz_120_[12]
.sym 34010 array_muxed0[10]
.sym 34011 VexRiscv._zz_120_[5]
.sym 34012 VexRiscv._zz_61_[8]
.sym 34013 VexRiscv._zz_120_[6]
.sym 34014 array_muxed1[12]
.sym 34015 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[1]
.sym 34017 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[1]
.sym 34018 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 34020 VexRiscv._zz_120_[12]
.sym 34021 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 34022 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 34023 VexRiscv._zz_120_[2]
.sym 34025 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 34027 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 34028 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34029 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 34035 VexRiscv._zz_162_[0]
.sym 34036 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 34037 VexRiscv.execute_arbitration_isFiring
.sym 34039 VexRiscv.CsrPlugin_minstret[0]
.sym 34042 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 34044 VexRiscv._zz_162_[6]
.sym 34045 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 34046 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 34047 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 34048 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 34049 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 34050 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 34052 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 34053 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 34054 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 34055 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 34056 VexRiscv._zz_162_[14]
.sym 34057 VexRiscv._zz_162_[4]
.sym 34060 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 34062 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 34063 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 34064 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 34065 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 34068 VexRiscv._zz_162_[0]
.sym 34069 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 34070 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 34071 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 34074 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 34075 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 34076 VexRiscv._zz_162_[14]
.sym 34077 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 34080 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 34081 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 34082 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 34083 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 34086 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 34087 VexRiscv._zz_162_[4]
.sym 34088 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 34089 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 34094 VexRiscv.CsrPlugin_minstret[0]
.sym 34099 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 34100 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 34101 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 34104 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 34105 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 34106 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 34107 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 34110 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 34111 VexRiscv._zz_162_[6]
.sym 34112 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 34113 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 34114 VexRiscv.execute_arbitration_isFiring
.sym 34115 clk12_$glb_clk
.sym 34117 VexRiscv._zz_120_[8]
.sym 34118 VexRiscv._zz_120_[13]
.sym 34119 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 34120 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[4]
.sym 34121 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[0]
.sym 34122 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[14]
.sym 34123 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[0]
.sym 34124 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[1]
.sym 34127 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 34128 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 34129 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 34130 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 34131 VexRiscv.execute_arbitration_isFiring
.sym 34132 VexRiscv._zz_120_[9]
.sym 34133 VexRiscv._zz_162_[2]
.sym 34134 VexRiscv._zz_120_[15]
.sym 34135 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 34136 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 34137 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 34138 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 34139 VexRiscv._zz_34_[0]
.sym 34140 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 34141 VexRiscv._zz_162_[15]
.sym 34142 VexRiscv._zz_162_[14]
.sym 34143 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 34144 VexRiscv._zz_162_[13]
.sym 34145 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 34146 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 34147 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 34148 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 34149 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34150 VexRiscv._zz_162_[8]
.sym 34151 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 34152 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 34158 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 34159 VexRiscv._zz_136_[4]
.sym 34160 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 34165 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 34166 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 34167 VexRiscv._zz_136_[2]
.sym 34168 VexRiscv._zz_136_[0]
.sym 34169 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 34170 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 34171 VexRiscv._zz_136_[1]
.sym 34172 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 34174 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 34176 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 34180 VexRiscv._zz_136_[3]
.sym 34181 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 34184 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 34188 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 34190 VexRiscv._zz_121__SB_CARRY_I1_CO[1]
.sym 34192 VexRiscv._zz_136_[0]
.sym 34193 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 34196 VexRiscv._zz_121__SB_CARRY_I1_CO[2]
.sym 34197 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 34198 VexRiscv._zz_136_[1]
.sym 34199 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 34200 VexRiscv._zz_121__SB_CARRY_I1_CO[1]
.sym 34202 VexRiscv._zz_121__SB_CARRY_I1_CO[3]
.sym 34204 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 34205 VexRiscv._zz_136_[2]
.sym 34206 VexRiscv._zz_121__SB_CARRY_I1_CO[2]
.sym 34208 VexRiscv._zz_121__SB_CARRY_I1_CO[4]
.sym 34210 VexRiscv._zz_136_[3]
.sym 34211 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 34212 VexRiscv._zz_121__SB_CARRY_I1_CO[3]
.sym 34214 VexRiscv._zz_121__SB_CARRY_I1_CO[5]
.sym 34216 VexRiscv._zz_136_[4]
.sym 34217 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 34218 VexRiscv._zz_121__SB_CARRY_I1_CO[4]
.sym 34220 VexRiscv._zz_121__SB_CARRY_I1_CO[6]
.sym 34222 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 34223 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 34224 VexRiscv._zz_121__SB_CARRY_I1_CO[5]
.sym 34226 VexRiscv._zz_121__SB_CARRY_I1_CO[7]
.sym 34228 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 34229 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 34230 VexRiscv._zz_121__SB_CARRY_I1_CO[6]
.sym 34232 VexRiscv._zz_121__SB_CARRY_I1_CO[8]
.sym 34234 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 34235 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 34236 VexRiscv._zz_121__SB_CARRY_I1_CO[7]
.sym 34240 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 34241 VexRiscv._zz_136_[17]
.sym 34242 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 34243 VexRiscv._zz_136_[15]
.sym 34244 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 34245 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 34246 VexRiscv._zz_136_[3]
.sym 34247 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 34250 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 34252 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 34253 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 34254 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 34255 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[4]
.sym 34256 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 34257 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 34258 VexRiscv._zz_163_[15]
.sym 34259 VexRiscv._zz_120_[8]
.sym 34260 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 34261 VexRiscv._zz_120_[13]
.sym 34262 VexRiscv._zz_61_[13]
.sym 34263 VexRiscv.execute_arbitration_isFiring
.sym 34264 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 34266 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 34267 VexRiscv._zz_120_[9]
.sym 34268 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 34269 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 34270 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 34271 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 34273 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 34274 addr_storage[8]
.sym 34275 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 34276 VexRiscv._zz_121__SB_CARRY_I1_CO[8]
.sym 34283 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 34284 VexRiscv._zz_136_[12]
.sym 34287 VexRiscv._zz_136_[11]
.sym 34291 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 34294 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 34295 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 34296 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 34298 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 34299 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 34300 VexRiscv._zz_136_[15]
.sym 34301 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 34302 VexRiscv._zz_136_[14]
.sym 34304 VexRiscv._zz_136_[13]
.sym 34307 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 34310 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 34312 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 34313 VexRiscv._zz_121__SB_CARRY_I1_CO[9]
.sym 34315 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 34316 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 34317 VexRiscv._zz_121__SB_CARRY_I1_CO[8]
.sym 34319 VexRiscv._zz_121__SB_CARRY_I1_CO[10]
.sym 34321 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 34322 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 34323 VexRiscv._zz_121__SB_CARRY_I1_CO[9]
.sym 34325 VexRiscv._zz_121__SB_CARRY_I1_CO[11]
.sym 34327 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 34328 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 34329 VexRiscv._zz_121__SB_CARRY_I1_CO[10]
.sym 34331 VexRiscv._zz_121__SB_CARRY_I1_CO[12]
.sym 34333 VexRiscv._zz_136_[11]
.sym 34334 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 34335 VexRiscv._zz_121__SB_CARRY_I1_CO[11]
.sym 34337 VexRiscv._zz_121__SB_CARRY_I1_CO[13]
.sym 34339 VexRiscv._zz_136_[12]
.sym 34340 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 34341 VexRiscv._zz_121__SB_CARRY_I1_CO[12]
.sym 34343 VexRiscv._zz_121__SB_CARRY_I1_CO[14]
.sym 34345 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 34346 VexRiscv._zz_136_[13]
.sym 34347 VexRiscv._zz_121__SB_CARRY_I1_CO[13]
.sym 34349 VexRiscv._zz_121__SB_CARRY_I1_CO[15]
.sym 34351 VexRiscv._zz_136_[14]
.sym 34352 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 34353 VexRiscv._zz_121__SB_CARRY_I1_CO[14]
.sym 34355 VexRiscv._zz_121__SB_CARRY_I1_CO[16]
.sym 34357 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 34358 VexRiscv._zz_136_[15]
.sym 34359 VexRiscv._zz_121__SB_CARRY_I1_CO[15]
.sym 34363 VexRiscv._zz_40_
.sym 34364 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[0]
.sym 34365 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 34366 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[0]
.sym 34367 VexRiscv.CsrPlugin_mepc[8]
.sym 34368 VexRiscv.CsrPlugin_mepc[13]
.sym 34369 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 34370 VexRiscv.CsrPlugin_mepc[10]
.sym 34371 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 34372 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 34373 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 34374 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 34375 VexRiscv.CsrPlugin_mepc[4]
.sym 34376 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 34377 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 34378 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 34379 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 34380 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 34381 VexRiscv._zz_163_[1]
.sym 34382 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 34383 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 34384 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 34385 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 34386 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 34387 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 34388 VexRiscv.CsrPlugin_mepc[8]
.sym 34389 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 34390 VexRiscv.CsrPlugin_mepc[13]
.sym 34391 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 34392 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 34393 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 34394 VexRiscv.CsrPlugin_mepc[10]
.sym 34395 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 34396 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 34397 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 34398 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 34399 VexRiscv._zz_121__SB_CARRY_I1_CO[16]
.sym 34405 VexRiscv._zz_136_[17]
.sym 34406 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 34408 VexRiscv._zz_136_[19]
.sym 34409 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 34410 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 34412 VexRiscv._zz_136_[18]
.sym 34414 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 34415 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 34416 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 34419 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 34420 VexRiscv._zz_136_[16]
.sym 34421 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34429 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34435 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 34436 VexRiscv._zz_121__SB_CARRY_I1_CO[17]
.sym 34438 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 34439 VexRiscv._zz_136_[16]
.sym 34440 VexRiscv._zz_121__SB_CARRY_I1_CO[16]
.sym 34442 VexRiscv._zz_121__SB_CARRY_I1_CO[18]
.sym 34444 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 34445 VexRiscv._zz_136_[17]
.sym 34446 VexRiscv._zz_121__SB_CARRY_I1_CO[17]
.sym 34448 VexRiscv._zz_121__SB_CARRY_I1_CO[19]
.sym 34450 VexRiscv._zz_136_[18]
.sym 34451 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 34452 VexRiscv._zz_121__SB_CARRY_I1_CO[18]
.sym 34454 VexRiscv._zz_121__SB_CARRY_I1_CO[20]
.sym 34456 VexRiscv._zz_136_[19]
.sym 34457 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 34458 VexRiscv._zz_121__SB_CARRY_I1_CO[19]
.sym 34460 VexRiscv._zz_121__SB_CARRY_I1_CO[21]
.sym 34462 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34463 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 34464 VexRiscv._zz_121__SB_CARRY_I1_CO[20]
.sym 34466 VexRiscv._zz_121__SB_CARRY_I1_CO[22]
.sym 34468 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 34469 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34470 VexRiscv._zz_121__SB_CARRY_I1_CO[21]
.sym 34472 VexRiscv._zz_121__SB_CARRY_I1_CO[23]
.sym 34474 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34475 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 34476 VexRiscv._zz_121__SB_CARRY_I1_CO[22]
.sym 34478 VexRiscv._zz_121__SB_CARRY_I1_CO[24]
.sym 34480 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34481 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 34482 VexRiscv._zz_121__SB_CARRY_I1_CO[23]
.sym 34486 VexRiscv._zz_136_[16]
.sym 34487 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[2]
.sym 34488 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[2]
.sym 34489 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[2]
.sym 34490 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 34491 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 34492 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 34493 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 34494 VexRiscv._zz_136_[18]
.sym 34497 VexRiscv.CsrPlugin_minstret[18]
.sym 34498 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 34499 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 34500 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 34501 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 34502 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 34503 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 34504 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 34505 VexRiscv._zz_40_
.sym 34506 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 34507 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 34508 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 34509 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 34510 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 34511 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 34512 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34513 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 34514 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[1]
.sym 34517 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 34518 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 34519 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 34520 VexRiscv._zz_120_[12]
.sym 34522 VexRiscv._zz_121__SB_CARRY_I1_CO[24]
.sym 34527 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 34529 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 34531 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 34534 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 34535 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 34537 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 34541 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 34542 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 34546 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34554 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34559 VexRiscv._zz_121__SB_CARRY_I1_CO[25]
.sym 34561 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 34562 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34563 VexRiscv._zz_121__SB_CARRY_I1_CO[24]
.sym 34565 VexRiscv._zz_121__SB_CARRY_I1_CO[26]
.sym 34567 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34568 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 34569 VexRiscv._zz_121__SB_CARRY_I1_CO[25]
.sym 34571 VexRiscv._zz_121__SB_CARRY_I1_CO[27]
.sym 34573 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 34574 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34575 VexRiscv._zz_121__SB_CARRY_I1_CO[26]
.sym 34577 VexRiscv._zz_121__SB_CARRY_I1_CO[28]
.sym 34579 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 34580 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34581 VexRiscv._zz_121__SB_CARRY_I1_CO[27]
.sym 34583 VexRiscv._zz_121__SB_CARRY_I1_CO[29]
.sym 34585 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34586 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 34587 VexRiscv._zz_121__SB_CARRY_I1_CO[28]
.sym 34589 VexRiscv._zz_121__SB_CARRY_I1_CO[30]
.sym 34591 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 34592 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34593 VexRiscv._zz_121__SB_CARRY_I1_CO[29]
.sym 34595 VexRiscv._zz_121__SB_CARRY_I1_CO[31]
.sym 34597 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34598 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 34599 VexRiscv._zz_121__SB_CARRY_I1_CO[30]
.sym 34603 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 34604 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 34605 VexRiscv._zz_121__SB_CARRY_I1_CO[31]
.sym 34609 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 34610 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[2]
.sym 34611 VexRiscv.CsrPlugin_mepc[2]
.sym 34612 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[0]
.sym 34613 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 34614 VexRiscv.iBusWishbone_DAT_MISO_regNext[15]
.sym 34615 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 34616 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34617 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 34618 VexRiscv.MmuPlugin_satp_ppn[10]
.sym 34620 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_I2[1]
.sym 34621 VexRiscv._zz_162_[21]
.sym 34622 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 34623 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 34624 VexRiscv._zz_150_
.sym 34625 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 34626 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 34627 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 34628 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 34629 VexRiscv._zz_162_[24]
.sym 34630 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 34631 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 34632 VexRiscv.CsrPlugin_mepc[14]
.sym 34633 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 34634 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 34635 VexRiscv.CsrPlugin_hadException
.sym 34636 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 34637 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 34638 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 34639 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 34640 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34641 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 34642 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 34643 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 34644 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 34650 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 34651 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 34652 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 34654 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 34655 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 34656 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 34657 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 34658 VexRiscv.CsrPlugin_mepc[8]
.sym 34659 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 34661 VexRiscv.CsrPlugin_hadException
.sym 34662 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 34665 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34666 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 34668 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 34669 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 34670 VexRiscv.CsrPlugin_mepc[14]
.sym 34676 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34677 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 34678 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 34680 VexRiscv._zz_120_[12]
.sym 34681 VexRiscv.CsrPlugin_mepc[13]
.sym 34683 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 34684 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 34685 VexRiscv.CsrPlugin_mepc[14]
.sym 34686 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34692 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 34695 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34696 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 34697 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 34698 VexRiscv.CsrPlugin_mepc[8]
.sym 34701 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 34702 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 34703 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 34707 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 34708 VexRiscv._zz_120_[12]
.sym 34709 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 34710 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 34713 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 34714 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 34715 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 34716 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34719 VexRiscv.CsrPlugin_mepc[13]
.sym 34720 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 34721 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34722 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 34726 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 34729 VexRiscv.CsrPlugin_hadException
.sym 34730 clk12_$glb_clk
.sym 34732 VexRiscv.CsrPlugin_mepc[9]
.sym 34733 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 34734 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 34735 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 34736 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 34737 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 34738 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 34739 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 34740 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 34741 basesoc_cpu_dbus_dat_r[31]
.sym 34743 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 34744 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 34745 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 34746 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 34747 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 34748 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 34749 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34750 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 34751 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 34752 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 34753 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34754 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 34755 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 34756 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 34757 sbled_rraw_SB_LUT4_I0_O[2]
.sym 34758 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 34759 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 34760 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 34761 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 34762 VexRiscv.CsrPlugin_selfException_valid
.sym 34763 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 34764 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 34765 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 34766 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34767 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 34774 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 34775 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 34777 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 34780 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 34781 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 34782 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 34788 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 34789 VexRiscv.CsrPlugin_mepc[9]
.sym 34791 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 34793 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 34795 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[2]
.sym 34796 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34798 VexRiscv.CsrPlugin_mepc[12]
.sym 34799 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 34801 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 34803 VexRiscv._zz_24_[1]
.sym 34804 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 34807 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 34808 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 34812 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34814 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 34815 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 34819 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 34821 VexRiscv._zz_24_[1]
.sym 34824 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34825 VexRiscv.CsrPlugin_mepc[12]
.sym 34826 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 34827 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 34832 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 34833 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 34836 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 34837 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[2]
.sym 34838 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 34842 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 34843 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 34844 VexRiscv.CsrPlugin_mepc[9]
.sym 34845 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34851 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 34852 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 34853 clk12_$glb_clk
.sym 34855 interface4_bank_bus_dat_r[2]
.sym 34856 interface4_bank_bus_dat_r[1]
.sym 34857 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 34858 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 34859 interface4_bank_bus_dat_r[3]
.sym 34860 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 34861 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[2]
.sym 34862 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 34863 basesoc_cpu_dbus_dat_r[25]
.sym 34865 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34867 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 34868 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 34869 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 34870 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 34871 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 34872 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 34873 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[3]
.sym 34874 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 34875 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 34876 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 34877 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 34878 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 34879 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 34880 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 34881 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 34882 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 34883 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 34884 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 34885 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 34886 sbled_b_SB_LUT4_I3_O[0]
.sym 34887 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 34888 interface4_bank_bus_dat_r[2]
.sym 34889 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 34890 interface4_bank_bus_dat_r[1]
.sym 34897 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[6]
.sym 34898 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 34899 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 34901 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 34902 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 34905 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 34906 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 34907 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 34908 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 34909 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 34910 basesoc_soccontroller_bus_errors[0]
.sym 34912 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 34913 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 34914 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 34915 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 34917 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 34919 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 34921 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 34922 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[3]
.sym 34923 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[0]
.sym 34925 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 34929 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[0]
.sym 34930 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[3]
.sym 34931 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 34932 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 34935 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 34936 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 34937 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 34938 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 34941 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 34942 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 34943 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 34947 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 34948 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 34949 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 34950 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 34953 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 34954 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[6]
.sym 34956 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 34959 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 34960 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 34961 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 34962 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 34968 basesoc_soccontroller_bus_errors[0]
.sym 34971 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 34972 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 34973 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 34974 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 34975 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_E
.sym 34976 clk12_$glb_clk
.sym 34977 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 34979 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 34980 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[3]
.sym 34981 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[0]
.sym 34982 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 34983 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 34984 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 34985 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[1]
.sym 34987 array_muxed1[3]
.sym 34988 array_muxed1[3]
.sym 34989 addr_storage[7]
.sym 34990 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 34991 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 34992 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 34993 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 34994 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 34995 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 34996 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 34997 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 34998 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 34999 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 35000 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 35001 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 35002 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 35003 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 35004 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 35005 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[1]
.sym 35006 interface4_bank_bus_dat_r[3]
.sym 35007 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 35008 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 35009 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35010 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 35011 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35012 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 35013 sbled_g_SB_LUT4_I3_O[0]
.sym 35021 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[1]
.sym 35024 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 35025 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35026 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 35027 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 35028 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 35029 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 35031 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0_SB_LUT4_O_I3[2]
.sym 35036 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35037 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 35040 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 35041 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 35042 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 35044 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 35045 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35046 VexRiscv.CsrPlugin_hadException
.sym 35048 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35049 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 35050 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 35052 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 35053 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 35054 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35055 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35058 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 35060 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 35061 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 35064 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35065 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 35066 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 35067 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35070 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 35072 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 35073 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[1]
.sym 35076 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 35077 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 35078 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35079 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35084 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 35088 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35089 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 35091 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0_SB_LUT4_O_I3[2]
.sym 35097 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 35098 VexRiscv.CsrPlugin_hadException
.sym 35099 clk12_$glb_clk
.sym 35101 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 35102 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I3_O[3]
.sym 35103 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_DFFSR_Q_R
.sym 35104 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 35105 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_DFFSR_Q_R
.sym 35106 VexRiscv.CsrPlugin_exception
.sym 35107 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35108 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35109 array_muxed0[12]
.sym 35110 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 35111 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35112 array_muxed0[12]
.sym 35113 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[4]
.sym 35114 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 35115 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[1]
.sym 35116 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 35117 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35118 basesoc_load_storage[11]
.sym 35119 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[6]
.sym 35120 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 35122 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35123 VexRiscv._zz_150_
.sym 35124 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 35125 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 35126 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 35127 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 35128 $PACKER_VCC_NET
.sym 35129 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35130 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 35131 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35132 VexRiscv.CsrPlugin_hadException
.sym 35133 VexRiscv.CsrPlugin_hadException
.sym 35134 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 35135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 35136 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 35142 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 35143 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35144 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 35145 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 35146 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 35147 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35148 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 35150 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 35151 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35152 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[3]
.sym 35153 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[0]
.sym 35155 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 35156 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 35158 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 35159 VexRiscv._zz_91__SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 35160 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 35161 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 35165 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 35166 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 35167 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 35168 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 35169 VexRiscv._zz_24_[1]
.sym 35170 addr_storage[7]
.sym 35171 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 35175 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 35176 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 35181 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[3]
.sym 35182 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 35183 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35184 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[0]
.sym 35187 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 35188 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 35189 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 35193 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 35194 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 35195 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35196 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35199 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 35200 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35201 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 35202 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35205 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 35206 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 35207 VexRiscv._zz_91__SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 35211 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 35212 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 35214 addr_storage[7]
.sym 35217 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 35218 VexRiscv._zz_24_[1]
.sym 35219 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 35221 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 35222 clk12_$glb_clk
.sym 35224 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35225 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[2]
.sym 35226 VexRiscv.CsrPlugin_hadException
.sym 35227 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1[0]
.sym 35228 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 35229 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 35230 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 35231 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 35236 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 35238 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 35239 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 35240 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35241 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 35242 VexRiscv.decode_to_execute_IS_SFENCE_VMA
.sym 35244 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 35245 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35246 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 35247 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 35248 addr_storage[10]
.sym 35249 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 35250 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 35251 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35252 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[2]
.sym 35253 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35254 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 35255 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 35256 basesoc_cpu_ibus_adr[5]
.sym 35257 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 35258 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 35259 VexRiscv.CsrPlugin_mepc[16]
.sym 35265 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 35267 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 35269 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 35271 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 35274 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35275 VexRiscv.CsrPlugin_mepc[11]
.sym 35276 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 35277 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35279 VexRiscv._zz_120_[11]
.sym 35283 VexRiscv.CsrPlugin_mepc[16]
.sym 35284 VexRiscv._zz_150_
.sym 35285 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35286 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 35288 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 35289 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 35290 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 35291 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 35292 VexRiscv._zz_150_
.sym 35293 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35294 VexRiscv.CsrPlugin_mepc[21]
.sym 35295 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 35297 $nextpnr_ICESTORM_LC_21$O
.sym 35300 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 35303 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 35304 VexRiscv._zz_150_
.sym 35305 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 35307 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 35311 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 35312 VexRiscv._zz_150_
.sym 35313 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 35316 VexRiscv.CsrPlugin_mepc[11]
.sym 35317 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35318 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 35319 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35322 VexRiscv.CsrPlugin_mepc[21]
.sym 35323 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35324 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35325 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 35328 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35329 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 35330 VexRiscv._zz_120_[11]
.sym 35331 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 35334 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 35335 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 35336 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 35340 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35341 VexRiscv.CsrPlugin_mepc[16]
.sym 35342 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 35343 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35345 clk12_$glb_clk
.sym 35346 VexRiscv.reset_$glb_sr
.sym 35347 VexRiscv.CsrPlugin_interrupt_valid
.sym 35348 VexRiscv.CsrPlugin_interrupt_valid_SB_DFFSR_Q_R
.sym 35349 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35350 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.sym 35351 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 35352 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 35353 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[3]
.sym 35354 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 35355 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 35356 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 35359 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35360 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 35361 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 35362 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 35363 VexRiscv.CsrPlugin_mepc[11]
.sym 35364 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 35365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 35366 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 35367 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 35368 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 35369 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 35370 VexRiscv.CsrPlugin_hadException
.sym 35371 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 35372 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 35373 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[15]
.sym 35374 VexRiscv._zz_176_
.sym 35375 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 35376 interface4_bank_bus_dat_r[2]
.sym 35377 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 35378 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35379 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 35380 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35381 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 35382 interface4_bank_bus_dat_r[1]
.sym 35388 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 35389 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 35390 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 35391 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[0]
.sym 35392 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 35393 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 35394 VexRiscv.CsrPlugin_mepc[12]
.sym 35395 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 35396 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 35398 VexRiscv._zz_176_
.sym 35400 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 35401 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 35403 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 35404 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 35405 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[0]
.sym 35407 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 35409 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 35410 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[3]
.sym 35411 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35412 VexRiscv.CsrPlugin_mepc[3]
.sym 35413 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35415 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 35417 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 35419 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 35422 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 35423 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35424 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[0]
.sym 35427 VexRiscv._zz_176_
.sym 35428 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 35430 VexRiscv.CsrPlugin_mepc[12]
.sym 35433 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 35434 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 35439 VexRiscv._zz_176_
.sym 35441 VexRiscv.CsrPlugin_mepc[3]
.sym 35442 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 35445 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 35446 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 35447 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 35448 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 35451 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 35452 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 35453 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35454 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 35457 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 35458 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[0]
.sym 35459 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35463 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 35464 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[3]
.sym 35465 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 35466 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 35468 clk12_$glb_clk
.sym 35470 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35471 VexRiscv._zz_91__SB_LUT4_I1_I2[0]
.sym 35472 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35473 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]
.sym 35474 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 35475 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 35476 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 35477 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 35479 basesoc_cpu_ibus_adr[9]
.sym 35482 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 35483 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 35484 VexRiscv.externalInterruptArray_regNext[3]
.sym 35485 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 35486 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 35487 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 35488 VexRiscv.CsrPlugin_minstret[54]
.sym 35489 VexRiscv.CsrPlugin_interrupt_valid
.sym 35490 VexRiscv.CsrPlugin_mip_MSIP
.sym 35492 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 35493 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 35494 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 35495 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 35496 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 35497 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35498 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35499 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 35500 basesoc_cpu_ibus_adr[23]
.sym 35501 VexRiscv.CsrPlugin_mepc[21]
.sym 35502 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 35503 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 35504 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 35512 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 35513 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 35514 VexRiscv.MmuPlugin_status_mxr
.sym 35515 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 35516 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 35517 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_O[1]
.sym 35518 VexRiscv.MmuPlugin_status_sum
.sym 35519 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 35520 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35526 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35527 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_I2[1]
.sym 35529 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 35531 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 35532 VexRiscv.MmuPlugin_status_mprv
.sym 35534 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 35535 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 35536 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35537 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 35539 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 35541 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 35542 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 35544 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_O[1]
.sym 35546 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 35550 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 35551 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 35552 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 35553 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35556 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 35558 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 35559 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 35562 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 35564 VexRiscv.MmuPlugin_status_mxr
.sym 35565 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 35568 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_O[1]
.sym 35569 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 35570 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35571 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 35574 VexRiscv.MmuPlugin_status_mprv
.sym 35575 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 35576 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 35580 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_I2[1]
.sym 35581 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 35583 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 35586 VexRiscv.MmuPlugin_status_sum
.sym 35587 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 35589 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 35591 clk12_$glb_clk
.sym 35592 VexRiscv.reset_$glb_sr
.sym 35593 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 35594 basesoc_cpu_ibus_adr[23]
.sym 35595 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3]
.sym 35596 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 35597 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 35598 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 35599 basesoc_cpu_ibus_adr[5]
.sym 35600 basesoc_cpu_ibus_adr[22]
.sym 35602 basesoc_value[0]
.sym 35603 basesoc_value[0]
.sym 35605 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 35606 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 35607 interface0_bank_bus_dat_r[5]
.sym 35608 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[24]
.sym 35609 basesoc_cpu_ibus_adr[9]
.sym 35610 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 35611 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 35612 basesoc_cpu_ibus_adr[4]
.sym 35613 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 35614 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 35616 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 35617 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 35618 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 35619 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 35620 VexRiscv.MmuPlugin_status_mxr
.sym 35621 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 35622 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 35623 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35624 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 35625 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35626 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 35627 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 35628 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 35634 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 35635 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35636 VexRiscv.CsrPlugin_mepc[11]
.sym 35637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 35638 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 35640 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[0]
.sym 35641 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 35643 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 35644 VexRiscv._zz_176_
.sym 35645 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[0]
.sym 35646 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 35647 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[0]
.sym 35648 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 35649 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 35650 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 35652 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35653 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 35656 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 35659 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35661 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 35662 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 35663 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35665 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 35667 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 35668 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 35669 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 35670 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 35674 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 35675 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35676 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[0]
.sym 35679 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[0]
.sym 35680 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35681 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 35685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 35686 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35687 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 35688 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 35691 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35692 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 35693 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[0]
.sym 35698 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 35703 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 35704 VexRiscv._zz_176_
.sym 35705 VexRiscv.CsrPlugin_mepc[11]
.sym 35710 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 35711 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 35712 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 35714 clk12_$glb_clk
.sym 35716 VexRiscv.CsrPlugin_mepc[30]
.sym 35717 VexRiscv.CsrPlugin_mepc[28]
.sym 35718 VexRiscv.CsrPlugin_mepc[31]
.sym 35719 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 35720 VexRiscv.CsrPlugin_mepc[17]
.sym 35721 VexRiscv.CsrPlugin_mepc[16]
.sym 35722 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 35723 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 35728 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 35729 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35730 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 35732 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 35733 basesoc_cpu_ibus_adr[24]
.sym 35734 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 35735 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 35736 basesoc_cpu_ibus_adr[25]
.sym 35737 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 35738 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 35739 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 35740 addr_storage[13]
.sym 35741 VexRiscv.CsrPlugin_mepc[17]
.sym 35742 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 35743 VexRiscv.CsrPlugin_mepc[16]
.sym 35744 VexRiscv.CsrPlugin_mcycle[19]
.sym 35745 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 35746 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 35747 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 35748 basesoc_cpu_ibus_adr[5]
.sym 35749 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 35750 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 35751 addr_storage[10]
.sym 35757 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 35758 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35761 VexRiscv.CsrPlugin_mepc[20]
.sym 35762 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 35764 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 35766 VexRiscv.CsrPlugin_mepc[21]
.sym 35767 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 35769 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 35770 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 35772 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 35774 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35775 VexRiscv.CsrPlugin_mepc[31]
.sym 35777 VexRiscv.CsrPlugin_mepc[17]
.sym 35778 VexRiscv.CsrPlugin_mcycle[60]
.sym 35779 VexRiscv._zz_176_
.sym 35782 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 35784 VexRiscv.CsrPlugin_hadException
.sym 35785 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35786 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 35790 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 35791 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35792 VexRiscv.CsrPlugin_mepc[31]
.sym 35793 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35796 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 35803 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 35808 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 35809 VexRiscv.CsrPlugin_mepc[20]
.sym 35811 VexRiscv._zz_176_
.sym 35814 VexRiscv.CsrPlugin_mepc[17]
.sym 35815 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35816 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 35817 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35821 VexRiscv._zz_176_
.sym 35822 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 35823 VexRiscv.CsrPlugin_mepc[21]
.sym 35826 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 35827 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35828 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 35829 VexRiscv.CsrPlugin_mcycle[60]
.sym 35833 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 35836 VexRiscv.CsrPlugin_hadException
.sym 35837 clk12_$glb_clk
.sym 35839 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 35840 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 35841 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35842 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 35843 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 35844 interface6_bank_bus_dat_r[1]
.sym 35845 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 35846 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 35847 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 35848 basesoc_value[10]
.sym 35851 basesoc_value[10]
.sym 35852 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 35853 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 35854 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 35855 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 35856 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 35857 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 35858 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 35859 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 35860 VexRiscv.CsrPlugin_mepc[28]
.sym 35861 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 35862 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 35863 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 35864 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 35865 VexRiscv._zz_176_
.sym 35867 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 35868 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 35869 interface4_bank_bus_dat_r[2]
.sym 35870 interface4_bank_bus_dat_r[1]
.sym 35871 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35873 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35874 touch_touch2_i_SB_LUT4_I1_O[2]
.sym 35881 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 35882 VexRiscv.CsrPlugin_mtval[19]
.sym 35884 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 35887 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35888 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 35889 VexRiscv.CsrPlugin_mepc[19]
.sym 35890 VexRiscv.CsrPlugin_mscratch[18]
.sym 35893 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 35894 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 35896 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 35897 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 35898 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35900 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 35901 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 35904 VexRiscv.CsrPlugin_minstret[18]
.sym 35906 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 35907 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 35909 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 35910 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35913 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 35914 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 35916 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 35920 VexRiscv.CsrPlugin_mtval[19]
.sym 35921 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 35922 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 35927 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 35933 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 35938 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 35943 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 35944 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 35945 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 35946 VexRiscv.CsrPlugin_mepc[19]
.sym 35952 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 35955 VexRiscv.CsrPlugin_minstret[18]
.sym 35956 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 35957 VexRiscv.CsrPlugin_mscratch[18]
.sym 35958 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 35959 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 35960 clk12_$glb_clk
.sym 35962 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 35963 interface2_bank_bus_dat_r[2]
.sym 35964 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 35965 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 35966 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 35967 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 35968 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 35969 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 35971 interface6_bank_bus_dat_r[1]
.sym 35974 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 35975 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 35976 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 35977 VexRiscv.MmuPlugin_status_sum
.sym 35978 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 35979 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 35980 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 35981 interface5_bank_bus_dat_r[4]
.sym 35982 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 35983 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 35984 fifo_readable_SB_LUT4_I3_I1[2]
.sym 35985 VexRiscv.CsrPlugin_mepc[19]
.sym 35987 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 35989 VexRiscv.CsrPlugin_mtval[20]
.sym 35990 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 35991 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 35992 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 35993 csrbank6_o0_w[1]
.sym 35994 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 35996 interface3_bank_bus_dat_r[2]
.sym 36003 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 36005 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36006 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 36007 VexRiscv.CsrPlugin_mepc[29]
.sym 36010 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 36013 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 36015 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 36016 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 36017 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 36018 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 36019 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 36020 VexRiscv.CsrPlugin_mscratch[30]
.sym 36021 VexRiscv.CsrPlugin_minstret[29]
.sym 36023 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 36024 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 36026 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 36031 VexRiscv.CsrPlugin_mcycle[62]
.sym 36032 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 36033 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 36034 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 36036 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 36037 VexRiscv.CsrPlugin_mscratch[30]
.sym 36038 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 36039 VexRiscv.CsrPlugin_mcycle[62]
.sym 36045 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 36051 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 36054 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 36060 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 36066 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 36067 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 36068 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 36069 VexRiscv.CsrPlugin_mepc[29]
.sym 36072 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 36073 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 36074 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 36075 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 36078 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 36079 VexRiscv.CsrPlugin_minstret[29]
.sym 36080 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 36081 VexRiscv.CsrPlugin_mepc[29]
.sym 36082 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36083 clk12_$glb_clk
.sym 36085 VexRiscv.CsrPlugin_mscratch[28]
.sym 36086 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 36087 VexRiscv.CsrPlugin_mscratch[23]
.sym 36088 VexRiscv.CsrPlugin_mscratch[29]
.sym 36089 VexRiscv.CsrPlugin_mscratch[19]
.sym 36090 VexRiscv.CsrPlugin_mscratch[20]
.sym 36091 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 36094 $PACKER_VCC_NET
.sym 36097 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 36098 usb_inhandler_dtbs[1]
.sym 36099 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 36100 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 36101 touch_touch4_o_SB_LUT4_I0_O[2]
.sym 36102 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 36103 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 36104 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 36105 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 36106 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 36107 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 36108 basesoc_value[9]
.sym 36109 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 36110 $PACKER_VCC_NET
.sym 36111 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 36113 array_muxed0[4]
.sym 36114 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 36115 addr_storage[17]
.sym 36116 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 36117 $PACKER_VCC_NET
.sym 36118 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 36119 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36120 csrbank2_in0_w[6]
.sym 36128 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36132 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 36136 array_muxed0[3]
.sym 36138 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 36141 VexRiscv._zz_147_[19]
.sym 36143 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 36145 VexRiscv.CsrPlugin_minstret[51]
.sym 36147 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 36148 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 36150 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 36152 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 36153 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36155 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 36157 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 36159 VexRiscv._zz_147_[19]
.sym 36160 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 36161 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 36162 VexRiscv.CsrPlugin_minstret[51]
.sym 36168 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 36172 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 36179 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 36183 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36184 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 36185 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 36186 array_muxed0[3]
.sym 36198 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 36204 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 36205 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36206 clk12_$glb_clk
.sym 36207 VexRiscv.reset_$glb_sr
.sym 36213 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_6_O[3]
.sym 36214 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 36215 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 36216 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 36219 fifo_do_read_SB_LUT4_I2_O
.sym 36220 sbled_g_SB_LUT4_I3_I2[3]
.sym 36222 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36223 fifo_readable_SB_LUT4_I3_I1[2]
.sym 36224 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36225 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 36226 VexRiscv.CsrPlugin_mepc[22]
.sym 36227 interface8_bank_bus_dat_r[1]
.sym 36228 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 36229 basesoc_load_storage[9]
.sym 36230 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36231 VexRiscv.CsrPlugin_mscratch[23]
.sym 36232 addr_storage[13]
.sym 36234 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 36235 addr_storage[29]
.sym 36236 addr_storage[8]
.sym 36237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 36238 addr_storage[10]
.sym 36239 interface4_bank_bus_dat_r[7]
.sym 36240 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 36241 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 36242 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 36243 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 36249 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 36254 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 36256 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_5_O[2]
.sym 36257 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 36260 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_7_O[2]
.sym 36263 array_muxed0[3]
.sym 36264 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_6_O[3]
.sym 36266 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36268 basesoc_wishbone_ack
.sym 36269 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 36270 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36271 addr_storage[26]
.sym 36272 sbled_g_SB_LUT4_I3_I2[1]
.sym 36273 csrbank3_ctrl0_w[1]
.sym 36274 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_6_O[2]
.sym 36276 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 36277 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36278 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_5_O[3]
.sym 36279 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_7_O[3]
.sym 36280 addr_storage[24]
.sym 36283 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 36285 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36288 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 36290 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 36294 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 36295 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36297 sbled_g_SB_LUT4_I3_I2[1]
.sym 36300 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 36301 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_7_O[2]
.sym 36302 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_7_O[3]
.sym 36303 addr_storage[24]
.sym 36307 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36309 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 36312 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_5_O[2]
.sym 36313 addr_storage[26]
.sym 36314 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 36315 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_5_O[3]
.sym 36318 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_6_O[3]
.sym 36319 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36320 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_6_O[2]
.sym 36321 csrbank3_ctrl0_w[1]
.sym 36324 array_muxed0[3]
.sym 36325 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 36326 basesoc_wishbone_ack
.sym 36329 clk12_$glb_clk
.sym 36330 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 36332 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_6_O[2]
.sym 36333 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 36334 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 36336 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_5_O[3]
.sym 36337 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_7_O[3]
.sym 36338 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 36343 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 36344 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 36345 sbled_g_SB_LUT4_I3_I2[3]
.sym 36346 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_7_O[2]
.sym 36347 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 36348 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 36349 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 36351 interface3_bank_bus_dat_r[0]
.sym 36353 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 36354 $PACKER_VCC_NET
.sym 36355 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 36356 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 36357 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36358 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[0]
.sym 36359 csrbank3_ctrl0_w[1]
.sym 36360 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 36361 csrbank2_status_w[1]
.sym 36362 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 36363 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 36365 addr_storage[0]
.sym 36366 sbled_g_SB_LUT4_I3_I2[1]
.sym 36372 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 36374 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 36376 array_muxed0[3]
.sym 36379 sbled_g_SB_LUT4_I3_I2[1]
.sym 36385 array_muxed0[4]
.sym 36386 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 36387 sbled_g_SB_LUT4_I3_I2[0]
.sym 36388 array_muxed0[2]
.sym 36392 interface4_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 36393 basesoc_wishbone_ack
.sym 36395 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 36396 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 36397 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 36398 csrbank4_dat0_w[7]
.sym 36400 csrbank4_dat0_w[6]
.sym 36403 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36405 array_muxed0[4]
.sym 36408 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 36411 csrbank4_dat0_w[7]
.sym 36418 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 36419 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 36424 array_muxed0[4]
.sym 36425 sbled_g_SB_LUT4_I3_I2[1]
.sym 36426 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 36429 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36431 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 36437 csrbank4_dat0_w[6]
.sym 36441 sbled_g_SB_LUT4_I3_I2[0]
.sym 36443 array_muxed0[3]
.sym 36447 basesoc_wishbone_ack
.sym 36449 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 36450 array_muxed0[2]
.sym 36452 clk12_$glb_clk
.sym 36453 interface4_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 36454 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 36455 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 36456 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[0]
.sym 36458 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[1]
.sym 36459 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 36460 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 36461 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36462 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 36464 array_muxed1[3]
.sym 36465 addr_storage[7]
.sym 36466 memdat_2[3]
.sym 36468 interface4_bank_bus_dat_r[6]
.sym 36469 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 36471 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 36472 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 36474 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 36475 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 36477 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_5_O[2]
.sym 36478 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 36479 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 36480 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 36481 fifo_do_read_SB_LUT4_I2_1_O
.sym 36482 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 36484 csrbank4_dat0_w[7]
.sym 36485 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 36487 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[1]
.sym 36488 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 36489 addr_storage[1]
.sym 36495 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[2]
.sym 36498 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[1]
.sym 36501 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 36502 sbled_g_SB_LUT4_I3_I2[0]
.sym 36503 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 36505 array_muxed0[3]
.sym 36506 basesoc_load_storage[7]
.sym 36508 array_muxed0[4]
.sym 36509 sbled_g_SB_LUT4_I3_I2[1]
.sym 36510 sbled_g_SB_LUT4_I3_I2[0]
.sym 36511 array_muxed0[12]
.sym 36512 fifo_readable_SB_LUT4_I3_I1[2]
.sym 36515 array_muxed0[2]
.sym 36517 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 36518 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[0]
.sym 36519 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 36520 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 36523 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 36524 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 36525 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 36526 sbled_g_SB_LUT4_I3_I2[3]
.sym 36528 array_muxed0[4]
.sym 36530 sbled_g_SB_LUT4_I3_I2[0]
.sym 36531 array_muxed0[3]
.sym 36534 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[1]
.sym 36535 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[2]
.sym 36536 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[0]
.sym 36540 array_muxed0[12]
.sym 36542 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 36546 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 36548 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 36549 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 36552 array_muxed0[2]
.sym 36553 fifo_readable_SB_LUT4_I3_I1[2]
.sym 36554 array_muxed0[4]
.sym 36555 sbled_g_SB_LUT4_I3_I2[1]
.sym 36560 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 36561 sbled_g_SB_LUT4_I3_I2[0]
.sym 36564 sbled_g_SB_LUT4_I3_I2[3]
.sym 36565 sbled_g_SB_LUT4_I3_I2[1]
.sym 36566 array_muxed0[4]
.sym 36567 sbled_g_SB_LUT4_I3_I2[0]
.sym 36570 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 36571 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 36572 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 36573 basesoc_load_storage[7]
.sym 36575 clk12_$glb_clk
.sym 36576 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 36579 fifo_level0_SB_DFFESR_Q_6_D[2]
.sym 36580 fifo_level0_SB_DFFESR_Q_6_D[3]
.sym 36581 fifo_level0_SB_DFFESR_Q_6_D[4]
.sym 36582 fifo_level0_SB_DFFESR_Q_6_D[5]
.sym 36583 fifo_level0_SB_DFFESR_Q_6_D[6]
.sym 36584 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 36585 array_muxed0[12]
.sym 36589 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 36590 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 36591 array_muxed0[9]
.sym 36592 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 36593 interface5_bank_bus_dat_r[3]
.sym 36595 fifo_level0[0]
.sym 36597 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 36598 basesoc_value[28]
.sym 36599 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 36600 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[0]
.sym 36601 array_muxed0[2]
.sym 36602 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 36605 array_muxed0[4]
.sym 36606 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 36607 addr_storage[17]
.sym 36608 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 36610 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 36612 csrbank2_in0_w[6]
.sym 36618 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 36619 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36620 fifo_level0[2]
.sym 36621 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36622 interface8_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 36623 array_muxed0[4]
.sym 36624 fifo_level0[4]
.sym 36625 fifo_level0[3]
.sym 36627 fifo_level0[1]
.sym 36629 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36631 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 36632 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 36633 fifo_level0[5]
.sym 36635 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 36636 sbled_g_SB_LUT4_I3_I2[1]
.sym 36637 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 36640 fifo_do_read
.sym 36641 fifo_level0[0]
.sym 36642 fifo_wrport_we
.sym 36643 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36644 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 36647 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 36649 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 36651 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36658 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 36659 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 36660 sbled_g_SB_LUT4_I3_I2[1]
.sym 36663 fifo_level0[4]
.sym 36665 fifo_level0[5]
.sym 36669 fifo_level0[0]
.sym 36670 fifo_level0[1]
.sym 36671 fifo_level0[3]
.sym 36672 fifo_level0[2]
.sym 36675 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 36676 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 36677 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36678 array_muxed0[4]
.sym 36681 array_muxed0[4]
.sym 36682 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 36683 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36684 sbled_g_SB_LUT4_I3_I2[1]
.sym 36687 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 36688 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 36689 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36690 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 36693 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 36694 fifo_do_read
.sym 36695 fifo_wrport_we
.sym 36698 clk12_$glb_clk
.sym 36699 interface8_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 36700 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 36701 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 36702 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 36703 csrbank2_in0_re_SB_LUT4_O_I3[1]
.sym 36704 fifo_readable_SB_LUT4_I3_I1[1]
.sym 36705 addr_storage[1]
.sym 36706 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 36707 fifo_do_read_SB_LUT4_O_I3[0]
.sym 36712 fifo_level0[3]
.sym 36713 fifo_level0[1]
.sym 36715 fifo_level0_SB_DFFESR_Q_6_D[3]
.sym 36716 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 36717 addr_storage[26]
.sym 36719 addr_storage[24]
.sym 36721 fifo_level0[3]
.sym 36722 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[1]
.sym 36723 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 36724 fifo_produce[4]
.sym 36725 fifo_do_read_SB_LUT4_O_I1[2]
.sym 36726 fifo_produce[5]
.sym 36727 addr_storage[8]
.sym 36728 csrbank2_in0_w[5]
.sym 36729 addr_storage[10]
.sym 36731 addr_storage[29]
.sym 36733 addr_storage[13]
.sym 36734 fifo_produce[1]
.sym 36741 fifo_wrport_we
.sym 36742 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 36746 fifo_produce[5]
.sym 36750 fifo_produce[1]
.sym 36752 fifo_produce_SB_DFFESR_Q_E
.sym 36755 fifo_produce[0]
.sym 36761 fifo_produce[4]
.sym 36763 fifo_produce[0]
.sym 36767 fifo_produce[2]
.sym 36768 fifo_produce[3]
.sym 36773 $nextpnr_ICESTORM_LC_24$O
.sym 36775 fifo_produce[0]
.sym 36779 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36781 fifo_produce[1]
.sym 36783 fifo_produce[0]
.sym 36785 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 36787 fifo_produce[2]
.sym 36789 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36791 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 36793 fifo_produce[3]
.sym 36795 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 36797 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 36800 fifo_produce[4]
.sym 36801 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 36804 fifo_produce[5]
.sym 36807 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 36811 fifo_produce[0]
.sym 36817 fifo_wrport_we
.sym 36818 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 36820 fifo_produce_SB_DFFESR_Q_E
.sym 36821 clk12_$glb_clk
.sym 36822 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 36823 csrbank2_in0_w[5]
.sym 36825 addr_storage_SB_DFFESR_Q_E
.sym 36826 csrbank2_in0_w[2]
.sym 36827 csrbank2_in0_w[7]
.sym 36828 csrbank2_in0_w[6]
.sym 36829 csrbank2_in0_re
.sym 36830 csrbank2_in0_w[3]
.sym 36835 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 36841 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 36842 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 36843 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 36844 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 36846 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 36847 addr_storage[15]
.sym 36848 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 36849 basesoc_load_storage[19]
.sym 36850 array_muxed1[6]
.sym 36851 csrbank3_ctrl0_w[1]
.sym 36853 csrbank2_status_w[1]
.sym 36854 array_muxed1[4]
.sym 36857 addr_storage[0]
.sym 36864 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 36865 fifo_syncfifo_we
.sym 36869 fifo_do_read_SB_LUT4_O_I1[3]
.sym 36870 fifo_do_read_SB_LUT4_O_I1[1]
.sym 36871 fifo_do_read_SB_LUT4_O_I3[0]
.sym 36877 fifo_do_read_SB_LUT4_O_I1[3]
.sym 36885 fifo_do_read_SB_LUT4_O_I1[2]
.sym 36891 fifo_do_read
.sym 36894 csrbank2_in0_re
.sym 36895 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 36897 fifo_do_read_SB_LUT4_O_I1[1]
.sym 36898 fifo_syncfifo_we
.sym 36899 fifo_do_read_SB_LUT4_O_I1[3]
.sym 36900 fifo_do_read_SB_LUT4_O_I1[2]
.sym 36905 csrbank2_in0_re
.sym 36910 csrbank2_in0_re
.sym 36911 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 36915 fifo_do_read_SB_LUT4_O_I3[0]
.sym 36916 fifo_do_read_SB_LUT4_O_I1[1]
.sym 36917 fifo_do_read_SB_LUT4_O_I1[2]
.sym 36918 fifo_do_read_SB_LUT4_O_I1[3]
.sym 36927 fifo_do_read_SB_LUT4_O_I1[2]
.sym 36928 fifo_do_read_SB_LUT4_O_I1[1]
.sym 36929 fifo_do_read_SB_LUT4_O_I1[3]
.sym 36930 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 36933 fifo_do_read
.sym 36935 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 36939 fifo_do_read_SB_LUT4_O_I1[2]
.sym 36940 fifo_do_read_SB_LUT4_O_I1[3]
.sym 36941 fifo_do_read_SB_LUT4_O_I3[0]
.sym 36942 fifo_do_read_SB_LUT4_O_I1[1]
.sym 36944 clk12_$glb_clk
.sym 36945 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 36946 addr_storage[12]
.sym 36947 addr_storage[8]
.sym 36948 addr_storage[10]
.sym 36949 addr_storage_SB_DFFESR_Q_9_E
.sym 36950 addr_storage[13]
.sym 36951 addr_storage[14]
.sym 36952 addr_storage[15]
.sym 36953 addr_storage[9]
.sym 36958 fifo_wrport_we
.sym 36959 basesoc_value[18]
.sym 36961 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 36963 csrbank2_in0_w[3]
.sym 36965 $PACKER_GND_NET
.sym 36966 fifo_do_read
.sym 36969 addr_storage_SB_DFFESR_Q_E
.sym 36971 addr_storage[7]
.sym 36972 array_muxed1[5]
.sym 36974 array_muxed1[0]
.sym 36977 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 36980 csrbank4_dat0_w[7]
.sym 36981 array_muxed1[7]
.sym 36990 fifo_consume[3]
.sym 36992 fifo_consume[5]
.sym 36994 fifo_consume[0]
.sym 37002 fifo_consume[0]
.sym 37012 fifo_consume[1]
.sym 37013 fifo_consume[2]
.sym 37014 fifo_do_read_SB_LUT4_I2_O
.sym 37015 fifo_consume[4]
.sym 37019 $nextpnr_ICESTORM_LC_27$O
.sym 37021 fifo_consume[0]
.sym 37025 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 37027 fifo_consume[1]
.sym 37029 fifo_consume[0]
.sym 37031 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 37033 fifo_consume[2]
.sym 37035 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 37037 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 37040 fifo_consume[3]
.sym 37041 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 37043 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 37045 fifo_consume[4]
.sym 37047 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 37052 fifo_consume[5]
.sym 37053 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 37063 fifo_consume[0]
.sym 37066 fifo_do_read_SB_LUT4_I2_O
.sym 37067 clk12_$glb_clk
.sym 37068 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 37073 addr_storage[11]
.sym 37082 basesoc_value[5]
.sym 37084 basesoc_value[28]
.sym 37085 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[2]
.sym 37087 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 37088 addr_storage[12]
.sym 37091 addr_storage[6]
.sym 37092 basesoc_value[26]
.sym 37096 fifo_consume[3]
.sym 37104 $PACKER_VCC_NET
.sym 37134 array_muxed1[0]
.sym 37137 addr_storage_SB_DFFESR_Q_E
.sym 37141 array_muxed1[7]
.sym 37173 array_muxed1[0]
.sym 37179 array_muxed1[7]
.sym 37189 addr_storage_SB_DFFESR_Q_E
.sym 37190 clk12_$glb_clk
.sym 37191 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 37200 csrbank1_bitbang0_w[2]
.sym 37206 clk12
.sym 37214 $PACKER_VCC_NET
.sym 37329 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 37331 csrbank4_ctrl0_w[4]
.sym 37415 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1[1]
.sym 37417 VexRiscv.execute_LightShifterPlugin_shiftReg[3]
.sym 37418 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]
.sym 37419 VexRiscv.execute_LightShifterPlugin_shiftReg[1]
.sym 37432 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 37433 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[2]
.sym 37434 addr_storage[15]
.sym 37437 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 37438 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 37439 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 37458 grant_SB_LUT4_I3_O[0]
.sym 37459 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 37461 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 37462 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 37463 VexRiscv._zz_61__SB_LUT4_O_30_I1[1]
.sym 37464 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37466 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 37467 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 37469 spram_dataout2[9]
.sym 37470 grant_SB_LUT4_I3_O[1]
.sym 37472 VexRiscv.CsrPlugin_selfException_payload_badAddr[5]
.sym 37474 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37476 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 37477 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 37479 spram_dataout0[9]
.sym 37480 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 37481 VexRiscv._zz_61__SB_LUT4_O_30_I1[0]
.sym 37482 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37487 VexRiscv.CsrPlugin_selfException_payload_badAddr[1]
.sym 37488 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 37490 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 37492 VexRiscv._zz_61__SB_LUT4_O_30_I1[1]
.sym 37493 VexRiscv._zz_61__SB_LUT4_O_30_I1[0]
.sym 37496 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37497 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 37498 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 37499 VexRiscv.CsrPlugin_selfException_payload_badAddr[5]
.sym 37502 grant_SB_LUT4_I3_O[1]
.sym 37503 grant_SB_LUT4_I3_O[0]
.sym 37504 spram_dataout0[9]
.sym 37505 spram_dataout2[9]
.sym 37511 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 37514 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 37515 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37516 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37517 VexRiscv.CsrPlugin_selfException_payload_badAddr[1]
.sym 37520 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 37523 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 37529 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 37532 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 37536 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 37537 clk12_$glb_clk
.sym 37543 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 37544 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[0]
.sym 37545 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 37546 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 37547 VexRiscv._zz_61_[3]
.sym 37548 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 37549 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[0]
.sym 37550 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 37555 VexRiscv.execute_LightShifterPlugin_shiftReg[7]
.sym 37556 array_muxed1[9]
.sym 37557 VexRiscv.execute_LightShifterPlugin_isActive
.sym 37558 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]
.sym 37559 array_muxed1[10]
.sym 37560 VexRiscv._zz_120_[3]
.sym 37561 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 37563 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[1]
.sym 37564 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 37565 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 37571 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 37573 spram_dataout0[9]
.sym 37576 VexRiscv._zz_61_[1]
.sym 37582 VexRiscv._zz_120_[7]
.sym 37585 grant_SB_LUT4_I3_O[0]
.sym 37586 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 37589 grant_SB_LUT4_I3_O[1]
.sym 37591 VexRiscv.execute_LightShifterPlugin_isActive
.sym 37592 VexRiscv.CsrPlugin_selfException_payload_badAddr[6]
.sym 37594 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 37598 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[1]
.sym 37600 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 37604 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[1]
.sym 37606 VexRiscv.CsrPlugin_selfException_valid
.sym 37607 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 37608 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[2]
.sym 37612 VexRiscv.CsrPlugin_selfException_payload_badAddr[6]
.sym 37621 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[1]
.sym 37622 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[2]
.sym 37623 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 37624 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[2]
.sym 37625 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[2]
.sym 37627 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[1]
.sym 37628 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[2]
.sym 37629 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37630 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 37631 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37632 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[1]
.sym 37633 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 37636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 37637 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[0]
.sym 37638 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[0]
.sym 37639 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[2]
.sym 37641 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[0]
.sym 37642 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[0]
.sym 37643 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[1]
.sym 37644 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[2]
.sym 37645 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[0]
.sym 37646 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[2]
.sym 37648 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[1]
.sym 37650 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[1]
.sym 37651 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[0]
.sym 37653 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37654 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[1]
.sym 37655 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[0]
.sym 37656 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[2]
.sym 37659 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[1]
.sym 37660 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[0]
.sym 37661 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[2]
.sym 37662 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37665 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 37666 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 37668 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 37671 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[1]
.sym 37672 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37673 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[0]
.sym 37674 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[2]
.sym 37677 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 37678 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 37679 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37680 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[2]
.sym 37683 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[1]
.sym 37684 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37685 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[2]
.sym 37686 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[0]
.sym 37689 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37690 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[1]
.sym 37691 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[2]
.sym 37692 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[0]
.sym 37695 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[2]
.sym 37696 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37697 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[1]
.sym 37698 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[0]
.sym 37699 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37700 clk12_$glb_clk
.sym 37702 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[0]
.sym 37703 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[1]
.sym 37704 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[2]
.sym 37705 VexRiscv.CsrPlugin_selfException_payload_badAddr[0]
.sym 37706 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[1]
.sym 37707 VexRiscv._zz_120_[14]
.sym 37708 VexRiscv._zz_61_[8]
.sym 37709 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[1]
.sym 37713 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37714 array_muxed1[15]
.sym 37715 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37716 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 37717 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37719 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 37720 VexRiscv._zz_120_[2]
.sym 37722 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 37723 spram_dataout2[13]
.sym 37724 VexRiscv._zz_61__SB_LUT4_O_27_I0[2]
.sym 37725 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 37726 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 37727 VexRiscv._zz_120_[2]
.sym 37728 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 37729 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 37730 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[2]
.sym 37731 VexRiscv._zz_61_[8]
.sym 37732 VexRiscv._zz_162_[1]
.sym 37733 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 37734 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 37735 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37743 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[2]
.sym 37744 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[1]
.sym 37745 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37747 VexRiscv._zz_162_[6]
.sym 37748 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 37749 VexRiscv._zz_162_[7]
.sym 37751 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[1]
.sym 37753 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37755 VexRiscv._zz_162_[5]
.sym 37756 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 37758 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 37759 VexRiscv._zz_34_[0]
.sym 37762 VexRiscv._zz_162_[12]
.sym 37766 VexRiscv._zz_162_[10]
.sym 37767 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[0]
.sym 37770 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[0]
.sym 37771 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[2]
.sym 37772 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37773 VexRiscv._zz_34_[1]
.sym 37774 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 37776 VexRiscv._zz_34_[0]
.sym 37778 VexRiscv._zz_162_[6]
.sym 37779 VexRiscv._zz_34_[1]
.sym 37782 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[1]
.sym 37783 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[0]
.sym 37784 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[2]
.sym 37785 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37788 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37789 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[1]
.sym 37790 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[2]
.sym 37791 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[0]
.sym 37794 VexRiscv._zz_34_[1]
.sym 37795 VexRiscv._zz_34_[0]
.sym 37796 VexRiscv._zz_162_[12]
.sym 37797 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 37800 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 37801 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37802 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 37803 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 37806 VexRiscv._zz_162_[10]
.sym 37808 VexRiscv._zz_34_[1]
.sym 37809 VexRiscv._zz_34_[0]
.sym 37812 VexRiscv._zz_162_[7]
.sym 37813 VexRiscv._zz_34_[1]
.sym 37814 VexRiscv._zz_34_[0]
.sym 37818 VexRiscv._zz_162_[5]
.sym 37819 VexRiscv._zz_34_[0]
.sym 37820 VexRiscv._zz_34_[1]
.sym 37822 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37823 clk12_$glb_clk
.sym 37825 VexRiscv._zz_34_[0]
.sym 37826 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 37827 VexRiscv._zz_120_[1]
.sym 37828 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[0]
.sym 37829 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 37830 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[0]
.sym 37831 VexRiscv._zz_34_[1]
.sym 37832 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[0]
.sym 37834 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 37837 VexRiscv._zz_120_[6]
.sym 37838 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 37839 VexRiscv._zz_120_[10]
.sym 37840 array_muxed2[1]
.sym 37841 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37842 VexRiscv._zz_162_[14]
.sym 37843 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 37844 VexRiscv._zz_37_[0]
.sym 37845 VexRiscv.execute_LightShifterPlugin_shiftReg[14]
.sym 37846 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 37847 array_muxed0[4]
.sym 37848 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 37849 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 37850 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 37852 VexRiscv._zz_120_[12]
.sym 37853 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 37854 VexRiscv._zz_243_[2]
.sym 37855 VexRiscv._zz_120_[14]
.sym 37857 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 37858 VexRiscv._zz_120_[7]
.sym 37860 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 37868 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37869 VexRiscv._zz_162_[0]
.sym 37870 VexRiscv._zz_243_[2]
.sym 37872 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[1]
.sym 37873 VexRiscv._zz_162_[2]
.sym 37876 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37878 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 37879 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[2]
.sym 37881 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[1]
.sym 37882 VexRiscv._zz_34_[0]
.sym 37883 VexRiscv.CsrPlugin_selfException_valid
.sym 37884 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 37885 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 37886 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 37887 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[0]
.sym 37888 VexRiscv._zz_162_[9]
.sym 37889 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[0]
.sym 37890 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37891 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 37893 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37895 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[2]
.sym 37896 VexRiscv._zz_34_[1]
.sym 37899 VexRiscv._zz_34_[0]
.sym 37900 VexRiscv._zz_34_[1]
.sym 37901 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 37902 VexRiscv._zz_162_[0]
.sym 37905 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 37906 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 37907 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 37908 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37913 VexRiscv._zz_243_[2]
.sym 37914 VexRiscv.CsrPlugin_selfException_valid
.sym 37917 VexRiscv._zz_34_[1]
.sym 37918 VexRiscv._zz_162_[9]
.sym 37920 VexRiscv._zz_34_[0]
.sym 37923 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[2]
.sym 37924 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[0]
.sym 37925 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[1]
.sym 37926 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37929 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 37930 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[1]
.sym 37931 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[0]
.sym 37932 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[2]
.sym 37935 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 37936 VexRiscv._zz_162_[2]
.sym 37937 VexRiscv._zz_34_[0]
.sym 37938 VexRiscv._zz_34_[1]
.sym 37941 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37944 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 37945 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37946 clk12_$glb_clk
.sym 37948 basesoc_cpu_ibus_adr[11]
.sym 37949 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[1]
.sym 37950 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[0]
.sym 37951 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[0]
.sym 37952 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 37953 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[1]
.sym 37954 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 37955 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 37959 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[1]
.sym 37960 VexRiscv._zz_120_[0]
.sym 37961 VexRiscv._zz_34_[1]
.sym 37962 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 37963 VexRiscv._zz_162_[0]
.sym 37965 VexRiscv._zz_120_[5]
.sym 37966 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 37967 VexRiscv._zz_34_[0]
.sym 37968 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 37969 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 37970 VexRiscv._zz_105_[21]
.sym 37971 VexRiscv._zz_120_[1]
.sym 37972 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 37973 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37974 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 37975 VexRiscv._zz_120_[9]
.sym 37976 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 37977 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 37978 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 37979 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 37980 VexRiscv.CsrPlugin_mcycle[0]
.sym 37981 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 37982 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 37983 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 37989 VexRiscv._zz_34_[0]
.sym 37991 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 37993 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 37997 VexRiscv._zz_34_[0]
.sym 37999 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 38002 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 38003 VexRiscv._zz_34_[1]
.sym 38004 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 38005 VexRiscv._zz_162_[8]
.sym 38006 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 38010 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 38011 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 38012 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 38014 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 38015 VexRiscv._zz_162_[13]
.sym 38020 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 38023 VexRiscv._zz_34_[0]
.sym 38024 VexRiscv._zz_162_[8]
.sym 38025 VexRiscv._zz_34_[1]
.sym 38028 VexRiscv._zz_162_[13]
.sym 38029 VexRiscv._zz_34_[0]
.sym 38030 VexRiscv._zz_34_[1]
.sym 38031 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 38034 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 38036 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 38041 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 38048 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 38049 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 38055 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 38058 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 38061 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 38064 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 38065 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 38066 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 38067 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 38068 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 38069 clk12_$glb_clk
.sym 38071 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 38072 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[0]
.sym 38073 VexRiscv.CsrPlugin_mcycle[0]
.sym 38074 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[0]
.sym 38075 VexRiscv.CsrPlugin_mepc[4]
.sym 38076 VexRiscv._zz_136__SB_LUT4_O_8_I3[2]
.sym 38077 VexRiscv.CsrPlugin_mepc[6]
.sym 38078 VexRiscv._zz_136_[11]
.sym 38081 addr_storage[8]
.sym 38083 VexRiscv._zz_120_[8]
.sym 38084 VexRiscv._zz_61_[15]
.sym 38085 VexRiscv._zz_120_[3]
.sym 38086 VexRiscv._zz_163_[8]
.sym 38087 VexRiscv._zz_120_[13]
.sym 38088 array_muxed0[2]
.sym 38089 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 38090 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 38091 VexRiscv._zz_120_[4]
.sym 38092 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 38093 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 38094 VexRiscv._zz_163_[13]
.sym 38095 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 38096 VexRiscv.CsrPlugin_mepc[4]
.sym 38097 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[2]
.sym 38099 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 38100 VexRiscv._zz_40_
.sym 38101 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[2]
.sym 38102 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 38103 VexRiscv.execute_arbitration_isFiring
.sym 38104 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 38112 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38113 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[1]
.sym 38114 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 38115 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 38116 VexRiscv._zz_162_[15]
.sym 38117 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 38118 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 38119 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 38120 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38121 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 38122 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 38123 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38124 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[0]
.sym 38125 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[1]
.sym 38126 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[0]
.sym 38127 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[2]
.sym 38128 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 38129 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 38132 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 38134 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 38135 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 38136 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 38141 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[2]
.sym 38142 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38145 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38146 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[1]
.sym 38147 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[2]
.sym 38148 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[0]
.sym 38151 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38152 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 38153 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 38154 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 38157 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[2]
.sym 38158 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38159 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[1]
.sym 38160 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[0]
.sym 38163 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 38164 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 38165 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38166 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 38169 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 38170 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38171 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 38172 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 38175 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38176 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 38177 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 38178 VexRiscv._zz_162_[15]
.sym 38182 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 38183 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 38184 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 38187 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38188 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 38189 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 38191 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38192 clk12_$glb_clk
.sym 38194 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 38195 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 38196 VexRiscv._zz_136_[19]
.sym 38197 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 38198 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 38199 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 38200 VexRiscv._zz_136_[18]
.sym 38201 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 38202 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 38204 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 38205 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 38206 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 38207 VexRiscv.CsrPlugin_mepc[6]
.sym 38208 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 38209 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 38210 VexRiscv._zz_163_[4]
.sym 38211 VexRiscv._zz_163_[0]
.sym 38212 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 38213 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[1]
.sym 38214 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 38215 VexRiscv._zz_163_[6]
.sym 38216 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 38217 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 38219 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 38220 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 38221 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 38222 basesoc_cpu_dbus_dat_r[15]
.sym 38223 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 38224 VexRiscv._zz_120_[3]
.sym 38225 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 38226 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[2]
.sym 38227 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[2]
.sym 38228 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 38229 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 38238 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[0]
.sym 38239 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 38240 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 38242 VexRiscv._zz_176_
.sym 38245 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 38246 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 38247 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 38248 VexRiscv.CsrPlugin_mepc[13]
.sym 38250 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 38251 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[0]
.sym 38253 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 38255 VexRiscv.CsrPlugin_mepc[8]
.sym 38256 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 38260 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[0]
.sym 38261 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 38262 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 38263 VexRiscv.execute_arbitration_isFiring
.sym 38264 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 38266 VexRiscv.CsrPlugin_mepc[10]
.sym 38268 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 38269 VexRiscv.execute_arbitration_isFiring
.sym 38274 VexRiscv._zz_176_
.sym 38275 VexRiscv.CsrPlugin_mepc[8]
.sym 38277 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 38280 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 38282 VexRiscv.CsrPlugin_mepc[13]
.sym 38283 VexRiscv._zz_176_
.sym 38286 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 38288 VexRiscv._zz_176_
.sym 38289 VexRiscv.CsrPlugin_mepc[10]
.sym 38293 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 38294 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[0]
.sym 38295 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 38298 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 38299 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 38300 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 38304 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[0]
.sym 38305 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 38306 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 38310 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 38312 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[0]
.sym 38313 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 38315 clk12_$glb_clk
.sym 38317 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 38318 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 38319 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[2]
.sym 38320 usb_inhandler_dtbs[12]
.sym 38321 usb_inhandler_dtbs[13]
.sym 38322 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 38323 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 38324 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 38325 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 38326 array_muxed1[5]
.sym 38327 array_muxed1[5]
.sym 38329 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 38330 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 38331 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 38332 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 38333 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 38334 VexRiscv.CsrPlugin_hadException
.sym 38335 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 38336 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 38337 VexRiscv._zz_120__SB_LUT4_O_1_I2[3]
.sym 38339 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 38340 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 38341 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 38342 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 38343 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 38344 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 38345 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 38346 VexRiscv._zz_243_[2]
.sym 38347 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 38348 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 38350 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 38351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 38352 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 38359 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 38360 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 38364 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 38365 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 38367 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 38368 VexRiscv._zz_120_[9]
.sym 38370 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 38372 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 38374 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 38375 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 38376 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38377 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 38378 addr_storage[15]
.sym 38379 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 38380 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 38382 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 38383 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 38384 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 38385 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 38386 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 38387 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 38388 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 38391 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 38392 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 38393 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38394 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 38397 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 38399 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 38400 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 38403 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 38404 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 38405 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 38409 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 38410 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 38411 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 38416 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 38417 addr_storage[15]
.sym 38418 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 38421 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 38422 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 38427 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 38429 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 38433 VexRiscv._zz_120_[9]
.sym 38434 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 38435 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 38436 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 38437 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 38438 clk12_$glb_clk
.sym 38440 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38441 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 38442 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 38443 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38444 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 38445 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 38446 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 38447 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 38448 VexRiscv._zz_120_[27]
.sym 38452 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 38453 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 38454 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 38455 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 38456 addr_storage[8]
.sym 38457 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 38458 VexRiscv.CsrPlugin_mepc[14]
.sym 38459 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 38460 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 38462 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 38463 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 38464 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 38465 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 38466 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 38467 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[13]
.sym 38468 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 38469 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 38470 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 38472 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38473 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 38474 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 38475 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 38481 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 38482 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 38483 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[13]
.sym 38484 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 38485 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 38488 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 38489 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38490 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 38491 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 38492 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[0]
.sym 38493 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38494 basesoc_cpu_dbus_dat_r[15]
.sym 38497 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 38498 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 38499 VexRiscv.CsrPlugin_mepc[2]
.sym 38500 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 38502 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 38505 VexRiscv._zz_176_
.sym 38506 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 38507 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 38508 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 38509 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 38510 VexRiscv.CsrPlugin_mepc[15]
.sym 38511 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 38514 VexRiscv.CsrPlugin_mepc[15]
.sym 38515 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 38516 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 38517 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 38520 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 38521 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 38523 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 38527 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 38528 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[0]
.sym 38529 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 38532 VexRiscv._zz_176_
.sym 38533 VexRiscv.CsrPlugin_mepc[2]
.sym 38534 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 38538 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 38539 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 38540 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 38541 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 38547 basesoc_cpu_dbus_dat_r[15]
.sym 38550 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 38551 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38552 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[13]
.sym 38553 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 38556 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 38558 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38561 clk12_$glb_clk
.sym 38564 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 38565 VexRiscv._zz_243_[2]
.sym 38566 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 38567 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 38568 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 38569 VexRiscv._zz_243__SB_LUT4_I2_O[1]
.sym 38570 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 38571 sbled_r_SB_LUT4_I1_O[1]
.sym 38573 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38574 sbled_r_SB_LUT4_I1_O[1]
.sym 38575 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 38576 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 38577 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 38578 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 38579 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 38580 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 38581 VexRiscv._zz_105_[5]
.sym 38582 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 38583 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 38584 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 38585 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 38586 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_E
.sym 38587 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 38588 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 38589 sbled_g_SB_LUT4_I3_O[1]
.sym 38591 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_SB_DFFSR_Q_R
.sym 38592 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 38593 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 38594 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 38595 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 38596 VexRiscv.CsrPlugin_mepc[4]
.sym 38597 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38598 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38604 VexRiscv.CsrPlugin_mepc[9]
.sym 38605 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 38606 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 38607 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 38609 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 38610 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 38611 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 38612 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 38614 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 38615 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38616 VexRiscv.CsrPlugin_mcycle[30]
.sym 38617 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 38619 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 38620 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38621 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 38622 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38623 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38624 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 38625 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 38626 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38627 VexRiscv.CsrPlugin_selfException_valid
.sym 38629 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[10]
.sym 38630 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 38631 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[11]
.sym 38632 VexRiscv._zz_176_
.sym 38633 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[12]
.sym 38635 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 38637 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 38639 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 38640 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 38643 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 38644 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 38645 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38646 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38649 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[11]
.sym 38650 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 38651 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38652 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 38655 VexRiscv.CsrPlugin_mcycle[30]
.sym 38656 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 38657 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 38658 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 38662 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 38663 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 38664 VexRiscv.CsrPlugin_selfException_valid
.sym 38667 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 38668 VexRiscv.CsrPlugin_mepc[9]
.sym 38669 VexRiscv._zz_176_
.sym 38673 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[10]
.sym 38674 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 38675 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38676 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 38679 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 38680 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 38681 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 38682 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[12]
.sym 38684 clk12_$glb_clk
.sym 38686 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_SB_DFFSR_Q_R
.sym 38687 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 38688 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 38689 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38690 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 38691 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 38692 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38693 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 38697 addr_storage[15]
.sym 38698 array_muxed1[7]
.sym 38699 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 38700 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 38701 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 38702 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 38703 VexRiscv._zz_150_
.sym 38704 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 38705 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 38706 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 38707 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 38708 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 38709 basesoc_cpu_dbus_dat_r[27]
.sym 38710 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 38711 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 38712 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 38713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 38714 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 38715 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[10]
.sym 38716 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 38717 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[11]
.sym 38718 VexRiscv._zz_176_
.sym 38719 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[12]
.sym 38720 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 38721 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38727 sbled_b_SB_LUT4_I3_O[1]
.sym 38728 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38729 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 38731 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 38732 sbled_rraw_SB_LUT4_I0_O[2]
.sym 38733 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 38734 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 38735 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 38736 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 38739 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 38740 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38742 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 38747 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 38749 sbled_g_SB_LUT4_I3_O[1]
.sym 38750 sbled_g_SB_LUT4_I3_O[0]
.sym 38751 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 38755 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 38756 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 38757 sbled_b_SB_LUT4_I3_O[0]
.sym 38758 csrbank4_dat0_w[3]
.sym 38762 sbled_b_SB_LUT4_I3_O[1]
.sym 38763 sbled_b_SB_LUT4_I3_O[0]
.sym 38766 sbled_g_SB_LUT4_I3_O[0]
.sym 38769 sbled_g_SB_LUT4_I3_O[1]
.sym 38772 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 38773 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38774 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38775 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 38778 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38779 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 38780 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 38781 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38784 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 38785 sbled_rraw_SB_LUT4_I0_O[2]
.sym 38786 csrbank4_dat0_w[3]
.sym 38790 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38791 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38792 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 38793 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 38796 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38797 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38798 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 38799 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 38802 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38803 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 38804 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 38805 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38807 clk12_$glb_clk
.sym 38808 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 38809 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[0]
.sym 38810 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[1]
.sym 38811 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[2]
.sym 38812 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[3]
.sym 38813 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[4]
.sym 38814 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[5]
.sym 38815 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[6]
.sym 38816 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[7]
.sym 38821 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 38822 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 38823 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 38824 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 38825 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 38826 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 38827 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 38828 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 38829 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38830 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 38831 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 38832 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 38833 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 38834 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 38835 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38836 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 38837 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[2]
.sym 38838 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 38839 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 38840 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[7]
.sym 38841 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 38842 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 38843 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38844 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 38850 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 38851 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I3_O[3]
.sym 38852 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 38856 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38857 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 38858 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38860 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 38863 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_SB_DFFSR_Q_R
.sym 38868 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[3]
.sym 38869 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[0]
.sym 38872 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 38873 $PACKER_VCC_NET
.sym 38875 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 38878 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 38879 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 38880 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 38881 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38882 $nextpnr_ICESTORM_LC_6$O
.sym 38884 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 38888 VexRiscv._zz_201__SB_LUT4_O_I3[2]
.sym 38890 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 38891 $PACKER_VCC_NET
.sym 38892 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 38894 VexRiscv._zz_201__SB_LUT4_O_I3[3]
.sym 38896 $PACKER_VCC_NET
.sym 38897 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 38898 VexRiscv._zz_201__SB_LUT4_O_I3[2]
.sym 38901 $PACKER_VCC_NET
.sym 38902 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 38904 VexRiscv._zz_201__SB_LUT4_O_I3[3]
.sym 38907 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 38908 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 38909 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 38910 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 38914 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[3]
.sym 38915 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[0]
.sym 38916 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 38920 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 38925 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I3_O[3]
.sym 38926 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 38927 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38928 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 38930 clk12_$glb_clk
.sym 38931 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_SB_DFFSR_Q_R
.sym 38932 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[2]
.sym 38933 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[9]
.sym 38934 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[10]
.sym 38935 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[11]
.sym 38936 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[12]
.sym 38937 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[13]
.sym 38938 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[14]
.sym 38939 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[15]
.sym 38941 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 38944 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 38945 addr_storage[10]
.sym 38946 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38947 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38948 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38949 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 38950 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 38951 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[0]
.sym 38952 array_muxed0[3]
.sym 38953 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 38954 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 38955 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 38957 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 38958 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[3]
.sym 38959 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[13]
.sym 38960 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 38961 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 38962 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 38963 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38964 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 38965 VexRiscv.CsrPlugin_hadException
.sym 38966 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 38967 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 38973 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 38974 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[2]
.sym 38977 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_DFFSR_Q_R
.sym 38978 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 38979 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 38981 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 38982 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 38985 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 38986 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 38987 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 38988 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[1]
.sym 38991 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 38993 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 38994 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 38996 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 38997 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 38998 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 38999 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 39000 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 39007 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 39009 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 39012 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 39013 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 39018 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[1]
.sym 39019 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[2]
.sym 39020 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 39021 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 39024 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 39026 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[2]
.sym 39027 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[1]
.sym 39031 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 39032 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 39037 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 39038 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 39039 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 39042 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39043 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39044 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 39045 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 39048 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 39049 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 39050 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39051 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39053 clk12_$glb_clk
.sym 39054 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_DFFSR_Q_R
.sym 39055 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[16]
.sym 39056 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[17]
.sym 39057 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[18]
.sym 39058 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[19]
.sym 39059 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[20]
.sym 39060 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[21]
.sym 39061 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[22]
.sym 39062 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[23]
.sym 39065 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39066 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 39067 basesoc_value_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.sym 39068 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 39069 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 39070 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 39071 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 39072 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[15]
.sym 39073 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 39074 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 39075 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 39076 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 39077 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 39078 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 39079 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 39080 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_DFFSR_Q_R
.sym 39081 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 39082 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 39083 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 39084 addr_storage[2]
.sym 39085 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 39086 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 39087 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 39088 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 39089 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 39090 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[17]
.sym 39096 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39097 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 39099 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 39100 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39101 VexRiscv.CsrPlugin_exception
.sym 39102 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[14]
.sym 39103 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39104 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39105 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[9]
.sym 39107 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39110 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39111 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39112 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[16]
.sym 39113 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 39115 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39116 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 39117 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 39118 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 39120 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 39121 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 39123 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[19]
.sym 39124 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39125 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[2]
.sym 39126 VexRiscv.CsrPlugin_mepc[18]
.sym 39127 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 39129 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 39130 VexRiscv.CsrPlugin_mepc[18]
.sym 39131 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 39132 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 39135 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 39136 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[2]
.sym 39137 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 39142 VexRiscv.CsrPlugin_exception
.sym 39147 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39148 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[9]
.sym 39149 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39150 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39153 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 39154 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 39155 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 39156 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 39159 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39160 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39161 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39162 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[19]
.sym 39165 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39166 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39167 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[16]
.sym 39168 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39171 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39172 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39173 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39174 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[14]
.sym 39176 clk12_$glb_clk
.sym 39177 VexRiscv.reset_$glb_sr
.sym 39178 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[24]
.sym 39179 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[25]
.sym 39180 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[26]
.sym 39181 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[27]
.sym 39182 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[28]
.sym 39183 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[29]
.sym 39184 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39185 basesoc_cpu_ibus_adr[13]
.sym 39186 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 39190 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 39191 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 39192 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 39193 interface4_bank_bus_dat_r[3]
.sym 39194 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 39195 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 39196 csrbank7_in_ctrl0_re_SB_LUT4_I2_O
.sym 39197 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 39198 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1[0]
.sym 39200 basesoc_cpu_ibus_adr[6]
.sym 39201 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 39202 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[18]
.sym 39203 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 39204 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 39205 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 39206 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 39207 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 39208 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2_SB_DFFESR_Q_E
.sym 39209 basesoc_cpu_ibus_adr[13]
.sym 39210 VexRiscv._zz_176_
.sym 39211 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 39212 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 39213 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 39219 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 39221 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 39222 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 39223 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 39224 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39225 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 39227 VexRiscv.CsrPlugin_mie_MSIE
.sym 39228 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 39229 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 39230 VexRiscv.CsrPlugin_mip_MSIP
.sym 39232 VexRiscv.CsrPlugin_interrupt_valid_SB_DFFSR_Q_R
.sym 39233 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39234 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 39235 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 39236 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 39237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 39238 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 39239 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 39240 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 39241 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 39242 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 39243 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 39245 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 39247 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 39248 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 39249 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 39250 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 39252 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 39253 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 39254 VexRiscv.CsrPlugin_mip_MSIP
.sym 39255 VexRiscv.CsrPlugin_mie_MSIE
.sym 39258 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 39261 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 39264 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 39265 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39266 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 39267 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39270 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 39271 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 39272 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 39273 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 39276 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 39277 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 39278 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 39279 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 39282 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 39283 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 39284 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 39285 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 39288 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 39289 VexRiscv.CsrPlugin_mie_MSIE
.sym 39290 VexRiscv.CsrPlugin_mip_MSIP
.sym 39291 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 39294 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 39295 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 39296 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 39299 clk12_$glb_clk
.sym 39300 VexRiscv.CsrPlugin_interrupt_valid_SB_DFFSR_Q_R
.sym 39301 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 39302 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 39303 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 39304 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 39305 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 39306 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.sym 39307 VexRiscv._zz_176__SB_LUT4_O_I2[0]
.sym 39308 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39309 VexRiscv.execute_LightShifterPlugin_shiftReg[28]
.sym 39310 array_muxed0[9]
.sym 39311 array_muxed0[9]
.sym 39313 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 39314 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 39315 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 39316 VexRiscv._zz_61_[25]
.sym 39317 VexRiscv.CsrPlugin_interrupt_valid_SB_DFFSR_Q_R
.sym 39318 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 39320 VexRiscv.CsrPlugin_interrupt_valid_SB_DFFSR_Q_R
.sym 39321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 39323 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 39324 $PACKER_VCC_NET
.sym 39325 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 39326 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 39327 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39328 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39329 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[28]
.sym 39330 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 39331 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[29]
.sym 39332 VexRiscv.CsrPlugin_hadException
.sym 39333 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 39334 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 39335 VexRiscv._zz_91__SB_LUT4_I1_I2[0]
.sym 39336 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 39342 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39343 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 39344 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3]
.sym 39345 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.sym 39346 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39347 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 39348 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 39349 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 39350 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39351 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 39352 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 39353 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 39354 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 39355 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 39356 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 39358 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 39359 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 39361 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]
.sym 39362 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 39363 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 39364 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 39365 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 39366 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 39367 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 39368 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 39369 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 39370 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 39371 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.sym 39372 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 39373 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 39375 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39376 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 39377 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39378 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 39381 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 39382 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 39383 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 39384 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 39387 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39388 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 39389 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 39390 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39393 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 39394 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 39395 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 39396 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 39399 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3]
.sym 39400 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]
.sym 39401 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.sym 39402 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.sym 39405 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 39406 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 39407 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 39408 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 39411 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 39412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 39413 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 39414 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 39417 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 39418 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 39419 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 39420 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 39424 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 39425 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2_SB_DFFESR_Q_E
.sym 39426 VexRiscv._zz_176_
.sym 39427 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 39428 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 39429 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39430 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 39431 VexRiscv.CsrPlugin_mscratch[16]
.sym 39435 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[1]
.sym 39436 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 39437 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[7]
.sym 39438 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 39439 VexRiscv.MmuPlugin_status_mxr
.sym 39440 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 39441 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 39443 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39444 addr_storage[13]
.sym 39445 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 39447 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 39448 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 39449 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 39450 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 39451 array_muxed0[13]
.sym 39452 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 39453 VexRiscv.CsrPlugin_hadException
.sym 39454 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 39455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 39456 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 39457 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 39458 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 39459 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 39465 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39466 basesoc_cpu_ibus_adr[23]
.sym 39467 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 39468 basesoc_cpu_ibus_adr[25]
.sym 39469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 39470 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39471 basesoc_cpu_ibus_adr[24]
.sym 39472 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 39473 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 39475 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39476 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[15]
.sym 39477 VexRiscv.CsrPlugin_mepc[20]
.sym 39478 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39480 basesoc_cpu_ibus_adr[22]
.sym 39481 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39482 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 39483 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 39484 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 39486 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 39489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 39491 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[29]
.sym 39492 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 39493 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39496 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 39498 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39499 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39500 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39501 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[29]
.sym 39504 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 39510 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 39511 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 39512 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 39513 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 39516 VexRiscv.CsrPlugin_mepc[20]
.sym 39517 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 39518 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 39519 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 39522 basesoc_cpu_ibus_adr[22]
.sym 39523 basesoc_cpu_ibus_adr[23]
.sym 39524 basesoc_cpu_ibus_adr[24]
.sym 39525 basesoc_cpu_ibus_adr[25]
.sym 39528 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39529 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39530 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39531 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[15]
.sym 39535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 39542 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 39544 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 39545 clk12_$glb_clk
.sym 39547 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 39548 VexRiscv._zz_91__SB_LUT4_I1_O[0]
.sym 39549 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39550 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 39551 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 39552 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 39553 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 39554 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 39557 addr_storage[8]
.sym 39559 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 39560 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 39561 VexRiscv.CsrPlugin_mcycle[28]
.sym 39562 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 39563 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39564 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 39565 touch_touch1_i_SB_LUT4_I3_O[2]
.sym 39566 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 39567 csrbank6_oe0_w[0]
.sym 39568 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 39569 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 39570 VexRiscv._zz_176_
.sym 39571 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 39572 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 39573 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 39574 basesoc_cpu_ibus_adr[29]
.sym 39575 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 39576 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 39578 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[17]
.sym 39579 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 39580 addr_storage[2]
.sym 39581 VexRiscv.CsrPlugin_mscratch[16]
.sym 39582 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 39588 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 39590 VexRiscv.CsrPlugin_mepc[31]
.sym 39591 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 39592 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 39595 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 39598 VexRiscv._zz_176_
.sym 39599 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 39600 VexRiscv.CsrPlugin_mepc[17]
.sym 39601 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 39603 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 39604 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 39605 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 39607 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 39612 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 39616 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 39617 VexRiscv.CsrPlugin_mepc[16]
.sym 39618 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 39619 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 39622 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 39623 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 39624 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 39627 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 39628 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 39629 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 39634 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 39635 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 39636 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 39639 VexRiscv.CsrPlugin_mepc[17]
.sym 39641 VexRiscv._zz_176_
.sym 39642 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 39645 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 39646 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 39648 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 39651 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 39652 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 39653 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 39657 VexRiscv.CsrPlugin_mepc[16]
.sym 39658 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 39660 VexRiscv._zz_176_
.sym 39663 VexRiscv._zz_176_
.sym 39664 VexRiscv.CsrPlugin_mepc[31]
.sym 39666 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 39668 clk12_$glb_clk
.sym 39670 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O[3]
.sym 39671 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 39672 VexRiscv.CsrPlugin_mscratch[17]
.sym 39673 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 39674 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 39675 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 39676 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 39677 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39679 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 39680 csrbank2_in0_w[2]
.sym 39682 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 39683 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 39684 basesoc_cpu_ibus_adr[25]
.sym 39685 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 39686 VexRiscv.CsrPlugin_mtval[20]
.sym 39687 array_muxed1[3]
.sym 39688 basesoc_cpu_ibus_adr[24]
.sym 39689 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 39690 basesoc_cpu_ibus_adr[28]
.sym 39691 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 39692 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 39693 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 39694 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 39695 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 39696 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 39697 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 39698 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 39699 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39700 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 39701 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 39702 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 39703 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 39704 VexRiscv.CsrPlugin_mscratch[20]
.sym 39705 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 39711 VexRiscv.CsrPlugin_mscratch[20]
.sym 39712 VexRiscv.CsrPlugin_mepc[28]
.sym 39713 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 39714 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 39715 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39716 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39717 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39718 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39719 VexRiscv.CsrPlugin_mcycle[19]
.sym 39720 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 39721 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 39722 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 39723 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 39724 VexRiscv.CsrPlugin_mepc[17]
.sym 39726 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39727 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 39728 VexRiscv.CsrPlugin_mtval[17]
.sym 39729 touch_touch2_i_SB_LUT4_I1_O[2]
.sym 39730 csrbank6_o0_w[1]
.sym 39731 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 39732 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39733 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 39734 VexRiscv.CsrPlugin_mtval[20]
.sym 39735 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 39736 VexRiscv.CsrPlugin_mscratch[28]
.sym 39737 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39738 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[17]
.sym 39739 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 39740 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39741 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 39742 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39744 VexRiscv.CsrPlugin_mepc[17]
.sym 39745 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 39746 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 39747 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 39750 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39751 VexRiscv.CsrPlugin_mscratch[28]
.sym 39752 VexRiscv.CsrPlugin_mepc[28]
.sym 39753 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 39756 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39757 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 39758 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39759 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 39762 VexRiscv.CsrPlugin_mtval[17]
.sym 39763 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 39764 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 39765 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 39768 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 39769 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 39770 VexRiscv.CsrPlugin_mscratch[20]
.sym 39771 VexRiscv.CsrPlugin_mtval[20]
.sym 39775 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 39776 csrbank6_o0_w[1]
.sym 39777 touch_touch2_i_SB_LUT4_I1_O[2]
.sym 39780 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[17]
.sym 39781 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39782 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39783 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39786 VexRiscv.CsrPlugin_mcycle[19]
.sym 39787 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 39788 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 39789 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39791 clk12_$glb_clk
.sym 39792 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39793 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 39794 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39795 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[2]
.sym 39796 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 39797 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 39798 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 39799 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39800 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 39801 csrbank7_out_status_w[5]
.sym 39803 array_muxed1[5]
.sym 39805 interface5_bank_bus_dat_r[0]
.sym 39806 VexRiscv.CsrPlugin_mcycle[27]
.sym 39807 csrbank2_in0_w[6]
.sym 39808 array_muxed0[4]
.sym 39809 VexRiscv.MmuPlugin_status_mxr
.sym 39810 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 39811 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 39812 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 39813 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 39814 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 39815 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 39816 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 39817 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 39819 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 39820 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39821 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 39822 VexRiscv.CsrPlugin_mscratch[28]
.sym 39824 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39825 VexRiscv.CsrPlugin_mtval[29]
.sym 39826 fifo_level0_SB_DFFESR_Q_6_D[2]
.sym 39827 VexRiscv.CsrPlugin_mtval[30]
.sym 39828 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 39834 VexRiscv.CsrPlugin_mtval[30]
.sym 39835 VexRiscv.CsrPlugin_mepc[19]
.sym 39836 VexRiscv.CsrPlugin_mtval[29]
.sym 39837 VexRiscv.CsrPlugin_mscratch[29]
.sym 39838 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 39840 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 39841 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39842 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 39843 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 39844 interface4_bank_bus_dat_r[2]
.sym 39845 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 39846 VexRiscv.CsrPlugin_mscratch[19]
.sym 39847 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 39849 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 39850 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39851 interface2_bank_bus_dat_r[2]
.sym 39852 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 39853 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 39854 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 39855 csrbank2_in0_w[2]
.sym 39856 interface8_bank_bus_dat_r[2]
.sym 39857 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 39858 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39859 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 39860 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39861 interface3_bank_bus_dat_r[2]
.sym 39862 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39863 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 39864 csrbank2_out_w[2]
.sym 39865 fifo_readable_SB_LUT4_I3_I1[2]
.sym 39867 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 39868 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 39869 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 39870 VexRiscv.CsrPlugin_mscratch[19]
.sym 39873 csrbank2_in0_w[2]
.sym 39874 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 39875 csrbank2_out_w[2]
.sym 39876 fifo_readable_SB_LUT4_I3_I1[2]
.sym 39879 VexRiscv.CsrPlugin_mtval[30]
.sym 39880 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39881 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 39882 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 39885 VexRiscv.CsrPlugin_mepc[19]
.sym 39886 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 39888 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 39891 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 39892 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 39893 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 39894 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 39897 VexRiscv.CsrPlugin_mscratch[29]
.sym 39898 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 39899 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 39900 VexRiscv.CsrPlugin_mtval[29]
.sym 39904 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 39905 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 39909 interface2_bank_bus_dat_r[2]
.sym 39910 interface3_bank_bus_dat_r[2]
.sym 39911 interface4_bank_bus_dat_r[2]
.sym 39912 interface8_bank_bus_dat_r[2]
.sym 39914 clk12_$glb_clk
.sym 39915 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 39916 VexRiscv._zz_147_[27]
.sym 39917 VexRiscv._zz_147_[16]
.sym 39918 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 39919 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39920 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 39921 VexRiscv._zz_147_[30]
.sym 39922 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39923 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 39925 VexRiscv.CsrPlugin_mepc[19]
.sym 39928 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 39930 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 39931 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 39932 basesoc_load_storage[4]
.sym 39933 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 39934 usb_inhandler_dtbs[2]
.sym 39935 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39936 touch_touch3_i_SB_LUT4_I1_O[2]
.sym 39937 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 39938 csrbank6_o0_w[2]
.sym 39939 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 39940 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 39941 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 39942 array_muxed0[10]
.sym 39943 array_muxed0[13]
.sym 39944 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[27]
.sym 39945 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 39946 array_muxed0[1]
.sym 39947 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 39948 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 39949 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 39950 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 39951 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 39957 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 39958 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39959 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 39965 interface8_bank_bus_dat_r[1]
.sym 39966 interface2_bank_bus_dat_r[1]
.sym 39968 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 39969 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39970 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[27]
.sym 39971 interface4_bank_bus_dat_r[1]
.sym 39974 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 39978 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 39979 interface3_bank_bus_dat_r[1]
.sym 39984 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 39986 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 39991 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 39996 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 39997 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[27]
.sym 39998 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 39999 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40004 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 40009 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 40015 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 40021 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 40026 interface3_bank_bus_dat_r[1]
.sym 40027 interface8_bank_bus_dat_r[1]
.sym 40028 interface2_bank_bus_dat_r[1]
.sym 40029 interface4_bank_bus_dat_r[1]
.sym 40036 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 40037 clk12_$glb_clk
.sym 40040 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1[0]
.sym 40041 VexRiscv.CsrPlugin_mscratch[22]
.sym 40043 VexRiscv.CsrPlugin_mscratch[27]
.sym 40044 VexRiscv.CsrPlugin_mscratch[24]
.sym 40051 csrbank2_status_w[1]
.sym 40053 $PACKER_VCC_NET
.sym 40054 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 40056 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 40057 interface0_bank_bus_dat_r[2]
.sym 40058 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 40060 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 40061 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40063 csrbank2_out_w[7]
.sym 40064 addr_storage[2]
.sym 40065 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 40066 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 40067 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 40068 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 40070 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40071 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 40072 array_muxed1[7]
.sym 40074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 40081 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 40082 addr_storage[17]
.sym 40095 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 40097 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 40098 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 40099 addr_storage[25]
.sym 40105 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 40106 addr_storage[29]
.sym 40107 addr_storage[25]
.sym 40110 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 40143 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 40144 addr_storage[25]
.sym 40145 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 40146 addr_storage[17]
.sym 40149 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 40151 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 40152 addr_storage[25]
.sym 40155 addr_storage[29]
.sym 40157 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 40158 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 40159 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 40160 clk12_$glb_clk
.sym 40167 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[3]
.sym 40169 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 40170 basesoc_en_storage
.sym 40173 addr_storage[15]
.sym 40176 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 40177 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 40178 fifo_do_read_SB_LUT4_I2_1_O
.sym 40179 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 40180 basesoc_en_storage
.sym 40181 interface5_bank_bus_dat_r[1]
.sym 40183 fifo_do_read_SB_LUT4_I2_1_O
.sym 40185 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 40187 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 40188 addr_storage[2]
.sym 40189 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 40190 addr_storage[9]
.sym 40191 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 40192 array_muxed0[6]
.sym 40193 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 40194 array_muxed0[12]
.sym 40195 addr_storage[10]
.sym 40196 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 40197 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40203 addr_storage[8]
.sym 40205 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 40211 basesoc_wishbone_ack
.sym 40214 addr_storage[2]
.sym 40216 addr_storage[9]
.sym 40217 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 40219 addr_storage[10]
.sym 40222 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40223 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 40224 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 40230 addr_storage[0]
.sym 40234 addr_storage[1]
.sym 40242 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40243 addr_storage[1]
.sym 40244 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 40245 addr_storage[9]
.sym 40250 addr_storage[1]
.sym 40255 addr_storage[0]
.sym 40266 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 40267 addr_storage[10]
.sym 40268 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40269 addr_storage[2]
.sym 40272 addr_storage[0]
.sym 40273 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 40274 addr_storage[8]
.sym 40275 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40278 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 40280 basesoc_wishbone_ack
.sym 40282 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 40283 clk12_$glb_clk
.sym 40284 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 40285 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40286 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40287 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 40288 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40289 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40290 VexRiscv.CsrPlugin_mscratch[25]
.sym 40291 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 40292 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 40294 usb_inhandler_was_queued
.sym 40297 basesoc_wishbone_ack
.sym 40299 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40300 interface5_bank_bus_dat_r[5]
.sym 40301 basesoc_value[17]
.sym 40302 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 40303 $PACKER_VCC_NET
.sym 40305 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 40306 $PACKER_VCC_NET
.sym 40307 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 40308 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 40309 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 40310 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40313 addr_storage[12]
.sym 40314 fifo_level0[0]
.sym 40316 addr_storage_SB_DFFESR_Q_E
.sym 40317 fifo_readable_SB_LUT4_I3_I1[1]
.sym 40318 fifo_level0_SB_DFFESR_Q_6_D[2]
.sym 40320 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40326 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 40327 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 40328 fifo_readable_SB_LUT4_I3_I1[1]
.sym 40329 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 40335 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 40336 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 40337 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 40342 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 40343 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 40344 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 40345 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 40349 array_muxed0[13]
.sym 40350 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40351 sbled_g_SB_LUT4_I3_I2[3]
.sym 40353 array_muxed0[10]
.sym 40354 array_muxed0[12]
.sym 40355 array_muxed0[11]
.sym 40359 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 40360 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 40362 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 40365 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40366 array_muxed0[10]
.sym 40367 array_muxed0[13]
.sym 40368 array_muxed0[11]
.sym 40373 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 40386 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 40389 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 40390 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 40391 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 40392 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 40395 fifo_readable_SB_LUT4_I3_I1[1]
.sym 40397 sbled_g_SB_LUT4_I3_I2[3]
.sym 40403 array_muxed0[12]
.sym 40404 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 40405 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 40406 clk12_$glb_clk
.sym 40410 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40411 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40413 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 40414 addr_storage[4]
.sym 40415 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 40421 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 40422 csrbank2_in0_w[5]
.sym 40423 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 40424 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 40425 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 40426 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 40428 interface4_bank_bus_dat_r[7]
.sym 40429 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 40430 addr_storage[13]
.sym 40431 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 40433 array_muxed0[2]
.sym 40434 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40435 array_muxed0[13]
.sym 40436 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40438 fifo_readable_SB_LUT4_I3_I1[2]
.sym 40439 array_muxed0[10]
.sym 40440 array_muxed1[3]
.sym 40441 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 40443 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 40453 fifo_level0[1]
.sym 40454 fifo_level0[3]
.sym 40458 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40459 array_muxed0[13]
.sym 40462 fifo_level0[2]
.sym 40463 array_muxed0[10]
.sym 40469 fifo_do_read_SB_LUT4_O_I1[3]
.sym 40471 fifo_level0[5]
.sym 40474 fifo_level0[0]
.sym 40476 fifo_level0[4]
.sym 40478 array_muxed0[9]
.sym 40481 $nextpnr_ICESTORM_LC_26$O
.sym 40484 fifo_level0[0]
.sym 40487 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 40489 fifo_level0[1]
.sym 40493 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 40496 fifo_level0[2]
.sym 40497 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 40499 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 40502 fifo_level0[3]
.sym 40503 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 40505 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 40508 fifo_level0[4]
.sym 40509 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 40511 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 40513 fifo_level0[5]
.sym 40515 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 40520 fifo_do_read_SB_LUT4_O_I1[3]
.sym 40521 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 40524 array_muxed0[13]
.sym 40525 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 40526 array_muxed0[10]
.sym 40527 array_muxed0[9]
.sym 40533 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 40535 interface3_bank_bus_dat_r[7]
.sym 40538 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 40539 csrbank7_setup_data_w[7]
.sym 40543 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 40545 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 40548 basesoc_load_storage[19]
.sym 40549 basesoc_value_SB_DFFSR_Q_14_D_SB_LUT4_O_I2[1]
.sym 40550 $PACKER_VCC_NET
.sym 40551 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 40553 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 40554 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40556 array_muxed1[1]
.sym 40557 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 40558 addr_storage[2]
.sym 40559 array_muxed1[2]
.sym 40561 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 40562 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 40563 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40565 array_muxed1[7]
.sym 40566 csrbank2_in0_w[2]
.sym 40572 array_muxed1[1]
.sym 40574 addr_storage_SB_DFFESR_Q_E
.sym 40575 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 40577 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 40578 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40580 addr_storage[7]
.sym 40583 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 40584 fifo_readable_SB_LUT4_I3_I1[1]
.sym 40585 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 40589 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40590 array_muxed0[9]
.sym 40591 csrbank2_in0_re_SB_LUT4_O_I3[1]
.sym 40592 addr_storage[15]
.sym 40594 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40595 array_muxed0[13]
.sym 40598 fifo_readable_SB_LUT4_I3_I1[2]
.sym 40599 array_muxed0[10]
.sym 40603 csrbank2_status_w[1]
.sym 40606 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 40608 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 40612 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40613 array_muxed0[13]
.sym 40617 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40618 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 40619 addr_storage[15]
.sym 40620 addr_storage[7]
.sym 40623 array_muxed0[13]
.sym 40625 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 40626 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40629 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 40630 csrbank2_in0_re_SB_LUT4_O_I3[1]
.sym 40636 array_muxed1[1]
.sym 40641 array_muxed0[9]
.sym 40643 array_muxed0[10]
.sym 40647 fifo_readable_SB_LUT4_I3_I1[2]
.sym 40648 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 40649 fifo_readable_SB_LUT4_I3_I1[1]
.sym 40650 csrbank2_status_w[1]
.sym 40651 addr_storage_SB_DFFESR_Q_E
.sym 40652 clk12_$glb_clk
.sym 40653 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 40655 addr_storage[17]
.sym 40660 addr_storage_SB_DFFESR_Q_23_E
.sym 40666 addr_storage[7]
.sym 40667 basesoc_value[4]
.sym 40668 basesoc_value_SB_DFFSR_Q_12_D_SB_LUT4_O_I2[1]
.sym 40671 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 40675 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 40676 fifo_readable_SB_LUT4_I2_I3[2]
.sym 40677 array_muxed1[0]
.sym 40678 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 40681 addr_storage[9]
.sym 40683 addr_storage_SB_DFFESR_Q_23_E
.sym 40684 addr_storage[2]
.sym 40687 addr_storage[10]
.sym 40688 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 40697 csrbank2_in0_re_SB_LUT4_I2_O
.sym 40698 csrbank2_in0_re_SB_LUT4_O_I3[1]
.sym 40701 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 40705 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 40708 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40712 array_muxed1[3]
.sym 40713 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 40717 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 40719 array_muxed1[2]
.sym 40720 array_muxed1[5]
.sym 40721 array_muxed1[6]
.sym 40725 array_muxed1[7]
.sym 40728 array_muxed1[5]
.sym 40740 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 40741 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 40742 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 40746 array_muxed1[2]
.sym 40755 array_muxed1[7]
.sym 40758 array_muxed1[6]
.sym 40764 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 40766 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 40767 csrbank2_in0_re_SB_LUT4_O_I3[1]
.sym 40770 array_muxed1[3]
.sym 40774 csrbank2_in0_re_SB_LUT4_I2_O
.sym 40775 clk12_$glb_clk
.sym 40776 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 40777 addr_storage[6]
.sym 40778 addr_storage[2]
.sym 40779 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[2]
.sym 40780 addr_storage[5]
.sym 40782 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[2]
.sym 40783 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 40784 addr_storage[3]
.sym 40789 addr_storage[19]
.sym 40790 array_muxed0[2]
.sym 40791 $PACKER_VCC_NET
.sym 40793 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 40795 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 40796 clk48$SB_IO_IN
.sym 40797 $PACKER_VCC_NET
.sym 40798 addr_storage[17]
.sym 40799 csrbank2_in0_w[7]
.sym 40802 addr_storage_SB_DFFESR_Q_E
.sym 40808 array_muxed1[0]
.sym 40809 addr_storage[12]
.sym 40818 array_muxed1[7]
.sym 40821 array_muxed1[4]
.sym 40824 array_muxed1[0]
.sym 40825 array_muxed1[6]
.sym 40826 array_muxed1[1]
.sym 40829 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 40831 array_muxed1[2]
.sym 40835 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40838 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 40845 addr_storage_SB_DFFESR_Q_9_E
.sym 40848 array_muxed1[5]
.sym 40852 array_muxed1[4]
.sym 40860 array_muxed1[0]
.sym 40863 array_muxed1[2]
.sym 40869 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 40870 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 40872 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 40876 array_muxed1[5]
.sym 40883 array_muxed1[6]
.sym 40887 array_muxed1[7]
.sym 40895 array_muxed1[1]
.sym 40897 addr_storage_SB_DFFESR_Q_9_E
.sym 40898 clk12_$glb_clk
.sym 40899 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 40905 addr_storage[22]
.sym 40913 addr_storage[29]
.sym 40917 basesoc_value_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
.sym 40920 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 40922 array_muxed1[7]
.sym 40923 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[2]
.sym 40925 clk48$SB_IO_IN
.sym 40926 array_muxed1[3]
.sym 40944 array_muxed1[3]
.sym 40952 addr_storage_SB_DFFESR_Q_9_E
.sym 41001 array_muxed1[3]
.sym 41020 addr_storage_SB_DFFESR_Q_9_E
.sym 41021 clk12_$glb_clk
.sym 41022 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 41035 csrbank3_ctrl0_w[1]
.sym 41037 basesoc_load_storage[18]
.sym 41039 array_muxed1[6]
.sym 41040 csrbank4_ctrl0_w[1]
.sym 41041 csrbank3_ctrl0_w[3]
.sym 41044 array_muxed1[6]
.sym 41156 array_muxed1[7]
.sym 41162 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 41182 $PACKER_GND_NET
.sym 41194 $PACKER_GND_NET
.sym 41196 $PACKER_GND_NET
.sym 41197 $PACKER_VCC_NET
.sym 41200 $PACKER_GND_NET
.sym 41202 $PACKER_VCC_NET
.sym 41208 $PACKER_GND_NET
.sym 41246 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41247 VexRiscv._zz_61_[2]
.sym 41248 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]
.sym 41249 VexRiscv.execute_LightShifterPlugin_shiftReg[2]
.sym 41250 VexRiscv.execute_LightShifterPlugin_shiftReg[5]
.sym 41251 VexRiscv._zz_61__SB_LUT4_O_27_I0[1]
.sym 41252 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]
.sym 41253 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 41259 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 41260 VexRiscv._zz_162_[18]
.sym 41268 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41269 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 41270 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 41275 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 41292 VexRiscv._zz_61_[3]
.sym 41293 VexRiscv.execute_LightShifterPlugin_shiftReg[7]
.sym 41294 VexRiscv._zz_120_[7]
.sym 41295 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41296 VexRiscv._zz_61_[1]
.sym 41298 VexRiscv.execute_LightShifterPlugin_shiftReg[3]
.sym 41302 VexRiscv._zz_120_[3]
.sym 41303 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41321 VexRiscv._zz_120_[7]
.sym 41322 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41324 VexRiscv.execute_LightShifterPlugin_shiftReg[7]
.sym 41333 VexRiscv._zz_61_[3]
.sym 41339 VexRiscv._zz_120_[3]
.sym 41341 VexRiscv.execute_LightShifterPlugin_shiftReg[3]
.sym 41342 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41348 VexRiscv._zz_61_[1]
.sym 41368 clk12_$glb_clk
.sym 41374 VexRiscv._zz_248__SB_LUT4_O_I0[0]
.sym 41375 VexRiscv._zz_61_[4]
.sym 41376 VexRiscv.decode_to_execute_SHIFT_CTRL_SB_LUT4_I2_O[1]
.sym 41377 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 41378 VexRiscv._zz_61__SB_LUT4_O_26_I0[1]
.sym 41379 VexRiscv.execute_LightShifterPlugin_shiftReg[4]
.sym 41380 VexRiscv._zz_248__SB_LUT4_O_I0[1]
.sym 41381 VexRiscv._zz_61_[5]
.sym 41384 VexRiscv._zz_105__SB_LUT4_O_1_I3[0]
.sym 41386 array_muxed0[2]
.sym 41387 grant_SB_LUT4_I3_O[1]
.sym 41388 array_muxed1[5]
.sym 41389 memdat_2[25]
.sym 41390 array_muxed0[1]
.sym 41391 array_muxed1[0]
.sym 41392 array_muxed0[5]
.sym 41393 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41394 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 41396 VexRiscv._zz_61_[0]
.sym 41404 $PACKER_VCC_NET
.sym 41408 VexRiscv._zz_61_[2]
.sym 41409 VexRiscv._zz_120_[4]
.sym 41413 VexRiscv._zz_120_[4]
.sym 41415 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 41416 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41417 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 41423 VexRiscv._zz_176_
.sym 41424 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 41425 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41426 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 41430 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 41431 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 41433 VexRiscv._zz_120_[1]
.sym 41434 VexRiscv._zz_120_[2]
.sym 41435 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 41437 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 41439 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 41440 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 41443 VexRiscv._zz_176_
.sym 41451 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 41452 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41453 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 41454 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41456 VexRiscv._zz_61__SB_LUT4_O_27_I0[2]
.sym 41459 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41461 VexRiscv.execute_LightShifterPlugin_shiftReg[10]
.sym 41462 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41464 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 41465 VexRiscv._zz_120_[4]
.sym 41467 VexRiscv._zz_120_[6]
.sym 41468 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 41469 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 41471 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41472 VexRiscv._zz_120_[10]
.sym 41473 VexRiscv.execute_LightShifterPlugin_shiftReg[6]
.sym 41475 VexRiscv._zz_248__SB_LUT4_O_I0[0]
.sym 41478 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 41479 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41480 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 41481 VexRiscv._zz_248__SB_LUT4_O_I0[1]
.sym 41484 VexRiscv._zz_120_[6]
.sym 41485 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41486 VexRiscv.execute_LightShifterPlugin_shiftReg[6]
.sym 41492 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41493 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41496 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 41497 VexRiscv._zz_61__SB_LUT4_O_27_I0[2]
.sym 41498 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 41499 VexRiscv._zz_120_[4]
.sym 41502 VexRiscv.execute_LightShifterPlugin_shiftReg[10]
.sym 41503 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41504 VexRiscv._zz_120_[10]
.sym 41508 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 41509 VexRiscv._zz_248__SB_LUT4_O_I0[1]
.sym 41510 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 41511 VexRiscv._zz_248__SB_LUT4_O_I0[0]
.sym 41515 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 41521 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41523 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41526 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 41530 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 41531 clk12_$glb_clk
.sym 41533 VexRiscv._zz_28_[1]
.sym 41534 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 41535 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 41536 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 41537 VexRiscv._zz_247__SB_LUT4_O_I0[1]
.sym 41538 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 41539 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 41540 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 41544 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 41545 array_muxed0[8]
.sym 41546 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[1]
.sym 41547 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 41548 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 41549 VexRiscv._zz_61__SB_LUT4_O_26_I0[0]
.sym 41550 VexRiscv._zz_61_[5]
.sym 41551 spram_dataout0[13]
.sym 41552 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[0]
.sym 41554 VexRiscv._zz_61_[4]
.sym 41555 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41556 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41557 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 41558 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 41559 VexRiscv._zz_120_[14]
.sym 41560 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 41561 VexRiscv._zz_163_[2]
.sym 41562 VexRiscv._zz_176_
.sym 41563 VexRiscv._zz_176_
.sym 41564 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 41565 array_muxed0[3]
.sym 41566 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 41567 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 41568 $PACKER_GND_NET
.sym 41574 VexRiscv._zz_34_[0]
.sym 41575 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 41576 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 41577 VexRiscv.CsrPlugin_selfException_payload_badAddr[0]
.sym 41579 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 41580 VexRiscv._zz_34_[1]
.sym 41581 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 41583 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41584 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 41588 VexRiscv._zz_162_[14]
.sym 41589 VexRiscv.CsrPlugin_selfException_payload_badAddr[6]
.sym 41592 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 41593 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 41596 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 41597 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41598 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 41599 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41600 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 41601 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 41602 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 41603 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[1]
.sym 41604 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 41607 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 41609 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41613 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 41614 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 41615 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 41616 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41619 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 41620 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41621 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[1]
.sym 41622 VexRiscv.CsrPlugin_selfException_payload_badAddr[0]
.sym 41627 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 41631 VexRiscv.CsrPlugin_selfException_payload_badAddr[6]
.sym 41632 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41633 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 41634 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 41637 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 41638 VexRiscv._zz_34_[0]
.sym 41639 VexRiscv._zz_162_[14]
.sym 41640 VexRiscv._zz_34_[1]
.sym 41643 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 41644 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 41646 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 41649 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 41650 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 41651 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 41652 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41653 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 41654 clk12_$glb_clk
.sym 41656 VexRiscv._zz_61__SB_LUT4_O_22_I1[1]
.sym 41657 VexRiscv.execute_LightShifterPlugin_shiftReg[9]
.sym 41658 VexRiscv._zz_61_[9]
.sym 41659 VexRiscv._zz_120_[15]
.sym 41660 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 41661 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 41662 VexRiscv.execute_LightShifterPlugin_shiftReg[8]
.sym 41663 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 41668 grant_SB_LUT4_I3_O[1]
.sym 41669 grant_SB_LUT4_I3_O[0]
.sym 41670 VexRiscv._zz_120_[14]
.sym 41671 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 41672 spram_wren2
.sym 41673 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 41674 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 41675 VexRiscv._zz_28_[1]
.sym 41676 VexRiscv.execute_LightShifterPlugin_isActive
.sym 41677 VexRiscv._zz_120_[9]
.sym 41678 VexRiscv._zz_61_[13]
.sym 41679 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 41682 VexRiscv._zz_120_[4]
.sym 41683 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 41684 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 41686 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 41688 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 41689 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[1]
.sym 41690 $PACKER_VCC_NET
.sym 41691 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 41698 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41699 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 41700 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 41701 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 41704 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 41705 VexRiscv._zz_105__SB_LUT4_O_1_I3[2]
.sym 41712 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41715 VexRiscv._zz_105__SB_LUT4_O_1_I3[0]
.sym 41716 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 41717 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41718 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 41719 VexRiscv._zz_34_[1]
.sym 41720 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 41721 VexRiscv._zz_34_[0]
.sym 41724 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 41725 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 41726 VexRiscv._zz_162_[1]
.sym 41727 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 41730 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 41731 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 41732 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 41733 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 41736 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 41742 VexRiscv._zz_162_[1]
.sym 41743 VexRiscv._zz_34_[0]
.sym 41744 VexRiscv._zz_34_[1]
.sym 41745 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 41749 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41751 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41757 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 41760 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41763 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41767 VexRiscv._zz_105__SB_LUT4_O_1_I3[2]
.sym 41768 VexRiscv._zz_105__SB_LUT4_O_1_I3[0]
.sym 41769 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 41773 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41774 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 41776 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 41777 clk12_$glb_clk
.sym 41779 VexRiscv._zz_120_[16]
.sym 41780 VexRiscv._zz_120_[3]
.sym 41781 VexRiscv._zz_120_[20]
.sym 41782 VexRiscv._zz_105_[19]
.sym 41783 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 41784 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 41785 VexRiscv._zz_120_[17]
.sym 41786 VexRiscv._zz_120_[4]
.sym 41787 array_muxed1[1]
.sym 41788 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41790 array_muxed1[1]
.sym 41791 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[1]
.sym 41793 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 41794 VexRiscv._zz_120_[15]
.sym 41795 VexRiscv._zz_162_[15]
.sym 41796 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[1]
.sym 41797 VexRiscv._zz_120_[1]
.sym 41798 VexRiscv._zz_163_[1]
.sym 41799 VexRiscv._zz_163_[0]
.sym 41800 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 41801 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 41802 VexRiscv._zz_61_[9]
.sym 41803 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 41804 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 41805 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 41807 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 41809 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 41810 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 41812 VexRiscv._zz_34_[1]
.sym 41813 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 41814 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 41820 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 41822 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 41824 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 41825 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 41827 VexRiscv._zz_162_[1]
.sym 41828 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 41829 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 41832 VexRiscv._zz_176_
.sym 41833 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 41835 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41839 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 41842 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 41843 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 41845 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 41846 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 41847 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 41848 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 41849 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41850 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 41851 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 41856 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 41859 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 41860 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 41861 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 41862 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41865 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 41868 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 41871 VexRiscv._zz_176_
.sym 41872 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 41873 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 41877 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 41878 VexRiscv._zz_162_[1]
.sym 41879 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 41880 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 41883 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 41884 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 41885 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 41886 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41889 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41890 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 41891 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 41895 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 41896 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 41897 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 41898 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 41899 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 41900 clk12_$glb_clk
.sym 41902 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 41903 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 41904 VexRiscv._zz_36__SB_LUT4_O_I3[1]
.sym 41905 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 41906 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 41907 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 41908 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 41909 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 41914 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 41915 VexRiscv._zz_120_[17]
.sym 41916 VexRiscv._zz_163_[10]
.sym 41918 VexRiscv._zz_163_[14]
.sym 41919 VexRiscv._zz_163_[15]
.sym 41920 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 41921 basesoc_cpu_dbus_dat_r[15]
.sym 41922 VexRiscv._zz_120_[2]
.sym 41923 VexRiscv._zz_120_[3]
.sym 41924 VexRiscv._zz_162_[4]
.sym 41925 VexRiscv._zz_120_[20]
.sym 41926 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[15]
.sym 41927 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[0]
.sym 41928 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 41929 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 41930 VexRiscv._zz_162_[20]
.sym 41931 VexRiscv._zz_162_[19]
.sym 41932 VexRiscv._zz_162_[31]
.sym 41933 VexRiscv._zz_162_[3]
.sym 41934 VexRiscv._zz_120_[17]
.sym 41935 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 41936 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 41937 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 41945 VexRiscv.CsrPlugin_mcycle[0]
.sym 41948 VexRiscv._zz_136__SB_LUT4_O_8_I3[2]
.sym 41952 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[0]
.sym 41954 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[0]
.sym 41955 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 41956 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 41957 VexRiscv.CsrPlugin_mepc[6]
.sym 41961 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 41963 VexRiscv.CsrPlugin_mepc[4]
.sym 41964 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 41965 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 41966 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 41967 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 41968 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 41970 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[0]
.sym 41971 VexRiscv._zz_176_
.sym 41972 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 41973 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 41974 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 41976 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[0]
.sym 41977 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 41978 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 41982 VexRiscv._zz_176_
.sym 41983 VexRiscv.CsrPlugin_mepc[4]
.sym 41984 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 41990 VexRiscv.CsrPlugin_mcycle[0]
.sym 41994 VexRiscv._zz_176_
.sym 41995 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 41996 VexRiscv.CsrPlugin_mepc[6]
.sym 42001 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 42002 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[0]
.sym 42003 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 42006 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42007 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 42008 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 42009 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42012 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 42013 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 42014 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[0]
.sym 42018 VexRiscv._zz_136__SB_LUT4_O_8_I3[2]
.sym 42019 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 42020 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42023 clk12_$glb_clk
.sym 42025 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 42026 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 42027 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 42028 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 42029 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 42030 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 42031 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 42032 VexRiscv._zz_120__SB_LUT4_O_1_I2[3]
.sym 42035 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 42037 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 42038 array_muxed1[1]
.sym 42039 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 42040 VexRiscv._zz_163_[3]
.sym 42041 VexRiscv._zz_120_[12]
.sym 42042 VexRiscv._zz_163_[7]
.sym 42043 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42044 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 42045 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 42046 VexRiscv._zz_163_[5]
.sym 42047 VexRiscv._zz_120_[7]
.sym 42048 VexRiscv._zz_36__SB_LUT4_O_I3[1]
.sym 42049 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 42050 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 42051 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 42052 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 42053 VexRiscv.CsrPlugin_mepc[15]
.sym 42054 VexRiscv._zz_176_
.sym 42055 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42056 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 42057 VexRiscv._zz_176_
.sym 42058 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 42059 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 42060 usb_inhandler_dtbs[12]
.sym 42066 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 42068 VexRiscv._zz_176_
.sym 42070 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 42072 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 42073 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42074 VexRiscv._zz_40_
.sym 42077 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42078 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 42079 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 42080 VexRiscv.CsrPlugin_hadException
.sym 42081 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42084 VexRiscv._zz_162_[18]
.sym 42085 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 42088 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 42089 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42090 VexRiscv._zz_162_[20]
.sym 42091 VexRiscv._zz_162_[19]
.sym 42094 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 42096 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 42097 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 42099 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42100 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 42101 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 42105 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42106 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 42107 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42108 VexRiscv._zz_162_[19]
.sym 42111 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42112 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 42113 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 42114 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42117 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 42118 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42119 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42120 VexRiscv._zz_162_[18]
.sym 42126 VexRiscv._zz_40_
.sym 42130 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 42131 VexRiscv.CsrPlugin_hadException
.sym 42132 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 42135 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42136 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 42137 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 42138 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42141 VexRiscv._zz_162_[20]
.sym 42142 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42143 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42144 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 42145 VexRiscv._zz_176_
.sym 42146 clk12_$glb_clk
.sym 42148 VexRiscv.CsrPlugin_mepc[15]
.sym 42149 VexRiscv.iBusWishbone_DAT_MISO_regNext[17]
.sym 42150 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 42151 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 42152 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 42153 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 42154 VexRiscv.CsrPlugin_mepc[14]
.sym 42155 VexRiscv.iBusWishbone_DAT_MISO_regNext[20]
.sym 42156 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 42157 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 42158 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 42159 VexRiscv._zz_176_
.sym 42160 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 42161 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 42162 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 42163 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 42165 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 42166 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 42167 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 42168 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 42169 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 42170 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 42171 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 42172 usb_inhandler_dtbs[13]
.sym 42173 csrbank4_ctrl0_w[5]
.sym 42174 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 42175 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42176 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 42177 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42178 $PACKER_VCC_NET
.sym 42179 csrbank4_dat0_w[5]
.sym 42181 VexRiscv.CsrPlugin_mepc[15]
.sym 42182 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 42183 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42189 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 42190 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 42191 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 42192 usb_inhandler_dtbs[12]
.sym 42195 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 42196 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 42198 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42199 VexRiscv._zz_120_[3]
.sym 42200 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 42201 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 42203 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 42204 VexRiscv._zz_162_[31]
.sym 42205 VexRiscv._zz_162_[21]
.sym 42207 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42208 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 42209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 42210 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 42213 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 42215 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 42217 usb_inhandler_dtbs[13]
.sym 42218 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42222 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 42223 VexRiscv._zz_120_[3]
.sym 42224 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 42225 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 42228 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 42229 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 42231 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42234 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42236 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 42237 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 42241 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42242 usb_inhandler_dtbs[12]
.sym 42247 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 42249 usb_inhandler_dtbs[13]
.sym 42252 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42253 VexRiscv._zz_162_[21]
.sym 42254 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 42255 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42258 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42260 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 42261 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 42264 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 42265 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 42266 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 42267 VexRiscv._zz_162_[31]
.sym 42268 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 42269 clk12_$glb_clk
.sym 42270 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 42271 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 42272 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 42273 interface4_bank_bus_dat_r[0]
.sym 42274 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_R[0]
.sym 42275 interface4_bank_bus_dat_r[5]
.sym 42276 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 42277 VexRiscv._zz_105_[5]
.sym 42278 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42279 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 42280 VexRiscv._zz_162_[18]
.sym 42282 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 42283 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 42284 VexRiscv._zz_163_[13]
.sym 42285 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 42286 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 42288 addr_storage[9]
.sym 42289 VexRiscv._zz_40_
.sym 42290 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 42291 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 42292 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 42293 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 42294 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 42295 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 42296 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42297 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 42298 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 42299 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 42300 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 42301 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 42302 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42303 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 42304 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42305 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 42306 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42312 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42313 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42315 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 42316 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42317 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42318 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42319 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 42320 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42321 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 42322 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 42323 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 42324 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 42326 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42327 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 42328 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 42331 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42332 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42333 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42334 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 42335 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42337 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 42338 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42339 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42340 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42341 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 42343 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42345 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 42346 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 42347 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 42348 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 42351 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42352 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42353 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42354 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42357 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42358 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42359 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42360 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42363 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 42364 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 42365 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 42366 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 42369 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 42370 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42371 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 42372 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42375 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42376 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42377 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 42381 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42382 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42383 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42384 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42387 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42388 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 42389 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42390 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 42391 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42392 clk12_$glb_clk
.sym 42394 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 42395 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 42396 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42397 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[2]
.sym 42398 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 42399 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42400 VexRiscv._zz_243__SB_LUT4_I2_O[2]
.sym 42401 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42403 VexRiscv._zz_163_[26]
.sym 42404 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[23]
.sym 42406 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 42407 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 42408 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 42409 sbled_r_SB_LUT4_I1_O[0]
.sym 42410 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 42411 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 42412 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 42413 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 42414 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 42416 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 42417 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 42418 VexRiscv._zz_120_[30]
.sym 42419 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[0]
.sym 42420 VexRiscv.CsrPlugin_selfException_valid
.sym 42421 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 42422 VexRiscv._zz_120_[17]
.sym 42423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 42424 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 42425 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 42426 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 42427 VexRiscv.iBusWishbone_DAT_MISO_regNext[25]
.sym 42428 VexRiscv._zz_162_[31]
.sym 42435 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 42437 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 42439 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42440 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 42441 VexRiscv._zz_243__SB_LUT4_I2_O[1]
.sym 42442 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 42445 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 42446 VexRiscv.CsrPlugin_selfException_valid
.sym 42447 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 42448 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 42449 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 42450 $PACKER_VCC_NET
.sym 42453 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42456 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42457 VexRiscv._zz_243__SB_LUT4_I2_O[2]
.sym 42461 VexRiscv._zz_243_[2]
.sym 42463 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[3]
.sym 42464 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42465 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 42467 $nextpnr_ICESTORM_LC_10$O
.sym 42470 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 42473 VexRiscv._zz_243__SB_LUT4_O_I3[2]
.sym 42475 $PACKER_VCC_NET
.sym 42476 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 42477 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 42480 VexRiscv.CsrPlugin_selfException_valid
.sym 42482 $PACKER_VCC_NET
.sym 42483 VexRiscv._zz_243__SB_LUT4_O_I3[2]
.sym 42486 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 42487 VexRiscv.CsrPlugin_selfException_valid
.sym 42488 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 42489 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 42492 VexRiscv._zz_243__SB_LUT4_I2_O[1]
.sym 42493 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 42494 VexRiscv._zz_243__SB_LUT4_I2_O[2]
.sym 42498 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 42500 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 42501 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42505 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[3]
.sym 42507 VexRiscv._zz_243_[2]
.sym 42510 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 42511 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 42512 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42513 VexRiscv._zz_243__SB_LUT4_I2_O[1]
.sym 42514 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42515 clk12_$glb_clk
.sym 42516 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42517 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[1]
.sym 42518 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 42519 basesoc_cpu_ibus_adr[10]
.sym 42520 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 42521 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[0]
.sym 42522 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 42523 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 42524 basesoc_cpu_ibus_adr[12]
.sym 42525 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 42526 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42530 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 42531 basesoc_cpu_ibus_adr[7]
.sym 42532 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 42533 basesoc_cpu_ibus_adr[8]
.sym 42534 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42535 basesoc_cpu_ibus_adr[4]
.sym 42536 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 42537 VexRiscv._zz_61_[16]
.sym 42538 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 42541 VexRiscv._zz_176_
.sym 42542 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 42543 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 42544 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 42545 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 42546 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 42547 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 42548 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 42549 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 42550 VexRiscv._zz_176_
.sym 42551 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42552 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 42558 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 42559 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 42561 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 42562 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 42563 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 42564 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 42565 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 42567 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 42568 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 42569 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 42570 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 42571 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 42572 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 42573 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 42574 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 42576 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 42578 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 42582 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 42585 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 42587 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 42589 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 42591 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 42593 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 42598 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 42599 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 42600 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 42604 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 42605 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 42606 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 42609 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 42610 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 42611 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 42612 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 42615 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 42618 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 42621 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 42622 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 42623 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 42624 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 42627 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 42628 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 42629 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 42630 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 42634 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 42636 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 42637 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 42638 clk12_$glb_clk
.sym 42640 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 42641 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 42642 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 42643 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 42644 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 42645 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 42646 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 42647 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 42650 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 42652 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 42653 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 42654 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42655 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 42656 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 42657 basesoc_cpu_ibus_adr[12]
.sym 42658 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 42660 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 42661 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 42662 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 42663 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 42664 usb_inhandler_dtbs[13]
.sym 42665 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42666 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 42667 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 42668 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 42669 csrbank4_ctrl0_w[5]
.sym 42670 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 42671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 42672 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 42673 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 42674 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 42675 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42685 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 42687 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 42694 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 42695 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 42698 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 42699 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 42702 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 42707 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 42710 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 42713 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[1]
.sym 42715 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 42716 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 42719 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[2]
.sym 42721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 42723 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[1]
.sym 42725 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[3]
.sym 42728 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 42729 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[2]
.sym 42731 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[4]
.sym 42734 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 42735 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[3]
.sym 42737 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[5]
.sym 42739 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 42741 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[4]
.sym 42743 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[6]
.sym 42745 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 42747 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[5]
.sym 42749 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[7]
.sym 42752 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 42753 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[6]
.sym 42755 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[8]
.sym 42758 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 42759 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[7]
.sym 42763 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 42764 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42765 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 42766 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42767 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42768 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 42769 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 42770 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 42774 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42775 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_DFFSR_Q_R
.sym 42776 basesoc_en_storage
.sym 42777 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 42778 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 42779 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 42780 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 42781 addr_storage[2]
.sym 42783 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 42784 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 42785 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 42786 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 42787 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 42788 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 42789 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42790 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 42791 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 42792 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 42793 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 42794 addr_storage[5]
.sym 42795 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 42796 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42797 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 42798 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 42799 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[8]
.sym 42804 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 42806 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 42808 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 42809 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 42816 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 42819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 42831 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 42834 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 42836 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[9]
.sym 42838 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 42840 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[8]
.sym 42842 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[10]
.sym 42844 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 42846 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[9]
.sym 42848 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[11]
.sym 42851 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 42852 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[10]
.sym 42854 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[12]
.sym 42856 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 42858 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[11]
.sym 42860 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[13]
.sym 42863 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 42864 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[12]
.sym 42866 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[14]
.sym 42869 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 42870 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[13]
.sym 42872 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[15]
.sym 42875 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 42876 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[14]
.sym 42878 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[16]
.sym 42881 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 42882 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[15]
.sym 42886 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42887 basesoc_cpu_ibus_adr[16]
.sym 42888 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 42889 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 42890 basesoc_cpu_ibus_adr[19]
.sym 42891 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 42892 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 42893 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 42898 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 42899 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 42900 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 42901 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 42902 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 42903 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 42905 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 42906 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 42907 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[3]
.sym 42908 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 42910 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 42911 addr_storage[3]
.sym 42912 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[21]
.sym 42913 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 42914 VexRiscv._zz_120_[17]
.sym 42915 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 42916 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 42917 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 42918 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 42919 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 42920 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 42921 addr_storage[4]
.sym 42922 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[16]
.sym 42928 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 42930 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 42932 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 42934 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 42939 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 42940 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 42946 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 42952 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 42959 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[17]
.sym 42961 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 42963 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[16]
.sym 42965 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[18]
.sym 42968 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 42969 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[17]
.sym 42971 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[19]
.sym 42973 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 42975 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[18]
.sym 42977 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[20]
.sym 42979 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 42981 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[19]
.sym 42983 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[21]
.sym 42985 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 42987 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[20]
.sym 42989 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[22]
.sym 42992 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 42993 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[21]
.sym 42995 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[23]
.sym 42997 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 42999 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[22]
.sym 43001 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[24]
.sym 43003 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 43005 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[23]
.sym 43009 basesoc_cpu_ibus_adr[20]
.sym 43010 basesoc_cpu_ibus_adr[21]
.sym 43011 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 43012 basesoc_cpu_ibus_adr[17]
.sym 43013 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 43014 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 43015 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43016 basesoc_cpu_ibus_adr[9]
.sym 43017 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[20]
.sym 43018 VexRiscv.MmuPlugin_satp_ppn[12]
.sym 43019 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[27]
.sym 43020 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[20]
.sym 43021 VexRiscv._zz_150_
.sym 43022 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 43024 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 43026 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 43027 basesoc_cpu_ibus_adr[4]
.sym 43028 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 43029 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 43030 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 43031 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 43032 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 43033 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 43034 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 43035 VexRiscv._zz_120_[21]
.sym 43036 VexRiscv.CsrPlugin_exception
.sym 43037 VexRiscv._zz_176_
.sym 43038 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 43039 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 43040 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 43041 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[24]
.sym 43042 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 43043 array_muxed0[3]
.sym 43044 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 43045 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[24]
.sym 43052 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 43057 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 43059 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 43062 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 43063 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 43064 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 43069 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 43071 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 43074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 43075 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 43077 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 43081 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 43082 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[25]
.sym 43084 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 43086 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[24]
.sym 43088 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[26]
.sym 43090 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 43092 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[25]
.sym 43094 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[27]
.sym 43096 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 43098 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[26]
.sym 43100 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[28]
.sym 43102 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 43104 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[27]
.sym 43106 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[29]
.sym 43109 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 43110 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[28]
.sym 43113 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 43116 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[29]
.sym 43119 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 43120 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 43121 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 43122 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 43125 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 43129 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 43130 clk12_$glb_clk
.sym 43132 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 43133 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 43134 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 43135 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 43136 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43137 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43138 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1[0]
.sym 43139 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 43140 array_muxed0[2]
.sym 43143 array_muxed0[2]
.sym 43145 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 43146 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 43147 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 43148 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 43149 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 43150 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[26]
.sym 43151 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 43152 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 43153 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 43154 array_muxed0[13]
.sym 43155 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 43156 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 43157 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 43158 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 43159 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 43160 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 43161 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 43162 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 43163 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 43164 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 43165 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 43166 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 43167 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 43173 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 43174 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[25]
.sym 43175 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2_SB_DFFESR_Q_E
.sym 43176 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 43177 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 43178 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43179 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43181 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 43182 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 43183 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 43185 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[18]
.sym 43186 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 43188 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 43189 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 43190 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 43191 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 43193 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 43194 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 43195 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 43196 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 43197 VexRiscv.CsrPlugin_interrupt_valid
.sym 43198 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 43199 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43200 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43201 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 43202 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 43206 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 43207 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 43208 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 43209 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 43215 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 43218 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 43219 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43220 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43221 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[18]
.sym 43226 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 43227 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 43230 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43231 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[25]
.sym 43232 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 43233 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43236 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 43237 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 43238 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 43239 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 43242 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 43243 VexRiscv.CsrPlugin_interrupt_valid
.sym 43244 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 43245 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 43248 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 43249 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 43250 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 43251 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 43252 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2_SB_DFFESR_Q_E
.sym 43253 clk12_$glb_clk
.sym 43254 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 43255 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 43256 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 43257 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 43258 VexRiscv.CsrPlugin_mtval[28]
.sym 43259 VexRiscv.CsrPlugin_mtval[16]
.sym 43260 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 43261 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 43262 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43263 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 43264 array_muxed0[1]
.sym 43265 array_muxed0[1]
.sym 43266 array_muxed1[1]
.sym 43267 array_muxed0[1]
.sym 43268 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1[0]
.sym 43269 basesoc_cpu_ibus_adr[18]
.sym 43270 basesoc_load_storage[3]
.sym 43271 basesoc_cpu_ibus_adr[29]
.sym 43272 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 43273 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 43274 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 43275 basesoc_soccontroller_bus_errors[25]
.sym 43276 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 43277 basesoc_cpu_ibus_adr[29]
.sym 43278 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 43279 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 43280 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 43281 addr_storage[5]
.sym 43282 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[11]
.sym 43283 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 43284 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 43285 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 43286 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 43287 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 43288 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 43289 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 43290 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43296 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 43297 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43298 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43299 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 43300 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 43301 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 43303 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43304 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[28]
.sym 43305 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 43306 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 43307 VexRiscv._zz_120_[21]
.sym 43308 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 43309 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 43310 VexRiscv._zz_176__SB_LUT4_O_I2[0]
.sym 43311 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 43312 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 43313 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 43314 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43316 VexRiscv.CsrPlugin_hadException
.sym 43318 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 43319 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 43321 VexRiscv._zz_91__SB_LUT4_I1_I2[0]
.sym 43322 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 43324 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 43325 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 43326 VexRiscv.CsrPlugin_mepc[27]
.sym 43329 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 43330 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 43331 VexRiscv._zz_91__SB_LUT4_I1_I2[0]
.sym 43332 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 43335 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 43337 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 43342 VexRiscv._zz_176__SB_LUT4_O_I2[0]
.sym 43343 VexRiscv.CsrPlugin_hadException
.sym 43347 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43348 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 43349 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[28]
.sym 43350 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43353 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 43354 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 43355 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 43356 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 43359 VexRiscv.CsrPlugin_mepc[27]
.sym 43360 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 43361 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43362 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 43365 VexRiscv._zz_120_[21]
.sym 43366 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 43367 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 43368 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 43374 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 43375 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43376 clk12_$glb_clk
.sym 43378 VexRiscv.CsrPlugin_mtval[30]
.sym 43379 VexRiscv._zz_91__SB_DFFESR_Q_E
.sym 43380 VexRiscv.CsrPlugin_mtval[29]
.sym 43381 VexRiscv.CsrPlugin_mtval[27]
.sym 43382 VexRiscv.CsrPlugin_mtval[24]
.sym 43383 VexRiscv.CsrPlugin_mtval[20]
.sym 43384 VexRiscv.CsrPlugin_mtval[21]
.sym 43385 VexRiscv.CsrPlugin_mtval[23]
.sym 43386 VexRiscv.CsrPlugin_mepc[23]
.sym 43387 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 43390 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 43391 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 43392 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 43393 interface0_bank_bus_dat_r[7]
.sym 43394 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2_SB_DFFESR_Q_E
.sym 43395 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 43396 VexRiscv._zz_176_
.sym 43397 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 43398 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 43399 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 43400 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 43401 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 43402 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 43403 VexRiscv._zz_176_
.sym 43404 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 43405 addr_storage[4]
.sym 43406 VexRiscv._zz_120_[17]
.sym 43407 addr_storage[3]
.sym 43408 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 43409 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 43410 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 43411 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 43412 VexRiscv.CsrPlugin_mepc[18]
.sym 43413 VexRiscv._zz_91__SB_DFFESR_Q_E
.sym 43419 VexRiscv.CsrPlugin_mepc[30]
.sym 43421 VexRiscv._zz_176_
.sym 43422 VexRiscv._zz_91__SB_LUT4_I1_I2[0]
.sym 43424 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 43426 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 43427 VexRiscv.CsrPlugin_mepc[30]
.sym 43429 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 43432 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 43434 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 43435 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 43436 VexRiscv._zz_91__SB_LUT4_I1_O[0]
.sym 43437 VexRiscv._zz_91__SB_DFFESR_Q_E
.sym 43438 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 43439 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 43440 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 43441 VexRiscv.CsrPlugin_mtval[21]
.sym 43443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_error
.sym 43445 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 43446 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 43448 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 43450 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43452 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 43453 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_error
.sym 43455 VexRiscv._zz_91__SB_LUT4_I1_I2[0]
.sym 43458 VexRiscv._zz_91__SB_LUT4_I1_I2[0]
.sym 43460 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 43461 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 43464 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43465 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 43466 VexRiscv.CsrPlugin_mepc[30]
.sym 43467 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 43470 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 43471 VexRiscv._zz_176_
.sym 43472 VexRiscv.CsrPlugin_mepc[30]
.sym 43476 VexRiscv.CsrPlugin_mtval[21]
.sym 43477 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 43478 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 43479 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 43483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 43485 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 43488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 43489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_error
.sym 43491 VexRiscv._zz_91__SB_LUT4_I1_O[0]
.sym 43497 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 43498 VexRiscv._zz_91__SB_DFFESR_Q_E
.sym 43499 clk12_$glb_clk
.sym 43500 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 43501 VexRiscv._zz_61__SB_LUT4_O_8_I0[2]
.sym 43502 interface2_bank_bus_dat_r[6]
.sym 43503 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 43504 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 43505 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 43507 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 43508 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43510 array_muxed0[6]
.sym 43511 array_muxed0[6]
.sym 43513 basesoc_en_storage
.sym 43514 fifo_level0_SB_DFFESR_Q_6_D[2]
.sym 43515 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 43516 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 43517 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 43518 interface0_bank_bus_dat_r[4]
.sym 43519 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 43520 VexRiscv.CsrPlugin_mtval[30]
.sym 43521 VexRiscv.CsrPlugin_hadException
.sym 43523 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 43524 VexRiscv.CsrPlugin_mtval[29]
.sym 43526 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[24]
.sym 43527 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 43529 VexRiscv.CsrPlugin_mtval[24]
.sym 43530 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 43531 array_muxed0[3]
.sym 43532 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 43533 VexRiscv.CsrPlugin_mepc[27]
.sym 43534 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 43535 memdat_2[1]
.sym 43536 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 43542 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 43543 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 43544 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43546 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 43547 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 43548 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43549 VexRiscv.MmuPlugin_status_mxr
.sym 43550 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43551 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 43552 VexRiscv.CsrPlugin_mscratch[17]
.sym 43553 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 43554 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 43555 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 43556 VexRiscv.CsrPlugin_mscratch[16]
.sym 43558 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O[3]
.sym 43560 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 43561 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 43564 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O[2]
.sym 43565 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 43566 VexRiscv._zz_120_[17]
.sym 43567 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 43568 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 43569 VexRiscv.MmuPlugin_status_sum
.sym 43570 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 43571 VexRiscv.CsrPlugin_mtval[18]
.sym 43572 VexRiscv.CsrPlugin_mepc[18]
.sym 43575 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43576 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43577 VexRiscv.MmuPlugin_status_sum
.sym 43578 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 43581 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 43582 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 43583 VexRiscv._zz_120_[17]
.sym 43584 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 43587 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 43593 VexRiscv.CsrPlugin_mepc[18]
.sym 43594 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O[3]
.sym 43595 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 43596 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O[2]
.sym 43599 VexRiscv.CsrPlugin_mtval[18]
.sym 43600 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 43601 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 43602 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 43605 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 43607 VexRiscv.CsrPlugin_mscratch[16]
.sym 43608 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 43611 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43612 VexRiscv.CsrPlugin_mscratch[17]
.sym 43613 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 43614 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 43617 VexRiscv.MmuPlugin_status_mxr
.sym 43618 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 43619 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 43620 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43621 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43622 clk12_$glb_clk
.sym 43624 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43625 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 43626 usb_inhandler_dtbs[1]
.sym 43627 VexRiscv._zz_61__SB_LUT4_O_5_I0[2]
.sym 43628 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 43629 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 43630 usb_inhandler_dtbs[5]
.sym 43631 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 43633 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 43636 csrbank2_out_w[6]
.sym 43637 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 43638 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 43639 memdat_2[7]
.sym 43640 csrbank4_dat0_w[4]
.sym 43641 array_muxed0[10]
.sym 43642 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 43643 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 43644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 43645 array_muxed0[6]
.sym 43646 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 43647 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 43648 VexRiscv.CsrPlugin_mepc[30]
.sym 43649 array_muxed1[7]
.sym 43650 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 43651 VexRiscv.CsrPlugin_minstret[56]
.sym 43652 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 43653 VexRiscv._zz_147_[27]
.sym 43654 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 43655 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 43656 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 43657 VexRiscv.CsrPlugin_mtval[18]
.sym 43658 VexRiscv.CsrPlugin_mscratch[24]
.sym 43659 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 43665 VexRiscv.CsrPlugin_mscratch[24]
.sym 43666 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 43667 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 43668 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 43669 VexRiscv.CsrPlugin_mepc[25]
.sym 43671 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 43672 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 43674 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 43676 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 43677 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 43679 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 43680 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 43681 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43682 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 43683 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43687 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43688 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 43689 VexRiscv.CsrPlugin_mtval[24]
.sym 43691 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 43692 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 43695 VexRiscv._zz_147_[16]
.sym 43699 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 43704 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 43705 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 43706 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 43707 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 43710 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 43711 VexRiscv.CsrPlugin_mtval[24]
.sym 43712 VexRiscv.CsrPlugin_mscratch[24]
.sym 43713 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 43716 VexRiscv._zz_147_[16]
.sym 43717 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 43718 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 43719 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43724 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 43731 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 43734 VexRiscv.CsrPlugin_mepc[25]
.sym 43735 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 43736 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43737 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 43740 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 43744 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 43745 clk12_$glb_clk
.sym 43747 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 43748 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 43749 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[0]
.sym 43750 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 43751 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 43752 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[23]
.sym 43753 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 43754 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[11]
.sym 43755 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 43759 basesoc_load_storage[26]
.sym 43760 csrbank2_out_w[7]
.sym 43761 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 43762 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 43763 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 43764 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 43765 VexRiscv.CsrPlugin_mepc[25]
.sym 43766 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 43767 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 43768 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 43769 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 43770 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 43771 usb_outhandler_responding_SB_LUT4_I3_O[0]
.sym 43772 addr_storage[18]
.sym 43773 addr_storage[5]
.sym 43774 interface2_bank_bus_dat_r[6]
.sym 43775 addr_storage[21]
.sym 43776 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 43777 VexRiscv.CsrPlugin_minstret[58]
.sym 43778 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[11]
.sym 43780 VexRiscv._zz_147_[24]
.sym 43781 VexRiscv._zz_147_[16]
.sym 43782 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 43790 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 43791 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 43792 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 43793 VexRiscv._zz_147_[30]
.sym 43794 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 43795 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 43796 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43797 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43798 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43799 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 43800 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 43802 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43804 sbled_g_SB_LUT4_I3_I2[3]
.sym 43805 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[23]
.sym 43806 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43807 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 43808 VexRiscv.CsrPlugin_mepc[30]
.sym 43810 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 43812 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 43813 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 43816 VexRiscv.CsrPlugin_mepc[22]
.sym 43819 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 43822 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 43827 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 43833 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 43835 sbled_g_SB_LUT4_I3_I2[3]
.sym 43839 VexRiscv.CsrPlugin_mepc[22]
.sym 43840 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 43841 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43842 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 43845 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 43846 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 43847 VexRiscv.CsrPlugin_mepc[30]
.sym 43848 VexRiscv._zz_147_[30]
.sym 43853 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 43857 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 43858 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 43859 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 43860 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 43863 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[23]
.sym 43864 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 43865 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43866 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43867 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43868 clk12_$glb_clk
.sym 43869 VexRiscv.reset_$glb_sr
.sym 43871 basesoc_cpu_dbus_adr[22]
.sym 43872 basesoc_cpu_dbus_adr[23]
.sym 43875 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 43876 usb_outhandler_responding_SB_LUT4_I3_O[0]
.sym 43877 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_7_O[2]
.sym 43878 usb_outhandler_syncfifobuffered_do_read
.sym 43883 array_muxed0[1]
.sym 43884 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43886 array_muxed0[5]
.sym 43887 array_muxed0[12]
.sym 43888 array_muxed0[8]
.sym 43889 array_muxed1[5]
.sym 43890 basesoc_value_SB_DFFSR_Q_13_D_SB_LUT4_O_I2[1]
.sym 43892 array_muxed0[1]
.sym 43893 array_muxed0[8]
.sym 43894 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 43895 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 43896 VexRiscv._zz_147_[25]
.sym 43897 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 43898 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 43899 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 43902 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 43903 addr_storage[3]
.sym 43904 addr_storage[4]
.sym 43905 csrbank3_ctrl0_w[0]
.sym 43914 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43917 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43923 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 43926 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 43933 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 43935 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[20]
.sym 43938 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43939 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 43950 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 43951 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 43952 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[20]
.sym 43953 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 43959 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 43970 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 43976 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 43990 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43991 clk12_$glb_clk
.sym 43993 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 43996 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[2]
.sym 43997 VexRiscv._zz_147_[24]
.sym 43998 VexRiscv._zz_147_[22]
.sym 43999 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_5_O[2]
.sym 44000 VexRiscv._zz_147_[25]
.sym 44005 basesoc_wishbone_ack
.sym 44006 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[0]
.sym 44008 interface2_bank_bus_dat_r[0]
.sym 44010 basesoc_value[26]
.sym 44011 fifo_level0[0]
.sym 44012 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 44013 array_muxed1[0]
.sym 44014 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[0]
.sym 44015 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 44016 VexRiscv._zz_104_[2]
.sym 44018 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 44020 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 44021 addr_storage[16]
.sym 44023 addr_storage[22]
.sym 44025 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 44026 addr_storage[20]
.sym 44027 interface8_bank_bus_dat_r[0]
.sym 44028 fifo_level0[4]
.sym 44037 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 44038 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 44041 addr_storage[22]
.sym 44043 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1[0]
.sym 44045 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 44049 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 44050 addr_storage[12]
.sym 44055 addr_storage[4]
.sym 44097 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 44098 addr_storage[12]
.sym 44099 addr_storage[4]
.sym 44100 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 44109 addr_storage[22]
.sym 44110 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 44112 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1[0]
.sym 44113 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 44114 clk12_$glb_clk
.sym 44118 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 44120 usb_pullup$SB_IO_OUT
.sym 44121 csrbank7_out_ev_enable0_w
.sym 44122 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44123 usb_pullup_storage_SB_LUT4_I3_O[3]
.sym 44126 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 44128 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 44130 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[3]
.sym 44131 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[2]
.sym 44132 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 44133 array_muxed1[0]
.sym 44134 array_muxed1[3]
.sym 44135 array_muxed0[2]
.sym 44136 array_muxed0[6]
.sym 44139 array_muxed1[3]
.sym 44140 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 44141 addr_storage[4]
.sym 44142 array_muxed1[7]
.sym 44144 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 44146 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 44148 interface3_bank_bus_dat_r[7]
.sym 44149 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44150 addr_storage[25]
.sym 44157 array_muxed0[11]
.sym 44159 interface3_bank_bus_dat_r[7]
.sym 44160 interface4_bank_bus_dat_r[7]
.sym 44161 array_muxed0[12]
.sym 44163 array_muxed0[10]
.sym 44165 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44166 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 44168 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 44169 array_muxed0[12]
.sym 44171 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44174 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 44175 array_muxed0[9]
.sym 44178 array_muxed0[2]
.sym 44180 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 44182 interface7_bank_bus_dat_r[7]
.sym 44185 sbled_g_SB_LUT4_I3_I2[3]
.sym 44187 interface5_bank_bus_dat_r[7]
.sym 44188 array_muxed0[13]
.sym 44190 array_muxed0[9]
.sym 44193 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 44196 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 44197 array_muxed0[11]
.sym 44199 array_muxed0[12]
.sym 44202 array_muxed0[10]
.sym 44203 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44204 array_muxed0[13]
.sym 44205 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44208 array_muxed0[2]
.sym 44210 sbled_g_SB_LUT4_I3_I2[3]
.sym 44214 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 44217 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 44220 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 44227 array_muxed0[12]
.sym 44228 array_muxed0[11]
.sym 44232 interface4_bank_bus_dat_r[7]
.sym 44233 interface7_bank_bus_dat_r[7]
.sym 44234 interface5_bank_bus_dat_r[7]
.sym 44235 interface3_bank_bus_dat_r[7]
.sym 44236 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 44237 clk12_$glb_clk
.sym 44239 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 44240 interface7_bank_bus_dat_r[7]
.sym 44242 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 44243 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44246 interface7_bank_bus_dat_r[6]
.sym 44248 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 44251 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 44252 basesoc_en_storage
.sym 44254 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 44255 array_muxed1[0]
.sym 44256 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 44257 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 44258 array_muxed1[2]
.sym 44259 array_muxed0[10]
.sym 44260 addr_storage[2]
.sym 44261 array_muxed0[11]
.sym 44262 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 44263 basesoc_value[21]
.sym 44264 addr_storage[5]
.sym 44265 addr_storage_SB_DFFESR_Q_23_E
.sym 44266 addr_storage[21]
.sym 44268 addr_storage[18]
.sym 44269 fifo_readable_SB_LUT4_I3_I1[2]
.sym 44270 interface7_bank_bus_dat_r[6]
.sym 44271 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 44274 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 44281 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44283 array_muxed1[4]
.sym 44286 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44288 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44291 addr_storage_SB_DFFESR_Q_E
.sym 44298 array_muxed0[13]
.sym 44302 array_muxed0[10]
.sym 44304 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[1]
.sym 44306 array_muxed0[13]
.sym 44309 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 44311 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44325 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 44326 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[1]
.sym 44327 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 44331 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44332 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44333 array_muxed0[13]
.sym 44334 array_muxed0[10]
.sym 44343 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44344 array_muxed0[10]
.sym 44345 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44346 array_muxed0[13]
.sym 44352 array_muxed1[4]
.sym 44355 array_muxed0[13]
.sym 44356 array_muxed0[10]
.sym 44357 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44358 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 44359 addr_storage_SB_DFFESR_Q_E
.sym 44360 clk12_$glb_clk
.sym 44361 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 44364 usb_inhandler_dtbs[9]
.sym 44367 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 44368 usb_inhandler_dtbs[8]
.sym 44369 usb_inhandler_dtbs[3]
.sym 44374 array_muxed0[1]
.sym 44375 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 44376 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 44377 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 44378 array_muxed0[2]
.sym 44379 storage_3[8]_SB_LUT4_I1_6_O[0]
.sym 44380 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44381 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 44382 basesoc_value[21]
.sym 44384 array_muxed0[7]
.sym 44385 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[1]
.sym 44386 addr_storage_SB_DFFESR_Q_31_E
.sym 44387 basesoc_load_storage[5]
.sym 44388 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 44389 csrbank3_ctrl0_w[0]
.sym 44390 addr_storage[3]
.sym 44395 addr_storage[4]
.sym 44397 addr_storage[31]
.sym 44404 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44405 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44411 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 44412 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44413 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 44416 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 44418 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 44421 addr_storage[31]
.sym 44422 array_muxed0[2]
.sym 44424 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 44434 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 44448 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44450 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44451 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 44460 addr_storage[31]
.sym 44461 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 44462 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 44463 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 44478 array_muxed0[2]
.sym 44479 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44480 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 44481 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 44483 clk12_$glb_clk
.sym 44484 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 44485 addr_storage[20]
.sym 44486 addr_storage[21]
.sym 44487 addr_storage[18]
.sym 44488 addr_storage[23]
.sym 44489 addr_storage[19]
.sym 44490 addr_storage[16]
.sym 44491 addr_storage_SB_DFFESR_Q_31_E
.sym 44492 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 44493 basesoc_value[4]
.sym 44497 array_muxed1[0]
.sym 44498 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44499 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 44500 memdat_2[4]
.sym 44502 basesoc_load_storage[27]
.sym 44503 basesoc_value[17]
.sym 44505 array_muxed1[1]
.sym 44506 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 44507 basesoc_value[27]
.sym 44508 basesoc_value[17]
.sym 44509 basesoc_value[27]
.sym 44510 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 44512 addr_storage[16]
.sym 44513 array_muxed1[6]
.sym 44516 addr_storage[11]
.sym 44518 addr_storage[20]
.sym 44519 addr_storage[22]
.sym 44520 csrbank3_ctrl0_w[7]
.sym 44528 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 44537 addr_storage_SB_DFFESR_Q_23_E
.sym 44540 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 44543 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 44545 array_muxed1[1]
.sym 44567 array_muxed1[1]
.sym 44595 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 44596 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 44598 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 44605 addr_storage_SB_DFFESR_Q_23_E
.sym 44606 clk12_$glb_clk
.sym 44607 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 44608 addr_storage[25]
.sym 44609 do_reset
.sym 44611 ctrl_storage_SB_DFFESR_Q_E
.sym 44612 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 44613 addr_storage[31]
.sym 44615 do_reset_SB_LUT4_O_I1[0]
.sym 44616 array_muxed0[2]
.sym 44621 $PACKER_VCC_NET
.sym 44622 $PACKER_VCC_NET
.sym 44623 addr_storage[23]
.sym 44624 addr_storage[17]
.sym 44625 array_muxed1[5]
.sym 44626 array_muxed1[0]
.sym 44627 $PACKER_VCC_NET
.sym 44628 basesoc_value_SB_DFFSR_Q_10_D_SB_LUT4_O_I2[1]
.sym 44630 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 44631 array_muxed1[3]
.sym 44636 array_muxed1[0]
.sym 44641 addr_storage[25]
.sym 44642 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 44649 addr_storage[6]
.sym 44651 array_muxed1[3]
.sym 44653 addr_storage[13]
.sym 44654 array_muxed1[2]
.sym 44656 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 44658 array_muxed1[5]
.sym 44660 addr_storage[5]
.sym 44662 addr_storage[14]
.sym 44664 addr_storage[3]
.sym 44667 addr_storage_SB_DFFESR_Q_E
.sym 44669 addr_storage[11]
.sym 44673 array_muxed1[6]
.sym 44679 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 44685 array_muxed1[6]
.sym 44690 array_muxed1[2]
.sym 44694 addr_storage[3]
.sym 44695 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 44696 addr_storage[11]
.sym 44697 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 44701 array_muxed1[5]
.sym 44712 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 44713 addr_storage[13]
.sym 44714 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 44715 addr_storage[5]
.sym 44718 addr_storage[6]
.sym 44719 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 44720 addr_storage[14]
.sym 44721 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 44727 array_muxed1[3]
.sym 44728 addr_storage_SB_DFFESR_Q_E
.sym 44729 clk12_$glb_clk
.sym 44730 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 44731 csrbank3_ctrl0_w[5]
.sym 44732 csrbank3_ctrl0_w[2]
.sym 44733 csrbank3_ctrl0_w[6]
.sym 44734 csrbank3_ctrl0_w[4]
.sym 44735 csrbank3_ctrl0_w[1]
.sym 44736 csrbank3_ctrl0_w[7]
.sym 44737 csrbank3_ctrl0_w[3]
.sym 44738 csrbank3_ctrl0_w[0]
.sym 44739 array_muxed1[1]
.sym 44743 addr_storage[30]
.sym 44745 addr_storage[27]
.sym 44747 array_muxed1[0]
.sym 44756 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 44758 addr_storage[5]
.sym 44766 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 44774 addr_storage_SB_DFFESR_Q_23_E
.sym 44782 array_muxed1[6]
.sym 44835 array_muxed1[6]
.sym 44851 addr_storage_SB_DFFESR_Q_23_E
.sym 44852 clk12_$glb_clk
.sym 44853 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 44867 array_muxed1[3]
.sym 44868 addr_storage_SB_DFFESR_Q_23_E
.sym 44869 basesoc_load_storage[21]
.sym 44873 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 44874 array_muxed1[5]
.sym 44875 basesoc_load_storage[17]
.sym 44888 csrbank3_ctrl0_w[0]
.sym 45021 clk48$SB_IO_IN
.sym 45039 clk48$SB_IO_IN
.sym 45049 clk12
.sym 45077 VexRiscv._zz_61_[0]
.sym 45078 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 45079 VexRiscv.execute_LightShifterPlugin_shiftReg[0]
.sym 45080 VexRiscv._zz_61__SB_LUT4_O_31_I0[1]
.sym 45081 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 45082 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[1]
.sym 45083 VexRiscv._zz_61__SB_LUT4_O_29_I2[1]
.sym 45084 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 45089 VexRiscv._zz_120_[20]
.sym 45092 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 45093 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 45094 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 45095 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 45098 interface4_bank_bus_dat_r[0]
.sym 45100 array_muxed0[3]
.sym 45104 $PACKER_VCC_NET
.sym 45120 VexRiscv._zz_61_[2]
.sym 45122 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]
.sym 45123 VexRiscv.execute_LightShifterPlugin_shiftReg[1]
.sym 45126 VexRiscv._zz_61_[5]
.sym 45127 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1[1]
.sym 45128 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45130 VexRiscv._zz_120_[5]
.sym 45137 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]
.sym 45138 VexRiscv.execute_LightShifterPlugin_shiftReg[2]
.sym 45139 VexRiscv.execute_LightShifterPlugin_shiftReg[5]
.sym 45141 VexRiscv._zz_61__SB_LUT4_O_29_I2[1]
.sym 45142 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45143 VexRiscv._zz_120_[1]
.sym 45144 VexRiscv._zz_120_[2]
.sym 45145 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45147 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45150 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 45153 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45154 VexRiscv._zz_120_[2]
.sym 45155 VexRiscv.execute_LightShifterPlugin_shiftReg[2]
.sym 45158 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45159 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 45161 VexRiscv._zz_61__SB_LUT4_O_29_I2[1]
.sym 45164 VexRiscv.execute_LightShifterPlugin_shiftReg[5]
.sym 45165 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45166 VexRiscv._zz_120_[5]
.sym 45170 VexRiscv._zz_61_[2]
.sym 45179 VexRiscv._zz_61_[5]
.sym 45182 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]
.sym 45183 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]
.sym 45184 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45185 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45188 VexRiscv.execute_LightShifterPlugin_shiftReg[1]
.sym 45189 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45191 VexRiscv._zz_120_[1]
.sym 45194 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45195 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45196 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1[1]
.sym 45197 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]
.sym 45199 clk12_$glb_clk
.sym 45205 VexRiscv._zz_37_[1]
.sym 45206 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1[1]
.sym 45207 VexRiscv._zz_61__SB_LUT4_O_27_I0[0]
.sym 45208 VexRiscv._zz_61__SB_LUT4_O_17_I2[1]
.sym 45209 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1[0]
.sym 45210 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45211 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 45212 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 45215 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 45216 VexRiscv._zz_120_[16]
.sym 45217 VexRiscv._zz_163_[11]
.sym 45219 array_muxed1[1]
.sym 45220 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 45222 $PACKER_GND_NET
.sym 45223 array_muxed1[6]
.sym 45224 VexRiscv._zz_163_[4]
.sym 45225 array_muxed1[2]
.sym 45226 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 45227 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 45228 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45235 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 45238 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 45246 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 45248 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[1]
.sym 45249 VexRiscv._zz_120_[5]
.sym 45251 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 45253 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 45254 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 45256 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 45261 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 45264 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 45267 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 45268 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 45269 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 45270 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45271 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45275 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 45282 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45284 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 45285 VexRiscv._zz_120_[4]
.sym 45287 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 45288 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45290 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 45291 VexRiscv._zz_61_[4]
.sym 45292 VexRiscv.decode_to_execute_SHIFT_CTRL_SB_LUT4_I2_O[1]
.sym 45294 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 45295 VexRiscv._zz_61__SB_LUT4_O_27_I0[1]
.sym 45296 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 45297 VexRiscv._zz_61__SB_LUT4_O_26_I0[0]
.sym 45298 VexRiscv._zz_61__SB_LUT4_O_27_I0[2]
.sym 45299 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45304 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45306 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1[1]
.sym 45307 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45308 VexRiscv._zz_61__SB_LUT4_O_27_I0[0]
.sym 45309 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 45310 VexRiscv._zz_61__SB_LUT4_O_26_I0[1]
.sym 45311 VexRiscv.execute_LightShifterPlugin_shiftReg[4]
.sym 45312 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45313 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45315 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45316 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 45317 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 45318 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 45321 VexRiscv._zz_61__SB_LUT4_O_27_I0[0]
.sym 45322 VexRiscv._zz_61__SB_LUT4_O_27_I0[2]
.sym 45323 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45324 VexRiscv._zz_61__SB_LUT4_O_27_I0[1]
.sym 45327 VexRiscv.execute_LightShifterPlugin_shiftReg[4]
.sym 45328 VexRiscv._zz_120_[4]
.sym 45329 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45334 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 45335 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1[1]
.sym 45336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45339 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45340 VexRiscv.decode_to_execute_SHIFT_CTRL_SB_LUT4_I2_O[1]
.sym 45341 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45342 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 45348 VexRiscv._zz_61_[4]
.sym 45351 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45352 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45353 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45354 VexRiscv.decode_to_execute_SHIFT_CTRL_SB_LUT4_I2_O[1]
.sym 45357 VexRiscv._zz_61__SB_LUT4_O_26_I0[1]
.sym 45358 VexRiscv._zz_61__SB_LUT4_O_26_I0[0]
.sym 45359 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 45360 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45362 clk12_$glb_clk
.sym 45364 VexRiscv._zz_61_[13]
.sym 45365 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 45366 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 45367 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45368 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 45369 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 45370 VexRiscv.execute_LightShifterPlugin_shiftReg[13]
.sym 45371 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 45374 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 45376 array_muxed0[0]
.sym 45377 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45378 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 45379 VexRiscv._zz_61__SB_LUT4_O_17_I2[1]
.sym 45380 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[1]
.sym 45381 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 45382 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 45383 array_muxed0[7]
.sym 45384 array_muxed0[6]
.sym 45385 array_muxed0[11]
.sym 45386 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 45387 array_muxed0[1]
.sym 45388 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 45389 $PACKER_VCC_NET
.sym 45392 VexRiscv._zz_120_[8]
.sym 45394 VexRiscv._zz_120_[13]
.sym 45395 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 45397 VexRiscv._zz_61_[13]
.sym 45398 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 45399 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45405 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 45408 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 45411 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 45412 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45413 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 45414 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 45415 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 45416 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45418 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 45419 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 45420 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 45421 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 45422 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 45424 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 45426 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 45428 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 45429 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 45430 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45435 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 45438 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 45441 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 45445 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45446 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 45447 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 45453 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 45456 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 45458 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 45463 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 45464 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 45465 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45468 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 45469 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 45470 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 45471 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 45474 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 45475 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45477 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 45481 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45482 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 45483 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 45484 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45485 clk12_$glb_clk
.sym 45487 VexRiscv.execute_LightShifterPlugin_shiftReg[11]
.sym 45488 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1[0]
.sym 45489 VexRiscv._zz_61_[15]
.sym 45490 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45491 VexRiscv.execute_LightShifterPlugin_shiftReg[15]
.sym 45492 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 45493 VexRiscv._zz_61__SB_LUT4_O_16_I2[1]
.sym 45494 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 45497 $PACKER_VCC_NET
.sym 45498 $PACKER_GND_NET
.sym 45499 array_muxed0[5]
.sym 45500 array_muxed0[8]
.sym 45501 array_muxed0[7]
.sym 45502 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45503 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 45505 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 45506 VexRiscv._zz_120_[10]
.sym 45507 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 45508 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 45509 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 45510 array_muxed0[6]
.sym 45511 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[14]
.sym 45512 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 45513 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 45514 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 45515 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 45516 VexRiscv._zz_163_[1]
.sym 45517 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 45518 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 45519 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 45520 VexRiscv._zz_120_[20]
.sym 45521 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 45522 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 45528 VexRiscv._zz_34_[0]
.sym 45529 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 45530 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45531 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 45532 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 45534 VexRiscv.execute_LightShifterPlugin_shiftReg[8]
.sym 45535 VexRiscv._zz_162_[15]
.sym 45536 VexRiscv._zz_61__SB_LUT4_O_22_I1[1]
.sym 45537 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 45542 VexRiscv._zz_34_[1]
.sym 45544 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 45545 VexRiscv.execute_LightShifterPlugin_shiftReg[9]
.sym 45546 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 45547 VexRiscv._zz_120_[15]
.sym 45548 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45550 VexRiscv._zz_120_[9]
.sym 45552 VexRiscv._zz_120_[8]
.sym 45554 VexRiscv._zz_61_[9]
.sym 45555 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45558 VexRiscv._zz_61_[8]
.sym 45559 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45561 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45562 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 45563 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45567 VexRiscv._zz_61_[9]
.sym 45573 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45575 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 45576 VexRiscv._zz_61__SB_LUT4_O_22_I1[1]
.sym 45579 VexRiscv._zz_34_[1]
.sym 45580 VexRiscv._zz_34_[0]
.sym 45581 VexRiscv._zz_162_[15]
.sym 45582 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 45585 VexRiscv._zz_120_[9]
.sym 45587 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45588 VexRiscv.execute_LightShifterPlugin_shiftReg[9]
.sym 45591 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 45592 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 45593 VexRiscv._zz_120_[15]
.sym 45594 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 45598 VexRiscv._zz_61_[8]
.sym 45603 VexRiscv._zz_120_[8]
.sym 45604 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45606 VexRiscv.execute_LightShifterPlugin_shiftReg[8]
.sym 45608 clk12_$glb_clk
.sym 45610 VexRiscv.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I2_O[0]
.sym 45611 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I2[2]
.sym 45612 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 45613 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 45614 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 45615 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 45616 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 45617 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 45621 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 45622 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45623 grant_SB_LUT4_I3_O[0]
.sym 45624 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 45625 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 45626 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 45627 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 45628 VexRiscv._zz_120_[2]
.sym 45629 VexRiscv._zz_120_[1]
.sym 45630 VexRiscv._zz_163_[9]
.sym 45631 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 45632 VexRiscv._zz_105_[21]
.sym 45633 VexRiscv._zz_61_[15]
.sym 45634 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 45635 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 45636 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45637 VexRiscv._zz_120_[15]
.sym 45638 VexRiscv._zz_120_[17]
.sym 45639 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 45640 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 45641 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 45642 VexRiscv._zz_120_[16]
.sym 45643 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 45644 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 45645 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 45654 VexRiscv._zz_162_[16]
.sym 45655 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 45656 VexRiscv._zz_162_[4]
.sym 45657 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 45660 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 45662 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45663 VexRiscv._zz_162_[17]
.sym 45665 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 45666 VexRiscv._zz_162_[20]
.sym 45667 VexRiscv._zz_34_[0]
.sym 45670 VexRiscv._zz_162_[3]
.sym 45671 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 45673 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 45675 VexRiscv._zz_34_[0]
.sym 45678 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 45679 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 45681 VexRiscv._zz_34_[1]
.sym 45682 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 45684 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 45685 VexRiscv._zz_34_[1]
.sym 45686 VexRiscv._zz_34_[0]
.sym 45687 VexRiscv._zz_162_[16]
.sym 45690 VexRiscv._zz_162_[3]
.sym 45691 VexRiscv._zz_34_[0]
.sym 45692 VexRiscv._zz_34_[1]
.sym 45693 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 45696 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 45697 VexRiscv._zz_34_[0]
.sym 45698 VexRiscv._zz_162_[20]
.sym 45699 VexRiscv._zz_34_[1]
.sym 45702 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 45705 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 45708 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 45714 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 45720 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 45721 VexRiscv._zz_162_[17]
.sym 45722 VexRiscv._zz_34_[0]
.sym 45723 VexRiscv._zz_34_[1]
.sym 45726 VexRiscv._zz_162_[4]
.sym 45727 VexRiscv._zz_34_[0]
.sym 45728 VexRiscv._zz_34_[1]
.sym 45729 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 45730 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45731 clk12_$glb_clk
.sym 45733 VexRiscv._zz_32_[1]
.sym 45734 VexRiscv._zz_28_[0]
.sym 45735 VexRiscv._zz_32_[0]
.sym 45736 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 45737 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 45738 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 45739 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 45740 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 45741 csrbank3_ctrl0_w[1]
.sym 45744 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 45745 VexRiscv._zz_120_[16]
.sym 45746 VexRiscv._zz_120_[13]
.sym 45747 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 45748 VexRiscv._zz_162_[16]
.sym 45749 VexRiscv._zz_163_[2]
.sym 45751 VexRiscv._zz_162_[17]
.sym 45752 VexRiscv._zz_163_[2]
.sym 45753 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 45754 VexRiscv._zz_162_[20]
.sym 45755 VexRiscv._zz_163_[8]
.sym 45756 VexRiscv._zz_120_[14]
.sym 45757 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 45758 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 45759 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 45760 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[0]
.sym 45761 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 45762 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 45763 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 45764 VexRiscv._zz_162_[22]
.sym 45765 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 45766 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 45767 VexRiscv._zz_162_[16]
.sym 45768 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45774 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[6]
.sym 45776 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[0]
.sym 45780 VexRiscv._zz_163_[12]
.sym 45783 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[14]
.sym 45789 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 45792 VexRiscv._zz_32_[0]
.sym 45794 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 45795 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 45798 VexRiscv._zz_32_[1]
.sym 45799 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[15]
.sym 45800 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 45801 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 45802 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 45803 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[1]
.sym 45804 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[4]
.sym 45810 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[4]
.sym 45814 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[6]
.sym 45819 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 45820 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 45821 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 45822 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 45826 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[0]
.sym 45833 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[14]
.sym 45837 VexRiscv._zz_32_[1]
.sym 45838 VexRiscv._zz_163_[12]
.sym 45839 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 45840 VexRiscv._zz_32_[0]
.sym 45845 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[1]
.sym 45850 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[15]
.sym 45853 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 45854 clk12_$glb_clk
.sym 45856 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 45857 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[0]
.sym 45858 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 45859 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 45860 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 45861 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 45862 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 45863 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 45866 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45868 VexRiscv._zz_163_[9]
.sym 45869 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 45870 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 45871 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 45872 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 45873 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45874 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 45875 VexRiscv._zz_32_[1]
.sym 45876 VexRiscv._zz_163_[12]
.sym 45877 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 45878 VexRiscv._zz_162_[18]
.sym 45879 VexRiscv._zz_32_[0]
.sym 45880 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 45881 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 45882 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 45883 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 45884 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 45885 VexRiscv._zz_163_[15]
.sym 45886 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_R[0]
.sym 45887 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 45888 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 45889 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 45890 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[4]
.sym 45891 VexRiscv.execute_LightShifterPlugin_isActive
.sym 45897 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 45899 VexRiscv._zz_32_[0]
.sym 45900 VexRiscv._zz_162_[17]
.sym 45901 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[1]
.sym 45902 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 45903 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 45904 VexRiscv._zz_163_[11]
.sym 45905 VexRiscv._zz_32_[1]
.sym 45906 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 45908 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45911 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 45912 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 45913 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 45914 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[0]
.sym 45916 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 45918 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 45920 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 45921 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 45922 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 45923 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 45924 VexRiscv._zz_162_[22]
.sym 45925 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 45926 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 45927 VexRiscv._zz_162_[16]
.sym 45928 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 45933 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 45936 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 45937 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 45938 VexRiscv._zz_162_[16]
.sym 45939 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 45942 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 45943 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[0]
.sym 45944 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[1]
.sym 45945 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 45948 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 45949 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 45950 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 45954 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 45955 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 45956 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 45957 VexRiscv._zz_162_[17]
.sym 45960 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 45961 VexRiscv._zz_162_[22]
.sym 45962 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 45963 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 45966 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 45967 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 45968 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 45969 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 45972 VexRiscv._zz_32_[1]
.sym 45973 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 45974 VexRiscv._zz_163_[11]
.sym 45975 VexRiscv._zz_32_[0]
.sym 45976 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 45977 clk12_$glb_clk
.sym 45979 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 45980 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 45981 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 45982 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 45983 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 45984 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 45985 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 45986 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[0]
.sym 45989 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 45990 VexRiscv._zz_120_[20]
.sym 45991 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 45992 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 45993 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 45994 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 45995 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 45996 VexRiscv._zz_162_[17]
.sym 45997 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[1]
.sym 45998 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 45999 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 46000 VexRiscv._zz_163_[11]
.sym 46001 VexRiscv._zz_34_[1]
.sym 46002 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 46003 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 46004 VexRiscv._zz_105_[5]
.sym 46005 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 46006 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 46007 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 46008 basesoc_cpu_dbus_dat_r[17]
.sym 46009 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 46010 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 46011 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 46012 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 46013 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 46014 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 46021 VexRiscv._zz_176_
.sym 46023 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 46024 basesoc_cpu_dbus_dat_r[17]
.sym 46026 VexRiscv.CsrPlugin_mepc[14]
.sym 46027 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 46028 VexRiscv.CsrPlugin_mepc[15]
.sym 46029 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 46031 VexRiscv._zz_162_[28]
.sym 46032 VexRiscv._zz_176_
.sym 46035 basesoc_cpu_dbus_dat_r[20]
.sym 46036 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 46038 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 46039 VexRiscv._zz_162_[24]
.sym 46040 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 46044 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 46046 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 46047 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 46048 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 46049 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 46053 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 46054 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 46056 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 46060 basesoc_cpu_dbus_dat_r[17]
.sym 46065 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 46066 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 46067 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 46068 VexRiscv._zz_162_[24]
.sym 46071 VexRiscv._zz_176_
.sym 46073 VexRiscv.CsrPlugin_mepc[15]
.sym 46074 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 46077 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 46078 VexRiscv._zz_176_
.sym 46079 VexRiscv.CsrPlugin_mepc[14]
.sym 46083 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 46084 VexRiscv._zz_162_[28]
.sym 46085 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 46086 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 46090 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 46091 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 46092 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 46096 basesoc_cpu_dbus_dat_r[20]
.sym 46100 clk12_$glb_clk
.sym 46102 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 46105 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 46106 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 46107 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 46108 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_E
.sym 46109 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 46110 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 46112 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 46114 VexRiscv._zz_162_[20]
.sym 46115 VexRiscv._zz_120_[30]
.sym 46116 VexRiscv._zz_162_[30]
.sym 46117 VexRiscv._zz_162_[28]
.sym 46118 VexRiscv._zz_162_[29]
.sym 46119 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 46120 VexRiscv._zz_162_[19]
.sym 46121 VexRiscv._zz_162_[31]
.sym 46122 VexRiscv._zz_163_[7]
.sym 46123 basesoc_cpu_dbus_dat_r[20]
.sym 46124 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 46125 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 46126 interface4_bank_bus_dat_r[5]
.sym 46127 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 46128 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 46129 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 46130 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 46131 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 46132 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 46133 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 46134 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 46135 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 46136 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 46137 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 46143 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46144 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 46145 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 46146 csrbank4_dat0_w[5]
.sym 46147 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46148 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 46149 sbled_r_SB_LUT4_I1_O[0]
.sym 46150 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46151 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46152 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46153 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 46154 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 46155 sbled_r_SB_LUT4_I1_O[1]
.sym 46156 csrbank4_ctrl0_w[5]
.sym 46157 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 46158 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46159 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46160 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46164 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 46166 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 46168 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 46169 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 46170 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 46172 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 46174 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 46176 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46177 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 46178 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46179 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46182 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46183 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 46184 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46185 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46188 sbled_r_SB_LUT4_I1_O[0]
.sym 46191 sbled_r_SB_LUT4_I1_O[1]
.sym 46194 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 46195 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 46200 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 46201 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 46202 csrbank4_ctrl0_w[5]
.sym 46203 csrbank4_dat0_w[5]
.sym 46206 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46207 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46208 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 46209 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 46212 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 46213 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 46214 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 46215 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 46218 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 46220 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 46221 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46223 clk12_$glb_clk
.sym 46224 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46225 basesoc_cpu_ibus_adr[3]
.sym 46226 basesoc_cpu_ibus_adr[7]
.sym 46227 VexRiscv._zz_61__SB_LUT4_O_I0[3]
.sym 46228 basesoc_cpu_ibus_adr[6]
.sym 46229 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 46230 basesoc_cpu_ibus_adr[8]
.sym 46231 basesoc_cpu_ibus_adr[4]
.sym 46232 VexRiscv._zz_61_[16]
.sym 46235 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 46239 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 46242 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 46243 usb_inhandler_dtbs[12]
.sym 46244 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 46245 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 46246 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 46248 VexRiscv._zz_176_
.sym 46249 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 46250 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 46251 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 46252 addr_storage[6]
.sym 46254 basesoc_cpu_ibus_adr[4]
.sym 46255 addr_storage[12]
.sym 46256 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[0]
.sym 46257 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 46258 VexRiscv._zz_150_
.sym 46259 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 46260 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 46268 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46269 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 46271 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46272 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 46273 basesoc_cpu_dbus_dat_r[25]
.sym 46275 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 46276 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 46277 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 46279 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46280 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46283 VexRiscv._zz_120_[30]
.sym 46288 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 46291 basesoc_cpu_dbus_dat_r[27]
.sym 46296 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 46297 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 46302 basesoc_cpu_dbus_dat_r[25]
.sym 46305 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 46306 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 46307 VexRiscv._zz_120_[30]
.sym 46308 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 46312 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46313 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46318 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 46319 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 46320 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46323 basesoc_cpu_dbus_dat_r[27]
.sym 46329 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46330 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 46335 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 46336 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 46338 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46341 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46343 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46346 clk12_$glb_clk
.sym 46348 VexRiscv.execute_arbitration_isValid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 46349 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46350 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46351 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 46352 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 46353 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 46354 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 46355 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 46356 array_muxed1[7]
.sym 46357 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 46359 array_muxed1[7]
.sym 46360 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 46361 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 46362 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 46363 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46364 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46365 VexRiscv._zz_61_[16]
.sym 46366 VexRiscv._zz_61_[30]
.sym 46367 basesoc_cpu_ibus_adr[3]
.sym 46368 slave_sel_r[1]
.sym 46369 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 46370 VexRiscv.iBusWishbone_DAT_MISO_regNext[27]
.sym 46371 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 46372 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 46373 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 46374 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46375 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[2]
.sym 46376 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 46377 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 46378 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 46379 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 46380 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 46381 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 46382 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 46383 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 46389 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 46392 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 46393 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 46394 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46396 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 46397 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 46398 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 46402 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46403 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 46406 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46407 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 46408 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 46414 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46415 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 46416 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 46418 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 46422 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46423 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 46424 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 46425 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46428 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46429 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 46430 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 46431 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46434 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 46440 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 46441 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46442 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46443 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 46447 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 46448 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 46449 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 46452 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46454 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46458 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 46459 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 46460 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 46461 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 46466 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 46468 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 46469 clk12_$glb_clk
.sym 46471 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 46472 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46473 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46474 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 46475 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46476 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 46477 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 46478 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 46481 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 46482 interface4_bank_bus_dat_r[0]
.sym 46484 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 46486 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 46487 array_muxed1[3]
.sym 46488 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 46489 basesoc_cpu_ibus_adr[10]
.sym 46490 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 46491 addr_storage[5]
.sym 46493 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 46494 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 46495 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 46496 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 46497 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46498 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 46499 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 46500 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[0]
.sym 46501 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 46502 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 46503 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 46504 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 46505 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 46506 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 46512 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[0]
.sym 46513 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 46514 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46515 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 46516 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 46517 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46518 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46519 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 46520 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[1]
.sym 46521 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46522 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 46523 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 46527 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 46528 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46529 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 46530 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46531 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46532 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 46533 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46534 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 46535 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[2]
.sym 46536 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[2]
.sym 46539 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46540 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 46541 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 46542 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46543 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 46545 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46546 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46547 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46548 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46551 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 46552 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46553 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 46554 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 46557 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 46558 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46559 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 46560 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 46563 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[2]
.sym 46564 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[0]
.sym 46565 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[1]
.sym 46566 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46569 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 46570 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 46571 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 46572 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[2]
.sym 46575 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46576 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46577 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46578 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46583 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 46584 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 46587 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 46588 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 46589 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 46590 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46591 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46592 clk12_$glb_clk
.sym 46594 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[2]
.sym 46595 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 46596 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 46597 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46598 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 46599 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 46600 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 46601 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 46603 array_muxed0[3]
.sym 46604 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 46605 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 46606 addr_storage[3]
.sym 46607 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 46608 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 46609 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 46610 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[0]
.sym 46611 addr_storage[4]
.sym 46612 basesoc_cpu_dbus_dat_r[5]
.sym 46613 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 46614 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46615 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 46617 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 46618 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[1]
.sym 46619 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 46620 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 46621 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 46622 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 46623 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 46624 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 46625 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 46626 interface4_bank_bus_dat_r[5]
.sym 46627 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 46628 VexRiscv.CsrPlugin_interrupt_valid
.sym 46629 basesoc_cpu_dbus_adr[13]
.sym 46635 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46637 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46638 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46639 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46640 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 46641 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 46642 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 46643 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46646 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46647 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 46649 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 46651 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 46652 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 46653 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 46654 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46655 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 46656 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 46657 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46658 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 46659 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46660 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46662 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46664 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 46665 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 46666 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 46668 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 46669 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46670 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46671 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 46674 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 46675 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 46676 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46677 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46680 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46681 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46682 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46683 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46686 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 46687 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 46688 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46689 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46692 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 46693 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 46694 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 46695 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 46698 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 46700 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 46701 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 46704 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 46705 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 46706 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46707 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 46710 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46711 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46712 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 46713 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 46714 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 46715 clk12_$glb_clk
.sym 46717 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 46718 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 46719 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 46720 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46721 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 46722 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[2]
.sym 46723 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 46724 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 46728 VexRiscv._zz_120_[16]
.sym 46729 VexRiscv._zz_61_[29]
.sym 46730 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 46731 VexRiscv._zz_176_
.sym 46732 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46733 basesoc_cpu_ibus_adr[14]
.sym 46734 VexRiscv._zz_120_[21]
.sym 46736 array_muxed0[3]
.sym 46737 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 46738 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 46739 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46741 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[19]
.sym 46742 basesoc_cpu_ibus_adr[4]
.sym 46743 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[0]
.sym 46744 basesoc_cpu_ibus_adr[9]
.sym 46745 array_muxed0[13]
.sym 46747 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 46748 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 46749 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 46750 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 46751 addr_storage[6]
.sym 46752 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 46758 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 46759 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 46760 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 46762 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 46763 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46764 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 46767 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 46769 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 46772 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 46773 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 46774 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 46776 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 46777 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 46778 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 46779 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 46781 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 46783 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 46784 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 46789 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 46791 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 46793 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 46794 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46798 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 46803 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 46804 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 46805 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 46806 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 46809 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 46810 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 46811 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46815 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 46821 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46822 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 46823 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 46827 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 46828 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 46829 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 46830 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 46833 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46834 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 46836 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 46837 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 46838 clk12_$glb_clk
.sym 46840 array_muxed0[13]
.sym 46841 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 46842 VexRiscv.CsrPlugin_mtval[25]
.sym 46843 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 46844 VexRiscv.CsrPlugin_mtval[26]
.sym 46845 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 46846 VexRiscv.CsrPlugin_mtval[22]
.sym 46847 VexRiscv._zz_61_[25]
.sym 46848 basesoc_cpu_ibus_adr[19]
.sym 46849 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 46852 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 46853 usb_inhandler_dtbs[13]
.sym 46854 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 46855 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 46856 basesoc_cpu_ibus_adr[16]
.sym 46857 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 46858 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 46859 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 46860 VexRiscv.CsrPlugin_mepc[18]
.sym 46861 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 46862 VexRiscv._zz_120_[11]
.sym 46863 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 46864 basesoc_cpu_ibus_adr[25]
.sym 46865 VexRiscv.CsrPlugin_mtval[26]
.sym 46866 basesoc_cpu_ibus_adr[24]
.sym 46867 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 46868 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 46869 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 46870 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 46871 VexRiscv._zz_61_[25]
.sym 46872 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 46874 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 46875 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 46881 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 46882 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 46883 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 46885 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 46886 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 46887 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 46889 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 46890 VexRiscv.CsrPlugin_mtval[22]
.sym 46892 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 46893 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 46897 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46898 VexRiscv.CsrPlugin_minstret[54]
.sym 46900 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 46902 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 46903 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 46906 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 46907 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 46910 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 46911 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[22]
.sym 46912 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 46914 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 46922 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 46926 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 46927 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 46928 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 46929 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[22]
.sym 46933 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 46938 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 46940 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 46941 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 46944 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 46945 VexRiscv.CsrPlugin_mtval[22]
.sym 46946 VexRiscv.CsrPlugin_minstret[54]
.sym 46947 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 46950 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 46951 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 46952 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 46953 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 46958 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 46960 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 46961 clk12_$glb_clk
.sym 46963 basesoc_cpu_ibus_adr[29]
.sym 46964 basesoc_cpu_ibus_adr[18]
.sym 46965 basesoc_cpu_ibus_adr[26]
.sym 46966 basesoc_cpu_ibus_adr[27]
.sym 46967 basesoc_cpu_ibus_adr[28]
.sym 46968 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 46969 basesoc_cpu_ibus_adr[25]
.sym 46970 basesoc_cpu_ibus_adr[24]
.sym 46971 $PACKER_GND_NET
.sym 46973 $PACKER_VCC_NET
.sym 46974 $PACKER_GND_NET
.sym 46975 basesoc_cpu_ibus_adr[20]
.sym 46976 VexRiscv.CsrPlugin_mtval[22]
.sym 46977 array_muxed0[3]
.sym 46978 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 46979 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 46980 array_muxed0[2]
.sym 46981 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 46982 array_muxed0[13]
.sym 46983 basesoc_cpu_ibus_adr[17]
.sym 46984 array_muxed0[9]
.sym 46985 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 46986 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 46987 basesoc_cpu_dbus_adr[21]
.sym 46988 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 46989 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 46990 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 46991 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 46992 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 46993 VexRiscv.CsrPlugin_mepc[28]
.sym 46994 VexRiscv.CsrPlugin_hadException
.sym 46995 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 46996 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 46997 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 46998 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 47006 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 47007 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[21]
.sym 47008 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 47010 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 47011 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47013 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[19]
.sym 47014 VexRiscv.CsrPlugin_mtval[25]
.sym 47019 VexRiscv.CsrPlugin_mepc[28]
.sym 47021 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[7]
.sym 47023 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 47024 VexRiscv.CsrPlugin_mepc[24]
.sym 47026 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 47027 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47029 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 47030 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 47031 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 47033 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 47034 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[24]
.sym 47035 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[11]
.sym 47038 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[24]
.sym 47045 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[7]
.sym 47049 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[19]
.sym 47058 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[11]
.sym 47061 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 47062 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 47063 VexRiscv.CsrPlugin_mepc[24]
.sym 47064 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47067 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47068 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 47069 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 47070 VexRiscv.CsrPlugin_mepc[28]
.sym 47073 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 47074 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47075 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 47076 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[21]
.sym 47079 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 47080 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 47081 VexRiscv.CsrPlugin_mtval[25]
.sym 47082 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 47083 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 47084 clk12_$glb_clk
.sym 47086 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 47087 VexRiscv.externalInterruptArray_regNext[3]
.sym 47088 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 47089 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 47090 VexRiscv.CsrPlugin_mepc[24]
.sym 47091 VexRiscv.CsrPlugin_mepc[22]
.sym 47092 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[0]
.sym 47093 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 47095 basesoc_value[27]
.sym 47096 basesoc_value[27]
.sym 47098 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 47099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 47100 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 47101 basesoc_cpu_ibus_adr[27]
.sym 47102 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 47103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 47105 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 47106 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 47107 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 47108 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 47109 memdat_2[6]
.sym 47110 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 47111 interface4_bank_bus_dat_r[5]
.sym 47112 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 47113 VexRiscv._zz_120_[29]
.sym 47114 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 47115 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 47116 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 47117 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 47118 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 47119 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 47120 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 47121 VexRiscv.externalInterruptArray_regNext[3]
.sym 47129 VexRiscv.CsrPlugin_exception
.sym 47130 VexRiscv.CsrPlugin_mepc[23]
.sym 47131 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 47132 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 47133 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 47134 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 47135 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 47138 VexRiscv.CsrPlugin_mtval[28]
.sym 47140 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 47141 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 47142 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 47143 VexRiscv._zz_120_[16]
.sym 47144 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47145 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 47146 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 47147 VexRiscv.CsrPlugin_mtval[16]
.sym 47149 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 47150 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 47153 VexRiscv.CsrPlugin_mcycle[28]
.sym 47154 VexRiscv.CsrPlugin_hadException
.sym 47156 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 47158 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 47160 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 47162 VexRiscv.CsrPlugin_exception
.sym 47166 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 47168 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 47172 VexRiscv.CsrPlugin_mtval[28]
.sym 47173 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 47174 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 47175 VexRiscv.CsrPlugin_mcycle[28]
.sym 47179 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 47186 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 47190 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 47191 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 47192 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 47193 VexRiscv.CsrPlugin_mtval[16]
.sym 47196 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 47197 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 47198 VexRiscv._zz_120_[16]
.sym 47199 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 47202 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47203 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 47204 VexRiscv.CsrPlugin_mepc[23]
.sym 47205 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 47206 VexRiscv.CsrPlugin_hadException
.sym 47207 clk12_$glb_clk
.sym 47209 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 47210 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 47211 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 47212 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 47213 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 47214 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 47215 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 47216 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 47218 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 47219 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 47221 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 47222 csrbank2_out_w[5]
.sym 47223 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 47224 memdat_2[1]
.sym 47225 usb_ev_irq_SB_LUT4_O_I2[1]
.sym 47226 VexRiscv.CsrPlugin_mepc[27]
.sym 47227 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 47228 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 47229 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 47230 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 47231 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 47232 interface0_bank_bus_dat_r[3]
.sym 47233 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[19]
.sym 47234 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[0]
.sym 47235 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 47236 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 47237 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 47238 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 47239 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 47240 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47241 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47242 addr_storage[6]
.sym 47243 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[24]
.sym 47251 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 47259 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 47261 VexRiscv.CsrPlugin_hadException
.sym 47262 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 47271 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 47272 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 47276 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 47277 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 47279 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 47281 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 47283 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 47291 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 47292 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 47295 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 47301 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 47307 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 47314 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 47320 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 47327 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 47329 VexRiscv.CsrPlugin_hadException
.sym 47330 clk12_$glb_clk
.sym 47332 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[21]
.sym 47333 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[20]
.sym 47334 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[16]
.sym 47335 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[24]
.sym 47336 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[31]
.sym 47337 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[0]
.sym 47338 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[19]
.sym 47339 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 47342 csrbank3_ctrl0_w[2]
.sym 47344 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 47345 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 47346 memdat_2[0]
.sym 47347 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 47348 csrbank7_in_ctrl0_w[1]
.sym 47349 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 47350 csrbank2_in0_w[4]
.sym 47351 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 47352 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 47353 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 47355 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 47356 usb_ev_irq_SB_LUT4_O_I2[0]
.sym 47357 VexRiscv.CsrPlugin_mtval[26]
.sym 47359 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 47360 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[22]
.sym 47361 VexRiscv.CsrPlugin_mepc[22]
.sym 47362 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 47363 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 47364 VexRiscv.CsrPlugin_mscratch[23]
.sym 47365 VexRiscv.CsrPlugin_mepc[24]
.sym 47366 fifo_readable_SB_LUT4_I3_I1[2]
.sym 47367 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 47374 VexRiscv.CsrPlugin_mepc[23]
.sym 47375 VexRiscv.CsrPlugin_mscratch[23]
.sym 47377 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 47378 csrbank2_out_w[6]
.sym 47380 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 47381 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 47382 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 47383 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 47384 VexRiscv.CsrPlugin_mtval[27]
.sym 47386 VexRiscv._zz_176_
.sym 47387 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 47388 VexRiscv.CsrPlugin_mtval[23]
.sym 47389 VexRiscv._zz_120_[20]
.sym 47390 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 47391 csrbank2_in0_w[6]
.sym 47392 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 47393 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 47394 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 47395 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 47397 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 47398 VexRiscv.CsrPlugin_mcycle[27]
.sym 47399 VexRiscv.CsrPlugin_mepc[28]
.sym 47400 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 47401 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47402 fifo_readable_SB_LUT4_I3_I1[2]
.sym 47403 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 47404 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 47406 VexRiscv.CsrPlugin_mtval[23]
.sym 47407 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 47408 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 47409 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 47412 csrbank2_out_w[6]
.sym 47413 csrbank2_in0_w[6]
.sym 47414 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 47415 fifo_readable_SB_LUT4_I3_I1[2]
.sym 47418 VexRiscv._zz_120_[20]
.sym 47419 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 47420 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 47421 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 47424 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47425 VexRiscv.CsrPlugin_mscratch[23]
.sym 47426 VexRiscv.CsrPlugin_mepc[23]
.sym 47427 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 47430 VexRiscv.CsrPlugin_mtval[27]
.sym 47431 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 47432 VexRiscv.CsrPlugin_mcycle[27]
.sym 47433 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 47442 VexRiscv._zz_176_
.sym 47443 VexRiscv.CsrPlugin_mepc[28]
.sym 47445 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 47448 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 47449 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 47450 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 47451 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 47453 clk12_$glb_clk
.sym 47454 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 47456 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 47457 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 47458 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 47459 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 47460 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 47461 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 47467 VexRiscv._zz_61__SB_LUT4_O_8_I0[2]
.sym 47468 usb_outhandler_responding_SB_LUT4_I3_O[0]
.sym 47469 addr_storage[21]
.sym 47470 interface0_bank_bus_dat_r[0]
.sym 47471 interface2_bank_bus_dat_r[6]
.sym 47472 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 47473 basesoc_value[19]
.sym 47474 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 47475 usb_outhandler_responding
.sym 47476 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 47477 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 47478 VexRiscv.CsrPlugin_mepc[23]
.sym 47479 basesoc_cpu_dbus_adr[21]
.sym 47480 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 47481 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 47483 usb_inhandler_dtbs[5]
.sym 47484 sbled_g_SB_LUT4_I3_I2[3]
.sym 47485 VexRiscv.CsrPlugin_mepc[28]
.sym 47486 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[27]
.sym 47487 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[2]
.sym 47488 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 47489 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 47490 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 47496 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 47497 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 47498 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[2]
.sym 47500 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 47501 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[24]
.sym 47502 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 47504 VexRiscv.CsrPlugin_mepc[26]
.sym 47505 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 47506 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[0]
.sym 47507 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 47508 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 47509 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 47510 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 47511 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 47513 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 47514 usb_inhandler_dtbs[1]
.sym 47515 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47517 VexRiscv.CsrPlugin_mtval[26]
.sym 47518 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47519 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 47520 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47522 VexRiscv.CsrPlugin_minstret[58]
.sym 47523 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 47525 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 47526 usb_inhandler_dtbs[5]
.sym 47527 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 47529 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 47530 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47531 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 47532 VexRiscv.CsrPlugin_mepc[26]
.sym 47535 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 47536 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 47537 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 47542 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 47543 usb_inhandler_dtbs[1]
.sym 47547 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 47548 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 47549 VexRiscv.CsrPlugin_mtval[26]
.sym 47550 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 47554 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 47555 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[2]
.sym 47556 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[0]
.sym 47559 VexRiscv.CsrPlugin_mepc[26]
.sym 47560 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 47561 VexRiscv.CsrPlugin_minstret[58]
.sym 47562 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47565 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 47566 usb_inhandler_dtbs[5]
.sym 47571 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 47572 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 47573 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[24]
.sym 47574 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 47575 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 47576 clk12_$glb_clk
.sym 47577 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 47578 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 47581 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 47585 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47587 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 47588 csrbank3_ctrl0_w[4]
.sym 47590 VexRiscv.CsrPlugin_mepc[26]
.sym 47591 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 47592 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 47593 VexRiscv.CsrPlugin_mepc[18]
.sym 47594 memdat_2[2]
.sym 47596 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 47597 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47598 VexRiscv._zz_61__SB_LUT4_O_5_I0[2]
.sym 47599 fifo_readable_SB_LUT4_I3_I1[2]
.sym 47600 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 47601 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 47602 basesoc_value[18]
.sym 47603 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 47604 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 47605 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 47606 csrbank7_out_status_w[5]
.sym 47607 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 47608 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 47609 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47610 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 47611 interface4_bank_bus_dat_r[5]
.sym 47612 VexRiscv._zz_147_[22]
.sym 47613 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[1]
.sym 47620 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 47623 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 47626 VexRiscv.CsrPlugin_minstret[56]
.sym 47628 VexRiscv.CsrPlugin_mepc[27]
.sym 47630 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 47631 VexRiscv.CsrPlugin_mepc[22]
.sym 47633 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 47635 VexRiscv.CsrPlugin_mepc[24]
.sym 47637 VexRiscv.CsrPlugin_mscratch[22]
.sym 47638 VexRiscv._zz_147_[22]
.sym 47639 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 47640 VexRiscv.CsrPlugin_mepc[25]
.sym 47641 VexRiscv._zz_147_[25]
.sym 47642 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 47643 VexRiscv._zz_147_[24]
.sym 47646 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 47647 VexRiscv.CsrPlugin_mscratch[27]
.sym 47649 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47650 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 47652 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 47653 VexRiscv._zz_147_[22]
.sym 47654 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 47655 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 47658 VexRiscv._zz_147_[24]
.sym 47659 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 47660 VexRiscv.CsrPlugin_minstret[56]
.sym 47661 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 47665 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 47666 VexRiscv.CsrPlugin_mepc[24]
.sym 47667 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47670 VexRiscv.CsrPlugin_mepc[25]
.sym 47671 VexRiscv._zz_147_[25]
.sym 47672 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47673 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 47676 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 47677 VexRiscv.CsrPlugin_mepc[22]
.sym 47678 VexRiscv.CsrPlugin_mscratch[22]
.sym 47679 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47683 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 47688 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 47689 VexRiscv.CsrPlugin_mscratch[27]
.sym 47690 VexRiscv.CsrPlugin_mepc[27]
.sym 47691 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47696 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 47698 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 47699 clk12_$glb_clk
.sym 47701 usb_outhandler_stall_status[2]
.sym 47703 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 47704 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 47705 usb_outhandler_stall_status[0]
.sym 47706 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 47710 usb_outhandler_syncfifobuffered_consume[0]
.sym 47712 addr_storage_SB_DFFESR_Q_31_E
.sym 47713 csrbank7_address0_w[1]
.sym 47714 array_muxed0[0]
.sym 47715 fifo_level0[4]
.sym 47716 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 47717 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 47718 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47719 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 47720 interface5_bank_bus_dat_r[2]
.sym 47721 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 47722 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 47723 array_muxed1[1]
.sym 47724 memdat_2[5]
.sym 47726 VexRiscv.CsrPlugin_mepc[25]
.sym 47727 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 47728 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 47729 addr_storage[12]
.sym 47730 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 47731 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 47733 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[0]
.sym 47734 addr_storage[6]
.sym 47735 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 47742 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[1]
.sym 47746 VexRiscv._zz_104_[2]
.sym 47748 interface2_bank_bus_dat_r[0]
.sym 47751 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 47752 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[0]
.sym 47753 array_muxed1[0]
.sym 47754 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[0]
.sym 47757 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 47759 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[2]
.sym 47761 interface3_bank_bus_dat_r[0]
.sym 47763 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 47766 addr_storage[16]
.sym 47768 csrbank3_ctrl0_w[0]
.sym 47769 interface4_bank_bus_dat_r[0]
.sym 47771 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 47772 interface8_bank_bus_dat_r[0]
.sym 47773 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[1]
.sym 47781 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[2]
.sym 47782 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[1]
.sym 47783 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[0]
.sym 47784 VexRiscv._zz_104_[2]
.sym 47787 VexRiscv._zz_104_[2]
.sym 47789 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[1]
.sym 47790 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[0]
.sym 47805 interface8_bank_bus_dat_r[0]
.sym 47806 interface2_bank_bus_dat_r[0]
.sym 47807 interface3_bank_bus_dat_r[0]
.sym 47808 interface4_bank_bus_dat_r[0]
.sym 47811 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 47812 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 47813 array_muxed1[0]
.sym 47817 addr_storage[16]
.sym 47818 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 47819 csrbank3_ctrl0_w[0]
.sym 47820 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 47821 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 47822 clk12_$glb_clk
.sym 47824 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[29]
.sym 47825 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[17]
.sym 47826 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[25]
.sym 47827 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[27]
.sym 47828 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[28]
.sym 47829 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[22]
.sym 47830 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[30]
.sym 47831 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[18]
.sym 47833 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[0]
.sym 47835 array_muxed1[7]
.sym 47836 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[1]
.sym 47837 fifo_level0[0]
.sym 47839 storage_3[6]_SB_DFFE_Q_E
.sym 47840 array_muxed0[0]
.sym 47841 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 47842 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 47843 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 47844 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 47845 array_muxed0[3]
.sym 47846 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 47847 array_muxed0[1]
.sym 47848 usb_ev_irq_SB_LUT4_O_I2[0]
.sym 47849 basesoc_cpu_dbus_adr[25]
.sym 47850 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 47851 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[22]
.sym 47852 interface3_bank_bus_dat_r[6]
.sym 47853 interface7_bank_bus_dat_r[5]
.sym 47854 fifo_level0[3]
.sym 47855 addr_storage[26]
.sym 47856 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 47858 fifo_level0_SB_DFFESR_Q_6_D[3]
.sym 47865 addr_storage[18]
.sym 47866 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 47867 interface2_bank_bus_dat_r[6]
.sym 47869 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 47871 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 47872 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 47874 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 47877 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 47878 interface3_bank_bus_dat_r[6]
.sym 47881 addr_storage[20]
.sym 47882 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 47883 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 47887 csrbank3_ctrl0_w[2]
.sym 47888 interface4_bank_bus_dat_r[6]
.sym 47891 csrbank3_ctrl0_w[4]
.sym 47898 interface3_bank_bus_dat_r[6]
.sym 47899 interface4_bank_bus_dat_r[6]
.sym 47900 interface2_bank_bus_dat_r[6]
.sym 47901 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 47916 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 47917 addr_storage[20]
.sym 47918 csrbank3_ctrl0_w[4]
.sym 47919 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 47925 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 47929 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 47934 csrbank3_ctrl0_w[2]
.sym 47935 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 47936 addr_storage[18]
.sym 47937 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 47943 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 47944 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 47945 clk12_$glb_clk
.sym 47946 VexRiscv.reset_$glb_sr
.sym 47947 usb_setuphandler_epno_SB_LUT4_I3_O[2]
.sym 47948 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 47949 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 47950 usb_pullup_storage_SB_LUT4_I3_O[2]
.sym 47952 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[26]
.sym 47953 usb_ev_irq_SB_LUT4_O_I2[0]
.sym 47955 basesoc_load_storage[10]
.sym 47959 array_muxed0[9]
.sym 47960 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 47961 array_muxed0[3]
.sym 47962 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 47963 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 47965 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 47966 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 47967 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 47968 basesoc_value[21]
.sym 47969 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 47970 addr_storage[18]
.sym 47971 basesoc_cpu_dbus_adr[21]
.sym 47972 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 47973 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[27]
.sym 47975 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 47980 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 47981 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 47982 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 47988 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 47990 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 47993 csrbank7_out_ev_enable0_w
.sym 47995 array_muxed1[0]
.sym 48000 usb_pullup$SB_IO_OUT
.sym 48002 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48003 array_muxed1[0]
.sym 48004 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 48005 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 48008 usb_pullup$SB_IO_OUT
.sym 48012 csrbank7_out_status_w[5]
.sym 48015 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 48017 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 48018 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 48033 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 48036 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 48045 array_muxed1[0]
.sym 48046 usb_pullup$SB_IO_OUT
.sym 48047 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 48048 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 48051 array_muxed1[0]
.sym 48052 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 48053 csrbank7_out_ev_enable0_w
.sym 48054 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 48057 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 48058 array_muxed1[0]
.sym 48059 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 48060 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48063 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 48064 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 48065 csrbank7_out_status_w[5]
.sym 48066 usb_pullup$SB_IO_OUT
.sym 48068 clk12_$glb_clk
.sym 48069 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 48070 basesoc_cpu_dbus_adr[25]
.sym 48071 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[2]
.sym 48073 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 48075 csrbank1_bitbang0_re_SB_LUT4_O_I2[2]
.sym 48076 basesoc_cpu_dbus_adr[21]
.sym 48077 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[0]
.sym 48079 csrbank3_ctrl0_w[0]
.sym 48080 csrbank3_ctrl0_w[0]
.sym 48082 sbled_g_SB_LUT4_I3_I2[3]
.sym 48083 addr_storage_SB_DFFESR_Q_31_E
.sym 48084 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 48087 storage_3[8]_SB_LUT4_I1_7_O[2]
.sym 48088 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 48089 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 48090 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 48091 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 48092 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 48093 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 48094 basesoc_value[18]
.sym 48095 usb_inhandler_dtbs[8]
.sym 48096 csrbank7_in_data0_w[6]
.sym 48097 csrbank1_bitbang0_re_SB_LUT4_O_I2[2]
.sym 48098 csrbank7_out_status_w[5]
.sym 48099 usb_pullup$SB_IO_OUT
.sym 48100 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 48101 addr_storage[31]
.sym 48105 csrbank7_in_status_w[5]
.sym 48114 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 48115 csrbank7_setup_data_w[7]
.sym 48118 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48123 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[1]
.sym 48124 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48131 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48134 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[0]
.sym 48136 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[2]
.sym 48138 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 48141 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 48144 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48147 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 48150 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 48151 csrbank7_setup_data_w[7]
.sym 48153 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 48162 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 48165 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48168 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 48169 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 48186 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[0]
.sym 48188 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[1]
.sym 48189 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[2]
.sym 48191 clk12_$glb_clk
.sym 48192 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48194 storage_3[6][7]
.sym 48195 storage_3[6][3]
.sym 48196 storage_3[6][5]
.sym 48199 storage_3[6][1]
.sym 48200 storage_3[6][2]
.sym 48205 storage_3[8]_SB_LUT4_I1_5_O[2]
.sym 48206 storage_3[8]_SB_LUT4_I1_2_O[2]
.sym 48207 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[1]
.sym 48208 addr_storage[11]
.sym 48209 VexRiscv._zz_104_[2]
.sym 48210 fifo_level0_SB_DFFESR_Q_6_D[4]
.sym 48212 array_muxed1[6]
.sym 48213 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 48214 csrbank2_out_w[3]
.sym 48215 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 48216 csrbank7_address0_w[6]
.sym 48217 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 48218 array_muxed1[2]
.sym 48221 addr_storage[12]
.sym 48223 csrbank1_bitbang0_re_SB_LUT4_O_I2[2]
.sym 48226 addr_storage[6]
.sym 48227 basesoc_value[28]
.sym 48228 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 48234 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 48237 addr_storage[23]
.sym 48238 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 48240 usb_inhandler_dtbs[8]
.sym 48241 usb_inhandler_dtbs[3]
.sym 48245 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 48252 usb_inhandler_dtbs[9]
.sym 48253 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 48255 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48260 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 48265 csrbank3_ctrl0_w[7]
.sym 48279 usb_inhandler_dtbs[9]
.sym 48280 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 48297 addr_storage[23]
.sym 48298 csrbank3_ctrl0_w[7]
.sym 48299 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48300 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 48303 usb_inhandler_dtbs[8]
.sym 48305 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 48309 usb_inhandler_dtbs[3]
.sym 48311 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 48313 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 48314 clk12_$glb_clk
.sym 48315 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 48316 interface7_bank_bus_dat_r[5]
.sym 48324 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 48328 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 48329 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 48330 basesoc_load_storage[15]
.sym 48331 array_muxed1[0]
.sym 48332 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48333 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 48334 usb_inhandler_dtbs[9]
.sym 48335 basesoc_value[15]
.sym 48336 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 48337 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[1]
.sym 48338 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 48342 addr_storage[26]
.sym 48343 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 48344 addr_storage[24]
.sym 48346 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 48348 storage_3[6][1]
.sym 48349 interface7_bank_bus_dat_r[5]
.sym 48350 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 48351 usb_inhandler_dtbs[3]
.sym 48358 array_muxed1[0]
.sym 48360 array_muxed0[2]
.sym 48361 array_muxed1[3]
.sym 48366 array_muxed1[4]
.sym 48368 addr_storage_SB_DFFESR_Q_23_E
.sym 48371 array_muxed1[5]
.sym 48372 fifo_readable_SB_LUT4_I3_I1[2]
.sym 48378 array_muxed1[2]
.sym 48380 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 48383 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 48386 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 48388 array_muxed1[7]
.sym 48392 array_muxed1[4]
.sym 48398 array_muxed1[5]
.sym 48403 array_muxed1[2]
.sym 48411 array_muxed1[7]
.sym 48416 array_muxed1[3]
.sym 48420 array_muxed1[0]
.sym 48427 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 48428 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 48429 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 48432 array_muxed0[2]
.sym 48433 fifo_readable_SB_LUT4_I3_I1[2]
.sym 48436 addr_storage_SB_DFFESR_Q_23_E
.sym 48437 clk12_$glb_clk
.sym 48438 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 48439 addr_storage[24]
.sym 48440 addr_storage[27]
.sym 48441 addr_storage[29]
.sym 48442 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[3]
.sym 48443 addr_storage[30]
.sym 48444 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[3]
.sym 48445 csrbank1_bitbang0_re
.sym 48446 addr_storage[26]
.sym 48448 $PACKER_VCC_NET
.sym 48451 addr_storage[20]
.sym 48452 $PACKER_GND_NET
.sym 48453 $PACKER_GND_NET
.sym 48455 csrbank7_in_data0_w[0]
.sym 48456 csrbank7_in_data0_w[1]
.sym 48458 fifo_wrport_we
.sym 48459 csrbank7_in_data0_w[6]
.sym 48460 addr_storage[5]
.sym 48462 array_muxed1[4]
.sym 48463 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 48464 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48470 addr_storage[16]
.sym 48472 array_muxed1[2]
.sym 48473 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 48480 csrbank3_ctrl0_w[5]
.sym 48483 array_muxed1[1]
.sym 48485 csrbank3_ctrl0_w[7]
.sym 48487 do_reset_SB_LUT4_O_I1[0]
.sym 48488 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48489 csrbank3_ctrl0_w[2]
.sym 48490 csrbank3_ctrl0_w[6]
.sym 48491 csrbank3_ctrl0_w[4]
.sym 48493 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 48494 csrbank3_ctrl0_w[3]
.sym 48498 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 48500 array_muxed1[7]
.sym 48501 addr_storage[22]
.sym 48507 addr_storage_SB_DFFESR_Q_31_E
.sym 48509 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 48511 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48514 array_muxed1[1]
.sym 48519 do_reset_SB_LUT4_O_I1[0]
.sym 48521 csrbank3_ctrl0_w[3]
.sym 48522 csrbank3_ctrl0_w[2]
.sym 48532 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 48533 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48534 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 48537 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 48538 csrbank3_ctrl0_w[6]
.sym 48539 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 48540 addr_storage[22]
.sym 48544 array_muxed1[7]
.sym 48555 csrbank3_ctrl0_w[7]
.sym 48556 csrbank3_ctrl0_w[5]
.sym 48557 csrbank3_ctrl0_w[6]
.sym 48558 csrbank3_ctrl0_w[4]
.sym 48559 addr_storage_SB_DFFESR_Q_31_E
.sym 48560 clk12_$glb_clk
.sym 48561 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 48562 csrbank1_bitbang0_w[2]
.sym 48563 csrbank1_bitbang0_w[0]
.sym 48565 csrbank1_bitbang0_w[1]
.sym 48566 csrbank1_bitbang0_w[3]
.sym 48568 storage_3[6]_SB_LUT4_I1_6_O[1]
.sym 48569 storage_3[6]_SB_LUT4_I1_O[1]
.sym 48582 basesoc_load_storage[5]
.sym 48583 addr_storage_SB_DFFESR_Q_31_E
.sym 48585 basesoc_value[5]
.sym 48591 usb_pullup$SB_IO_OUT
.sym 48593 addr_storage[31]
.sym 48605 array_muxed1[4]
.sym 48606 array_muxed1[5]
.sym 48607 array_muxed1[3]
.sym 48611 array_muxed1[0]
.sym 48612 array_muxed1[1]
.sym 48614 ctrl_storage_SB_DFFESR_Q_E
.sym 48622 array_muxed1[7]
.sym 48626 array_muxed1[6]
.sym 48632 array_muxed1[2]
.sym 48639 array_muxed1[5]
.sym 48643 array_muxed1[2]
.sym 48649 array_muxed1[6]
.sym 48655 array_muxed1[4]
.sym 48662 array_muxed1[1]
.sym 48666 array_muxed1[7]
.sym 48674 array_muxed1[3]
.sym 48680 array_muxed1[0]
.sym 48682 ctrl_storage_SB_DFFESR_Q_E
.sym 48683 clk12_$glb_clk
.sym 48684 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 48686 storage_3[6]_SB_LUT4_I1_5_O[1]
.sym 48687 storage_3[6]_SB_LUT4_I1_4_O[1]
.sym 48688 storage_3[7][1]
.sym 48689 storage_3[7][7]
.sym 48690 storage_3[7][3]
.sym 48691 storage_3[7][2]
.sym 48693 csrbank3_ctrl0_w[1]
.sym 48694 array_muxed0[0]
.sym 48697 csrbank3_ctrl0_w[5]
.sym 48701 array_muxed1[4]
.sym 48706 csrbank1_bitbang0_w[0]
.sym 48708 array_muxed1[1]
.sym 48810 clk12
.sym 48817 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 48833 clk12
.sym 48838 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 48882 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 48900 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 48909 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 48910 VexRiscv._zz_61__SB_LUT4_O_31_I0[0]
.sym 48911 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 48913 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 48914 array_muxed1[6]
.sym 48915 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 48925 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 48927 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 48930 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 48932 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 48939 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[14]
.sym 48950 VexRiscv._zz_61_[0]
.sym 48951 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 48953 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 48954 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 48956 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]
.sym 48957 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 48958 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 48959 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 48964 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 48965 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 48967 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 48968 VexRiscv._zz_61__SB_LUT4_O_31_I0[0]
.sym 48969 VexRiscv._zz_61__SB_LUT4_O_31_I0[1]
.sym 48972 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]
.sym 48973 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48975 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48977 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 48979 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48980 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 48981 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 48983 VexRiscv._zz_61__SB_LUT4_O_31_I0[0]
.sym 48984 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 48985 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 48986 VexRiscv._zz_61__SB_LUT4_O_31_I0[1]
.sym 48989 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 48991 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 48992 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 48997 VexRiscv._zz_61_[0]
.sym 49002 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49003 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49004 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]
.sym 49007 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49008 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49010 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 49013 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 49014 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 49015 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 49016 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 49019 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 49020 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 49021 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 49022 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 49025 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49026 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]
.sym 49027 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49028 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]
.sym 49030 clk12_$glb_clk
.sym 49036 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 49037 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 49038 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49039 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49040 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 49041 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[1]
.sym 49042 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49043 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 49044 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49046 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 49047 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49048 VexRiscv._zz_61__SB_LUT4_O_30_I1[1]
.sym 49049 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 49050 basesoc_cpu_dbus_dat_r[1]
.sym 49051 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 49052 array_muxed1[11]
.sym 49054 array_muxed1[8]
.sym 49055 array_muxed2[0]
.sym 49056 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[3]
.sym 49057 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 49058 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[1]
.sym 49059 array_muxed1[4]
.sym 49071 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49076 VexRiscv._zz_163_[6]
.sym 49077 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49079 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 49082 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 49084 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 49086 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49087 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49088 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49089 VexRiscv._zz_37_[0]
.sym 49091 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 49092 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 49093 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49096 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49097 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49098 VexRiscv._zz_120_[0]
.sym 49100 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49101 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 49114 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 49115 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49116 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49117 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49120 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 49122 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1[1]
.sym 49123 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49124 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 49125 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1[0]
.sym 49128 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 49129 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49131 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 49132 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 49133 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 49135 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49136 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49138 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 49139 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49140 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49141 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49142 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49143 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 49144 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49146 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 49147 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 49148 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 49149 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 49152 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49154 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49155 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49158 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49159 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49160 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49161 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49164 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1[0]
.sym 49166 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49167 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1[1]
.sym 49171 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 49172 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49173 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49177 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 49178 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 49179 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49183 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49184 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 49185 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49189 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49190 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49191 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49192 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 49193 clk12_$glb_clk
.sym 49195 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 49196 VexRiscv._zz_61__SB_LUT4_O_18_I1[1]
.sym 49197 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 49198 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 49199 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 49200 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 49201 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 49202 VexRiscv.execute_LightShifterPlugin_shiftReg[12]
.sym 49205 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[1]
.sym 49206 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 49208 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49209 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 49210 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 49213 basesoc_cpu_dbus_dat_r[10]
.sym 49214 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 49215 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 49216 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 49217 basesoc_cpu_dbus_dat_r[30]
.sym 49218 basesoc_cpu_dbus_dat_r[24]
.sym 49219 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 49220 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 49222 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49223 VexRiscv._zz_163_[8]
.sym 49224 VexRiscv.execute_LightShifterPlugin_isActive
.sym 49225 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 49227 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49228 VexRiscv._zz_61_[15]
.sym 49230 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 49236 VexRiscv._zz_61_[13]
.sym 49237 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 49238 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 49243 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 49244 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49245 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49248 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 49249 VexRiscv._zz_61__SB_LUT4_O_18_I1[0]
.sym 49251 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49253 VexRiscv._zz_61__SB_LUT4_O_18_I1[1]
.sym 49254 VexRiscv._zz_120_[14]
.sym 49255 VexRiscv.execute_LightShifterPlugin_shiftReg[14]
.sym 49256 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 49258 VexRiscv.execute_LightShifterPlugin_isActive
.sym 49259 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49261 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49262 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 49266 VexRiscv.execute_LightShifterPlugin_shiftReg[13]
.sym 49267 VexRiscv._zz_120_[13]
.sym 49269 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49271 VexRiscv._zz_61__SB_LUT4_O_18_I1[0]
.sym 49272 VexRiscv._zz_61__SB_LUT4_O_18_I1[1]
.sym 49276 VexRiscv.execute_LightShifterPlugin_isActive
.sym 49277 VexRiscv.execute_LightShifterPlugin_shiftReg[13]
.sym 49278 VexRiscv._zz_120_[13]
.sym 49281 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49282 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 49284 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49287 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 49289 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49290 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 49293 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 49294 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 49296 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49300 VexRiscv._zz_120_[14]
.sym 49301 VexRiscv.execute_LightShifterPlugin_shiftReg[14]
.sym 49302 VexRiscv.execute_LightShifterPlugin_isActive
.sym 49307 VexRiscv._zz_61_[13]
.sym 49311 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49312 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 49313 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 49316 clk12_$glb_clk
.sym 49318 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 49319 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49320 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 49321 VexRiscv._zz_224__SB_LUT4_O_24_I2[0]
.sym 49322 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1[1]
.sym 49323 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 49324 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 49325 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 49326 array_muxed0[13]
.sym 49328 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[0]
.sym 49329 array_muxed0[13]
.sym 49330 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[1]
.sym 49331 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 49332 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 49333 VexRiscv._zz_120_[5]
.sym 49334 VexRiscv._zz_120_[12]
.sym 49335 array_muxed1[12]
.sym 49337 VexRiscv._zz_120_[6]
.sym 49338 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 49339 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 49341 VexRiscv._zz_120_[7]
.sym 49342 VexRiscv._zz_32_[1]
.sym 49344 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49345 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 49346 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 49347 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49348 VexRiscv._zz_163_[6]
.sym 49349 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49350 VexRiscv._zz_163_[0]
.sym 49351 VexRiscv._zz_163_[4]
.sym 49353 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49360 VexRiscv._zz_120_[11]
.sym 49361 VexRiscv._zz_61_[15]
.sym 49362 VexRiscv._zz_120_[15]
.sym 49364 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49366 VexRiscv._zz_61_[11]
.sym 49368 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1[0]
.sym 49370 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 49371 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49372 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49373 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49374 VexRiscv.execute_LightShifterPlugin_isActive
.sym 49378 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49379 VexRiscv.execute_LightShifterPlugin_shiftReg[15]
.sym 49381 VexRiscv._zz_61__SB_LUT4_O_16_I2[1]
.sym 49382 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 49383 VexRiscv.execute_LightShifterPlugin_shiftReg[11]
.sym 49384 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49387 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1[1]
.sym 49388 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 49395 VexRiscv._zz_61_[11]
.sym 49398 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49400 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49401 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49404 VexRiscv._zz_61__SB_LUT4_O_16_I2[1]
.sym 49405 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 49407 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49410 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49411 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 49413 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 49418 VexRiscv._zz_61_[15]
.sym 49422 VexRiscv._zz_120_[15]
.sym 49423 VexRiscv.execute_LightShifterPlugin_isActive
.sym 49425 VexRiscv.execute_LightShifterPlugin_shiftReg[15]
.sym 49428 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49430 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1[0]
.sym 49431 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1[1]
.sym 49434 VexRiscv.execute_LightShifterPlugin_shiftReg[11]
.sym 49436 VexRiscv._zz_120_[11]
.sym 49437 VexRiscv.execute_LightShifterPlugin_isActive
.sym 49439 clk12_$glb_clk
.sym 49441 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 49442 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 49443 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 49444 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 49445 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 49446 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 49447 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 49448 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 49449 array_muxed1[2]
.sym 49451 addr_storage[14]
.sym 49452 array_muxed1[2]
.sym 49453 VexRiscv._zz_162_[22]
.sym 49454 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 49455 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 49456 VexRiscv._zz_224__SB_LUT4_O_24_I2[0]
.sym 49457 VexRiscv._zz_120_[9]
.sym 49458 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 49459 VexRiscv._zz_34_[0]
.sym 49460 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 49461 VexRiscv._zz_120_[15]
.sym 49462 VexRiscv._zz_120_[9]
.sym 49463 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 49464 VexRiscv._zz_120_[11]
.sym 49465 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 49466 VexRiscv._zz_120_[6]
.sym 49467 VexRiscv._zz_167__SB_LUT4_O_I2[2]
.sym 49468 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 49469 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_DFFSR_Q_R
.sym 49471 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 49472 VexRiscv._zz_28_[0]
.sym 49473 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49474 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 49475 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 49476 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 49482 VexRiscv._zz_32_[1]
.sym 49483 VexRiscv.execute_arbitration_isFiring
.sym 49484 VexRiscv._zz_32_[0]
.sym 49485 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 49487 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 49489 VexRiscv._zz_163_[2]
.sym 49490 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 49491 VexRiscv._zz_163_[1]
.sym 49492 VexRiscv._zz_32_[0]
.sym 49494 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 49495 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 49497 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 49498 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 49499 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 49500 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 49501 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 49502 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 49504 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 49506 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 49508 VexRiscv._zz_163_[14]
.sym 49510 VexRiscv._zz_163_[0]
.sym 49515 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 49516 VexRiscv.execute_arbitration_isFiring
.sym 49517 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 49518 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 49521 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 49522 VexRiscv._zz_32_[1]
.sym 49523 VexRiscv._zz_32_[0]
.sym 49524 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 49527 VexRiscv._zz_32_[1]
.sym 49528 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 49529 VexRiscv._zz_32_[0]
.sym 49530 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 49533 VexRiscv._zz_163_[0]
.sym 49534 VexRiscv._zz_32_[1]
.sym 49535 VexRiscv._zz_32_[0]
.sym 49536 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 49539 VexRiscv._zz_163_[1]
.sym 49540 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 49541 VexRiscv._zz_32_[1]
.sym 49542 VexRiscv._zz_32_[0]
.sym 49545 VexRiscv._zz_163_[2]
.sym 49546 VexRiscv._zz_32_[1]
.sym 49547 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 49548 VexRiscv._zz_32_[0]
.sym 49551 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 49552 VexRiscv._zz_163_[14]
.sym 49553 VexRiscv._zz_32_[1]
.sym 49554 VexRiscv._zz_32_[0]
.sym 49557 VexRiscv._zz_32_[0]
.sym 49558 VexRiscv._zz_32_[1]
.sym 49559 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 49560 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 49564 VexRiscv._zz_120_[22]
.sym 49565 VexRiscv._zz_120_[18]
.sym 49566 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 49567 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 49568 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 49569 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[2]
.sym 49570 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 49571 VexRiscv._zz_167__SB_LUT4_O_I2[2]
.sym 49573 grant
.sym 49574 grant
.sym 49575 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 49576 $PACKER_VCC_NET
.sym 49578 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 49579 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 49580 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 49581 VexRiscv.execute_LightShifterPlugin_isActive
.sym 49583 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 49586 VexRiscv._zz_120_[8]
.sym 49587 VexRiscv.execute_arbitration_isFiring
.sym 49588 VexRiscv._zz_34_[1]
.sym 49589 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49590 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 49591 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49592 VexRiscv._zz_34_[0]
.sym 49593 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49594 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 49595 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 49596 VexRiscv._zz_162_[23]
.sym 49597 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 49598 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 49599 VexRiscv._zz_120_[18]
.sym 49605 VexRiscv._zz_32_[1]
.sym 49606 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 49607 VexRiscv._zz_32_[0]
.sym 49608 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 49611 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 49612 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 49613 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 49614 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 49615 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 49616 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 49621 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 49624 VexRiscv._zz_105_[19]
.sym 49626 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 49629 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 49632 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 49633 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 49635 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 49638 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 49639 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 49640 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 49641 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 49644 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 49646 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 49647 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 49651 VexRiscv._zz_105_[19]
.sym 49657 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 49665 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 49668 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 49669 VexRiscv._zz_32_[1]
.sym 49670 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 49671 VexRiscv._zz_32_[0]
.sym 49674 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 49675 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 49676 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 49677 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 49680 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 49684 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 49685 clk12_$glb_clk
.sym 49687 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 49688 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 49689 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 49690 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 49691 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 49692 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 49693 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[1]
.sym 49694 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 49697 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[18]
.sym 49698 basesoc_cpu_ibus_adr[26]
.sym 49699 VexRiscv._zz_32_[1]
.sym 49700 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 49702 VexRiscv._zz_162_[22]
.sym 49703 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 49704 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 49705 basesoc_cpu_dbus_dat_r[17]
.sym 49706 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 49707 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 49708 VexRiscv._zz_120_[18]
.sym 49709 VexRiscv._zz_120_[20]
.sym 49710 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 49711 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 49712 VexRiscv._zz_32_[0]
.sym 49713 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_E
.sym 49714 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 49715 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 49716 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 49717 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 49718 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49719 VexRiscv._zz_163_[13]
.sym 49720 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 49721 basesoc_cpu_dbus_dat_r[16]
.sym 49722 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[5]
.sym 49728 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 49730 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 49732 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49733 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 49734 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 49736 VexRiscv._zz_32_[1]
.sym 49738 VexRiscv._zz_32_[0]
.sym 49739 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 49740 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 49741 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 49743 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 49744 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49748 VexRiscv._zz_163_[15]
.sym 49749 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 49751 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 49752 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 49754 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 49755 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 49756 VexRiscv._zz_162_[23]
.sym 49757 VexRiscv._zz_105_[5]
.sym 49759 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 49763 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 49767 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 49768 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 49769 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 49770 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49773 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49774 VexRiscv._zz_162_[23]
.sym 49775 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 49776 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 49779 VexRiscv._zz_32_[0]
.sym 49780 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 49781 VexRiscv._zz_32_[1]
.sym 49782 VexRiscv._zz_163_[15]
.sym 49785 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 49787 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 49788 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 49792 VexRiscv._zz_105_[5]
.sym 49799 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 49800 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 49803 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 49807 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 49808 clk12_$glb_clk
.sym 49810 VexRiscv._zz_120_[27]
.sym 49811 VexRiscv._zz_120_[25]
.sym 49812 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 49813 VexRiscv.iBusWishbone_DAT_MISO_regNext[11]
.sym 49814 VexRiscv.iBusWishbone_DAT_MISO_regNext[21]
.sym 49815 VexRiscv._zz_120_[28]
.sym 49816 VexRiscv.iBusWishbone_DAT_MISO_regNext[8]
.sym 49817 VexRiscv._zz_120_[24]
.sym 49818 array_muxed1[13]
.sym 49820 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[2]
.sym 49821 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 49822 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 49823 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 49824 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 49825 VexRiscv._zz_120_[17]
.sym 49826 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 49827 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 49828 VexRiscv._zz_163_[16]
.sym 49829 VexRiscv._zz_40_
.sym 49830 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 49831 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 49832 VexRiscv._zz_120_[15]
.sym 49833 VexRiscv._zz_120_[16]
.sym 49834 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 49835 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 49836 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49837 basesoc_cpu_dbus_dat_r[11]
.sym 49838 VexRiscv.execute_LightShifterPlugin_isActive
.sym 49839 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 49840 basesoc_cpu_ibus_adr[6]
.sym 49841 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 49842 VexRiscv._zz_32_[1]
.sym 49843 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49844 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 49845 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 49856 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49858 VexRiscv._zz_162_[29]
.sym 49859 VexRiscv._zz_162_[25]
.sym 49860 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 49862 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 49863 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 49864 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49866 VexRiscv._zz_162_[30]
.sym 49867 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 49868 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 49869 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 49870 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 49871 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 49873 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 49874 addr_storage[8]
.sym 49875 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 49876 VexRiscv._zz_162_[26]
.sym 49878 addr_storage[9]
.sym 49879 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 49880 VexRiscv._zz_162_[27]
.sym 49881 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 49882 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[5]
.sym 49884 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49885 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 49886 VexRiscv._zz_162_[27]
.sym 49887 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 49890 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 49891 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 49892 addr_storage[8]
.sym 49896 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 49897 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 49898 addr_storage[9]
.sym 49902 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 49903 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 49904 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49905 VexRiscv._zz_162_[26]
.sym 49908 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 49909 VexRiscv._zz_162_[25]
.sym 49910 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49911 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 49914 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 49915 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49916 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 49917 VexRiscv._zz_162_[30]
.sym 49920 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 49921 VexRiscv._zz_162_[29]
.sym 49922 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 49923 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 49926 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 49927 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[5]
.sym 49928 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 49930 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 49931 clk12_$glb_clk
.sym 49933 VexRiscv.execute_LightShifterPlugin_isActive
.sym 49934 VexRiscv._zz_61_[31]
.sym 49935 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 49936 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 49937 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 49938 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 49939 VexRiscv._zz_61__SB_LUT4_O_I0[0]
.sym 49940 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49944 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 49945 VexRiscv._zz_162_[25]
.sym 49946 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 49947 VexRiscv._zz_162_[24]
.sym 49948 VexRiscv._zz_162_[16]
.sym 49949 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 49950 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 49951 VexRiscv._zz_162_[21]
.sym 49952 VexRiscv._zz_120_[27]
.sym 49953 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[2]
.sym 49954 VexRiscv._zz_120_[25]
.sym 49955 VexRiscv._zz_150_
.sym 49956 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 49957 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 49958 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 49959 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 49960 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_DFFSR_Q_R
.sym 49961 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 49962 VexRiscv._zz_162_[26]
.sym 49963 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 49964 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49965 VexRiscv._zz_28_[0]
.sym 49966 VexRiscv._zz_162_[27]
.sym 49967 VexRiscv._zz_120_[24]
.sym 49968 basesoc_cpu_ibus_adr[6]
.sym 49975 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 49976 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 49984 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 49985 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_R[0]
.sym 49986 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 49989 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 49990 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 49992 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 49995 addr_storage[13]
.sym 49996 addr_storage[14]
.sym 49998 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 49999 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 50000 addr_storage[12]
.sym 50001 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50002 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 50003 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50007 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 50008 addr_storage[12]
.sym 50009 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50026 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 50027 addr_storage[13]
.sym 50028 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50031 addr_storage[14]
.sym 50033 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50034 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 50037 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 50038 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 50039 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 50040 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 50043 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50045 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_R[0]
.sym 50049 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50050 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50051 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 50053 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 50054 clk12_$glb_clk
.sym 50056 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 50057 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 50058 VexRiscv.execute_LightShifterPlugin_shiftReg[31]
.sym 50059 basesoc_cpu_dbus_dat_r[7]
.sym 50060 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 50061 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50062 VexRiscv._zz_61_[30]
.sym 50063 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 50064 csrbank1_bitbang0_w[3]
.sym 50065 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 50066 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 50067 csrbank1_bitbang0_w[3]
.sym 50068 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 50069 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_R[0]
.sym 50070 VexRiscv._zz_224__SB_LUT4_O_6_I2[0]
.sym 50071 VexRiscv._zz_163_[24]
.sym 50072 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 50073 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 50074 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 50075 VexRiscv.execute_LightShifterPlugin_isActive
.sym 50076 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 50077 VexRiscv._zz_61_[31]
.sym 50078 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 50079 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 50080 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 50081 addr_storage[13]
.sym 50082 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 50083 VexRiscv._zz_120_[30]
.sym 50084 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50085 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50086 addr_storage[10]
.sym 50087 VexRiscv._zz_120_[18]
.sym 50088 basesoc_cpu_ibus_adr[3]
.sym 50089 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50090 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 50091 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 50098 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 50099 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 50101 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50102 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 50103 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 50107 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 50109 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 50110 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 50111 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50112 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 50116 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50117 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 50118 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50119 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 50121 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 50123 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 50132 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 50136 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 50143 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 50144 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50145 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50150 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 50154 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 50155 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 50156 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 50157 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50163 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 50169 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 50172 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 50173 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 50174 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 50175 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50176 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 50177 clk12_$glb_clk
.sym 50179 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 50180 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_DFFSR_Q_R
.sym 50181 VexRiscv.iBusWishbone_DAT_MISO_regNext[31]
.sym 50182 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 50183 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 50184 VexRiscv.iBusWishbone_DAT_MISO_regNext[30]
.sym 50185 VexRiscv.iBusWishbone_DAT_MISO_regNext[29]
.sym 50186 VexRiscv.iBusWishbone_DAT_MISO_regNext[28]
.sym 50189 VexRiscv.CsrPlugin_mepc[22]
.sym 50190 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 50191 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 50193 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 50194 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 50195 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 50196 VexRiscv._zz_163_[28]
.sym 50197 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 50198 VexRiscv.iBusWishbone_DAT_MISO_regNext[9]
.sym 50199 VexRiscv._zz_120_[31]
.sym 50200 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 50202 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 50203 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 50204 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 50205 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 50207 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 50208 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[2]
.sym 50209 slave_sel_r[1]
.sym 50210 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50211 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[0]
.sym 50212 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 50213 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50214 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 50222 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 50223 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 50225 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50226 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 50227 addr_storage[6]
.sym 50230 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 50231 addr_storage[5]
.sym 50232 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[0]
.sym 50233 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 50234 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 50235 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50238 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50240 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 50246 addr_storage[10]
.sym 50247 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50251 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 50253 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 50255 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 50256 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[0]
.sym 50260 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50261 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50266 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50267 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50273 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50274 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 50277 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50278 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 50279 addr_storage[5]
.sym 50284 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 50285 addr_storage[10]
.sym 50286 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50290 addr_storage[6]
.sym 50291 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50292 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 50295 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 50297 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50299 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 50300 clk12_$glb_clk
.sym 50302 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[0]
.sym 50303 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 50304 basesoc_cpu_dbus_dat_r[6]
.sym 50305 VexRiscv._zz_61_[20]
.sym 50306 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 50307 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 50308 basesoc_cpu_dbus_dat_r[5]
.sym 50309 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 50310 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_20_I1[0]
.sym 50312 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 50313 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 50314 VexRiscv.execute_arbitration_isValid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 50315 basesoc_cpu_dbus_dat_r[31]
.sym 50316 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 50317 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 50319 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 50320 basesoc_cpu_dbus_adr[13]
.sym 50321 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 50323 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50324 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 50326 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 50327 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 50328 basesoc_cpu_ibus_adr[6]
.sym 50329 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50330 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 50331 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 50332 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 50333 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 50334 basesoc_cpu_dbus_dat_r[27]
.sym 50335 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 50336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50337 basesoc_cpu_dbus_dat_r[29]
.sym 50345 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 50347 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 50349 addr_storage[4]
.sym 50350 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 50354 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50355 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 50356 addr_storage[3]
.sym 50362 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 50363 addr_storage[2]
.sym 50364 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50365 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 50366 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50369 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 50370 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50373 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50374 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 50377 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 50378 addr_storage[3]
.sym 50379 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50382 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50385 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50389 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50390 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50394 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50395 addr_storage[2]
.sym 50396 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 50401 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50403 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50406 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 50407 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 50408 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50409 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 50412 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 50415 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 50418 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 50420 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 50421 addr_storage[4]
.sym 50422 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 50423 clk12_$glb_clk
.sym 50425 VexRiscv._zz_61__SB_LUT4_O_2_I0[0]
.sym 50426 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 50427 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 50428 basesoc_cpu_ibus_adr[15]
.sym 50429 VexRiscv._zz_61_[29]
.sym 50430 basesoc_cpu_ibus_adr[14]
.sym 50431 VexRiscv._zz_61__SB_LUT4_O_2_I0[1]
.sym 50432 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 50433 basesoc_cpu_dbus_dat_r[29]
.sym 50435 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[17]
.sym 50436 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 50437 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 50438 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 50439 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 50440 VexRiscv._zz_61_[20]
.sym 50442 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50443 basesoc_cpu_ibus_adr[4]
.sym 50445 basesoc_load_storage[11]
.sym 50446 addr_storage[12]
.sym 50448 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50449 VexRiscv._zz_61_[24]
.sym 50450 addr_storage[19]
.sym 50451 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 50452 VexRiscv._zz_120_[24]
.sym 50453 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 50454 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 50455 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 50456 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 50457 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 50459 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 50460 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 50466 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 50468 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 50469 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50470 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50471 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 50472 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 50473 VexRiscv._zz_176_
.sym 50474 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 50475 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 50477 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50478 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 50479 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50482 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 50483 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[0]
.sym 50484 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 50485 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 50486 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 50490 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50492 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 50493 VexRiscv.CsrPlugin_interrupt_valid
.sym 50494 basesoc_cpu_dbus_dat_r[27]
.sym 50495 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50496 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 50497 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[3]
.sym 50499 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[3]
.sym 50500 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[0]
.sym 50501 VexRiscv.CsrPlugin_interrupt_valid
.sym 50502 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 50505 VexRiscv._zz_176_
.sym 50506 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 50511 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 50512 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 50513 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 50514 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 50517 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 50518 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 50519 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 50523 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 50526 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 50529 basesoc_cpu_dbus_dat_r[27]
.sym 50530 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 50535 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 50536 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50537 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50538 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 50542 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50543 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50544 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50545 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50546 clk12_$glb_clk
.sym 50548 VexRiscv.iBusWishbone_DAT_MISO_regNext[0]
.sym 50549 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 50550 VexRiscv.execute_LightShifterPlugin_shiftReg[24]
.sym 50551 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 50552 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 50553 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 50554 VexRiscv.execute_LightShifterPlugin_shiftReg[29]
.sym 50555 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 50556 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 50557 basesoc_cpu_dbus_dat_r[21]
.sym 50558 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 50560 VexRiscv.decode_to_execute_IS_SFENCE_VMA
.sym 50561 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 50562 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 50564 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 50565 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 50566 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 50567 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 50568 VexRiscv._zz_61_[25]
.sym 50570 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 50571 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 50572 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 50573 addr_storage[13]
.sym 50574 basesoc_cpu_dbus_dat_r[0]
.sym 50575 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[2]
.sym 50576 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50577 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50578 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 50579 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 50580 VexRiscv._zz_120_[18]
.sym 50581 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50582 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 50583 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 50589 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 50590 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 50593 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[0]
.sym 50594 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 50595 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 50596 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 50597 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[1]
.sym 50598 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 50599 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 50601 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 50602 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 50603 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 50604 basesoc_cpu_dbus_dat_r[25]
.sym 50606 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 50611 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 50612 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 50614 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 50617 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 50619 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 50620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 50623 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 50625 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 50628 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 50629 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 50630 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 50635 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 50636 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[0]
.sym 50640 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 50642 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 50643 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 50647 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 50648 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 50649 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 50652 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 50653 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 50654 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[1]
.sym 50658 basesoc_cpu_dbus_dat_r[25]
.sym 50659 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 50664 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 50665 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 50666 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 50667 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 50669 clk12_$glb_clk
.sym 50670 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 50671 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 50672 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 50673 VexRiscv._zz_61_[28]
.sym 50674 VexRiscv._zz_61_[27]
.sym 50675 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 50676 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 50677 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 50678 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 50679 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[1]
.sym 50680 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 50681 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 50683 VexRiscv.CsrPlugin_hadException
.sym 50684 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 50685 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 50686 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 50687 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 50688 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 50690 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 50691 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 50692 basesoc_cpu_dbus_dat_r[25]
.sym 50693 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 50694 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 50695 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[2]
.sym 50696 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 50697 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 50698 addr_storage[28]
.sym 50699 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 50700 slave_sel_r[1]
.sym 50701 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 50702 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 50703 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 50704 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 50705 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 50706 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 50713 basesoc_cpu_ibus_adr[21]
.sym 50714 basesoc_cpu_ibus_adr[13]
.sym 50716 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 50717 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 50718 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 50719 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 50721 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 50722 basesoc_cpu_dbus_adr[13]
.sym 50724 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 50725 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 50728 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 50730 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 50732 basesoc_cpu_dbus_adr[21]
.sym 50733 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 50736 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50737 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50738 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 50739 VexRiscv.CsrPlugin_hadException
.sym 50740 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[26]
.sym 50741 grant
.sym 50743 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 50745 basesoc_cpu_ibus_adr[13]
.sym 50747 grant
.sym 50748 basesoc_cpu_dbus_adr[13]
.sym 50752 basesoc_cpu_dbus_adr[21]
.sym 50753 basesoc_cpu_ibus_adr[21]
.sym 50754 grant
.sym 50759 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 50763 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[26]
.sym 50764 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 50765 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 50766 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 50771 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 50775 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 50776 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 50777 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 50778 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 50782 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 50787 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 50788 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 50789 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 50790 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 50791 VexRiscv.CsrPlugin_hadException
.sym 50792 clk12_$glb_clk
.sym 50794 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 50795 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[2]
.sym 50796 interface0_bank_bus_dat_r[1]
.sym 50797 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 50798 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 50799 basesoc_cpu_dbus_dat_r[0]
.sym 50800 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[2]
.sym 50801 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[2]
.sym 50803 VexRiscv.execute_LightShifterPlugin_shiftReg[27]
.sym 50804 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[0]
.sym 50805 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[28]
.sym 50806 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 50807 addr_storage[31]
.sym 50808 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 50809 VexRiscv._zz_61_[27]
.sym 50810 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 50812 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 50813 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 50814 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 50815 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[1]
.sym 50816 VexRiscv._zz_120_[29]
.sym 50818 basesoc_cpu_ibus_adr[28]
.sym 50819 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 50820 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 50821 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 50822 basesoc_cpu_ibus_adr[25]
.sym 50823 csrbank7_in_ctrl0_re_SB_LUT4_I2_O
.sym 50824 basesoc_cpu_ibus_adr[24]
.sym 50825 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 50826 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 50827 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 50828 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 50829 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 50835 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 50839 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 50840 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 50843 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 50847 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 50854 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 50857 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 50859 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 50862 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 50864 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 50869 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 50876 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 50880 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 50886 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 50894 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 50900 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 50901 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 50905 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 50913 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 50914 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 50915 clk12_$glb_clk
.sym 50917 interface2_bank_bus_dat_r[7]
.sym 50918 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[2]
.sym 50919 interface2_bank_bus_dat_r[5]
.sym 50920 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 50921 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 50922 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 50923 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 50924 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 50925 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 50927 addr_storage[14]
.sym 50928 array_muxed1[2]
.sym 50929 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 50930 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 50931 interface0_bank_bus_dat_r[5]
.sym 50932 array_muxed0[13]
.sym 50934 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 50935 basesoc_cpu_ibus_adr[26]
.sym 50936 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 50937 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 50938 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 50939 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 50940 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 50941 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 50942 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 50943 VexRiscv._zz_120_[24]
.sym 50944 basesoc_cpu_ibus_adr[27]
.sym 50945 csrbank7_in_ctrl0_w[5]
.sym 50946 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 50947 csrbank2_in0_w[7]
.sym 50948 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 50949 addr_storage[19]
.sym 50950 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 50951 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[0]
.sym 50952 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 50958 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 50959 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 50960 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 50961 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 50962 VexRiscv.CsrPlugin_mepc[24]
.sym 50965 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 50972 usb_ev_irq_SB_LUT4_O_I2[0]
.sym 50973 usb_ev_irq_SB_LUT4_O_I2[1]
.sym 50974 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 50975 grant
.sym 50976 VexRiscv._zz_120_[29]
.sym 50977 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[0]
.sym 50978 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 50979 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 50982 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 50983 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 50984 VexRiscv._zz_120_[31]
.sym 50985 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 50986 VexRiscv._zz_176_
.sym 50987 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 50988 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[0]
.sym 50992 grant
.sym 50993 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 50994 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 50998 usb_ev_irq_SB_LUT4_O_I2[1]
.sym 50999 usb_ev_irq_SB_LUT4_O_I2[0]
.sym 51003 VexRiscv._zz_120_[29]
.sym 51004 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 51005 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 51006 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 51010 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 51012 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 51016 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 51017 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 51018 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[0]
.sym 51021 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[0]
.sym 51022 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 51023 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 51027 VexRiscv.CsrPlugin_mepc[24]
.sym 51028 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 51030 VexRiscv._zz_176_
.sym 51033 VexRiscv._zz_120_[31]
.sym 51034 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 51035 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 51036 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 51038 clk12_$glb_clk
.sym 51040 csrbank7_in_ctrl0_w[5]
.sym 51041 csrbank7_in_ctrl0_w[0]
.sym 51042 csrbank7_in_ctrl0_re_SB_LUT4_I2_O
.sym 51043 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 51044 csrbank7_in_ctrl0_w[4]
.sym 51045 csrbank7_in_ctrl0_w[1]
.sym 51046 csrbank7_in_ctrl0_w[6]
.sym 51047 csrbank7_in_ctrl0_w[3]
.sym 51050 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[26]
.sym 51051 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[30]
.sym 51052 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 51053 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 51054 VexRiscv.CsrPlugin_mepc[22]
.sym 51055 fifo_readable_SB_LUT4_I3_I1[2]
.sym 51056 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 51057 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 51058 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 51060 usb_ev_irq_SB_LUT4_O_I2[0]
.sym 51061 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 51062 VexRiscv.CsrPlugin_mepc[24]
.sym 51063 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 51064 csrbank2_in0_w[5]
.sym 51065 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 51066 usb_outhandler_responding
.sym 51068 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 51069 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 51070 VexRiscv._zz_120_[31]
.sym 51071 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 51072 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 51074 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 51075 csrbank7_in_ctrl0_w[0]
.sym 51083 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 51089 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[21]
.sym 51090 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[20]
.sym 51091 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[16]
.sym 51093 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[31]
.sym 51097 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[22]
.sym 51098 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[18]
.sym 51110 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[17]
.sym 51112 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[30]
.sym 51117 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[31]
.sym 51121 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[20]
.sym 51129 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[21]
.sym 51133 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[22]
.sym 51139 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[16]
.sym 51147 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[30]
.sym 51152 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[17]
.sym 51158 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[18]
.sym 51160 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 51161 clk12_$glb_clk
.sym 51163 csrbank7_out_status_w[5]
.sym 51164 basesoc_value[18]
.sym 51165 usb_inhandler_ctrl_re
.sym 51166 csrbank7_setup_status_w[5]
.sym 51167 basesoc_value[17]
.sym 51168 usb_outhandler_ctrl_re
.sym 51169 basesoc_value[19]
.sym 51170 usb_outhandler_responding
.sym 51172 csrbank7_in_ctrl0_w[1]
.sym 51173 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[18]
.sym 51175 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 51176 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 51177 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 51178 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 51179 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51180 csrbank7_in_ctrl0_w[3]
.sym 51181 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 51182 usb_inhandler_dtbs[5]
.sym 51183 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 51184 csrbank7_in_ctrl0_w[0]
.sym 51185 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 51186 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[2]
.sym 51187 interface6_bank_bus_dat_r[0]
.sym 51188 basesoc_load_storage[19]
.sym 51189 basesoc_load_storage[18]
.sym 51190 VexRiscv._zz_176_
.sym 51191 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 51192 basesoc_value_SB_DFFSR_Q_14_D_SB_LUT4_O_I2[1]
.sym 51193 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 51194 csrbank6_oe0_w[0]
.sym 51195 touch_touch1_i_SB_LUT4_I3_O[2]
.sym 51196 csrbank7_out_status_w[5]
.sym 51197 csrbank7_in_ctrl0_re
.sym 51198 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 51206 interface7_bank_bus_dat_r[0]
.sym 51212 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 51214 VexRiscv._zz_176_
.sym 51215 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 51216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 51217 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 51218 interface0_bank_bus_dat_r[0]
.sym 51225 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 51226 VexRiscv.CsrPlugin_mepc[22]
.sym 51230 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 51233 interface5_bank_bus_dat_r[0]
.sym 51234 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 51240 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 51243 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 51249 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 51255 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 51262 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 51267 VexRiscv._zz_176_
.sym 51268 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 51270 VexRiscv.CsrPlugin_mepc[22]
.sym 51276 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 51280 interface7_bank_bus_dat_r[0]
.sym 51281 interface0_bank_bus_dat_r[0]
.sym 51282 interface5_bank_bus_dat_r[0]
.sym 51283 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 51284 clk12_$glb_clk
.sym 51286 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[1]
.sym 51287 csrbank7_out_ctrl0_re
.sym 51288 interface6_bank_bus_dat_r[3]
.sym 51289 csrbank7_in_ctrl0_re
.sym 51290 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 51291 interface6_bank_bus_dat_r[2]
.sym 51292 interface6_bank_bus_dat_r[0]
.sym 51293 csrbank7_out_ctrl0_re_SB_LUT4_I2_O
.sym 51295 usb_outhandler_ctrl_re
.sym 51296 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[2]
.sym 51297 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[29]
.sym 51298 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 51299 interface5_bank_bus_dat_r[4]
.sym 51300 interface7_bank_bus_dat_r[0]
.sym 51301 fifo_readable_SB_LUT4_I3_I1[2]
.sym 51302 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 51303 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 51304 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[1]
.sym 51305 csrbank7_out_status_w[5]
.sym 51306 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 51307 basesoc_value[18]
.sym 51308 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 51309 VexRiscv.CsrPlugin_mepc[19]
.sym 51310 basesoc_value_SB_DFFSR_Q_12_D_SB_LUT4_O_I2[1]
.sym 51311 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 51312 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 51313 fifo_do_read_SB_LUT4_I2_1_O
.sym 51314 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 51315 basesoc_en_storage
.sym 51316 usb_outhandler_ctrl_re
.sym 51317 basesoc_cpu_dbus_adr[24]
.sym 51318 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51320 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51321 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 51345 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 51348 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[23]
.sym 51349 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[27]
.sym 51350 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[28]
.sym 51351 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[25]
.sym 51353 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[26]
.sym 51358 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[29]
.sym 51366 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[23]
.sym 51372 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[29]
.sym 51379 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[27]
.sym 51385 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[26]
.sym 51390 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[25]
.sym 51399 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[28]
.sym 51406 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_execute_SB_LUT4_I2_O
.sym 51407 clk12_$glb_clk
.sym 51409 csrbank7_address0_w[4]
.sym 51411 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 51412 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51413 csrbank7_address0_w[1]
.sym 51418 csrbank1_bitbang0_w[1]
.sym 51419 csrbank1_bitbang0_w[1]
.sym 51421 VexRiscv.CsrPlugin_mepc[25]
.sym 51422 basesoc_value[9]
.sym 51423 addr_storage[12]
.sym 51424 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 51425 touch_touch4_o_SB_LUT4_I0_O[2]
.sym 51426 csrbank7_out_ctrl0_re_SB_LUT4_I2_O
.sym 51427 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 51429 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 51430 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 51431 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 51432 usb_inhandler_dtbs[1]
.sym 51433 csrbank7_in_ctrl0_w[5]
.sym 51434 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 51435 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 51436 basesoc_value[17]
.sym 51437 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[25]
.sym 51438 csrbank2_in0_w[7]
.sym 51439 basesoc_wishbone_ack
.sym 51440 addr_storage[19]
.sym 51441 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 51442 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 51443 interface5_bank_bus_dat_r[5]
.sym 51444 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 51450 interface5_bank_bus_dat_r[2]
.sym 51451 sbled_g_SB_LUT4_I3_I2[3]
.sym 51456 addr_storage[26]
.sym 51459 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 51461 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 51462 interface7_bank_bus_dat_r[2]
.sym 51467 interface0_bank_bus_dat_r[2]
.sym 51473 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 51476 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51483 interface5_bank_bus_dat_r[2]
.sym 51484 interface0_bank_bus_dat_r[2]
.sym 51486 interface7_bank_bus_dat_r[2]
.sym 51501 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 51502 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 51504 addr_storage[26]
.sym 51525 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51527 sbled_g_SB_LUT4_I3_I2[3]
.sym 51529 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 51530 clk12_$glb_clk
.sym 51533 usb_out_next_SB_LUT4_I3_O[3]
.sym 51534 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[2]
.sym 51535 storage_3[6][4]
.sym 51536 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 51537 usb_inhandler_packet_pending_SB_LUT4_I1_O[2]
.sym 51538 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 51539 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 51542 storage_3[6][2]
.sym 51543 csrbank1_bitbang0_w[3]
.sym 51545 usb_address_reset_SB_LUT4_I3_O[0]
.sym 51546 usb_outhandler_syncfifobuffered_consume[1]
.sym 51547 fifo_readable_SB_LUT4_I3_I1[2]
.sym 51548 usb_outhandler_syncfifobuffered_consume[5]
.sym 51549 basesoc_load_storage[9]
.sym 51550 fifo_level0_SB_DFFESR_Q_6_D[3]
.sym 51552 addr_storage[26]
.sym 51553 fifo_level0[3]
.sym 51555 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 51556 csrbank7_in_ctrl0_w[0]
.sym 51557 array_muxed1[7]
.sym 51558 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 51559 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 51561 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 51562 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 51564 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 51566 usb_setuphandler_setuphandlerinner_consume[0]
.sym 51567 csrbank2_in0_w[5]
.sym 51573 csrbank7_out_status_w[5]
.sym 51574 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 51575 basesoc_cpu_dbus_adr[23]
.sym 51578 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 51582 basesoc_cpu_dbus_adr[22]
.sym 51583 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 51585 usb_outhandler_stall_status[0]
.sym 51586 interface4_bank_bus_dat_r[5]
.sym 51587 basesoc_cpu_dbus_adr[24]
.sym 51588 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 51589 usb_outhandler_stall_status[2]
.sym 51590 interface7_bank_bus_dat_r[5]
.sym 51591 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 51593 csrbank7_in_ctrl0_w[5]
.sym 51594 basesoc_cpu_dbus_adr[25]
.sym 51601 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 51603 interface5_bank_bus_dat_r[5]
.sym 51604 interface3_bank_bus_dat_r[5]
.sym 51606 usb_outhandler_stall_status[2]
.sym 51607 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 51609 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 51618 basesoc_cpu_dbus_adr[22]
.sym 51619 basesoc_cpu_dbus_adr[25]
.sym 51620 basesoc_cpu_dbus_adr[23]
.sym 51621 basesoc_cpu_dbus_adr[24]
.sym 51624 interface5_bank_bus_dat_r[5]
.sym 51625 interface3_bank_bus_dat_r[5]
.sym 51626 interface7_bank_bus_dat_r[5]
.sym 51627 interface4_bank_bus_dat_r[5]
.sym 51630 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 51631 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 51633 usb_outhandler_stall_status[0]
.sym 51636 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 51637 csrbank7_out_status_w[5]
.sym 51638 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 51639 csrbank7_in_ctrl0_w[5]
.sym 51652 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 51653 clk12_$glb_clk
.sym 51654 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 51655 usb_inhandler_packet_pending_SB_LUT4_I1_O[0]
.sym 51656 csrbank7_setup_ctrl0_w[3]
.sym 51657 usb_setuphandler_reset_pending_SB_LUT4_I3_O[2]
.sym 51658 csrbank7_setup_ctrl0_w[2]
.sym 51659 usb_inhandler_packet_pending_SB_LUT4_I1_O[1]
.sym 51660 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 51661 csrbank7_setup_ctrl0_w[5]
.sym 51662 usb_csrstorage_storage_SB_DFFESR_Q_E
.sym 51663 csrbank7_address0_w[5]
.sym 51666 csrbank1_bitbang0_re
.sym 51667 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 51668 $PACKER_VCC_NET
.sym 51669 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 51670 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 51671 interface7_bank_bus_dat_r[1]
.sym 51672 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 51673 usb_address_reset_SB_LUT4_I3_O[0]
.sym 51674 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 51675 csrbank7_address0_w[3]
.sym 51676 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 51677 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 51678 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 51679 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[2]
.sym 51680 basesoc_load_storage[18]
.sym 51681 storage_3[6][4]
.sym 51682 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 51683 csrbank1_bitbang0_w[3]
.sym 51684 basesoc_value_SB_DFFSR_Q_14_D_SB_LUT4_O_I2[1]
.sym 51685 csrbank1_bitbang0_w[1]
.sym 51687 basesoc_load_storage[19]
.sym 51688 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 51689 csrbank7_out_status_w[5]
.sym 51690 interface3_bank_bus_dat_r[5]
.sym 51704 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 51705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 51706 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 51709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 51712 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 51718 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 51722 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 51724 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 51730 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 51738 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 51741 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 51748 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 51754 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 51761 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 51766 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 51774 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 51775 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 51776 clk12_$glb_clk
.sym 51778 storage_3[6]_SB_LUT4_I1_3_O[1]
.sym 51779 usb_setuphandler_epno_SB_LUT4_I3_O[0]
.sym 51780 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 51781 csrbank7_setup_data_w[0]
.sym 51782 usb_setuphandler_epno_SB_LUT4_I3_O[3]
.sym 51783 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[1]
.sym 51784 storage_3[8]_SB_LUT4_I1_3_O[0]
.sym 51785 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 51788 storage_3[6][7]
.sym 51790 memdat_2[3]
.sym 51791 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 51793 addr_storage[31]
.sym 51794 csrbank1_bitbang0_re_SB_LUT4_O_I2[2]
.sym 51795 csrbank7_out_data_w[2]
.sym 51796 csrbank7_in_status_w[5]
.sym 51797 usb_inhandler_dtbs[8]
.sym 51798 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 51799 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 51800 csrbank7_out_data_w[5]
.sym 51801 csrbank7_out_data_w[3]
.sym 51802 usb_setuphandler_reset_pending_SB_LUT4_I3_O[2]
.sym 51803 csrbank1_bitbang0_w[2]
.sym 51804 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[1]
.sym 51805 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[0]
.sym 51806 csrbank7_in_data0_w[7]
.sym 51808 storage_3[6][5]
.sym 51809 storage_3[6]_SB_LUT4_I1_2_O[1]
.sym 51810 storage_3[8]_SB_LUT4_I1_3_O[1]
.sym 51811 fifo_readable_SB_LUT4_I2_I3[2]
.sym 51812 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 51813 basesoc_value_SB_DFFSR_Q_12_D_SB_LUT4_O_I2[1]
.sym 51820 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 51821 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 51824 sbled_g_SB_LUT4_I3_I2[3]
.sym 51825 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51827 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 51828 csrbank7_in_ctrl0_w[0]
.sym 51829 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 51830 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 51832 csrbank7_out_ev_enable0_w
.sym 51833 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51834 usb_pullup_storage_SB_LUT4_I3_O[3]
.sym 51836 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 51838 usb_pullup_storage_SB_LUT4_I3_O[2]
.sym 51840 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 51845 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 51846 csrbank7_setup_data_w[0]
.sym 51849 csrbank7_out_status_w[5]
.sym 51850 csrbank7_in_status_w[5]
.sym 51852 csrbank7_out_ev_enable0_w
.sym 51853 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 51854 csrbank7_setup_data_w[0]
.sym 51855 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 51858 usb_pullup_storage_SB_LUT4_I3_O[2]
.sym 51859 usb_pullup_storage_SB_LUT4_I3_O[3]
.sym 51860 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 51861 csrbank7_in_ctrl0_w[0]
.sym 51865 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 51867 sbled_g_SB_LUT4_I3_I2[3]
.sym 51870 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 51871 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51872 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 51873 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 51885 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 51888 csrbank7_in_status_w[5]
.sym 51889 csrbank7_out_status_w[5]
.sym 51890 csrbank7_out_ev_enable0_w
.sym 51891 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 51898 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_$glb_ce
.sym 51899 clk12_$glb_clk
.sym 51901 csrbank7_setup_data_w[7]
.sym 51902 csrbank7_setup_data_w[2]
.sym 51903 csrbank7_setup_data_w[5]
.sym 51904 csrbank7_setup_data_w[3]
.sym 51905 csrbank7_setup_data_w[1]
.sym 51906 csrbank7_setup_data_w[4]
.sym 51907 csrbank7_setup_data_w[6]
.sym 51908 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[0]
.sym 51912 storage_3[6][3]
.sym 51913 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 51914 fifo_level0[0]
.sym 51915 array_muxed0[9]
.sym 51916 basesoc_value[28]
.sym 51917 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 51918 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 51919 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 51920 interface5_bank_bus_dat_r[3]
.sym 51921 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 51922 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 51923 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 51924 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 51925 storage_3[7][4]
.sym 51927 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 51928 storage_3[8]_SB_LUT4_I1_7_O[0]
.sym 51929 csrbank7_in_status_w[4]
.sym 51930 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 51931 storage_3[8]_SB_LUT4_I1_4_O[0]
.sym 51932 addr_storage[19]
.sym 51933 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 51934 csrbank2_in0_w[7]
.sym 51935 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 51936 csrbank7_in_data0_w[0]
.sym 51946 csrbank7_address0_w[6]
.sym 51947 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 51949 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[1]
.sym 51951 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O[2]
.sym 51953 usb_setuphandler_setuphandlerinner_is_in_SB_LUT4_I3_O[2]
.sym 51957 VexRiscv._zz_104_[2]
.sym 51959 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 51960 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51961 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 51963 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[2]
.sym 51964 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[1]
.sym 51965 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[0]
.sym 51966 csrbank7_in_data0_w[7]
.sym 51969 csrbank7_in_data0_w[6]
.sym 51970 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 51971 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[0]
.sym 51972 csrbank7_setup_data_w[6]
.sym 51975 VexRiscv._zz_104_[2]
.sym 51977 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[0]
.sym 51978 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[1]
.sym 51981 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 51982 csrbank7_in_data0_w[6]
.sym 51983 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 51984 csrbank7_address0_w[6]
.sym 51993 csrbank7_in_data0_w[7]
.sym 51995 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 51996 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O[2]
.sym 52005 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 52006 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 52011 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[1]
.sym 52012 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[0]
.sym 52013 VexRiscv._zz_104_[2]
.sym 52014 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[2]
.sym 52017 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 52018 usb_setuphandler_setuphandlerinner_is_in_SB_LUT4_I3_O[2]
.sym 52019 csrbank7_setup_data_w[6]
.sym 52021 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 52022 clk12_$glb_clk
.sym 52024 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[0]
.sym 52025 storage_3[7][5]
.sym 52026 usb_setuphandler_reset_pending_SB_LUT4_I3_O[3]
.sym 52027 storage_3[6]_SB_LUT4_I1_2_O[1]
.sym 52028 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 52029 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[2]
.sym 52030 storage_3[7][4]
.sym 52031 storage_3[8]_SB_LUT4_I1_2_O[0]
.sym 52036 interface3_bank_bus_dat_r[6]
.sym 52037 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O[2]
.sym 52038 usb_inhandler_dtbs[3]
.sym 52040 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 52041 usb_setuphandler_setuphandlerinner_is_in_SB_LUT4_I3_O[2]
.sym 52042 storage_3[8]_SB_LUT4_I1_3_O[2]
.sym 52043 fifo_level0[1]
.sym 52044 storage_3[8]_SB_LUT4_I1_1_O[0]
.sym 52045 storage_3[8]_SB_LUT4_I1_1_O[2]
.sym 52046 storage_3[8]_SB_LUT4_I1_1_O[1]
.sym 52047 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 52048 csrbank7_setup_data_w[5]
.sym 52050 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 52052 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_E
.sym 52053 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 52054 csrbank7_setup_data_w[4]
.sym 52055 storage_3[8]_SB_LUT4_I1_O[1]
.sym 52056 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 52057 array_muxed1[7]
.sym 52058 usb_setuphandler_setuphandlerinner_consume[0]
.sym 52067 storage_3[6]_SB_DFFE_Q_E
.sym 52068 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 52079 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 52082 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 52087 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 52091 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 52106 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 52111 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 52116 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 52137 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 52141 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 52144 storage_3[6]_SB_DFFE_Q_E
.sym 52145 clk12_$glb_clk
.sym 52147 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_E
.sym 52149 csrbank7_in_data0_w[5]
.sym 52150 csrbank7_in_data0_w[3]
.sym 52151 csrbank7_in_data0_w[7]
.sym 52152 csrbank7_in_data0_w[0]
.sym 52153 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 52154 csrbank7_in_data0_w[6]
.sym 52156 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[2]
.sym 52159 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 52160 usb_setuphandler_setuphandlerinner_consume[0]
.sym 52161 storage_3[6]_SB_DFFE_Q_E
.sym 52162 addr_storage[16]
.sym 52163 array_muxed1[2]
.sym 52164 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 52165 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 52166 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 52167 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 52168 storage_3[8]_SB_DFFE_Q_E
.sym 52169 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 52172 csrbank7_in_data0_w[7]
.sym 52174 array_muxed1[6]
.sym 52175 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52176 basesoc_load_storage[18]
.sym 52177 csrbank1_bitbang0_w[1]
.sym 52178 storage_3[7]_SB_DFFE_Q_E
.sym 52179 csrbank1_bitbang0_w[3]
.sym 52182 interface3_bank_bus_dat_r[5]
.sym 52200 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 52201 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52203 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 52218 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 52221 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 52222 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 52224 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 52268 clk12_$glb_clk
.sym 52269 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52271 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 52272 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 52273 usb_setuphandler_setuphandlerinner_level0[3]
.sym 52274 usb_setuphandler_setuphandlerinner_level0[0]
.sym 52275 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[1]
.sym 52276 usb_setuphandler_setuphandlerinner_level0[2]
.sym 52277 usb_setuphandler_setuphandlerinner_level0[1]
.sym 52283 $PACKER_GND_NET
.sym 52285 csrbank7_in_data0_w[3]
.sym 52286 csrbank7_in_data0_re_SB_LUT4_I2_O
.sym 52287 csrbank7_in_data0_w[6]
.sym 52290 csrbank2_in0_w[3]
.sym 52292 fifo_wrport_we
.sym 52293 csrbank7_in_data0_w[5]
.sym 52298 csrbank7_in_data0_w[7]
.sym 52299 csrbank1_bitbang0_w[2]
.sym 52301 csrbank1_bitbang0_w[0]
.sym 52302 array_muxed1[0]
.sym 52303 array_muxed1[3]
.sym 52312 addr_storage[27]
.sym 52313 addr_storage_SB_DFFESR_Q_31_E
.sym 52318 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 52324 array_muxed1[5]
.sym 52325 array_muxed1[3]
.sym 52326 csrbank1_bitbang0_re_SB_LUT4_O_I2[2]
.sym 52327 array_muxed1[2]
.sym 52329 array_muxed1[0]
.sym 52330 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 52331 addr_storage[19]
.sym 52332 array_muxed1[6]
.sym 52336 addr_storage[21]
.sym 52337 addr_storage[29]
.sym 52342 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 52344 array_muxed1[0]
.sym 52350 array_muxed1[3]
.sym 52358 array_muxed1[5]
.sym 52362 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 52363 addr_storage[19]
.sym 52364 addr_storage[27]
.sym 52365 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 52369 array_muxed1[6]
.sym 52374 addr_storage[29]
.sym 52375 addr_storage[21]
.sym 52376 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 52377 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 52382 csrbank1_bitbang0_re_SB_LUT4_O_I2[2]
.sym 52383 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 52387 array_muxed1[2]
.sym 52390 addr_storage_SB_DFFESR_Q_31_E
.sym 52391 clk12_$glb_clk
.sym 52392 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 52393 storage_3[8]_SB_LUT4_I1_O[0]
.sym 52394 storage_3[2][7]
.sym 52395 storage_3[6]_SB_LUT4_I1_O[0]
.sym 52396 storage_3[6]_SB_LUT4_I1_6_O[0]
.sym 52397 storage_3[8]_SB_LUT4_I1_6_O[0]
.sym 52400 storage_3[2][1]
.sym 52405 addr_storage[24]
.sym 52406 basesoc_value[5]
.sym 52407 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[3]
.sym 52409 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[2]
.sym 52410 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 52411 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52413 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[3]
.sym 52415 addr_storage[30]
.sym 52416 basesoc_value[26]
.sym 52418 array_muxed1[6]
.sym 52419 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 52421 clk48$SB_IO_IN
.sym 52423 storage_3[8]_SB_LUT4_I1_4_O[0]
.sym 52425 usb_iobuf_usb_n_t_o
.sym 52428 $PACKER_VCC_NET
.sym 52437 storage_3[7][1]
.sym 52438 storage_3[7][7]
.sym 52439 array_muxed1[2]
.sym 52443 storage_3[6][1]
.sym 52444 usb_setuphandler_setuphandlerinner_consume[0]
.sym 52446 array_muxed1[1]
.sym 52455 storage_3[6][7]
.sym 52461 csrbank1_bitbang0_re
.sym 52462 array_muxed1[0]
.sym 52463 array_muxed1[3]
.sym 52468 array_muxed1[2]
.sym 52475 array_muxed1[0]
.sym 52487 array_muxed1[1]
.sym 52491 array_muxed1[3]
.sym 52504 usb_setuphandler_setuphandlerinner_consume[0]
.sym 52505 storage_3[6][1]
.sym 52506 storage_3[7][1]
.sym 52509 storage_3[6][7]
.sym 52510 storage_3[7][7]
.sym 52511 usb_setuphandler_setuphandlerinner_consume[0]
.sym 52513 csrbank1_bitbang0_re
.sym 52514 clk12_$glb_clk
.sym 52516 usb_usb_core_o_addr[0]
.sym 52517 storage_3[8]_SB_LUT4_I1_4_O[0]
.sym 52519 usb_usb_core_o_addr[1]
.sym 52521 storage_3[8]_SB_LUT4_I1_5_O[0]
.sym 52532 usb_setuphandler_setuphandlerinner_consume[0]
.sym 52535 $PACKER_VCC_NET
.sym 52537 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 52541 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 52545 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 52547 usb_setuphandler_setuphandlerinner_consume[0]
.sym 52561 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 52563 storage_3[7][2]
.sym 52568 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 52571 usb_setuphandler_setuphandlerinner_consume[0]
.sym 52577 storage_3[6][3]
.sym 52579 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 52583 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 52584 storage_3[7]_SB_DFFE_Q_E
.sym 52586 storage_3[7][3]
.sym 52587 storage_3[6][2]
.sym 52596 storage_3[6][2]
.sym 52598 usb_setuphandler_setuphandlerinner_consume[0]
.sym 52599 storage_3[7][2]
.sym 52602 storage_3[6][3]
.sym 52604 storage_3[7][3]
.sym 52605 usb_setuphandler_setuphandlerinner_consume[0]
.sym 52611 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 52616 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 52622 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 52626 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 52636 storage_3[7]_SB_DFFE_Q_E
.sym 52637 clk12_$glb_clk
.sym 52639 usb_iobuf_usb_n_t_i0
.sym 52641 usb_iobuf_usb_p_t_i0
.sym 52647 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 52652 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 52654 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 52655 csrbank4_ctrl0_w[4]
.sym 52656 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52665 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 52666 storage_3[7]_SB_DFFE_Q_E
.sym 52683 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 52687 usb_pullup$SB_IO_OUT
.sym 52696 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 52705 usb_pullup$SB_IO_OUT
.sym 52710 usb_iobuf_usb_n_t_oe
.sym 52713 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 52737 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 52739 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52740 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 52741 VexRiscv._zz_98__SB_LUT4_O_4_I3[2]
.sym 52742 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52743 VexRiscv._zz_61__SB_LUT4_O_30_I1[1]
.sym 52744 array_muxed1[11]
.sym 52745 array_muxed1[8]
.sym 52746 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 52751 array_muxed1[6]
.sym 52755 VexRiscv.execute_LightShifterPlugin_isActive
.sym 52758 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 52761 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52762 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 52782 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52783 VexRiscv.execute_LightShifterPlugin_shiftReg[0]
.sym 52784 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[3]
.sym 52786 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 52787 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52788 VexRiscv._zz_163_[6]
.sym 52789 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 52794 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[1]
.sym 52797 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 52800 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52804 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52805 VexRiscv.execute_LightShifterPlugin_isActive
.sym 52806 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 52808 VexRiscv._zz_120_[0]
.sym 52810 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52812 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 52820 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52821 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 52822 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 52823 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 52826 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[1]
.sym 52827 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52828 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52829 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[3]
.sym 52832 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52834 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52835 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52844 VexRiscv.execute_LightShifterPlugin_isActive
.sym 52845 VexRiscv._zz_120_[0]
.sym 52847 VexRiscv.execute_LightShifterPlugin_shiftReg[0]
.sym 52851 VexRiscv._zz_163_[6]
.sym 52857 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 52858 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 52860 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 52861 clk12_$glb_clk
.sym 52867 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52868 VexRiscv._zz_61__SB_LUT4_O_26_I0[0]
.sym 52869 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 52870 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 52871 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 52872 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 52873 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52874 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52875 array_muxed1[4]
.sym 52877 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52878 array_muxed1[4]
.sym 52879 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 52880 array_muxed1[9]
.sym 52881 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 52882 array_muxed1[10]
.sym 52883 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 52884 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 52885 VexRiscv.execute_LightShifterPlugin_isActive
.sym 52886 VexRiscv._zz_163_[8]
.sym 52887 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52888 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 52889 basesoc_cpu_dbus_dat_r[13]
.sym 52890 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[1]
.sym 52897 VexRiscv._zz_163_[3]
.sym 52898 VexRiscv._zz_61__SB_LUT4_O_26_I0[0]
.sym 52901 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52907 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 52908 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 52912 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 52915 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 52917 basesoc_cpu_dbus_dat_r[12]
.sym 52918 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_I3[2]
.sym 52920 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 52921 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 52922 VexRiscv._zz_163_[0]
.sym 52923 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 52926 basesoc_cpu_dbus_dat_r[31]
.sym 52927 basesoc_cpu_dbus_dat_r[29]
.sym 52930 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 52931 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 52932 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52933 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 52944 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 52947 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 52950 VexRiscv._zz_37_[0]
.sym 52951 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 52952 VexRiscv._zz_37_[1]
.sym 52957 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 52959 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 52963 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52965 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 52967 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52968 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52969 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52972 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 52973 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[2]
.sym 52974 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52979 VexRiscv._zz_37_[0]
.sym 52980 VexRiscv._zz_37_[1]
.sym 52984 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[2]
.sym 52985 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 52990 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52991 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 52992 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52995 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 52997 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 52998 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 53001 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 53004 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53007 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 53008 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 53009 VexRiscv._zz_37_[1]
.sym 53010 VexRiscv._zz_37_[0]
.sym 53014 VexRiscv._zz_37_[1]
.sym 53015 VexRiscv._zz_37_[0]
.sym 53019 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 53020 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 53021 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53026 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53027 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 53028 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 53029 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[2]
.sym 53030 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 53031 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[2]
.sym 53032 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53033 VexRiscv._zz_98__SB_LUT4_O_7_I3[2]
.sym 53034 basesoc_cpu_dbus_dat_r[6]
.sym 53036 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 53037 basesoc_cpu_dbus_dat_r[6]
.sym 53038 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 53039 basesoc_cpu_dbus_dat_r[27]
.sym 53040 basesoc_cpu_dbus_dat_r[11]
.sym 53041 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 53042 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 53043 spram_dataout2[13]
.sym 53047 VexRiscv._zz_120_[2]
.sym 53049 array_muxed1[15]
.sym 53050 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 53051 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 53052 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 53054 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O[1]
.sym 53055 array_muxed0[5]
.sym 53056 array_muxed1[4]
.sym 53057 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53058 array_muxed1[0]
.sym 53059 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 53060 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 53061 array_muxed1[5]
.sym 53068 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53069 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 53070 VexRiscv._zz_120_[0]
.sym 53072 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 53073 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 53074 VexRiscv._zz_120_[12]
.sym 53077 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 53078 VexRiscv._zz_37_[0]
.sym 53079 VexRiscv._zz_61_[12]
.sym 53080 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O[1]
.sym 53082 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 53085 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 53086 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 53087 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53088 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[2]
.sym 53090 VexRiscv.execute_LightShifterPlugin_shiftReg[12]
.sym 53091 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 53092 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53093 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 53094 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53095 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 53097 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 53098 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 53100 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O[1]
.sym 53101 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 53102 VexRiscv._zz_37_[0]
.sym 53106 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 53107 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 53108 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53113 VexRiscv._zz_120_[12]
.sym 53114 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53115 VexRiscv.execute_LightShifterPlugin_shiftReg[12]
.sym 53118 VexRiscv._zz_120_[0]
.sym 53119 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 53120 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 53121 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 53124 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53125 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 53127 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 53130 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[2]
.sym 53131 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53132 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 53133 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 53136 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53137 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 53138 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 53144 VexRiscv._zz_61_[12]
.sym 53147 clk12_$glb_clk
.sym 53149 array_muxed1[1]
.sym 53150 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 53151 array_muxed1[0]
.sym 53152 VexRiscv._zz_120__SB_LUT4_O_1_I2[0]
.sym 53153 VexRiscv._zz_224__SB_LUT4_O_25_I2[0]
.sym 53154 VexRiscv._zz_224_[2]
.sym 53155 array_muxed1[2]
.sym 53156 VexRiscv._zz_167__SB_LUT4_O_I2[1]
.sym 53157 array_muxed1[14]
.sym 53158 basesoc_cpu_dbus_dat_r[28]
.sym 53159 basesoc_cpu_dbus_dat_r[28]
.sym 53161 VexRiscv._zz_120_[6]
.sym 53162 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_I2[3]
.sym 53163 VexRiscv._zz_120_[10]
.sym 53164 array_muxed2[1]
.sym 53165 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 53166 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 53168 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 53169 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 53170 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 53171 array_muxed0[4]
.sym 53172 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 53174 VexRiscv._zz_163_[3]
.sym 53175 basesoc_cpu_dbus_dat_r[7]
.sym 53177 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[0]
.sym 53178 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 53179 VexRiscv._zz_163_[5]
.sym 53182 array_muxed1[1]
.sym 53183 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53184 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 53192 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 53193 VexRiscv._zz_167__SB_LUT4_O_I2[1]
.sym 53195 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 53196 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53197 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 53198 VexRiscv._zz_120_[0]
.sym 53201 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53204 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 53207 VexRiscv._zz_120_[1]
.sym 53208 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53209 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 53210 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53212 VexRiscv._zz_167__SB_LUT4_O_I2[2]
.sym 53213 VexRiscv._zz_163_[6]
.sym 53215 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I2[2]
.sym 53217 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53218 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53219 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 53221 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53223 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53224 VexRiscv._zz_120_[1]
.sym 53225 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53229 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 53230 VexRiscv._zz_167__SB_LUT4_O_I2[2]
.sym 53231 VexRiscv._zz_167__SB_LUT4_O_I2[1]
.sym 53235 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53236 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 53237 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53238 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 53241 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 53243 VexRiscv._zz_163_[6]
.sym 53244 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I2[2]
.sym 53247 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 53249 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 53250 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53253 VexRiscv._zz_120_[0]
.sym 53254 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53256 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53259 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53261 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53266 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53268 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53272 VexRiscv._zz_224__SB_LUT4_O_20_I2[0]
.sym 53273 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 53274 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[3]
.sym 53275 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 53276 VexRiscv._zz_224__SB_LUT4_O_22_I2[0]
.sym 53277 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 53278 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 53279 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 53281 array_muxed1[28]
.sym 53282 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53284 VexRiscv._zz_120_[0]
.sym 53285 VexRiscv._zz_34_[1]
.sym 53286 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 53287 VexRiscv._zz_120_[5]
.sym 53288 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53289 VexRiscv._zz_167__SB_LUT4_O_I2[1]
.sym 53290 VexRiscv._zz_105_[21]
.sym 53291 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53293 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 53294 VexRiscv._zz_34_[0]
.sym 53295 VexRiscv._zz_120_[1]
.sym 53296 array_muxed1[0]
.sym 53297 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53298 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 53299 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 53300 VexRiscv._zz_28_[1]
.sym 53301 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 53302 VexRiscv._zz_120_[9]
.sym 53303 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 53304 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 53305 VexRiscv._zz_224__SB_LUT4_O_20_I2[0]
.sym 53306 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 53307 VexRiscv._zz_120_[14]
.sym 53313 VexRiscv.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I2_O[0]
.sym 53314 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 53315 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 53318 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53320 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 53322 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I2[2]
.sym 53323 VexRiscv._zz_163_[6]
.sym 53326 VexRiscv._zz_163_[4]
.sym 53328 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 53329 VexRiscv._zz_120_[6]
.sym 53331 VexRiscv._zz_32_[0]
.sym 53334 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53336 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 53337 VexRiscv._zz_32_[1]
.sym 53340 VexRiscv._zz_120_[2]
.sym 53341 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 53342 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_DFFSR_Q_R
.sym 53343 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 53346 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 53349 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 53352 VexRiscv._zz_163_[6]
.sym 53353 VexRiscv._zz_120_[6]
.sym 53354 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 53355 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I2[2]
.sym 53358 VexRiscv._zz_32_[0]
.sym 53359 VexRiscv._zz_32_[1]
.sym 53360 VexRiscv._zz_163_[4]
.sym 53361 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 53364 VexRiscv._zz_32_[1]
.sym 53365 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 53366 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 53367 VexRiscv._zz_32_[0]
.sym 53372 VexRiscv.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I2_O[0]
.sym 53373 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 53376 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53378 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53384 VexRiscv._zz_32_[0]
.sym 53385 VexRiscv._zz_32_[1]
.sym 53388 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 53389 VexRiscv._zz_120_[2]
.sym 53390 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 53393 clk12_$glb_clk
.sym 53394 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_DFFSR_Q_R
.sym 53395 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 53396 VexRiscv._zz_224__SB_LUT4_O_23_I2[0]
.sym 53397 VexRiscv.iBusWishbone_DAT_MISO_regNext[19]
.sym 53398 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 53399 VexRiscv._zz_224__SB_LUT4_O_17_I2[0]
.sym 53400 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 53401 VexRiscv._zz_224__SB_LUT4_O_21_I2[0]
.sym 53402 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[3]
.sym 53405 VexRiscv._zz_120_[25]
.sym 53406 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53407 VexRiscv._zz_120_[8]
.sym 53408 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 53409 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 53411 VexRiscv._zz_163_[8]
.sym 53412 array_muxed0[2]
.sym 53413 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[5]
.sym 53414 VexRiscv._zz_120_[13]
.sym 53415 VexRiscv._zz_120_[3]
.sym 53416 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 53417 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 53418 VexRiscv._zz_120_[4]
.sym 53419 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[3]
.sym 53420 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 53421 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53422 basesoc_cpu_dbus_dat_r[10]
.sym 53423 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[1]
.sym 53424 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53425 VexRiscv._zz_163_[13]
.sym 53426 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[3]
.sym 53427 VexRiscv._zz_120_[22]
.sym 53428 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 53429 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 53430 basesoc_cpu_dbus_dat_r[21]
.sym 53438 VexRiscv._zz_32_[0]
.sym 53439 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 53441 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 53442 VexRiscv._zz_162_[22]
.sym 53443 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 53444 VexRiscv._zz_32_[1]
.sym 53445 VexRiscv._zz_28_[0]
.sym 53446 VexRiscv._zz_32_[0]
.sym 53447 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 53449 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 53451 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 53452 VexRiscv._zz_162_[18]
.sym 53453 VexRiscv._zz_34_[1]
.sym 53455 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 53456 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 53457 VexRiscv._zz_34_[0]
.sym 53458 VexRiscv._zz_163_[3]
.sym 53459 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 53460 VexRiscv._zz_28_[1]
.sym 53461 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 53463 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 53464 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 53465 VexRiscv._zz_34_[0]
.sym 53467 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 53469 VexRiscv._zz_162_[22]
.sym 53470 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 53471 VexRiscv._zz_34_[0]
.sym 53472 VexRiscv._zz_34_[1]
.sym 53475 VexRiscv._zz_34_[0]
.sym 53476 VexRiscv._zz_162_[18]
.sym 53477 VexRiscv._zz_34_[1]
.sym 53478 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 53481 VexRiscv._zz_32_[0]
.sym 53482 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 53483 VexRiscv._zz_163_[3]
.sym 53484 VexRiscv._zz_32_[1]
.sym 53487 VexRiscv._zz_32_[1]
.sym 53488 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 53489 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 53490 VexRiscv._zz_32_[0]
.sym 53493 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 53494 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 53495 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 53499 VexRiscv._zz_32_[0]
.sym 53500 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 53501 VexRiscv._zz_32_[1]
.sym 53502 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 53505 VexRiscv._zz_32_[0]
.sym 53506 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 53507 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 53508 VexRiscv._zz_32_[1]
.sym 53511 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 53512 VexRiscv._zz_28_[0]
.sym 53513 VexRiscv._zz_28_[1]
.sym 53516 clk12_$glb_clk
.sym 53517 VexRiscv.reset_$glb_sr
.sym 53518 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[0]
.sym 53519 array_muxed1[5]
.sym 53520 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 53521 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 53522 VexRiscv._zz_224__SB_LUT4_O_14_I2[0]
.sym 53523 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 53524 array_muxed1[13]
.sym 53525 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 53526 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 53529 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 53530 VexRiscv._zz_120_[22]
.sym 53532 VexRiscv._zz_120_[19]
.sym 53533 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 53534 VexRiscv._zz_120_[18]
.sym 53535 VexRiscv._zz_163_[6]
.sym 53537 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 53538 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 53540 basesoc_cpu_dbus_dat_r[11]
.sym 53542 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 53543 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 53544 array_muxed1[4]
.sym 53545 VexRiscv._zz_120_[20]
.sym 53546 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O[1]
.sym 53547 basesoc_cpu_dbus_dat_r[8]
.sym 53548 VexRiscv._zz_120_[3]
.sym 53549 VexRiscv._zz_120_[17]
.sym 53550 VexRiscv.iBusWishbone_DAT_MISO_regNext[16]
.sym 53551 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 53552 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 53553 array_muxed1[5]
.sym 53559 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 53561 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 53562 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 53565 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 53566 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 53568 VexRiscv._zz_163_[16]
.sym 53572 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 53575 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O[1]
.sym 53576 VexRiscv._zz_163_[13]
.sym 53577 VexRiscv._zz_32_[0]
.sym 53578 basesoc_cpu_dbus_dat_r[16]
.sym 53580 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 53581 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 53582 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 53583 VexRiscv._zz_32_[1]
.sym 53584 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 53585 VexRiscv._zz_32_[0]
.sym 53586 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 53587 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 53588 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 53589 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 53590 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 53595 basesoc_cpu_dbus_dat_r[16]
.sym 53598 VexRiscv._zz_32_[1]
.sym 53599 VexRiscv._zz_163_[16]
.sym 53600 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 53601 VexRiscv._zz_32_[0]
.sym 53604 VexRiscv._zz_32_[0]
.sym 53605 VexRiscv._zz_32_[1]
.sym 53606 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 53607 VexRiscv._zz_163_[13]
.sym 53610 VexRiscv._zz_32_[1]
.sym 53611 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 53612 VexRiscv._zz_32_[0]
.sym 53613 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 53616 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 53617 VexRiscv._zz_32_[1]
.sym 53618 VexRiscv._zz_32_[0]
.sym 53619 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 53622 VexRiscv._zz_32_[0]
.sym 53623 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 53624 VexRiscv._zz_32_[1]
.sym 53625 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 53628 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 53629 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 53630 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 53631 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 53634 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 53635 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 53636 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 53637 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O[1]
.sym 53639 clk12_$glb_clk
.sym 53641 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O[1]
.sym 53642 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 53643 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[2]
.sym 53644 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 53645 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[1]
.sym 53646 VexRiscv._zz_98__SB_LUT4_O_2_I3[2]
.sym 53647 basesoc_cpu_dbus_dat_r[9]
.sym 53648 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 53649 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 53650 array_muxed0[8]
.sym 53651 array_muxed0[8]
.sym 53652 array_muxed1[6]
.sym 53653 VexRiscv._zz_120_[26]
.sym 53654 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 53655 VexRiscv._zz_162_[26]
.sym 53656 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 53657 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 53658 basesoc_cpu_ibus_adr[6]
.sym 53659 VexRiscv._zz_120_[24]
.sym 53661 VexRiscv._zz_120__SB_LUT4_O_1_I2[3]
.sym 53662 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 53663 VexRiscv._zz_162_[27]
.sym 53665 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 53666 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 53667 VexRiscv._zz_163_[5]
.sym 53668 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53669 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[0]
.sym 53670 basesoc_cpu_dbus_dat_r[9]
.sym 53671 basesoc_cpu_dbus_dat_r[7]
.sym 53672 VexRiscv._zz_163_[17]
.sym 53673 VexRiscv._zz_120_[27]
.sym 53674 array_muxed1[1]
.sym 53675 VexRiscv._zz_120_[25]
.sym 53676 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 53683 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 53685 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 53687 VexRiscv._zz_162_[25]
.sym 53689 VexRiscv._zz_162_[24]
.sym 53690 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 53691 VexRiscv._zz_34_[1]
.sym 53694 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53695 VexRiscv._zz_34_[0]
.sym 53696 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 53700 basesoc_cpu_dbus_dat_r[21]
.sym 53701 VexRiscv._zz_162_[28]
.sym 53702 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 53703 VexRiscv._zz_162_[27]
.sym 53704 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 53707 basesoc_cpu_dbus_dat_r[8]
.sym 53708 basesoc_cpu_dbus_dat_r[11]
.sym 53715 VexRiscv._zz_34_[0]
.sym 53716 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 53717 VexRiscv._zz_34_[1]
.sym 53718 VexRiscv._zz_162_[27]
.sym 53721 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 53722 VexRiscv._zz_34_[1]
.sym 53723 VexRiscv._zz_162_[25]
.sym 53724 VexRiscv._zz_34_[0]
.sym 53727 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 53729 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 53730 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53735 basesoc_cpu_dbus_dat_r[11]
.sym 53739 basesoc_cpu_dbus_dat_r[21]
.sym 53745 VexRiscv._zz_162_[28]
.sym 53746 VexRiscv._zz_34_[0]
.sym 53747 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 53748 VexRiscv._zz_34_[1]
.sym 53751 basesoc_cpu_dbus_dat_r[8]
.sym 53757 VexRiscv._zz_162_[24]
.sym 53758 VexRiscv._zz_34_[1]
.sym 53759 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 53760 VexRiscv._zz_34_[0]
.sym 53762 clk12_$glb_clk
.sym 53764 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 53765 VexRiscv._zz_224__SB_LUT4_O_6_I2[0]
.sym 53766 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 53767 VexRiscv.iBusWishbone_DAT_MISO_regNext[13]
.sym 53768 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 53769 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 53770 VexRiscv.iBusWishbone_DAT_MISO_regNext[10]
.sym 53771 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 53773 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_25_I1[1]
.sym 53774 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[0]
.sym 53776 VexRiscv._zz_120_[31]
.sym 53777 VexRiscv._zz_34_[1]
.sym 53779 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 53780 VexRiscv._zz_120_[30]
.sym 53781 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 53782 VexRiscv._zz_162_[23]
.sym 53783 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 53784 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 53785 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 53786 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 53787 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 53788 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 53789 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 53790 VexRiscv._zz_61_[26]
.sym 53791 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 53792 VexRiscv._zz_61_[28]
.sym 53793 array_muxed1[0]
.sym 53794 basesoc_cpu_dbus_dat_r[30]
.sym 53795 VexRiscv._zz_120_[28]
.sym 53796 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53797 VexRiscv._zz_28_[1]
.sym 53798 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 53799 VexRiscv._zz_61_[27]
.sym 53806 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 53807 basesoc_cpu_dbus_dat_r[31]
.sym 53808 basesoc_cpu_dbus_dat_r[16]
.sym 53809 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_R[0]
.sym 53810 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53811 VexRiscv._zz_163_[24]
.sym 53812 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 53813 VexRiscv._zz_32_[0]
.sym 53814 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 53815 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 53816 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_E
.sym 53817 VexRiscv._zz_32_[1]
.sym 53818 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53821 VexRiscv._zz_28_[1]
.sym 53822 VexRiscv._zz_28_[0]
.sym 53823 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 53826 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 53827 VexRiscv._zz_61__SB_LUT4_O_I0[0]
.sym 53828 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53830 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 53831 VexRiscv._zz_61__SB_LUT4_O_I0[3]
.sym 53834 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 53836 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 53839 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 53844 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53845 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 53846 VexRiscv._zz_61__SB_LUT4_O_I0[3]
.sym 53847 VexRiscv._zz_61__SB_LUT4_O_I0[0]
.sym 53850 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53851 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 53853 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53856 VexRiscv._zz_32_[0]
.sym 53857 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 53858 VexRiscv._zz_32_[1]
.sym 53859 VexRiscv._zz_163_[24]
.sym 53862 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 53865 basesoc_cpu_dbus_dat_r[16]
.sym 53868 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 53869 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 53871 basesoc_cpu_dbus_dat_r[31]
.sym 53874 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 53875 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 53876 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 53877 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 53882 VexRiscv._zz_28_[0]
.sym 53883 VexRiscv._zz_28_[1]
.sym 53884 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_E
.sym 53885 clk12_$glb_clk
.sym 53886 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_R[0]
.sym 53887 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 53888 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 53889 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 53890 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[1]
.sym 53891 VexRiscv.execute_LightShifterPlugin_shiftReg[30]
.sym 53892 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 53893 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 53894 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 53897 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 53898 usb_inhandler_ctrl_re
.sym 53899 VexRiscv._zz_32_[0]
.sym 53900 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 53902 basesoc_cpu_dbus_dat_r[16]
.sym 53904 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 53905 VexRiscv._zz_105_[5]
.sym 53907 VexRiscv._zz_32_[0]
.sym 53908 basesoc_cpu_dbus_dat_r[13]
.sym 53911 VexRiscv._zz_120_[29]
.sym 53912 VexRiscv._zz_120_[22]
.sym 53913 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 53914 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 53915 basesoc_cpu_dbus_dat_r[10]
.sym 53916 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 53917 VexRiscv._zz_61_[20]
.sym 53918 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53919 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 53920 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 53921 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 53922 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53928 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 53929 VexRiscv._zz_61_[31]
.sym 53931 VexRiscv._zz_120_[31]
.sym 53932 VexRiscv._zz_28_[0]
.sym 53934 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 53935 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53936 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53937 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 53940 basesoc_cpu_dbus_dat_r[9]
.sym 53941 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[0]
.sym 53942 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 53945 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[2]
.sym 53946 VexRiscv.execute_LightShifterPlugin_shiftReg[31]
.sym 53948 VexRiscv.execute_LightShifterPlugin_shiftReg[30]
.sym 53950 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53951 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 53952 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 53954 VexRiscv._zz_120_[30]
.sym 53956 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 53957 VexRiscv._zz_28_[1]
.sym 53958 slave_sel_r[1]
.sym 53962 basesoc_cpu_dbus_dat_r[9]
.sym 53967 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 53968 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 53969 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53970 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 53974 VexRiscv._zz_61_[31]
.sym 53979 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[2]
.sym 53980 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[0]
.sym 53981 slave_sel_r[1]
.sym 53985 VexRiscv.execute_LightShifterPlugin_shiftReg[30]
.sym 53986 VexRiscv.execute_LightShifterPlugin_isActive
.sym 53988 VexRiscv._zz_120_[30]
.sym 53991 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 53992 VexRiscv._zz_28_[0]
.sym 53993 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 53994 VexRiscv._zz_28_[1]
.sym 53997 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 53998 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 53999 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 54000 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54003 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54004 VexRiscv.execute_LightShifterPlugin_shiftReg[31]
.sym 54005 VexRiscv._zz_120_[31]
.sym 54008 clk12_$glb_clk
.sym 54010 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_I2_I3[2]
.sym 54011 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 54012 VexRiscv._zz_61_[17]
.sym 54013 VexRiscv.iBusWishbone_DAT_MISO_regNext[24]
.sym 54014 VexRiscv.iBusWishbone_DAT_MISO_regNext[26]
.sym 54015 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 54016 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54017 VexRiscv.execute_LightShifterPlugin_shiftReg[16]
.sym 54018 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 54022 array_muxed1[7]
.sym 54023 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 54024 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 54025 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54027 basesoc_cpu_dbus_dat_r[27]
.sym 54028 basesoc_cpu_dbus_dat_r[29]
.sym 54029 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 54030 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 54031 VexRiscv._zz_150_
.sym 54032 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54034 array_muxed1[5]
.sym 54035 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 54036 array_muxed1[4]
.sym 54037 basesoc_cpu_dbus_dat_r[7]
.sym 54038 VexRiscv._zz_120_[20]
.sym 54039 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 54041 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 54042 VexRiscv._zz_61_[29]
.sym 54043 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 54044 basesoc_cpu_ibus_adr[14]
.sym 54045 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54051 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54053 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 54054 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54055 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 54056 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54059 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 54062 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 54063 basesoc_cpu_dbus_dat_r[31]
.sym 54066 basesoc_cpu_dbus_dat_r[30]
.sym 54067 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 54068 basesoc_cpu_dbus_dat_r[28]
.sym 54070 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 54080 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54082 basesoc_cpu_dbus_dat_r[29]
.sym 54084 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 54085 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 54086 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 54087 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 54091 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 54093 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 54099 basesoc_cpu_dbus_dat_r[31]
.sym 54102 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54104 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54105 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54108 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54110 basesoc_cpu_dbus_dat_r[30]
.sym 54115 basesoc_cpu_dbus_dat_r[30]
.sym 54122 basesoc_cpu_dbus_dat_r[29]
.sym 54128 basesoc_cpu_dbus_dat_r[28]
.sym 54131 clk12_$glb_clk
.sym 54133 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 54134 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 54135 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 54136 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 54137 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 54138 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 54139 VexRiscv.execute_LightShifterPlugin_shiftReg[18]
.sym 54140 basesoc_cpu_dbus_dat_r[4]
.sym 54142 spram_wren0
.sym 54143 csrbank7_in_ctrl0_w[1]
.sym 54144 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 54145 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 54147 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 54148 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 54149 VexRiscv._zz_224__SB_LUT4_O_2_I2[0]
.sym 54150 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54152 VexRiscv._zz_120_[24]
.sym 54153 basesoc_cpu_dbus_dat_r[24]
.sym 54154 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 54156 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54157 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54158 VexRiscv._zz_120_[27]
.sym 54160 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54161 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 54162 basesoc_cpu_ibus_adr[4]
.sym 54163 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 54164 VexRiscv._zz_61_[16]
.sym 54165 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54166 basesoc_cpu_dbus_dat_r[26]
.sym 54167 array_muxed1[1]
.sym 54168 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[2]
.sym 54174 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[0]
.sym 54175 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[2]
.sym 54176 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[2]
.sym 54178 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54179 basesoc_cpu_dbus_dat_r[20]
.sym 54181 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54182 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54183 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54184 slave_sel_r[1]
.sym 54185 basesoc_cpu_dbus_dat_r[29]
.sym 54186 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 54187 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 54188 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54189 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 54190 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[0]
.sym 54191 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 54192 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[0]
.sym 54194 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 54196 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[1]
.sym 54197 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 54200 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 54202 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 54203 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_DFFSR_Q_R
.sym 54205 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54207 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 54208 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 54209 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 54210 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 54213 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 54214 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 54215 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 54216 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 54219 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[0]
.sym 54221 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[2]
.sym 54222 slave_sel_r[1]
.sym 54225 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54226 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[0]
.sym 54227 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 54228 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[1]
.sym 54231 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54232 basesoc_cpu_dbus_dat_r[20]
.sym 54238 basesoc_cpu_dbus_dat_r[29]
.sym 54240 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54244 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[2]
.sym 54245 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[0]
.sym 54246 slave_sel_r[1]
.sym 54249 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54250 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54251 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54254 clk12_$glb_clk
.sym 54255 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_DFFSR_Q_R
.sym 54256 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 54257 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 54258 VexRiscv.execute_LightShifterPlugin_shiftReg[20]
.sym 54259 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 54260 VexRiscv.iBusWishbone_DAT_MISO_regNext[5]
.sym 54261 VexRiscv.execute_LightShifterPlugin_shiftReg[22]
.sym 54262 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 54263 VexRiscv.iBusWishbone_DAT_MISO_regNext[4]
.sym 54264 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[0]
.sym 54266 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 54268 VexRiscv._zz_120_[18]
.sym 54270 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54272 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[2]
.sym 54274 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 54275 basesoc_cpu_dbus_dat_r[20]
.sym 54276 array_muxed0[3]
.sym 54277 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54278 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54279 basesoc_cpu_ibus_adr[3]
.sym 54280 array_muxed1[3]
.sym 54281 VexRiscv._zz_61_[26]
.sym 54282 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[1]
.sym 54283 VexRiscv._zz_120_[28]
.sym 54284 VexRiscv._zz_61_[28]
.sym 54285 array_muxed1[0]
.sym 54286 VexRiscv._zz_61_[27]
.sym 54287 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[2]
.sym 54288 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54289 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 54290 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 54291 VexRiscv.iBusWishbone_DAT_MISO_regNext[1]
.sym 54297 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 54298 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 54299 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 54302 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 54303 VexRiscv._zz_61__SB_LUT4_O_2_I0[1]
.sym 54305 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 54306 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54309 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 54310 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 54311 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54313 VexRiscv._zz_61__SB_LUT4_O_2_I0[0]
.sym 54314 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54315 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 54316 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 54317 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 54319 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 54321 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 54322 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54325 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 54326 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 54330 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 54331 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 54332 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 54333 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 54336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54337 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54339 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54342 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54343 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54344 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 54351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 54354 VexRiscv._zz_61__SB_LUT4_O_2_I0[1]
.sym 54355 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 54356 VexRiscv._zz_61__SB_LUT4_O_2_I0[0]
.sym 54357 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54360 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 54366 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 54367 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 54368 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54369 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 54372 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 54373 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 54374 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 54375 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 54376 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 54377 clk12_$glb_clk
.sym 54379 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 54380 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3]
.sym 54381 csrbank7_in_ctrl0_w[2]
.sym 54382 VexRiscv._zz_61__SB_LUT4_O_5_I0[0]
.sym 54383 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 54384 VexRiscv._zz_61_[23]
.sym 54385 VexRiscv._zz_61__SB_LUT4_O_8_I0[1]
.sym 54386 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[1]
.sym 54388 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54390 array_muxed1[4]
.sym 54391 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 54392 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54393 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 54394 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54395 addr_storage[28]
.sym 54396 basesoc_value_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.sym 54397 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[0]
.sym 54399 basesoc_cpu_ibus_adr[15]
.sym 54400 slave_sel_r[1]
.sym 54402 basesoc_cpu_dbus_dat_r[1]
.sym 54403 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 54404 VexRiscv._zz_120_[22]
.sym 54405 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54407 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 54408 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 54409 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 54410 array_muxed1[2]
.sym 54411 VexRiscv._zz_120_[29]
.sym 54412 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 54413 basesoc_load_storage[3]
.sym 54414 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 54422 VexRiscv._zz_120_[29]
.sym 54424 VexRiscv._zz_61_[24]
.sym 54426 VexRiscv.execute_LightShifterPlugin_shiftReg[29]
.sym 54428 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54430 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54431 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54432 VexRiscv._zz_61_[29]
.sym 54435 VexRiscv._zz_120_[24]
.sym 54438 basesoc_cpu_dbus_dat_r[28]
.sym 54439 basesoc_cpu_dbus_dat_r[0]
.sym 54440 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54443 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54446 VexRiscv.execute_LightShifterPlugin_shiftReg[24]
.sym 54448 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 54449 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 54450 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 54451 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 54456 basesoc_cpu_dbus_dat_r[0]
.sym 54459 VexRiscv.execute_LightShifterPlugin_shiftReg[24]
.sym 54460 VexRiscv._zz_120_[24]
.sym 54461 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54467 VexRiscv._zz_61_[24]
.sym 54471 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54472 VexRiscv._zz_120_[29]
.sym 54474 VexRiscv.execute_LightShifterPlugin_shiftReg[29]
.sym 54477 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54479 basesoc_cpu_dbus_dat_r[28]
.sym 54483 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 54484 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 54485 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 54486 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 54492 VexRiscv._zz_61_[29]
.sym 54495 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 54496 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54497 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54500 clk12_$glb_clk
.sym 54502 VexRiscv._zz_61_[26]
.sym 54503 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 54504 basesoc_value[3]
.sym 54505 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[2]
.sym 54506 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 54507 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 54508 VexRiscv._zz_61__SB_LUT4_O_5_I0[1]
.sym 54509 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 54512 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 54513 interface0_bank_bus_dat_r[1]
.sym 54514 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 54515 basesoc_cpu_ibus_adr[28]
.sym 54516 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 54517 interface4_bank_bus_dat_r[3]
.sym 54518 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1[0]
.sym 54519 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 54520 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 54521 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 54522 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 54523 csrbank7_in_ctrl0_re_SB_LUT4_I2_O
.sym 54524 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54525 csrbank7_in_ctrl0_w[2]
.sym 54526 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54527 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 54530 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 54531 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54533 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 54534 array_muxed1[5]
.sym 54536 array_muxed1[4]
.sym 54537 slave_sel_r[2]
.sym 54543 addr_storage[19]
.sym 54544 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54545 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 54546 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 54547 addr_storage[31]
.sym 54548 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54551 VexRiscv.execute_LightShifterPlugin_shiftReg[28]
.sym 54552 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 54553 VexRiscv._zz_120_[28]
.sym 54554 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 54556 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 54557 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 54558 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 54560 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 54561 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 54563 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54565 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54566 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 54567 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 54568 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 54569 addr_storage[28]
.sym 54571 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 54573 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 54574 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54577 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 54578 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 54579 addr_storage[28]
.sym 54582 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54583 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 54584 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 54585 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 54588 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54589 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54590 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 54591 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 54594 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 54595 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 54596 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54597 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54600 addr_storage[19]
.sym 54601 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 54603 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 54606 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 54607 addr_storage[31]
.sym 54608 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 54613 VexRiscv.execute_LightShifterPlugin_shiftReg[28]
.sym 54614 VexRiscv.execute_LightShifterPlugin_isActive
.sym 54615 VexRiscv._zz_120_[28]
.sym 54618 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 54619 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 54620 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 54621 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 54622 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 54623 clk12_$glb_clk
.sym 54625 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 54626 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 54627 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 54628 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 54629 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 54630 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 54631 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 54632 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 54634 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 54637 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 54638 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 54639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 54641 VexRiscv._zz_61_[25]
.sym 54642 VexRiscv._zz_120_[24]
.sym 54643 VexRiscv._zz_61_[28]
.sym 54644 VexRiscv._zz_61_[26]
.sym 54645 $PACKER_VCC_NET
.sym 54646 basesoc_cpu_ibus_adr[27]
.sym 54647 VexRiscv._zz_61_[24]
.sym 54649 memdat_2[4]
.sym 54650 basesoc_en_storage
.sym 54651 VexRiscv._zz_120_[27]
.sym 54652 array_muxed1[1]
.sym 54653 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 54654 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 54655 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[2]
.sym 54656 slave_sel_r[0]
.sym 54658 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 54659 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 54660 csrbank7_in_ctrl0_w[2]
.sym 54667 slave_sel_r[1]
.sym 54668 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 54669 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 54670 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 54671 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 54672 slave_sel_r[0]
.sym 54674 VexRiscv._zz_120_[22]
.sym 54675 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[2]
.sym 54676 interface2_bank_bus_dat_r[5]
.sym 54677 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 54678 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 54679 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54680 slave_sel_r[0]
.sym 54681 interface0_bank_bus_dat_r[5]
.sym 54683 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 54684 VexRiscv._zz_120_[25]
.sym 54685 basesoc_soccontroller_bus_errors[25]
.sym 54686 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54687 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 54688 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 54691 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[0]
.sym 54692 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 54693 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 54694 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 54696 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 54697 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 54699 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54700 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 54701 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 54702 VexRiscv._zz_120_[22]
.sym 54705 slave_sel_r[0]
.sym 54706 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 54707 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 54708 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 54711 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 54712 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 54713 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 54714 basesoc_soccontroller_bus_errors[25]
.sym 54717 interface2_bank_bus_dat_r[5]
.sym 54718 interface0_bank_bus_dat_r[5]
.sym 54719 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 54720 slave_sel_r[0]
.sym 54723 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54724 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 54725 VexRiscv._zz_120_[25]
.sym 54726 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 54730 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[2]
.sym 54731 slave_sel_r[1]
.sym 54732 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[0]
.sym 54736 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 54737 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 54738 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 54741 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 54742 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 54744 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 54746 clk12_$glb_clk
.sym 54747 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54748 VexRiscv.CsrPlugin_mepc[23]
.sym 54749 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 54750 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[0]
.sym 54751 VexRiscv.CsrPlugin_mepc[27]
.sym 54752 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
.sym 54753 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 54754 VexRiscv.CsrPlugin_mepc[18]
.sym 54755 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 54758 basesoc_value[18]
.sym 54761 VexRiscv._zz_120_[31]
.sym 54762 basesoc_cpu_dbus_dat_r[0]
.sym 54763 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 54764 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 54765 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 54767 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 54768 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 54769 VexRiscv.MmuPlugin_status_mxr
.sym 54770 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 54771 VexRiscv._zz_120_[18]
.sym 54772 array_muxed1[3]
.sym 54773 array_muxed1[0]
.sym 54775 VexRiscv._zz_120_[28]
.sym 54776 memdat_2[7]
.sym 54777 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 54778 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 54779 csrbank7_in_ctrl0_w[0]
.sym 54780 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 54781 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 54782 addr_storage[23]
.sym 54783 addr_storage[17]
.sym 54789 csrbank7_in_ctrl0_w[5]
.sym 54791 VexRiscv._zz_120_[28]
.sym 54792 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54794 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 54795 fifo_readable_SB_LUT4_I3_I1[2]
.sym 54796 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 54797 interface2_bank_bus_dat_r[7]
.sym 54798 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54800 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 54801 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 54803 fifo_readable_SB_LUT4_I3_I1[2]
.sym 54805 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 54806 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54807 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 54808 VexRiscv._zz_120_[24]
.sym 54809 csrbank2_out_w[7]
.sym 54810 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 54811 VexRiscv._zz_120_[27]
.sym 54812 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 54813 usb_inhandler_ctrl_re
.sym 54814 csrbank2_out_w[5]
.sym 54815 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 54816 slave_sel_r[0]
.sym 54817 csrbank2_in0_w[5]
.sym 54818 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 54819 interface0_bank_bus_dat_r[7]
.sym 54820 csrbank2_in0_w[7]
.sym 54822 csrbank2_in0_w[7]
.sym 54823 fifo_readable_SB_LUT4_I3_I1[2]
.sym 54824 csrbank2_out_w[7]
.sym 54825 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 54828 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 54829 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 54830 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 54831 slave_sel_r[0]
.sym 54834 csrbank2_out_w[5]
.sym 54835 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 54836 fifo_readable_SB_LUT4_I3_I1[2]
.sym 54837 csrbank2_in0_w[5]
.sym 54840 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54841 VexRiscv._zz_120_[27]
.sym 54842 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 54843 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54846 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 54847 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 54848 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54849 VexRiscv._zz_120_[24]
.sym 54852 interface2_bank_bus_dat_r[7]
.sym 54853 slave_sel_r[0]
.sym 54854 interface0_bank_bus_dat_r[7]
.sym 54855 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 54858 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 54859 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54860 VexRiscv._zz_120_[28]
.sym 54861 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 54864 usb_inhandler_ctrl_re
.sym 54865 csrbank7_in_ctrl0_w[5]
.sym 54866 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 54869 clk12_$glb_clk
.sym 54870 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 54872 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 54873 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 54874 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 54875 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 54876 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 54877 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 54878 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 54883 VexRiscv._zz_176_
.sym 54884 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 54885 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 54886 lxspi_clk0_SB_LUT4_I2_O[3]
.sym 54887 $PACKER_VCC_NET
.sym 54888 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 54889 slave_sel_r[1]
.sym 54890 VexRiscv._zz_176_
.sym 54892 csrbank1_bitbang0_w[1]
.sym 54893 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 54895 csrbank2_out_w[7]
.sym 54896 addr_storage[30]
.sym 54897 addr_storage[27]
.sym 54898 array_muxed1[2]
.sym 54899 csrbank7_in_ctrl0_w[6]
.sym 54901 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 54903 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 54904 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 54905 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 54906 csrbank7_setup_status_w[5]
.sym 54913 interface1_bank_bus_dat_r[0]
.sym 54914 csrbank7_in_ctrl0_re_SB_LUT4_I2_O
.sym 54918 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 54922 array_muxed1[1]
.sym 54923 array_muxed1[3]
.sym 54932 interface6_bank_bus_dat_r[0]
.sym 54933 array_muxed1[0]
.sym 54934 csrbank7_in_ctrl0_re
.sym 54935 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 54936 array_muxed1[5]
.sym 54939 array_muxed1[6]
.sym 54942 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 54943 array_muxed1[4]
.sym 54946 array_muxed1[5]
.sym 54953 array_muxed1[0]
.sym 54957 csrbank7_in_ctrl0_re
.sym 54960 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 54963 interface1_bank_bus_dat_r[0]
.sym 54964 interface6_bank_bus_dat_r[0]
.sym 54965 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 54966 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 54969 array_muxed1[4]
.sym 54975 array_muxed1[1]
.sym 54981 array_muxed1[6]
.sym 54990 array_muxed1[3]
.sym 54991 csrbank7_in_ctrl0_re_SB_LUT4_I2_O
.sym 54992 clk12_$glb_clk
.sym 54993 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 54994 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 54995 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 54996 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 54997 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 54998 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 54999 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 55001 usb_outhandler_responding_SB_LUT4_I0_I2[0]
.sym 55002 csrbank7_in_ctrl0_w[4]
.sym 55003 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 55004 csrbank7_setup_status_w[5]
.sym 55005 csrbank7_in_ctrl0_w[4]
.sym 55006 basesoc_cpu_dbus_adr[24]
.sym 55007 basesoc_cpu_ibus_adr[24]
.sym 55008 csrbank7_in_ctrl0_w[1]
.sym 55009 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 55010 fifo_do_read_SB_LUT4_I2_1_O
.sym 55011 array_muxed1[3]
.sym 55016 slave_sel_r[0]
.sym 55017 interface1_bank_bus_dat_r[0]
.sym 55018 basesoc_load_storage[17]
.sym 55019 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 55020 array_muxed0[12]
.sym 55021 array_muxed1[4]
.sym 55022 array_muxed1[5]
.sym 55023 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[1]
.sym 55024 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 55025 basesoc_value_SB_DFFSR_Q_13_D_SB_LUT4_O_I2[1]
.sym 55026 VexRiscv._zz_176_
.sym 55027 interface6_bank_bus_dat_r[3]
.sym 55028 csrbank7_setup_status_w[4]
.sym 55029 csrbank7_in_ctrl0_w[3]
.sym 55035 csrbank7_setup_status_w[4]
.sym 55036 csrbank7_out_ctrl0_re
.sym 55042 usb_outhandler_responding
.sym 55043 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 55044 basesoc_load_storage[17]
.sym 55046 csrbank7_in_ctrl0_re
.sym 55048 usb_outhandler_responding_SB_LUT4_I0_I1[1]
.sym 55049 basesoc_value_SB_DFFSR_Q_13_D_SB_LUT4_O_I2[1]
.sym 55051 csrbank7_out_status_w[5]
.sym 55052 basesoc_en_storage
.sym 55054 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 55055 basesoc_value_SB_DFFSR_Q_12_D_SB_LUT4_O_I2[1]
.sym 55058 usb_outhandler_responding_SB_LUT4_I0_I2[0]
.sym 55059 basesoc_load_storage[19]
.sym 55060 usb_outhandler_responding_SB_LUT4_I3_O[0]
.sym 55061 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 55062 basesoc_load_storage[18]
.sym 55063 basesoc_value_SB_DFFSR_Q_14_D_SB_LUT4_O_I2[1]
.sym 55064 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 55066 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 55068 usb_outhandler_responding_SB_LUT4_I3_O[0]
.sym 55070 csrbank7_out_status_w[5]
.sym 55071 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 55074 basesoc_value_SB_DFFSR_Q_13_D_SB_LUT4_O_I2[1]
.sym 55075 basesoc_load_storage[18]
.sym 55076 basesoc_en_storage
.sym 55082 csrbank7_in_ctrl0_re
.sym 55086 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 55087 csrbank7_setup_status_w[4]
.sym 55088 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 55089 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 55093 basesoc_en_storage
.sym 55094 basesoc_load_storage[17]
.sym 55095 basesoc_value_SB_DFFSR_Q_14_D_SB_LUT4_O_I2[1]
.sym 55098 csrbank7_out_ctrl0_re
.sym 55104 basesoc_value_SB_DFFSR_Q_12_D_SB_LUT4_O_I2[1]
.sym 55105 basesoc_en_storage
.sym 55107 basesoc_load_storage[19]
.sym 55110 usb_outhandler_responding_SB_LUT4_I0_I2[0]
.sym 55111 usb_outhandler_responding_SB_LUT4_I0_I1[1]
.sym 55112 usb_outhandler_responding
.sym 55113 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 55115 clk12_$glb_clk
.sym 55116 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 55117 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[0]
.sym 55118 csrbank7_out_ctrl0_w[5]
.sym 55119 csrbank7_out_ctrl0_w[6]
.sym 55120 csrbank7_out_ctrl0_w[3]
.sym 55121 csrbank7_out_ctrl0_w[0]
.sym 55122 csrbank7_out_ctrl0_w[1]
.sym 55123 csrbank7_out_ctrl0_w[2]
.sym 55124 csrbank7_out_ctrl0_w[4]
.sym 55125 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 55128 array_muxed1[6]
.sym 55129 csrbank7_out_status_w[5]
.sym 55130 basesoc_wishbone_ack
.sym 55131 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 55132 array_muxed0[4]
.sym 55133 usb_outhandler_responding_SB_LUT4_I0_I2_SB_LUT4_I2_O
.sym 55134 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 55135 usb_inhandler_ctrl_re
.sym 55136 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 55137 usb_outhandler_responding_SB_LUT4_I0_I2_SB_LUT4_I2_O
.sym 55138 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 55139 basesoc_value[17]
.sym 55140 interface1_bank_bus_dat_r[1]
.sym 55141 memdat_2[4]
.sym 55142 usb_inhandler_ctrl_re
.sym 55143 array_muxed0[11]
.sym 55144 csrbank7_out_ctrl0_w[1]
.sym 55145 array_muxed1[1]
.sym 55146 basesoc_value[17]
.sym 55147 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 55148 usb_csrstorage_storage_SB_DFFESR_Q_E
.sym 55149 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 55151 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 55152 csrbank7_out_ctrl0_w[5]
.sym 55158 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 55159 csrbank7_out_ctrl0_re
.sym 55163 interface6_bank_bus_dat_r[2]
.sym 55166 csrbank6_o0_w[2]
.sym 55168 touch_touch3_i_SB_LUT4_I1_O[2]
.sym 55169 csrbank6_oe0_w[0]
.sym 55170 touch_touch1_i_SB_LUT4_I3_O[2]
.sym 55171 csrbank7_in_ctrl0_w[6]
.sym 55172 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 55173 touch_touch4_o_SB_LUT4_I0_O[2]
.sym 55174 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 55176 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 55178 interface1_bank_bus_dat_r[2]
.sym 55180 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 55181 csrbank6_i_w[3]
.sym 55183 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55184 csrbank7_out_ctrl0_w[6]
.sym 55185 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 55187 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55188 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 55189 fifo_readable_SB_LUT4_I3_I1[2]
.sym 55191 csrbank7_in_ctrl0_w[6]
.sym 55192 csrbank7_out_ctrl0_w[6]
.sym 55193 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 55194 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 55198 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 55200 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 55203 touch_touch4_o_SB_LUT4_I0_O[2]
.sym 55205 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 55206 csrbank6_i_w[3]
.sym 55210 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 55211 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 55215 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 55216 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 55217 interface1_bank_bus_dat_r[2]
.sym 55218 interface6_bank_bus_dat_r[2]
.sym 55221 touch_touch3_i_SB_LUT4_I1_O[2]
.sym 55222 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 55223 csrbank6_o0_w[2]
.sym 55227 csrbank6_oe0_w[0]
.sym 55229 fifo_readable_SB_LUT4_I3_I1[2]
.sym 55230 touch_touch1_i_SB_LUT4_I3_O[2]
.sym 55235 csrbank7_out_ctrl0_re
.sym 55236 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 55238 clk12_$glb_clk
.sym 55239 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55241 usb_outhandler_syncfifobuffered_consume[1]
.sym 55242 usb_outhandler_syncfifobuffered_consume[2]
.sym 55243 usb_outhandler_syncfifobuffered_consume[3]
.sym 55244 usb_outhandler_syncfifobuffered_consume[4]
.sym 55245 usb_outhandler_syncfifobuffered_consume[5]
.sym 55246 usb_outhandler_syncfifobuffered_consume[6]
.sym 55247 usb_outhandler_syncfifobuffered_consume[0]
.sym 55252 array_muxed1[7]
.sym 55253 csrbank7_out_ctrl0_w[2]
.sym 55254 basesoc_load_storage[4]
.sym 55255 csrbank7_out_ctrl0_w[3]
.sym 55256 touch_touch3_i_SB_LUT4_I1_O[2]
.sym 55257 csrbank7_out_ctrl0_w[4]
.sym 55258 csrbank7_in_ctrl0_w[0]
.sym 55259 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[0]
.sym 55260 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 55261 usb_inhandler_dtbs[2]
.sym 55262 csrbank6_o0_w[2]
.sym 55263 usb_outhandler_responding
.sym 55264 interface1_bank_bus_dat_r[2]
.sym 55265 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 55266 array_muxed1[0]
.sym 55267 csrbank6_i_w[3]
.sym 55268 csrbank7_out_ctrl0_w[0]
.sym 55269 array_muxed1[3]
.sym 55270 array_muxed1[5]
.sym 55272 csrbank7_address0_w[4]
.sym 55273 addr_storage[23]
.sym 55274 csrbank7_out_ctrl0_w[4]
.sym 55275 addr_storage[17]
.sym 55281 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 55282 csrbank7_out_ctrl0_w[5]
.sym 55285 usb_address_reset_SB_LUT4_I3_O[0]
.sym 55291 usb_outhandler_ctrl_re
.sym 55292 array_muxed0[12]
.sym 55297 array_muxed1[4]
.sym 55303 array_muxed0[11]
.sym 55305 array_muxed1[1]
.sym 55308 usb_csrstorage_storage_SB_DFFESR_Q_E
.sym 55314 array_muxed1[4]
.sym 55327 csrbank7_out_ctrl0_w[5]
.sym 55328 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 55329 usb_outhandler_ctrl_re
.sym 55333 array_muxed0[12]
.sym 55335 array_muxed0[11]
.sym 55339 array_muxed1[1]
.sym 55360 usb_csrstorage_storage_SB_DFFESR_Q_E
.sym 55361 clk12_$glb_clk
.sym 55362 usb_address_reset_SB_LUT4_I3_O[0]
.sym 55363 usb_out_next_SB_LUT4_I2_O[0]
.sym 55364 csrbank7_address0_w[2]
.sym 55365 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[2]
.sym 55366 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[1]
.sym 55367 usb_out_next_SB_LUT4_I2_O[3]
.sym 55368 usb_out_next_SB_LUT4_I3_O[2]
.sym 55369 csrbank7_address0_w[5]
.sym 55370 csrbank7_address0_w[3]
.sym 55371 $PACKER_GND_NET
.sym 55372 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 55375 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 55376 usb_outhandler_syncfifobuffered_consume[6]
.sym 55378 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 55379 $PACKER_VCC_NET
.sym 55380 csrbank2_status_w[1]
.sym 55381 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 55382 csrbank1_bitbang0_w[3]
.sym 55383 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55384 csrbank1_bitbang0_w[1]
.sym 55385 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 55386 usb_outhandler_syncfifobuffered_consume[2]
.sym 55387 csrbank7_next_ev_w[3]
.sym 55388 addr_storage[27]
.sym 55389 usb_address_reset_SB_LUT4_I3_O[0]
.sym 55390 array_muxed1[0]
.sym 55391 array_muxed1[2]
.sym 55392 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 55393 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 55395 addr_storage[30]
.sym 55398 csrbank7_setup_status_w[5]
.sym 55404 usb_outhandler_stall_status[2]
.sym 55406 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 55408 csrbank7_address0_w[1]
.sym 55409 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 55410 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 55412 csrbank7_address0_w[4]
.sym 55413 interface5_bank_bus_dat_r[1]
.sym 55414 csrbank7_out_ctrl0_w[1]
.sym 55416 usb_outhandler_stall_status[0]
.sym 55417 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 55419 interface7_bank_bus_dat_r[1]
.sym 55422 csrbank7_out_ctrl0_w[5]
.sym 55423 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 55425 usb_out_next_SB_LUT4_I3_O[2]
.sym 55428 interface0_bank_bus_dat_r[1]
.sym 55429 usb_out_next_SB_LUT4_I3_O[3]
.sym 55430 csrbank7_in_ctrl0_w[1]
.sym 55431 storage_3[6]_SB_DFFE_Q_E
.sym 55432 csrbank7_address0_w[5]
.sym 55433 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 55434 csrbank7_out_ctrl0_w[4]
.sym 55443 csrbank7_out_ctrl0_w[1]
.sym 55444 csrbank7_address0_w[1]
.sym 55445 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 55446 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 55449 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 55450 csrbank7_out_ctrl0_w[4]
.sym 55451 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 55452 csrbank7_address0_w[4]
.sym 55458 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 55461 usb_outhandler_stall_status[2]
.sym 55462 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 55464 usb_outhandler_stall_status[0]
.sym 55467 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 55468 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 55469 csrbank7_address0_w[5]
.sym 55470 csrbank7_out_ctrl0_w[5]
.sym 55473 interface7_bank_bus_dat_r[1]
.sym 55474 interface0_bank_bus_dat_r[1]
.sym 55475 interface5_bank_bus_dat_r[1]
.sym 55479 usb_out_next_SB_LUT4_I3_O[2]
.sym 55480 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 55481 csrbank7_in_ctrl0_w[1]
.sym 55482 usb_out_next_SB_LUT4_I3_O[3]
.sym 55483 storage_3[6]_SB_DFFE_Q_E
.sym 55484 clk12_$glb_clk
.sym 55486 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 55487 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[0]
.sym 55488 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 55489 usb_out_next_SB_LUT4_I2_O[2]
.sym 55490 usb_setuphandler_ctrl_re
.sym 55491 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 55492 csrbank7_in_status_w[5]
.sym 55493 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 55498 csrbank1_bitbang0_w[2]
.sym 55499 interface5_bank_bus_dat_r[1]
.sym 55500 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 55501 usb_out_next
.sym 55502 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[0]
.sym 55503 usb_in_next
.sym 55505 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 55507 fifo_do_read_SB_LUT4_I2_1_O
.sym 55508 fifo_readable_SB_LUT4_I2_I3[2]
.sym 55509 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[1]
.sym 55510 csrbank7_setup_status_w[4]
.sym 55511 storage_3[8]_SB_LUT4_I1_6_O[2]
.sym 55513 array_muxed1[4]
.sym 55514 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 55515 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[1]
.sym 55516 usb_csrstorage_storage_SB_DFFESR_Q_E
.sym 55517 csrbank7_in_ctrl0_w[3]
.sym 55518 csrbank7_address0_w[5]
.sym 55519 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 55520 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 55521 basesoc_load_storage[17]
.sym 55530 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 55531 csrbank7_out_data_w[3]
.sym 55532 usb_inhandler_packet_pending_SB_LUT4_I1_O[2]
.sym 55533 csrbank7_setup_ctrl0_w[5]
.sym 55534 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 55536 csrbank7_setup_ctrl0_w[3]
.sym 55537 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 55538 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 55539 array_muxed1[3]
.sym 55540 csrbank7_out_data_w[5]
.sym 55541 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 55542 array_muxed1[5]
.sym 55543 usb_inhandler_packet_pending_SB_LUT4_I1_O[0]
.sym 55545 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 55547 usb_inhandler_packet_pending_SB_LUT4_I1_O[1]
.sym 55549 usb_address_reset_SB_LUT4_I3_O[0]
.sym 55551 array_muxed1[2]
.sym 55553 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55554 csrbank7_setup_ctrl0_re_SB_LUT4_I2_O
.sym 55557 csrbank7_in_status_w[5]
.sym 55558 csrbank7_setup_status_w[5]
.sym 55560 csrbank7_out_data_w[5]
.sym 55561 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55562 csrbank7_setup_status_w[5]
.sym 55563 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 55566 array_muxed1[3]
.sym 55572 csrbank7_out_data_w[3]
.sym 55573 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55574 csrbank7_setup_ctrl0_w[3]
.sym 55575 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 55580 array_muxed1[2]
.sym 55584 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 55585 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 55586 csrbank7_setup_ctrl0_w[5]
.sym 55587 csrbank7_in_status_w[5]
.sym 55590 usb_inhandler_packet_pending_SB_LUT4_I1_O[2]
.sym 55591 usb_inhandler_packet_pending_SB_LUT4_I1_O[0]
.sym 55593 usb_inhandler_packet_pending_SB_LUT4_I1_O[1]
.sym 55596 array_muxed1[5]
.sym 55602 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 55603 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 55605 usb_address_reset_SB_LUT4_I3_O[0]
.sym 55606 csrbank7_setup_ctrl0_re_SB_LUT4_I2_O
.sym 55607 clk12_$glb_clk
.sym 55608 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 55609 csrbank7_address0_w[6]
.sym 55610 usb_setuphandler_epno_SB_LUT4_I3_O[1]
.sym 55611 csrbank7_address0_w[0]
.sym 55612 csrbank7_setup_ctrl0_re_SB_LUT4_I2_O
.sym 55613 usb_inhandler_was_queued_SB_LUT4_I2_I3[2]
.sym 55614 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 55615 csrbank7_setup_ctrl0_re
.sym 55616 usb_ev_irq_SB_LUT4_O_I2[1]
.sym 55619 storage_3[8]_SB_LUT4_I1_5_O[0]
.sym 55622 $PACKER_VCC_NET
.sym 55623 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 55624 csrbank7_in_status_w[4]
.sym 55625 storage_3[8]_SB_LUT4_I1_7_O[0]
.sym 55626 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 55627 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 55628 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 55629 usb_in_next
.sym 55630 $PACKER_VCC_NET
.sym 55632 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 55633 array_muxed1[1]
.sym 55634 array_muxed1[0]
.sym 55636 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[0]
.sym 55637 memdat_2[4]
.sym 55638 basesoc_value[17]
.sym 55639 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 55642 csrbank7_setup_ctrl0_w[5]
.sym 55643 interface2_bank_bus_dat_r[0]
.sym 55644 usb_csrstorage_storage_SB_DFFESR_Q_E
.sym 55650 storage_3[6]_SB_LUT4_I1_3_O[1]
.sym 55651 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 55652 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55653 usb_setuphandler_setuphandlerinner_consume[0]
.sym 55654 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 55655 storage_3[6]_SB_LUT4_I1_3_O[0]
.sym 55656 storage_3[6][4]
.sym 55658 usb_setuphandler_epno_SB_LUT4_I3_O[2]
.sym 55659 usb_setuphandler_epno_SB_LUT4_I3_O[0]
.sym 55660 array_muxed1[0]
.sym 55661 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55662 usb_setuphandler_epno_SB_LUT4_I3_O[3]
.sym 55663 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55664 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 55665 storage_3[8]_SB_LUT4_I1_7_O[1]
.sym 55666 csrbank7_in_status_w[4]
.sym 55667 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 55668 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 55669 storage_3[8]_SB_LUT4_I1_7_O[2]
.sym 55670 csrbank7_setup_status_w[4]
.sym 55671 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 55672 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 55673 storage_3[8]_SB_LUT4_I1_7_O[0]
.sym 55674 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 55675 usb_setuphandler_epno_SB_LUT4_I3_O[1]
.sym 55676 csrbank7_address0_w[0]
.sym 55677 csrbank7_setup_ctrl0_w[0]
.sym 55678 storage_3[7][4]
.sym 55679 csrbank7_setup_status_w[5]
.sym 55680 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 55681 csrbank7_in_data0_w[0]
.sym 55683 storage_3[6][4]
.sym 55684 usb_setuphandler_setuphandlerinner_consume[0]
.sym 55686 storage_3[7][4]
.sym 55689 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 55690 csrbank7_setup_ctrl0_w[0]
.sym 55691 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 55692 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 55695 usb_setuphandler_epno_SB_LUT4_I3_O[1]
.sym 55696 usb_setuphandler_epno_SB_LUT4_I3_O[2]
.sym 55697 usb_setuphandler_epno_SB_LUT4_I3_O[0]
.sym 55698 usb_setuphandler_epno_SB_LUT4_I3_O[3]
.sym 55701 storage_3[8]_SB_LUT4_I1_7_O[0]
.sym 55702 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55703 storage_3[8]_SB_LUT4_I1_7_O[2]
.sym 55704 storage_3[8]_SB_LUT4_I1_7_O[1]
.sym 55707 csrbank7_in_data0_w[0]
.sym 55708 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 55709 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55710 csrbank7_address0_w[0]
.sym 55713 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 55714 csrbank7_setup_status_w[4]
.sym 55715 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 55716 csrbank7_in_status_w[4]
.sym 55719 storage_3[6]_SB_LUT4_I1_3_O[1]
.sym 55720 storage_3[6]_SB_LUT4_I1_3_O[0]
.sym 55721 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 55722 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 55725 array_muxed1[0]
.sym 55726 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55727 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 55728 csrbank7_setup_status_w[5]
.sym 55729 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 55730 clk12_$glb_clk
.sym 55732 csrbank7_setup_ctrl0_w[1]
.sym 55733 csrbank7_setup_ctrl0_w[4]
.sym 55734 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 55735 csrbank7_setup_ctrl0_w[0]
.sym 55736 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[0]
.sym 55737 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 55738 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 55739 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 55744 csrbank7_setup_status_w[0]
.sym 55746 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 55747 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 55749 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 55750 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 55751 storage_3[6]_SB_LUT4_I1_3_O[0]
.sym 55753 storage_3[8]_SB_LUT4_I1_7_O[1]
.sym 55754 usb_address_reset_SB_LUT4_I3_O[0]
.sym 55755 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 55758 array_muxed1[5]
.sym 55759 addr_storage[17]
.sym 55760 addr_storage[23]
.sym 55761 array_muxed1[3]
.sym 55763 storage_3[8]_SB_LUT4_I1_O[2]
.sym 55764 storage_3[8]_SB_LUT4_I1_O[0]
.sym 55765 storage_3[8]_SB_LUT4_I1_4_O[2]
.sym 55766 array_muxed1[0]
.sym 55767 csrbank7_in_data0_re_SB_LUT4_I2_O
.sym 55773 storage_3[8]_SB_LUT4_I1_5_O[1]
.sym 55774 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[2]
.sym 55775 storage_3[8]_SB_LUT4_I1_1_O[2]
.sym 55776 storage_3[8]_SB_LUT4_I1_1_O[0]
.sym 55777 storage_3[8]_SB_LUT4_I1_3_O[1]
.sym 55778 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[1]
.sym 55779 storage_3[8]_SB_LUT4_I1_O[2]
.sym 55781 storage_3[8]_SB_LUT4_I1_6_O[2]
.sym 55782 storage_3[8]_SB_LUT4_I1_3_O[2]
.sym 55784 storage_3[8]_SB_LUT4_I1_6_O[1]
.sym 55785 storage_3[8]_SB_LUT4_I1_2_O[1]
.sym 55786 storage_3[8]_SB_LUT4_I1_1_O[1]
.sym 55787 storage_3[8]_SB_LUT4_I1_3_O[0]
.sym 55788 storage_3[8]_SB_LUT4_I1_2_O[0]
.sym 55789 storage_3[8]_SB_LUT4_I1_4_O[2]
.sym 55790 storage_3[8]_SB_LUT4_I1_O[0]
.sym 55791 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 55793 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[0]
.sym 55795 storage_3[8]_SB_LUT4_I1_6_O[0]
.sym 55797 storage_3[8]_SB_LUT4_I1_5_O[2]
.sym 55798 storage_3[8]_SB_LUT4_I1_2_O[2]
.sym 55799 storage_3[8]_SB_LUT4_I1_4_O[1]
.sym 55800 storage_3[8]_SB_LUT4_I1_O[1]
.sym 55802 storage_3[8]_SB_LUT4_I1_5_O[0]
.sym 55803 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55804 storage_3[8]_SB_LUT4_I1_4_O[0]
.sym 55806 storage_3[8]_SB_LUT4_I1_O[2]
.sym 55807 storage_3[8]_SB_LUT4_I1_O[0]
.sym 55808 storage_3[8]_SB_LUT4_I1_O[1]
.sym 55809 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55812 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55813 storage_3[8]_SB_LUT4_I1_5_O[1]
.sym 55814 storage_3[8]_SB_LUT4_I1_5_O[2]
.sym 55815 storage_3[8]_SB_LUT4_I1_5_O[0]
.sym 55818 storage_3[8]_SB_LUT4_I1_2_O[2]
.sym 55819 storage_3[8]_SB_LUT4_I1_2_O[1]
.sym 55820 storage_3[8]_SB_LUT4_I1_2_O[0]
.sym 55821 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55824 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55825 storage_3[8]_SB_LUT4_I1_4_O[0]
.sym 55826 storage_3[8]_SB_LUT4_I1_4_O[1]
.sym 55827 storage_3[8]_SB_LUT4_I1_4_O[2]
.sym 55830 storage_3[8]_SB_LUT4_I1_6_O[1]
.sym 55831 storage_3[8]_SB_LUT4_I1_6_O[2]
.sym 55832 storage_3[8]_SB_LUT4_I1_6_O[0]
.sym 55833 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55836 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55837 storage_3[8]_SB_LUT4_I1_3_O[2]
.sym 55838 storage_3[8]_SB_LUT4_I1_3_O[0]
.sym 55839 storage_3[8]_SB_LUT4_I1_3_O[1]
.sym 55842 storage_3[8]_SB_LUT4_I1_1_O[2]
.sym 55843 storage_3[8]_SB_LUT4_I1_1_O[0]
.sym 55844 storage_3[8]_SB_LUT4_I1_1_O[1]
.sym 55845 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55848 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[2]
.sym 55850 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[1]
.sym 55851 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[0]
.sym 55852 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 55853 clk12_$glb_clk
.sym 55855 csrbank7_in_data0_re
.sym 55856 csrbank7_next_ev_w[3]
.sym 55857 csrbank7_setup_ev_enable0_w[0]
.sym 55858 usb_inhandler_data_re
.sym 55859 usb_setuphandler_reset_old_trigger_SB_LUT4_I2_I3[2]
.sym 55860 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[1]
.sym 55861 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 55862 csrbank7_setup_ev_enable0_w[1]
.sym 55867 csrbank7_in_data0_w[7]
.sym 55870 storage_3[8]_SB_LUT4_I1_6_O[1]
.sym 55871 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 55872 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 55873 csrbank7_out_data_w[7]
.sym 55874 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 55875 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 55876 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 55877 storage_3[8]_SB_LUT4_I1_5_O[1]
.sym 55878 $PACKER_VCC_NET
.sym 55879 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 55880 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 55881 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55882 array_muxed1[0]
.sym 55883 usb_setuphandler_reset_old_trigger
.sym 55884 addr_storage[27]
.sym 55885 storage_3[8]_SB_LUT4_I1_4_O[1]
.sym 55886 addr_storage[30]
.sym 55887 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 55889 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 55890 csrbank7_next_ev_w[3]
.sym 55896 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 55897 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 55898 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 55899 csrbank7_setup_data_w[3]
.sym 55901 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 55902 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 55903 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55905 usb_setuphandler_reset_pending_SB_LUT4_I3_O[2]
.sym 55907 csrbank7_in_data0_w[3]
.sym 55908 usb_setuphandler_setuphandlerinner_consume[0]
.sym 55909 storage_3[6]_SB_LUT4_I1_2_O[0]
.sym 55910 storage_3[6]_SB_LUT4_I1_2_O[1]
.sym 55911 storage_3[6][5]
.sym 55913 csrbank7_next_ev_w[3]
.sym 55914 usb_setuphandler_reset_pending_SB_LUT4_I3_O[3]
.sym 55915 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 55916 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 55920 csrbank7_in_ctrl0_w[4]
.sym 55921 storage_3[7][5]
.sym 55923 storage_3[7]_SB_DFFE_Q_E
.sym 55924 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55926 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 55927 csrbank7_setup_data_w[4]
.sym 55929 usb_setuphandler_reset_pending_SB_LUT4_I3_O[3]
.sym 55930 csrbank7_setup_data_w[3]
.sym 55931 usb_setuphandler_reset_pending_SB_LUT4_I3_O[2]
.sym 55932 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 55937 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 55941 csrbank7_in_data0_w[3]
.sym 55942 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 55943 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 55944 csrbank7_next_ev_w[3]
.sym 55947 usb_setuphandler_setuphandlerinner_consume[0]
.sym 55948 storage_3[6][5]
.sym 55950 storage_3[7][5]
.sym 55954 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 55956 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 55959 csrbank7_in_ctrl0_w[4]
.sym 55960 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 55961 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 55962 csrbank7_setup_data_w[4]
.sym 55967 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 55971 storage_3[6]_SB_LUT4_I1_2_O[1]
.sym 55972 storage_3[6]_SB_LUT4_I1_2_O[0]
.sym 55973 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 55974 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 55975 storage_3[7]_SB_DFFE_Q_E
.sym 55976 clk12_$glb_clk
.sym 55978 csrbank7_in_data0_w[2]
.sym 55979 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55980 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 55981 csrbank7_in_data0_w[1]
.sym 55982 storage_3[8]_SB_LUT4_I1_4_O[2]
.sym 55983 csrbank7_in_data0_re_SB_LUT4_I2_O
.sym 55984 storage_3[8]_SB_LUT4_I1_6_O[2]
.sym 55985 csrbank7_in_data0_w[4]
.sym 55990 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[0]
.sym 55991 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 55992 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 55993 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 55994 array_muxed1[3]
.sym 55995 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 55997 storage_3[6]_SB_LUT4_I1_2_O[0]
.sym 55998 csrbank1_bitbang0_w[0]
.sym 55999 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 56001 storage_3[8]_SB_LUT4_I1_3_O[1]
.sym 56002 array_muxed1[5]
.sym 56007 storage_3[8]_SB_LUT4_I1_6_O[2]
.sym 56008 basesoc_load_storage[17]
.sym 56010 storage_3[8]_SB_LUT4_I1_6_O[0]
.sym 56011 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 56013 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 56022 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 56023 csrbank7_setup_data_w[5]
.sym 56024 array_muxed1[7]
.sym 56027 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 56028 array_muxed1[5]
.sym 56030 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 56031 array_muxed1[3]
.sym 56032 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 56035 array_muxed1[6]
.sym 56037 csrbank7_in_data0_re_SB_LUT4_I2_O
.sym 56038 array_muxed1[0]
.sym 56039 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 56045 csrbank7_in_data0_w[5]
.sym 56052 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 56053 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 56054 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 56064 array_muxed1[5]
.sym 56070 array_muxed1[3]
.sym 56079 array_muxed1[7]
.sym 56084 array_muxed1[0]
.sym 56088 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 56089 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 56090 csrbank7_setup_data_w[5]
.sym 56091 csrbank7_in_data0_w[5]
.sym 56095 array_muxed1[6]
.sym 56098 csrbank7_in_data0_re_SB_LUT4_I2_O
.sym 56099 clk12_$glb_clk
.sym 56100 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 56103 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[2]
.sym 56104 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[3]
.sym 56105 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_E
.sym 56106 storage_3[9][7]
.sym 56107 storage_3[9][3]
.sym 56108 storage_3[9][1]
.sym 56113 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 56115 $PACKER_VCC_NET
.sym 56116 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 56117 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 56118 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 56120 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 56121 storage_3[8][1]
.sym 56122 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 56124 usb_iobuf_usb_n_t_o
.sym 56128 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 56129 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 56130 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 56131 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 56135 interface2_bank_bus_dat_r[0]
.sym 56136 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 56144 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 56148 usb_setuphandler_setuphandlerinner_level0[2]
.sym 56153 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_E
.sym 56155 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[1]
.sym 56156 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 56157 usb_setuphandler_setuphandlerinner_level0[1]
.sym 56159 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 56160 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[2]
.sym 56161 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[3]
.sym 56162 usb_setuphandler_setuphandlerinner_level0[0]
.sym 56165 $PACKER_VCC_NET
.sym 56169 usb_setuphandler_setuphandlerinner_level0[3]
.sym 56170 usb_setuphandler_setuphandlerinner_level0[0]
.sym 56171 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 56174 $nextpnr_ICESTORM_LC_14$O
.sym 56176 usb_setuphandler_setuphandlerinner_level0[0]
.sym 56180 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 56182 usb_setuphandler_setuphandlerinner_level0[1]
.sym 56183 $PACKER_VCC_NET
.sym 56184 usb_setuphandler_setuphandlerinner_level0[0]
.sym 56186 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 56188 $PACKER_VCC_NET
.sym 56189 usb_setuphandler_setuphandlerinner_level0[2]
.sym 56190 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 56193 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[3]
.sym 56194 usb_setuphandler_setuphandlerinner_level0[3]
.sym 56195 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 56196 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 56202 usb_setuphandler_setuphandlerinner_level0[0]
.sym 56206 usb_setuphandler_setuphandlerinner_level0[0]
.sym 56208 usb_setuphandler_setuphandlerinner_level0[1]
.sym 56211 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[2]
.sym 56212 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 56213 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 56217 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 56219 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 56220 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[1]
.sym 56221 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_E
.sym 56222 clk12_$glb_clk
.sym 56223 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 56227 storage_3[3][2]
.sym 56229 storage_3[3][3]
.sym 56230 storage_3[3][7]
.sym 56231 storage_3[3][1]
.sym 56236 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 56237 storage_3[8]_SB_LUT4_I1_O[1]
.sym 56239 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_E
.sym 56240 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 56241 basesoc_value_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
.sym 56242 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 56243 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[2]
.sym 56244 usb_setuphandler_setuphandlerinner_consume[0]
.sym 56250 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 56251 $PACKER_VCC_NET
.sym 56252 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 56254 array_muxed1[3]
.sym 56255 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 56256 storage_3[8]_SB_LUT4_I1_O[0]
.sym 56258 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 56267 storage_3[2]_SB_DFFE_Q_E
.sym 56272 storage_3[2][1]
.sym 56274 storage_3[2][7]
.sym 56279 storage_3[6]_SB_LUT4_I1_6_O[1]
.sym 56280 storage_3[6]_SB_LUT4_I1_O[1]
.sym 56282 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 56284 usb_setuphandler_setuphandlerinner_consume[0]
.sym 56287 storage_3[3][7]
.sym 56288 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 56290 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 56291 storage_3[6]_SB_LUT4_I1_O[0]
.sym 56292 storage_3[6]_SB_LUT4_I1_6_O[0]
.sym 56294 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 56296 storage_3[3][1]
.sym 56298 storage_3[6]_SB_LUT4_I1_O[1]
.sym 56299 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 56300 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 56301 storage_3[6]_SB_LUT4_I1_O[0]
.sym 56304 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 56310 storage_3[2][7]
.sym 56312 storage_3[3][7]
.sym 56313 usb_setuphandler_setuphandlerinner_consume[0]
.sym 56316 usb_setuphandler_setuphandlerinner_consume[0]
.sym 56318 storage_3[2][1]
.sym 56319 storage_3[3][1]
.sym 56322 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 56323 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 56324 storage_3[6]_SB_LUT4_I1_6_O[0]
.sym 56325 storage_3[6]_SB_LUT4_I1_6_O[1]
.sym 56341 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 56344 storage_3[2]_SB_DFFE_Q_E
.sym 56345 clk12_$glb_clk
.sym 56349 storage_3[6]_SB_LUT4_I1_4_O[0]
.sym 56350 storage_3[2][6]
.sym 56351 storage_3[2][2]
.sym 56352 storage_3[2][3]
.sym 56354 storage_3[6]_SB_LUT4_I1_5_O[0]
.sym 56359 csrbank3_ctrl0_w[3]
.sym 56360 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 56361 interface3_bank_bus_dat_r[5]
.sym 56363 storage_3[2]_SB_DFFE_Q_E
.sym 56364 csrbank4_ctrl0_w[1]
.sym 56367 storage_3[7]_SB_DFFE_Q_E
.sym 56370 storage_3[5]_SB_DFFE_Q_E
.sym 56396 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 56397 storage_3[6]_SB_LUT4_I1_5_O[1]
.sym 56398 storage_3[6]_SB_LUT4_I1_4_O[1]
.sym 56401 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 56404 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 56406 storage_3[6]_SB_LUT4_I1_4_O[0]
.sym 56410 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 56411 storage_3[6]_SB_LUT4_I1_5_O[0]
.sym 56412 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 56415 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 56421 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 56422 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 56427 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 56428 storage_3[6]_SB_LUT4_I1_4_O[0]
.sym 56429 storage_3[6]_SB_LUT4_I1_4_O[1]
.sym 56430 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 56440 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 56442 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 56451 storage_3[6]_SB_LUT4_I1_5_O[0]
.sym 56452 storage_3[6]_SB_LUT4_I1_5_O[1]
.sym 56453 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 56454 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 56467 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 56468 clk12_$glb_clk
.sym 56469 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 56478 usb_usb_core_o_addr[0]
.sym 56480 usb_iobuf_usb_p_t_o
.sym 56481 usb_iobuf_usb_n_t_oe
.sym 56482 usb_iobuf_usb_p_t_i0
.sym 56485 usb_iobuf_usb_n_t_i0
.sym 56486 usb_usb_core_o_addr[1]
.sym 56487 array_muxed1[7]
.sym 56489 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 56496 array_muxed1[3]
.sym 56506 usb_iobuf_usb_n_t_i0
.sym 56510 usb_iobuf_usb_p_t_i0
.sym 56512 usb_iobuf_usb_n_t_oe
.sym 56513 usb_iobuf_usb_p_t_o
.sym 56514 clk48$SB_IO_IN
.sym 56515 usb_iobuf_usb_n_t_o
.sym 56517 usb_iobuf_usb_n_t_oe
.sym 56518 usb_iobuf_usb_p_t_o
.sym 56520 usb_iobuf_usb_n_t_oe
.sym 56521 $PACKER_VCC_NET
.sym 56526 $PACKER_VCC_NET
.sym 56529 clk48$SB_IO_IN
.sym 56531 usb_iobuf_usb_p_t_o
.sym 56533 usb_iobuf_usb_n_t_o
.sym 56537 usb_iobuf_usb_n_t_oe
.sym 56538 usb_iobuf_usb_n_t_oe
.sym 56569 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 56570 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 56571 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 56572 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 56573 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 56574 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 56575 array_muxed1[4]
.sym 56576 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56588 array_muxed1[2]
.sym 56593 array_muxed1[1]
.sym 56598 array_muxed1[1]
.sym 56611 VexRiscv._zz_163_[8]
.sym 56612 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 56613 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56614 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 56616 basesoc_cpu_dbus_dat_r[13]
.sym 56617 VexRiscv._zz_163_[3]
.sym 56618 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 56619 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56620 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 56621 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56622 basesoc_cpu_dbus_dat_r[9]
.sym 56626 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56628 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56630 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56632 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 56634 VexRiscv._zz_98__SB_LUT4_O_7_I3[2]
.sym 56635 basesoc_cpu_dbus_dat_r[25]
.sym 56636 basesoc_cpu_dbus_dat_r[29]
.sym 56637 VexRiscv._zz_98__SB_LUT4_O_4_I3[2]
.sym 56639 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 56640 VexRiscv._zz_163_[11]
.sym 56642 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56644 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56645 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56646 basesoc_cpu_dbus_dat_r[29]
.sym 56647 basesoc_cpu_dbus_dat_r[13]
.sym 56650 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 56651 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56652 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56656 VexRiscv._zz_163_[3]
.sym 56657 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 56658 VexRiscv._zz_163_[11]
.sym 56659 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 56662 basesoc_cpu_dbus_dat_r[25]
.sym 56663 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56664 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56665 basesoc_cpu_dbus_dat_r[9]
.sym 56668 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 56669 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 56670 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56671 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 56674 VexRiscv._zz_98__SB_LUT4_O_4_I3[2]
.sym 56676 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 56677 VexRiscv._zz_163_[11]
.sym 56681 VexRiscv._zz_98__SB_LUT4_O_7_I3[2]
.sym 56682 VexRiscv._zz_163_[8]
.sym 56683 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 56686 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56687 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56688 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56690 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 56691 clk12_$glb_clk
.sym 56697 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_I3_O[0]
.sym 56698 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[2]
.sym 56699 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 56700 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 56701 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[2]
.sym 56702 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 56703 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56704 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 56707 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 56709 array_muxed0[2]
.sym 56710 array_muxed1[4]
.sym 56712 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56713 array_muxed0[1]
.sym 56714 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 56715 VexRiscv._zz_98__SB_LUT4_O_4_I3[2]
.sym 56716 grant_SB_LUT4_I3_O[1]
.sym 56717 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 56718 memdat_2[25]
.sym 56727 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56729 basesoc_cpu_dbus_dat_r[25]
.sym 56734 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 56736 basesoc_cpu_dbus_dat_r[17]
.sym 56737 basesoc_cpu_dbus_dat_r[25]
.sym 56738 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 56739 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 56741 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 56744 basesoc_cpu_dbus_dat_r[9]
.sym 56745 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56748 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56749 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 56752 basesoc_cpu_dbus_dat_r[8]
.sym 56754 VexRiscv._zz_98__SB_LUT4_O_7_I3[2]
.sym 56756 VexRiscv._zz_120_[1]
.sym 56758 basesoc_cpu_dbus_dat_r[5]
.sym 56760 VexRiscv._zz_224__SB_LUT4_O_25_I2[0]
.sym 56762 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56763 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 56774 basesoc_cpu_dbus_dat_r[8]
.sym 56775 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56777 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 56778 basesoc_cpu_dbus_dat_r[27]
.sym 56779 basesoc_cpu_dbus_dat_r[26]
.sym 56780 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56781 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56783 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56784 basesoc_cpu_dbus_dat_r[14]
.sym 56785 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[2]
.sym 56787 basesoc_cpu_dbus_dat_r[12]
.sym 56788 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56789 basesoc_cpu_dbus_dat_r[11]
.sym 56790 basesoc_cpu_dbus_dat_r[30]
.sym 56791 basesoc_cpu_dbus_dat_r[24]
.sym 56792 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 56793 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 56794 basesoc_cpu_dbus_dat_r[10]
.sym 56797 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56798 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56801 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56802 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56807 basesoc_cpu_dbus_dat_r[27]
.sym 56808 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56809 basesoc_cpu_dbus_dat_r[11]
.sym 56810 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56813 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56815 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 56816 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 56819 basesoc_cpu_dbus_dat_r[12]
.sym 56820 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 56821 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[2]
.sym 56822 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56825 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56826 basesoc_cpu_dbus_dat_r[8]
.sym 56827 basesoc_cpu_dbus_dat_r[24]
.sym 56828 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56832 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56833 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 56834 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56837 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56838 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56839 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56843 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56844 basesoc_cpu_dbus_dat_r[14]
.sym 56845 basesoc_cpu_dbus_dat_r[30]
.sym 56846 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56849 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56850 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56851 basesoc_cpu_dbus_dat_r[26]
.sym 56852 basesoc_cpu_dbus_dat_r[10]
.sym 56856 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[2]
.sym 56857 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_I2[2]
.sym 56858 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 56859 array_muxed1[12]
.sym 56860 VexRiscv._zz_98__SB_LUT4_O_3_I3[2]
.sym 56861 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 56862 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[2]
.sym 56863 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 56866 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 56867 array_muxed1[0]
.sym 56868 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_I3[2]
.sym 56869 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 56870 basesoc_cpu_dbus_dat_r[19]
.sym 56871 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 56872 basesoc_cpu_dbus_dat_r[14]
.sym 56874 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[1]
.sym 56875 basesoc_cpu_dbus_dat_r[26]
.sym 56876 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 56877 spram_dataout0[13]
.sym 56878 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 56879 array_muxed0[8]
.sym 56880 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 56881 array_muxed1[2]
.sym 56882 basesoc_cpu_dbus_dat_r[9]
.sym 56883 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 56884 VexRiscv._zz_163_[4]
.sym 56885 array_muxed1[1]
.sym 56886 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 56888 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 56889 VexRiscv._zz_163_[8]
.sym 56890 VexRiscv._zz_163_[2]
.sym 56891 basesoc_cpu_dbus_dat_r[4]
.sym 56897 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 56898 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_I3[2]
.sym 56900 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56901 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 56902 VexRiscv._zz_163_[0]
.sym 56903 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 56905 basesoc_cpu_dbus_dat_r[31]
.sym 56906 basesoc_cpu_dbus_dat_r[15]
.sym 56907 basesoc_cpu_dbus_dat_r[28]
.sym 56908 basesoc_cpu_dbus_dat_r[12]
.sym 56909 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_I2[3]
.sym 56910 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 56911 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56912 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56913 VexRiscv._zz_163_[8]
.sym 56914 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_I2[2]
.sym 56915 basesoc_cpu_dbus_dat_r[4]
.sym 56916 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 56919 basesoc_cpu_dbus_dat_r[7]
.sym 56920 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 56921 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56922 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56923 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56928 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 56930 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 56931 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56932 basesoc_cpu_dbus_dat_r[12]
.sym 56933 basesoc_cpu_dbus_dat_r[28]
.sym 56936 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56937 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 56938 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 56943 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 56944 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 56945 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 56949 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 56950 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_I3[2]
.sym 56951 basesoc_cpu_dbus_dat_r[4]
.sym 56954 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 56955 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 56956 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 56960 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_I2[2]
.sym 56961 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 56962 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_I2[3]
.sym 56963 basesoc_cpu_dbus_dat_r[7]
.sym 56967 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56968 basesoc_cpu_dbus_dat_r[15]
.sym 56969 basesoc_cpu_dbus_dat_r[31]
.sym 56972 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 56973 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 56974 VexRiscv._zz_163_[0]
.sym 56975 VexRiscv._zz_163_[8]
.sym 56979 VexRiscv._zz_224_[0]
.sym 56980 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[2]
.sym 56981 VexRiscv._zz_224_[4]
.sym 56982 VexRiscv._zz_224_[1]
.sym 56983 VexRiscv._zz_224_[5]
.sym 56984 VexRiscv._zz_224_[6]
.sym 56985 VexRiscv._zz_120_[11]
.sym 56986 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 56987 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 56990 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 56991 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 56992 basesoc_cpu_dbus_dat_r[15]
.sym 56993 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56994 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 56995 spram_wren2
.sym 56996 basesoc_cpu_dbus_dat_r[12]
.sym 56997 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_I3[2]
.sym 56998 grant_SB_LUT4_I3_O[0]
.sym 56999 VexRiscv._zz_120_[14]
.sym 57000 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 57001 VexRiscv._zz_224__SB_LUT4_O_20_I2[0]
.sym 57002 grant_SB_LUT4_I3_O[1]
.sym 57003 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 57004 VexRiscv._zz_163_[12]
.sym 57005 VexRiscv._zz_224__SB_LUT4_O_23_I2[0]
.sym 57007 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57008 VexRiscv._zz_120_[11]
.sym 57010 array_muxed0[6]
.sym 57011 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 57012 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 57013 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 57014 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 57020 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 57021 VexRiscv._zz_163_[1]
.sym 57024 VexRiscv._zz_34_[1]
.sym 57025 VexRiscv._zz_34_[0]
.sym 57026 VexRiscv._zz_120_[5]
.sym 57029 VexRiscv._zz_163_[0]
.sym 57031 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 57034 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 57039 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 57041 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 57042 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57043 VexRiscv._zz_163_[5]
.sym 57050 VexRiscv._zz_163_[2]
.sym 57051 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 57054 VexRiscv._zz_163_[1]
.sym 57059 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 57060 VexRiscv._zz_120_[5]
.sym 57061 VexRiscv._zz_163_[5]
.sym 57062 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57065 VexRiscv._zz_163_[0]
.sym 57071 VexRiscv._zz_34_[0]
.sym 57074 VexRiscv._zz_34_[1]
.sym 57078 VexRiscv._zz_163_[5]
.sym 57079 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57080 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 57085 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 57086 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 57092 VexRiscv._zz_163_[2]
.sym 57095 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 57096 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 57097 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 57098 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 57099 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 57100 clk12_$glb_clk
.sym 57102 VexRiscv._zz_224__SB_LUT4_O_16_I2[0]
.sym 57103 VexRiscv._zz_224_[3]
.sym 57104 VexRiscv._zz_224_[10]
.sym 57105 VexRiscv._zz_224_[8]
.sym 57106 VexRiscv._zz_224_[13]
.sym 57107 VexRiscv._zz_224_[7]
.sym 57108 VexRiscv._zz_224_[14]
.sym 57109 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 57112 array_muxed1[5]
.sym 57113 array_muxed1[1]
.sym 57114 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 57115 VexRiscv._zz_163_[1]
.sym 57116 VexRiscv._zz_224_[2]
.sym 57117 basesoc_cpu_dbus_dat_r[29]
.sym 57118 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 57119 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57120 basesoc_cpu_dbus_dat_r[21]
.sym 57121 basesoc_cpu_dbus_dat_r[31]
.sym 57122 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[1]
.sym 57123 VexRiscv._zz_120_[15]
.sym 57124 basesoc_cpu_dbus_dat_r[10]
.sym 57125 VexRiscv._zz_163_[0]
.sym 57126 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 57127 VexRiscv._zz_120_[23]
.sym 57128 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57129 VexRiscv._zz_120__SB_LUT4_O_1_I2[0]
.sym 57130 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 57132 VexRiscv._zz_120_[19]
.sym 57133 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 57134 VexRiscv._zz_120_[11]
.sym 57135 VexRiscv._zz_34_[1]
.sym 57136 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 57137 VexRiscv._zz_120_[10]
.sym 57143 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 57144 VexRiscv._zz_120_[10]
.sym 57145 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 57148 VexRiscv._zz_120_[8]
.sym 57149 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57150 VexRiscv._zz_163_[8]
.sym 57153 VexRiscv._zz_163_[10]
.sym 57154 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57155 VexRiscv._zz_120_[4]
.sym 57159 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57160 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57161 VexRiscv._zz_120_[14]
.sym 57162 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 57165 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 57167 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57172 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[2]
.sym 57173 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57176 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[2]
.sym 57178 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57179 VexRiscv._zz_163_[10]
.sym 57182 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57183 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 57185 VexRiscv._zz_120_[14]
.sym 57188 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57189 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57190 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57191 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57195 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 57196 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 57200 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 57201 VexRiscv._zz_163_[8]
.sym 57202 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57206 VexRiscv._zz_163_[10]
.sym 57207 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57208 VexRiscv._zz_120_[10]
.sym 57209 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[2]
.sym 57212 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57213 VexRiscv._zz_163_[8]
.sym 57214 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 57215 VexRiscv._zz_120_[8]
.sym 57218 VexRiscv._zz_120_[4]
.sym 57219 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 57220 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 57225 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 57226 VexRiscv._zz_120_[19]
.sym 57227 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[2]
.sym 57228 VexRiscv._zz_224_[17]
.sym 57229 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 57230 VexRiscv._zz_224_[9]
.sym 57231 VexRiscv._zz_224_[11]
.sym 57232 VexRiscv._zz_224_[16]
.sym 57236 basesoc_value[3]
.sym 57237 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 57238 VexRiscv._zz_163_[10]
.sym 57239 basesoc_cpu_dbus_dat_r[8]
.sym 57240 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 57241 VexRiscv._zz_163_[14]
.sym 57242 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 57243 array_muxed0[5]
.sym 57244 VexRiscv._zz_120_[20]
.sym 57245 VexRiscv._zz_163_[15]
.sym 57246 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 57248 basesoc_cpu_dbus_dat_r[15]
.sym 57249 VexRiscv._zz_105_[21]
.sym 57250 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 57251 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 57252 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57253 VexRiscv._zz_162_[23]
.sym 57254 basesoc_cpu_dbus_dat_r[5]
.sym 57255 basesoc_cpu_dbus_dat_r[20]
.sym 57256 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 57257 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 57258 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57259 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 57260 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 57268 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 57269 VexRiscv._zz_120_[7]
.sym 57274 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57275 basesoc_cpu_dbus_dat_r[19]
.sym 57276 VexRiscv._zz_120_[9]
.sym 57279 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57280 VexRiscv._zz_163_[7]
.sym 57281 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57285 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 57286 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 57287 VexRiscv._zz_163_[9]
.sym 57288 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57292 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 57293 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57294 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 57295 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 57296 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57299 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 57300 VexRiscv._zz_120_[7]
.sym 57301 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57302 VexRiscv._zz_163_[7]
.sym 57305 VexRiscv._zz_163_[7]
.sym 57306 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57307 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 57311 basesoc_cpu_dbus_dat_r[19]
.sym 57317 VexRiscv._zz_163_[9]
.sym 57318 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57319 VexRiscv._zz_120_[9]
.sym 57320 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 57323 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57324 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 57330 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 57331 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 57335 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 57337 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 57338 VexRiscv._zz_163_[9]
.sym 57341 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57342 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57343 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57344 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57346 clk12_$glb_clk
.sym 57348 VexRiscv._zz_120_[23]
.sym 57349 VexRiscv._zz_120_[21]
.sym 57350 VexRiscv.iBusWishbone_DAT_MISO_regNext[23]
.sym 57351 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[2]
.sym 57352 VexRiscv._zz_120_[26]
.sym 57353 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 57354 VexRiscv._zz_224__SB_LUT4_O_19_I2[0]
.sym 57355 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 57360 VexRiscv._zz_36__SB_LUT4_O_I3[1]
.sym 57362 VexRiscv._zz_120_[12]
.sym 57363 VexRiscv._zz_120_[7]
.sym 57364 VexRiscv._zz_120_[12]
.sym 57365 VexRiscv._zz_163_[5]
.sym 57366 VexRiscv._zz_221_[21]
.sym 57368 VexRiscv._zz_163_[7]
.sym 57369 VexRiscv._zz_163_[3]
.sym 57370 VexRiscv._zz_224__SB_LUT4_O_17_I2[0]
.sym 57371 basesoc_cpu_dbus_dat_r[19]
.sym 57372 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 57373 basesoc_cpu_dbus_dat_r[9]
.sym 57374 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57375 basesoc_cpu_dbus_dat_r[4]
.sym 57376 VexRiscv._zz_120_[16]
.sym 57377 array_muxed1[1]
.sym 57379 VexRiscv._zz_120_[13]
.sym 57380 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 57381 slave_sel_r[1]
.sym 57382 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57383 VexRiscv._zz_120_[21]
.sym 57390 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 57391 VexRiscv._zz_163_[13]
.sym 57392 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 57394 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57396 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57398 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 57399 VexRiscv._zz_120__SB_LUT4_O_1_I2[0]
.sym 57400 VexRiscv._zz_120__SB_LUT4_O_1_I2[3]
.sym 57402 VexRiscv._zz_98__SB_LUT4_O_2_I3[2]
.sym 57405 VexRiscv._zz_120_[15]
.sym 57408 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 57411 VexRiscv._zz_163_[5]
.sym 57412 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57414 VexRiscv._zz_120_[16]
.sym 57415 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 57416 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57418 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57419 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 57420 VexRiscv._zz_120_[3]
.sym 57422 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57423 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57424 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57425 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57431 VexRiscv._zz_163_[5]
.sym 57434 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 57435 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57436 VexRiscv._zz_120__SB_LUT4_O_1_I2[3]
.sym 57437 VexRiscv._zz_120__SB_LUT4_O_1_I2[0]
.sym 57440 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57442 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 57443 VexRiscv._zz_120_[15]
.sym 57447 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 57449 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57452 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 57454 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 57455 VexRiscv._zz_120_[3]
.sym 57458 VexRiscv._zz_163_[13]
.sym 57460 VexRiscv._zz_98__SB_LUT4_O_2_I3[2]
.sym 57461 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 57464 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 57466 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57467 VexRiscv._zz_120_[16]
.sym 57468 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 57469 clk12_$glb_clk
.sym 57471 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 57472 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 57473 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O[2]
.sym 57474 VexRiscv._zz_224_[24]
.sym 57475 VexRiscv._zz_120_[31]
.sym 57476 VexRiscv._zz_120_[30]
.sym 57477 VexRiscv._zz_120_[29]
.sym 57478 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57480 VexRiscv.MmuPlugin_satp_ppn[13]
.sym 57481 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 57484 basesoc_cpu_dbus_dat_r[30]
.sym 57485 VexRiscv._zz_61_[28]
.sym 57486 VexRiscv._zz_120_[28]
.sym 57487 VexRiscv._zz_221_[28]
.sym 57488 VexRiscv._zz_61_[27]
.sym 57489 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 57490 VexRiscv._zz_120_[23]
.sym 57491 VexRiscv._zz_221_[30]
.sym 57492 VexRiscv._zz_120_[21]
.sym 57493 VexRiscv._zz_61_[26]
.sym 57494 VexRiscv._zz_224_[30]
.sym 57495 VexRiscv._zz_163_[25]
.sym 57496 VexRiscv._zz_120_[11]
.sym 57497 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 57498 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57499 VexRiscv._zz_163_[23]
.sym 57500 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57501 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[1]
.sym 57502 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 57503 VexRiscv._zz_32_[0]
.sym 57504 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 57505 VexRiscv._zz_163_[20]
.sym 57506 VexRiscv._zz_32_[1]
.sym 57512 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57513 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[3]
.sym 57514 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57515 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57516 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 57517 VexRiscv._zz_120_[31]
.sym 57518 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[3]
.sym 57519 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[3]
.sym 57520 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[0]
.sym 57521 VexRiscv._zz_163_[13]
.sym 57522 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57523 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 57524 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57525 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[1]
.sym 57526 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 57527 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[1]
.sym 57528 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57530 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[2]
.sym 57531 VexRiscv._zz_163_[5]
.sym 57532 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[1]
.sym 57533 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57534 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57535 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 57536 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[0]
.sym 57537 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 57538 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 57539 VexRiscv._zz_120_[13]
.sym 57540 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 57541 slave_sel_r[1]
.sym 57542 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[2]
.sym 57543 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57545 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 57546 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 57547 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 57548 VexRiscv._zz_120_[31]
.sym 57551 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[0]
.sym 57552 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[3]
.sym 57553 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[2]
.sym 57554 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[1]
.sym 57557 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57558 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57559 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57560 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57563 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 57564 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57566 VexRiscv._zz_120_[13]
.sym 57569 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57570 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57571 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57572 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57575 VexRiscv._zz_163_[5]
.sym 57576 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 57577 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 57578 VexRiscv._zz_163_[13]
.sym 57581 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[1]
.sym 57582 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 57583 slave_sel_r[1]
.sym 57584 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[3]
.sym 57587 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[0]
.sym 57588 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[1]
.sym 57589 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[3]
.sym 57590 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[2]
.sym 57594 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[0]
.sym 57595 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 57596 VexRiscv._zz_121__SB_LUT4_I3_O[1]
.sym 57597 VexRiscv._zz_224__SB_LUT4_O_13_I2[0]
.sym 57598 VexRiscv._zz_224__SB_LUT4_O_15_I2[0]
.sym 57599 VexRiscv.iBusWishbone_DAT_MISO_regNext[14]
.sym 57600 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57601 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 57604 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 57606 VexRiscv._zz_61_[20]
.sym 57607 VexRiscv._zz_120_[29]
.sym 57608 VexRiscv._zz_98__SB_LUT4_O_2_I3[2]
.sym 57609 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 57610 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 57611 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 57612 VexRiscv._zz_40_
.sym 57613 basesoc_cpu_dbus_dat_r[12]
.sym 57614 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 57615 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[3]
.sym 57616 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 57617 VexRiscv._zz_163_[13]
.sym 57618 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 57619 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57620 VexRiscv._zz_120_[23]
.sym 57621 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 57622 VexRiscv._zz_120_[31]
.sym 57623 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 57624 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57625 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 57626 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 57627 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 57628 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 57629 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 57637 VexRiscv._zz_120_[20]
.sym 57638 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 57640 VexRiscv._zz_32_[0]
.sym 57641 VexRiscv._zz_120_[17]
.sym 57642 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 57645 basesoc_cpu_dbus_dat_r[13]
.sym 57646 VexRiscv._zz_163_[17]
.sym 57647 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 57651 basesoc_cpu_dbus_dat_r[10]
.sym 57657 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 57658 VexRiscv._zz_120_[24]
.sym 57659 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 57660 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57665 VexRiscv._zz_163_[20]
.sym 57666 VexRiscv._zz_32_[1]
.sym 57668 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 57669 VexRiscv._zz_163_[20]
.sym 57670 VexRiscv._zz_32_[1]
.sym 57671 VexRiscv._zz_32_[0]
.sym 57674 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 57675 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57680 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57681 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 57682 VexRiscv._zz_120_[17]
.sym 57688 basesoc_cpu_dbus_dat_r[13]
.sym 57692 VexRiscv._zz_163_[17]
.sym 57693 VexRiscv._zz_32_[0]
.sym 57694 VexRiscv._zz_32_[1]
.sym 57695 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 57698 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 57699 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57700 VexRiscv._zz_120_[24]
.sym 57706 basesoc_cpu_dbus_dat_r[10]
.sym 57710 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 57711 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57713 VexRiscv._zz_120_[20]
.sym 57715 clk12_$glb_clk
.sym 57717 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 57718 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57719 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57720 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 57721 VexRiscv._zz_224__SB_LUT4_O_10_I2[0]
.sym 57722 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57723 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57724 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 57729 VexRiscv._zz_120_[17]
.sym 57730 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 57732 basesoc_cpu_ibus_adr[14]
.sym 57733 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 57734 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 57735 VexRiscv._zz_224__SB_LUT4_O_7_I2[0]
.sym 57736 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 57737 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 57738 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 57740 VexRiscv._zz_61_[29]
.sym 57742 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 57743 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 57744 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 57745 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57746 basesoc_cpu_dbus_dat_r[5]
.sym 57747 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 57748 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 57749 slave_sel_r[3]
.sym 57750 VexRiscv._zz_61_[17]
.sym 57751 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 57752 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 57761 VexRiscv._zz_120_[28]
.sym 57763 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 57764 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 57765 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57766 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 57767 VexRiscv._zz_163_[25]
.sym 57769 VexRiscv._zz_120_[25]
.sym 57770 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 57771 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 57772 VexRiscv._zz_61_[30]
.sym 57773 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 57774 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 57775 VexRiscv._zz_32_[0]
.sym 57776 VexRiscv._zz_32_[1]
.sym 57779 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 57780 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57782 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 57783 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57784 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 57785 VexRiscv._zz_163_[28]
.sym 57786 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 57788 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57789 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57791 VexRiscv._zz_163_[28]
.sym 57792 VexRiscv._zz_32_[0]
.sym 57793 VexRiscv._zz_32_[1]
.sym 57794 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 57797 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 57798 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 57799 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 57800 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 57804 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 57805 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 57806 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 57809 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57810 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 57811 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 57812 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 57818 VexRiscv._zz_61_[30]
.sym 57821 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 57822 VexRiscv._zz_163_[25]
.sym 57823 VexRiscv._zz_32_[0]
.sym 57824 VexRiscv._zz_32_[1]
.sym 57827 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57828 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 57829 VexRiscv._zz_120_[25]
.sym 57833 VexRiscv._zz_120_[28]
.sym 57834 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 57836 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 57838 clk12_$glb_clk
.sym 57840 VexRiscv._zz_224__SB_LUT4_O_5_I2[0]
.sym 57841 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 57842 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 57843 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 57844 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 57845 VexRiscv._zz_224__SB_LUT4_O_2_I2[0]
.sym 57846 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57847 VexRiscv.execute_LightShifterPlugin_shiftReg[17]
.sym 57851 array_muxed1[2]
.sym 57852 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57853 VexRiscv._zz_163_[17]
.sym 57854 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 57855 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 57856 basesoc_cpu_ibus_adr[8]
.sym 57857 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57859 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 57860 basesoc_cpu_ibus_adr[7]
.sym 57861 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57862 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 57863 VexRiscv._zz_120_[27]
.sym 57864 VexRiscv.iBusWishbone_DAT_MISO_regNext[6]
.sym 57865 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 57867 basesoc_cpu_dbus_dat_r[4]
.sym 57868 slave_sel_r[1]
.sym 57869 usb_inhandler_dtbs[12]
.sym 57870 array_muxed1[1]
.sym 57871 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 57872 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 57873 VexRiscv._zz_120_[16]
.sym 57874 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 57875 VexRiscv._zz_120_[21]
.sym 57882 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57884 VexRiscv._zz_120_[16]
.sym 57885 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 57886 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 57887 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 57888 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 57890 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 57892 basesoc_cpu_dbus_dat_r[24]
.sym 57894 VexRiscv._zz_120_[31]
.sym 57895 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57896 VexRiscv.execute_LightShifterPlugin_shiftReg[16]
.sym 57898 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 57902 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 57903 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57904 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 57905 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_I2_I3[2]
.sym 57906 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 57907 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 57908 VexRiscv._zz_61_[16]
.sym 57910 basesoc_cpu_dbus_dat_r[26]
.sym 57912 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 57914 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 57915 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 57916 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 57917 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 57920 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57922 VexRiscv._zz_120_[16]
.sym 57923 VexRiscv.execute_LightShifterPlugin_shiftReg[16]
.sym 57926 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 57927 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 57928 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 57929 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57933 basesoc_cpu_dbus_dat_r[24]
.sym 57938 basesoc_cpu_dbus_dat_r[26]
.sym 57944 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 57945 VexRiscv._zz_120_[31]
.sym 57946 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_I2_I3[2]
.sym 57950 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 57951 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 57952 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 57953 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 57957 VexRiscv._zz_61_[16]
.sym 57961 clk12_$glb_clk
.sym 57963 VexRiscv._zz_61_[19]
.sym 57964 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57965 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 57966 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[0]
.sym 57967 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 57968 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 57969 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 57970 VexRiscv._zz_61_[18]
.sym 57975 VexRiscv._zz_120_[28]
.sym 57977 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57978 basesoc_cpu_ibus_adr[12]
.sym 57980 VexRiscv.execute_LightShifterPlugin_isActive
.sym 57981 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 57983 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 57984 array_muxed1[3]
.sym 57986 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 57987 VexRiscv._zz_32_[1]
.sym 57988 VexRiscv._zz_32_[0]
.sym 57989 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 57990 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 57991 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 57992 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 57993 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 57994 slave_sel_r[1]
.sym 57995 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 57996 VexRiscv._zz_120_[11]
.sym 57997 VexRiscv._zz_61_[23]
.sym 58004 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 58006 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 58007 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 58008 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 58009 VexRiscv._zz_120_[18]
.sym 58010 VexRiscv.execute_LightShifterPlugin_shiftReg[18]
.sym 58011 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 58013 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[0]
.sym 58017 basesoc_cpu_dbus_dat_r[19]
.sym 58019 basesoc_cpu_dbus_dat_r[7]
.sym 58021 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 58022 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58023 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[2]
.sym 58024 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58025 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 58028 slave_sel_r[1]
.sym 58029 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 58030 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58032 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 58033 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 58035 VexRiscv._zz_61_[18]
.sym 58038 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 58039 basesoc_cpu_dbus_dat_r[19]
.sym 58046 basesoc_cpu_dbus_dat_r[7]
.sym 58049 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 58050 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58051 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 58052 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 58055 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 58056 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 58057 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 58058 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 58061 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 58063 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58064 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 58067 VexRiscv._zz_120_[18]
.sym 58068 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58070 VexRiscv.execute_LightShifterPlugin_shiftReg[18]
.sym 58073 VexRiscv._zz_61_[18]
.sym 58079 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[2]
.sym 58080 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[0]
.sym 58081 slave_sel_r[1]
.sym 58084 clk12_$glb_clk
.sym 58086 VexRiscv._zz_61_[21]
.sym 58087 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[3]
.sym 58088 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 58089 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]
.sym 58090 VexRiscv._zz_61__SB_LUT4_O_8_I0[0]
.sym 58091 addr_storage[28]
.sym 58092 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 58093 VexRiscv._zz_61__SB_LUT4_O_7_I0[0]
.sym 58095 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[0]
.sym 58097 csrbank7_in_ctrl0_w[2]
.sym 58098 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 58099 basesoc_cpu_dbus_dat_r[24]
.sym 58102 VexRiscv.iBusWishbone_DAT_MISO_regNext[7]
.sym 58103 VexRiscv._zz_61_[18]
.sym 58104 basesoc_en_storage
.sym 58105 basesoc_cpu_dbus_dat_r[19]
.sym 58106 VexRiscv._zz_120_[22]
.sym 58107 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 58109 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 58110 addr_storage[21]
.sym 58112 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58113 VexRiscv._zz_61__SB_LUT4_O_8_I0[2]
.sym 58114 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 58115 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 58116 addr_storage[18]
.sym 58117 VexRiscv._zz_120_[23]
.sym 58118 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 58119 csrbank7_in_ctrl0_w[2]
.sym 58120 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 58121 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 58130 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 58131 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 58132 VexRiscv._zz_120_[20]
.sym 58134 basesoc_cpu_dbus_dat_r[4]
.sym 58139 basesoc_cpu_dbus_dat_r[1]
.sym 58142 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58144 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58145 VexRiscv.execute_LightShifterPlugin_shiftReg[20]
.sym 58146 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 58149 VexRiscv._zz_61_[22]
.sym 58153 basesoc_cpu_dbus_dat_r[6]
.sym 58154 VexRiscv._zz_61_[20]
.sym 58157 basesoc_cpu_dbus_dat_r[5]
.sym 58163 basesoc_cpu_dbus_dat_r[6]
.sym 58166 basesoc_cpu_dbus_dat_r[1]
.sym 58174 VexRiscv._zz_61_[20]
.sym 58178 VexRiscv._zz_120_[20]
.sym 58179 VexRiscv.execute_LightShifterPlugin_shiftReg[20]
.sym 58180 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58187 basesoc_cpu_dbus_dat_r[5]
.sym 58193 VexRiscv._zz_61_[22]
.sym 58196 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58197 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 58198 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 58199 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 58204 basesoc_cpu_dbus_dat_r[4]
.sym 58207 clk12_$glb_clk
.sym 58209 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 58210 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 58211 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 58212 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 58213 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 58214 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 58215 VexRiscv._zz_61_[22]
.sym 58216 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 58220 basesoc_value[3]
.sym 58221 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 58223 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 58227 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 58228 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 58229 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 58230 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[3]
.sym 58232 array_muxed1[4]
.sym 58233 VexRiscv._zz_120_[19]
.sym 58234 slave_sel_r[0]
.sym 58235 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 58236 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 58237 slave_sel_r[3]
.sym 58238 VexRiscv._zz_61_[26]
.sym 58239 addr_storage_SB_DFFESR_Q_31_E
.sym 58240 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58241 VexRiscv._zz_61__SB_LUT4_O_5_I0[2]
.sym 58243 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 58244 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58250 basesoc_cpu_dbus_dat_r[26]
.sym 58251 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 58252 csrbank7_in_ctrl0_re_SB_LUT4_I2_O
.sym 58254 VexRiscv._zz_61__SB_LUT4_O_8_I0[0]
.sym 58255 VexRiscv.execute_LightShifterPlugin_shiftReg[22]
.sym 58256 VexRiscv._zz_61__SB_LUT4_O_8_I0[1]
.sym 58258 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]
.sym 58260 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58261 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 58262 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58263 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 58264 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58266 VexRiscv._zz_120_[22]
.sym 58267 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3]
.sym 58268 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 58270 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 58272 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 58273 VexRiscv._zz_61__SB_LUT4_O_8_I0[2]
.sym 58274 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 58275 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 58278 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 58280 array_muxed1[2]
.sym 58281 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 58283 basesoc_cpu_dbus_dat_r[26]
.sym 58286 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 58289 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58290 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 58292 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 58298 array_muxed1[2]
.sym 58301 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3]
.sym 58302 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 58303 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 58304 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 58307 VexRiscv._zz_120_[22]
.sym 58308 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58310 VexRiscv.execute_LightShifterPlugin_shiftReg[22]
.sym 58313 VexRiscv._zz_61__SB_LUT4_O_8_I0[2]
.sym 58314 VexRiscv._zz_61__SB_LUT4_O_8_I0[0]
.sym 58315 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58316 VexRiscv._zz_61__SB_LUT4_O_8_I0[1]
.sym 58319 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 58320 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 58321 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 58322 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58325 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]
.sym 58326 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 58327 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58328 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 58329 csrbank7_in_ctrl0_re_SB_LUT4_I2_O
.sym 58330 clk12_$glb_clk
.sym 58331 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 58332 VexRiscv._zz_61_[24]
.sym 58333 VexRiscv.execute_LightShifterPlugin_shiftReg[19]
.sym 58334 VexRiscv.execute_LightShifterPlugin_shiftReg[28]
.sym 58335 VexRiscv._zz_61__SB_LUT4_O_7_I0[1]
.sym 58336 VexRiscv.execute_LightShifterPlugin_shiftReg[23]
.sym 58337 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 58338 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 58339 VexRiscv.execute_LightShifterPlugin_shiftReg[27]
.sym 58340 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[8]
.sym 58343 array_muxed1[0]
.sym 58344 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]
.sym 58345 VexRiscv._zz_61_[22]
.sym 58346 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 58347 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 58348 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58349 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 58350 csrbank7_in_ctrl0_w[2]
.sym 58351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 58352 slave_sel_r[0]
.sym 58354 basesoc_cpu_dbus_dat_r[26]
.sym 58355 VexRiscv._zz_150_
.sym 58356 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 58357 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 58358 array_muxed1[1]
.sym 58359 addr_storage[11]
.sym 58360 memdat_2[5]
.sym 58361 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 58362 usb_inhandler_dtbs[12]
.sym 58363 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 58364 slave_sel_r[1]
.sym 58365 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 58366 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 58367 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 58373 basesoc_value_SB_DFFSR_Q_28_D_SB_LUT4_O_I2[1]
.sym 58374 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58375 slave_sel_r[1]
.sym 58376 VexRiscv._zz_61__SB_LUT4_O_5_I0[0]
.sym 58377 slave_sel_r[2]
.sym 58378 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 58379 VexRiscv._zz_61__SB_LUT4_O_5_I0[1]
.sym 58381 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 58382 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 58383 lxspi_bus_dat_r[4]
.sym 58384 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 58385 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 58386 VexRiscv.execute_LightShifterPlugin_shiftReg[27]
.sym 58387 basesoc_load_storage[3]
.sym 58388 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 58389 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 58390 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 58393 memdat_2[4]
.sym 58394 basesoc_en_storage
.sym 58395 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 58396 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 58397 slave_sel_r[3]
.sym 58399 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 58400 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58401 VexRiscv._zz_61__SB_LUT4_O_5_I0[2]
.sym 58402 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 58403 VexRiscv._zz_120_[27]
.sym 58404 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58406 VexRiscv._zz_61__SB_LUT4_O_5_I0[1]
.sym 58407 VexRiscv._zz_61__SB_LUT4_O_5_I0[0]
.sym 58408 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58409 VexRiscv._zz_61__SB_LUT4_O_5_I0[2]
.sym 58412 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58414 VexRiscv._zz_120_[27]
.sym 58415 VexRiscv.execute_LightShifterPlugin_shiftReg[27]
.sym 58419 basesoc_en_storage
.sym 58420 basesoc_value_SB_DFFSR_Q_28_D_SB_LUT4_O_I2[1]
.sym 58421 basesoc_load_storage[3]
.sym 58425 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 58426 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 58427 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 58430 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 58431 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 58432 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 58433 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 58436 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 58437 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 58439 slave_sel_r[1]
.sym 58442 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 58443 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 58444 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 58445 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 58448 lxspi_bus_dat_r[4]
.sym 58449 slave_sel_r[2]
.sym 58450 slave_sel_r[3]
.sym 58451 memdat_2[4]
.sym 58453 clk12_$glb_clk
.sym 58454 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 58456 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 58457 interface2_bank_bus_dat_r[4]
.sym 58459 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[1]
.sym 58460 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 58461 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 58462 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 58463 basesoc_value_SB_DFFSR_Q_28_D_SB_LUT4_O_I2[1]
.sym 58465 csrbank7_next_ev_w[3]
.sym 58467 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 58468 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 58469 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 58471 lxspi_bus_dat_r[4]
.sym 58472 VexRiscv.execute_LightShifterPlugin_isActive
.sym 58473 slave_sel_r[2]
.sym 58475 csrbank7_in_ctrl0_w[0]
.sym 58476 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 58477 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 58479 array_muxed0[1]
.sym 58480 VexRiscv.CsrPlugin_mepc[18]
.sym 58481 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 58482 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 58483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 58484 csrbank2_in0_w[4]
.sym 58485 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 58486 usb_inhandler_dtbs[13]
.sym 58487 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 58488 slave_sel_r[3]
.sym 58489 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 58490 memdat_2[0]
.sym 58496 addr_storage[27]
.sym 58497 lxspi_bus_dat_r[6]
.sym 58499 lxspi_bus_dat_r[7]
.sym 58500 VexRiscv._zz_120_[18]
.sym 58501 addr_storage[30]
.sym 58503 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 58505 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1[0]
.sym 58506 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 58507 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 58508 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 58509 slave_sel_r[3]
.sym 58511 slave_sel_r[2]
.sym 58515 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 58518 addr_storage[20]
.sym 58519 addr_storage[17]
.sym 58520 memdat_2[7]
.sym 58521 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 58522 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 58523 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 58524 memdat_2[6]
.sym 58525 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58526 addr_storage[23]
.sym 58529 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 58530 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 58532 addr_storage[30]
.sym 58535 memdat_2[7]
.sym 58536 slave_sel_r[2]
.sym 58537 lxspi_bus_dat_r[7]
.sym 58538 slave_sel_r[3]
.sym 58542 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 58543 addr_storage[20]
.sym 58544 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 58547 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 58549 addr_storage[23]
.sym 58550 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1[0]
.sym 58553 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 58554 addr_storage[17]
.sym 58556 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 58559 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 58560 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 58561 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 58562 VexRiscv._zz_120_[18]
.sym 58566 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 58567 addr_storage[27]
.sym 58568 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 58571 memdat_2[6]
.sym 58572 slave_sel_r[2]
.sym 58573 lxspi_bus_dat_r[6]
.sym 58574 slave_sel_r[3]
.sym 58575 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 58576 clk12_$glb_clk
.sym 58579 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 58580 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 58581 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 58582 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 58583 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 58584 usb_outhandler_syncfifobuffered_level0[6]
.sym 58585 usb_outhandler_syncfifobuffered_level0[5]
.sym 58588 array_muxed1[5]
.sym 58589 array_muxed1[1]
.sym 58591 lxspi_bus_dat_r[6]
.sym 58592 csrbank7_in_ctrl0_w[6]
.sym 58593 usb_out_next_SB_DFFSR_Q_R
.sym 58594 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 58595 lxspi_bus_dat_r[7]
.sym 58596 basesoc_cpu_ibus_adr[29]
.sym 58597 addr_storage[30]
.sym 58598 basesoc_cpu_ibus_adr[18]
.sym 58599 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 58600 addr_storage[27]
.sym 58601 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1[0]
.sym 58602 interface2_bank_bus_dat_r[4]
.sym 58603 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 58604 addr_storage[20]
.sym 58605 VexRiscv._zz_120_[23]
.sym 58606 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 58607 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 58608 fifo_wrport_we
.sym 58609 VexRiscv._zz_61__SB_LUT4_O_8_I0[2]
.sym 58610 VexRiscv.CsrPlugin_mepc[23]
.sym 58611 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 58612 addr_storage[18]
.sym 58613 addr_storage[21]
.sym 58619 VexRiscv._zz_176_
.sym 58620 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 58621 lxspi_bus_dat_r[1]
.sym 58622 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 58623 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
.sym 58624 slave_sel_r[2]
.sym 58625 VexRiscv.CsrPlugin_mepc[18]
.sym 58626 lxspi_bus_dat_r[0]
.sym 58630 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 58632 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 58634 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 58635 VexRiscv.CsrPlugin_mepc[23]
.sym 58636 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 58637 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[0]
.sym 58638 VexRiscv.CsrPlugin_mepc[27]
.sym 58642 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 58647 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 58648 slave_sel_r[3]
.sym 58649 memdat_2[1]
.sym 58650 memdat_2[0]
.sym 58652 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[0]
.sym 58653 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 58655 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 58659 VexRiscv._zz_176_
.sym 58660 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 58661 VexRiscv.CsrPlugin_mepc[18]
.sym 58664 VexRiscv.CsrPlugin_mepc[23]
.sym 58665 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 58666 VexRiscv._zz_176_
.sym 58670 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 58671 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 58673 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
.sym 58676 VexRiscv._zz_176_
.sym 58678 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 58679 VexRiscv.CsrPlugin_mepc[27]
.sym 58682 slave_sel_r[2]
.sym 58683 slave_sel_r[3]
.sym 58684 memdat_2[1]
.sym 58685 lxspi_bus_dat_r[1]
.sym 58689 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 58690 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 58691 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 58694 lxspi_bus_dat_r[0]
.sym 58695 slave_sel_r[3]
.sym 58696 slave_sel_r[2]
.sym 58697 memdat_2[0]
.sym 58699 clk12_$glb_clk
.sym 58702 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 58704 fifo_level0[3]
.sym 58705 fifo_level0[4]
.sym 58706 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 58708 fifo_level0[2]
.sym 58709 interface1_bank_bus_dat_r[3]
.sym 58713 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 58714 interface6_bank_bus_dat_r[3]
.sym 58715 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 58717 lxspi_bus_dat_r[1]
.sym 58718 csrbank7_in_ctrl0_w[3]
.sym 58720 slave_sel_r[2]
.sym 58722 lxspi_bus_dat_r[0]
.sym 58723 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 58724 array_muxed0[12]
.sym 58725 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 58726 csrbank7_in_status_w[5]
.sym 58727 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 58728 memdat_2[2]
.sym 58729 csrbank7_out_status_w[2]
.sym 58730 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 58731 addr_storage_SB_DFFESR_Q_31_E
.sym 58732 VexRiscv._zz_61__SB_LUT4_O_5_I0[2]
.sym 58733 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 58734 VexRiscv.CsrPlugin_mepc[18]
.sym 58735 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 58736 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 58743 csrbank7_in_ctrl0_w[0]
.sym 58744 csrbank7_in_ctrl0_w[2]
.sym 58745 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 58747 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 58749 csrbank7_in_ctrl0_w[3]
.sym 58753 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 58755 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 58756 slave_sel_r[0]
.sym 58757 csrbank7_in_ctrl0_w[1]
.sym 58758 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 58761 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 58763 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 58764 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 58765 VexRiscv._zz_120_[23]
.sym 58769 VexRiscv._zz_61__SB_LUT4_O_8_I0[2]
.sym 58770 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 58781 csrbank7_in_ctrl0_w[3]
.sym 58782 csrbank7_in_ctrl0_w[1]
.sym 58783 csrbank7_in_ctrl0_w[0]
.sym 58784 csrbank7_in_ctrl0_w[2]
.sym 58788 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 58793 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 58794 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 58795 VexRiscv._zz_120_[23]
.sym 58796 VexRiscv._zz_61__SB_LUT4_O_8_I0[2]
.sym 58800 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 58801 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 58802 slave_sel_r[0]
.sym 58807 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 58811 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 58817 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 58821 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 58822 clk12_$glb_clk
.sym 58824 csrbank7_out_status_w[2]
.sym 58825 csrbank7_out_status_w[0]
.sym 58826 csrbank7_out_status_w[1]
.sym 58827 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 58828 csrbank7_out_status_w[3]
.sym 58830 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 58831 usb_outhandler_responding_SB_LUT4_I0_I2_SB_LUT4_I2_O
.sym 58833 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 58836 usb_inhandler_ctrl_re
.sym 58838 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 58839 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 58840 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 58841 array_muxed0[11]
.sym 58842 csrbank7_in_ctrl0_w[2]
.sym 58843 usb_inhandler_ctrl_re
.sym 58844 interface0_bank_bus_dat_r[4]
.sym 58845 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 58846 basesoc_en_storage
.sym 58847 fifo_level0_SB_DFFESR_Q_6_D[2]
.sym 58848 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 58849 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 58850 array_muxed1[1]
.sym 58851 usb_ev_irq_SB_LUT4_O_I2[1]
.sym 58852 fifo_level0[4]
.sym 58853 array_muxed1[6]
.sym 58854 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 58855 fifo_level0_SB_DFFESR_Q_6_D[4]
.sym 58856 memdat_2[5]
.sym 58857 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 58858 addr_storage[11]
.sym 58859 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 58865 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 58869 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 58870 usb_outhandler_ctrl_re
.sym 58871 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 58873 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 58874 csrbank7_out_ctrl0_w[5]
.sym 58875 csrbank7_out_ctrl0_w[6]
.sym 58876 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 58877 interface1_bank_bus_dat_r[1]
.sym 58878 interface6_bank_bus_dat_r[1]
.sym 58884 csrbank7_in_ctrl0_w[2]
.sym 58885 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 58888 csrbank7_in_ctrl0_w[3]
.sym 58890 csrbank7_in_ctrl0_w[0]
.sym 58892 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 58894 csrbank7_in_ctrl0_w[1]
.sym 58896 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 58900 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 58904 csrbank7_in_ctrl0_w[2]
.sym 58905 csrbank7_in_ctrl0_w[1]
.sym 58906 csrbank7_in_ctrl0_w[3]
.sym 58907 csrbank7_in_ctrl0_w[0]
.sym 58912 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 58917 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 58923 csrbank7_out_ctrl0_w[6]
.sym 58924 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 58925 usb_outhandler_ctrl_re
.sym 58928 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 58929 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 58930 interface1_bank_bus_dat_r[1]
.sym 58931 interface6_bank_bus_dat_r[1]
.sym 58940 usb_outhandler_ctrl_re
.sym 58941 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 58943 csrbank7_out_ctrl0_w[5]
.sym 58944 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_I3_O
.sym 58945 clk12_$glb_clk
.sym 58948 usb_outhandler_syncfifobuffered_produce[1]
.sym 58949 usb_outhandler_syncfifobuffered_produce[2]
.sym 58950 usb_outhandler_syncfifobuffered_produce[3]
.sym 58951 usb_outhandler_syncfifobuffered_produce[4]
.sym 58952 usb_outhandler_syncfifobuffered_produce[5]
.sym 58953 usb_outhandler_syncfifobuffered_produce[6]
.sym 58954 usb_outhandler_syncfifobuffered_produce[0]
.sym 58956 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 58959 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 58960 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 58961 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 58962 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 58963 csrbank4_dat0_w[4]
.sym 58964 array_muxed0[10]
.sym 58965 array_muxed0[6]
.sym 58967 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 58968 interface1_bank_bus_dat_r[2]
.sym 58969 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 58971 csrbank7_out_status_w[1]
.sym 58972 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 58974 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 58975 csrbank7_out_ctrl0_w[2]
.sym 58976 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 58977 usb_inhandler_dtbs[9]
.sym 58978 usb_outhandler_syncfifobuffered_produce[0]
.sym 58979 array_muxed0[1]
.sym 58980 usb_outhandler_stall_status[4]
.sym 58982 usb_outhandler_syncfifobuffered_consume[3]
.sym 58988 VexRiscv.CsrPlugin_mepc[25]
.sym 58995 array_muxed1[4]
.sym 58996 array_muxed1[5]
.sym 59000 VexRiscv._zz_176_
.sym 59002 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 59005 array_muxed1[3]
.sym 59008 array_muxed1[0]
.sym 59010 array_muxed1[1]
.sym 59013 array_muxed1[6]
.sym 59015 csrbank7_out_ctrl0_re_SB_LUT4_I2_O
.sym 59016 array_muxed1[2]
.sym 59022 VexRiscv._zz_176_
.sym 59023 VexRiscv.CsrPlugin_mepc[25]
.sym 59024 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 59027 array_muxed1[5]
.sym 59035 array_muxed1[6]
.sym 59041 array_muxed1[3]
.sym 59045 array_muxed1[0]
.sym 59052 array_muxed1[1]
.sym 59060 array_muxed1[2]
.sym 59063 array_muxed1[4]
.sym 59067 csrbank7_out_ctrl0_re_SB_LUT4_I2_O
.sym 59068 clk12_$glb_clk
.sym 59069 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 59070 storage_3[7][6]
.sym 59071 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_E
.sym 59072 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59073 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59074 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 59075 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 59076 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_E
.sym 59077 storage_3[7][0]
.sym 59078 csrbank7_out_ctrl0_w[0]
.sym 59079 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 59082 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 59083 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 59084 csrbank7_out_ctrl0_w[1]
.sym 59085 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 59086 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 59087 basesoc_load_storage[26]
.sym 59088 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 59089 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 59090 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 59091 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 59092 VexRiscv.CsrPlugin_mepc[25]
.sym 59093 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 59094 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 59095 addr_storage[20]
.sym 59096 addr_storage[18]
.sym 59097 csrbank7_out_ctrl0_w[3]
.sym 59098 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 59099 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 59100 fifo_wrport_we
.sym 59101 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 59102 usb_outhandler_syncfifobuffered_produce[6]
.sym 59103 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 59104 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 59105 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_E
.sym 59113 usb_outhandler_syncfifobuffered_consume[2]
.sym 59115 usb_outhandler_syncfifobuffered_consume[4]
.sym 59120 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59122 usb_outhandler_syncfifobuffered_consume[3]
.sym 59124 usb_outhandler_syncfifobuffered_consume[5]
.sym 59126 usb_outhandler_syncfifobuffered_consume[0]
.sym 59129 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_E
.sym 59133 usb_outhandler_syncfifobuffered_consume[6]
.sym 59134 usb_outhandler_syncfifobuffered_consume[0]
.sym 59136 usb_outhandler_syncfifobuffered_consume[1]
.sym 59137 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59143 $nextpnr_ICESTORM_LC_0$O
.sym 59145 usb_outhandler_syncfifobuffered_consume[0]
.sym 59149 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 59150 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59151 usb_outhandler_syncfifobuffered_consume[1]
.sym 59153 usb_outhandler_syncfifobuffered_consume[0]
.sym 59155 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 59156 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59158 usb_outhandler_syncfifobuffered_consume[2]
.sym 59159 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 59161 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 59162 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59163 usb_outhandler_syncfifobuffered_consume[3]
.sym 59165 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 59167 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 59168 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59170 usb_outhandler_syncfifobuffered_consume[4]
.sym 59171 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 59173 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 59174 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59175 usb_outhandler_syncfifobuffered_consume[5]
.sym 59177 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 59181 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59182 usb_outhandler_syncfifobuffered_consume[6]
.sym 59183 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 59189 usb_outhandler_syncfifobuffered_consume[0]
.sym 59190 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_E
.sym 59191 clk12_$glb_clk
.sym 59192 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 59193 usb_outhandler_stall_status[10]
.sym 59194 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[0]
.sym 59195 usb_outhandler_stall_status[1]
.sym 59196 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 59197 usb_outhandler_stall_status[4]
.sym 59198 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[2]
.sym 59199 usb_outhandler_stall_status[3]
.sym 59200 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 59201 usb_outhandler_syncfifobuffered_consume[4]
.sym 59206 array_muxed0[8]
.sym 59207 csrbank7_in_ctrl0_w[3]
.sym 59208 csrbank7_setup_status_w[4]
.sym 59209 array_muxed0[5]
.sym 59211 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 59212 array_muxed0[1]
.sym 59214 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 59215 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 59216 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 59217 csrbank7_out_status_w[2]
.sym 59218 csrbank7_in_status_w[5]
.sym 59219 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59220 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 59221 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 59222 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 59223 addr_storage_SB_DFFESR_Q_31_E
.sym 59224 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[2]
.sym 59225 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_E
.sym 59226 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 59227 VexRiscv.CsrPlugin_mepc[18]
.sym 59228 usb_outhandler_syncfifobuffered_consume[0]
.sym 59235 array_muxed1[3]
.sym 59240 usb_out_next
.sym 59243 csrbank7_out_status_w[2]
.sym 59247 csrbank7_out_ctrl0_w[2]
.sym 59248 usb_in_next
.sym 59249 csrbank7_address0_w[3]
.sym 59250 array_muxed1[2]
.sym 59251 csrbank7_address0_w[2]
.sym 59252 usb_csrstorage_storage_SB_DFFESR_Q_E
.sym 59253 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 59254 usb_address_reset_SB_LUT4_I3_O[0]
.sym 59255 array_muxed1[5]
.sym 59256 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 59258 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 59259 csrbank7_next_ev_w[3]
.sym 59260 csrbank7_setup_status_w[5]
.sym 59261 csrbank7_in_ctrl0_w[3]
.sym 59262 csrbank7_in_ctrl0_w[2]
.sym 59264 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 59265 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 59267 usb_out_next
.sym 59268 csrbank7_setup_status_w[5]
.sym 59269 csrbank7_next_ev_w[3]
.sym 59270 usb_in_next
.sym 59276 array_muxed1[2]
.sym 59279 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 59280 csrbank7_address0_w[2]
.sym 59281 csrbank7_out_ctrl0_w[2]
.sym 59282 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 59285 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 59286 csrbank7_address0_w[3]
.sym 59287 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 59288 csrbank7_in_ctrl0_w[3]
.sym 59291 csrbank7_out_status_w[2]
.sym 59292 csrbank7_in_ctrl0_w[2]
.sym 59293 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 59294 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 59297 usb_in_next
.sym 59298 csrbank7_next_ev_w[3]
.sym 59299 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 59300 usb_out_next
.sym 59304 array_muxed1[5]
.sym 59311 array_muxed1[3]
.sym 59313 usb_csrstorage_storage_SB_DFFESR_Q_E
.sym 59314 clk12_$glb_clk
.sym 59315 usb_address_reset_SB_LUT4_I3_O[0]
.sym 59316 storage_3[3][6]
.sym 59317 storage_3[6]_SB_LUT4_I1_1_O[0]
.sym 59319 storage_3[6]_SB_LUT4_I1_7_O[1]
.sym 59320 storage_3[8]_SB_LUT4_I1_1_O[0]
.sym 59321 storage_3[8]_SB_LUT4_I1_7_O[0]
.sym 59322 storage_3[6]_SB_LUT4_I1_1_O[1]
.sym 59323 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 59327 array_muxed1[2]
.sym 59328 basesoc_wishbone_ack
.sym 59329 VexRiscv._zz_104_[2]
.sym 59330 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[0]
.sym 59331 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[0]
.sym 59332 csrbank7_address0_w[2]
.sym 59333 basesoc_value[26]
.sym 59334 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[2]
.sym 59335 usb_outhandler_stall_status[10]
.sym 59336 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[1]
.sym 59337 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[0]
.sym 59338 fifo_level0[0]
.sym 59339 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 59340 csrbank7_setup_status_w[6]
.sym 59341 array_muxed1[6]
.sym 59342 fifo_level0_SB_DFFESR_Q_6_D[4]
.sym 59343 usb_ev_irq_SB_LUT4_O_I2[1]
.sym 59344 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 59345 csrbank7_address0_w[6]
.sym 59346 csrbank2_out_w[3]
.sym 59347 array_muxed1[1]
.sym 59348 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 59349 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59350 addr_storage[11]
.sym 59357 usb_out_next_SB_LUT4_I2_O[0]
.sym 59358 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 59359 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 59360 csrbank7_setup_ctrl0_w[2]
.sym 59361 usb_inhandler_was_queued_SB_LUT4_I2_I3[2]
.sym 59362 csrbank7_out_ctrl0_w[0]
.sym 59363 csrbank7_setup_ctrl0_re
.sym 59366 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 59367 usb_inhandler_was_queued
.sym 59368 usb_in_next
.sym 59369 usb_out_next_SB_LUT4_I2_O[3]
.sym 59372 csrbank7_setup_status_w[5]
.sym 59373 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 59374 csrbank7_next_ev_w[3]
.sym 59375 csrbank1_bitbang0_re_SB_LUT4_O_I2[2]
.sym 59376 usb_out_next_SB_LUT4_I2_O[2]
.sym 59377 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 59378 csrbank7_setup_ctrl0_w[5]
.sym 59379 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59380 array_muxed1[0]
.sym 59381 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 59383 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 59384 csrbank7_out_data_w[2]
.sym 59385 usb_setuphandler_ctrl_re
.sym 59387 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59388 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 59390 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 59391 csrbank7_setup_ctrl0_w[5]
.sym 59392 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 59393 usb_setuphandler_ctrl_re
.sym 59396 usb_out_next_SB_LUT4_I2_O[2]
.sym 59397 usb_out_next_SB_LUT4_I2_O[0]
.sym 59398 usb_out_next_SB_LUT4_I2_O[3]
.sym 59399 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 59402 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 59403 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 59404 csrbank1_bitbang0_re_SB_LUT4_O_I2[2]
.sym 59405 array_muxed1[0]
.sym 59408 csrbank7_setup_ctrl0_w[2]
.sym 59409 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59410 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59411 csrbank7_out_data_w[2]
.sym 59416 csrbank7_setup_ctrl0_re
.sym 59420 csrbank7_next_ev_w[3]
.sym 59421 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 59423 usb_in_next
.sym 59427 usb_inhandler_was_queued
.sym 59428 usb_inhandler_was_queued_SB_LUT4_I2_I3[2]
.sym 59429 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 59432 csrbank7_out_ctrl0_w[0]
.sym 59433 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 59434 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 59435 csrbank7_setup_status_w[5]
.sym 59437 clk12_$glb_clk
.sym 59438 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 59441 storage_3[6][0]
.sym 59442 usb_setuphandler_setuphandlerinner_is_in_SB_LUT4_I3_O[2]
.sym 59443 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 59444 storage_3[6][6]
.sym 59451 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 59453 array_muxed0[6]
.sym 59454 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[2]
.sym 59455 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[0]
.sym 59456 csrbank7_address0_w[4]
.sym 59458 array_muxed0[2]
.sym 59459 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[3]
.sym 59462 csrbank6_i_w[3]
.sym 59463 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 59464 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 59465 storage_3[2][6]
.sym 59467 storage_3[6]_SB_DFFE_Q_E
.sym 59468 usb_inhandler_dtbs[9]
.sym 59469 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 59470 usb_setuphandler_setuphandlerinner_consume[0]
.sym 59471 csrbank7_out_status_w[1]
.sym 59472 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 59473 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 59481 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 59483 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 59485 csrbank7_setup_status_w[0]
.sym 59486 csrbank7_in_status_w[5]
.sym 59490 csrbank7_setup_status_w[5]
.sym 59491 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59493 usb_address_reset_SB_LUT4_I3_O[0]
.sym 59494 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 59495 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 59498 usb_csrstorage_storage_SB_DFFESR_Q_E
.sym 59500 array_muxed1[0]
.sym 59501 array_muxed1[6]
.sym 59502 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 59503 csrbank7_setup_ev_enable0_w[1]
.sym 59504 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 59506 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 59507 csrbank7_next_ev_w[3]
.sym 59508 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59509 csrbank7_setup_ev_enable0_w[0]
.sym 59510 csrbank7_setup_ctrl0_re
.sym 59511 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 59514 array_muxed1[6]
.sym 59519 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 59520 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 59521 csrbank7_setup_status_w[0]
.sym 59522 csrbank7_setup_ev_enable0_w[0]
.sym 59527 array_muxed1[0]
.sym 59531 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 59533 csrbank7_setup_ctrl0_re
.sym 59537 csrbank7_in_status_w[5]
.sym 59538 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 59539 array_muxed1[0]
.sym 59540 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 59543 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 59544 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 59545 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59546 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 59549 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59550 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 59555 csrbank7_setup_status_w[5]
.sym 59556 csrbank7_setup_ev_enable0_w[0]
.sym 59557 csrbank7_setup_ev_enable0_w[1]
.sym 59558 csrbank7_next_ev_w[3]
.sym 59559 usb_csrstorage_storage_SB_DFFESR_Q_E
.sym 59560 clk12_$glb_clk
.sym 59561 usb_address_reset_SB_LUT4_I3_O[0]
.sym 59562 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[1]
.sym 59563 storage_3[9][4]
.sym 59564 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O[2]
.sym 59565 storage_3[8]_SB_LUT4_I1_7_O[2]
.sym 59566 storage_3[9][6]
.sym 59567 storage_3[8]_SB_LUT4_I1_1_O[2]
.sym 59568 storage_3[9][5]
.sym 59569 storage_3[9][0]
.sym 59574 csrbank7_address0_w[6]
.sym 59575 basesoc_en_storage
.sym 59576 usb_address_reset_SB_LUT4_I3_O[0]
.sym 59577 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59579 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 59580 csrbank7_address0_w[0]
.sym 59582 array_muxed0[10]
.sym 59584 array_muxed0[11]
.sym 59586 csrbank7_in_data0_w[2]
.sym 59587 addr_storage[20]
.sym 59588 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59589 csrbank7_setup_ev_enable0_w[1]
.sym 59590 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 59591 array_muxed1[4]
.sym 59592 csrbank7_in_data0_w[1]
.sym 59593 csrbank7_next_ev_w[3]
.sym 59595 csrbank7_setup_ev_enable0_w[0]
.sym 59596 fifo_wrport_we
.sym 59597 usb_inhandler_data_re
.sym 59603 csrbank7_out_data_w[4]
.sym 59604 csrbank7_next_ev_w[3]
.sym 59606 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59607 csrbank7_setup_data_w[1]
.sym 59608 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 59609 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 59612 csrbank7_setup_status_w[4]
.sym 59613 array_muxed1[4]
.sym 59614 csrbank7_setup_ctrl0_re_SB_LUT4_I2_O
.sym 59616 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 59617 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 59618 csrbank7_in_data0_w[1]
.sym 59619 csrbank7_setup_ctrl0_w[1]
.sym 59620 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59622 array_muxed1[0]
.sym 59624 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59626 array_muxed1[1]
.sym 59628 csrbank7_setup_ctrl0_w[4]
.sym 59629 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59630 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 59631 csrbank7_out_status_w[1]
.sym 59632 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 59633 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59637 array_muxed1[1]
.sym 59644 array_muxed1[4]
.sym 59648 csrbank7_setup_status_w[4]
.sym 59649 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 59650 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 59651 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 59654 array_muxed1[0]
.sym 59660 csrbank7_setup_ctrl0_w[4]
.sym 59661 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59662 csrbank7_out_data_w[4]
.sym 59663 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 59666 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 59667 csrbank7_setup_data_w[1]
.sym 59668 csrbank7_out_status_w[1]
.sym 59669 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 59672 csrbank7_in_data0_w[1]
.sym 59673 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59674 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 59675 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 59678 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 59679 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 59680 csrbank7_next_ev_w[3]
.sym 59681 csrbank7_setup_ctrl0_w[1]
.sym 59682 csrbank7_setup_ctrl0_re_SB_LUT4_I2_O
.sym 59683 clk12_$glb_clk
.sym 59684 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 59685 storage_3[8][5]
.sym 59686 storage_3[8][0]
.sym 59687 storage_3[8][6]
.sym 59688 storage_3[8][4]
.sym 59689 storage_3[8]_SB_LUT4_I1_3_O[2]
.sym 59690 storage_3[8]_SB_LUT4_I1_2_O[2]
.sym 59691 storage_3[8]_SB_LUT4_I1_1_O[1]
.sym 59697 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 59698 csrbank7_setup_status_w[4]
.sym 59701 array_muxed0[2]
.sym 59703 array_muxed0[1]
.sym 59704 array_muxed0[7]
.sym 59705 basesoc_value[21]
.sym 59707 csrbank7_out_data_w[4]
.sym 59708 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 59710 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 59711 storage_3[8]_SB_LUT4_I1_7_O[2]
.sym 59712 csrbank7_in_data0_w[4]
.sym 59717 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 59719 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 59720 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59726 csrbank7_in_data0_re
.sym 59728 csrbank7_setup_ev_enable0_w[0]
.sym 59730 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59733 csrbank7_setup_ev_enable0_w[1]
.sym 59734 csrbank7_in_data0_w[2]
.sym 59735 csrbank7_next_ev_w[3]
.sym 59737 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 59738 usb_setuphandler_reset_old_trigger_SB_LUT4_I2_I3[2]
.sym 59741 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 59742 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 59743 csrbank7_setup_data_w[2]
.sym 59746 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 59747 usb_setuphandler_reset_old_trigger
.sym 59749 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 59750 array_muxed1[0]
.sym 59751 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 59753 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59754 array_muxed1[1]
.sym 59759 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59762 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 59765 usb_setuphandler_reset_old_trigger_SB_LUT4_I2_I3[2]
.sym 59767 usb_setuphandler_reset_old_trigger
.sym 59768 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 59771 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59773 csrbank7_setup_ev_enable0_w[0]
.sym 59774 array_muxed1[0]
.sym 59778 csrbank7_in_data0_re
.sym 59783 csrbank7_next_ev_w[3]
.sym 59784 array_muxed1[1]
.sym 59785 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 59786 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 59789 csrbank7_in_data0_w[2]
.sym 59790 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 59791 csrbank7_setup_data_w[2]
.sym 59792 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 59795 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 59797 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 59798 csrbank7_setup_ev_enable0_w[1]
.sym 59801 csrbank7_setup_ev_enable0_w[1]
.sym 59803 array_muxed1[1]
.sym 59804 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59806 clk12_$glb_clk
.sym 59807 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 59809 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 59812 storage_3[8][3]
.sym 59813 storage_3[8][7]
.sym 59814 storage_3[8]_SB_LUT4_I1_O[2]
.sym 59815 storage_3[8][1]
.sym 59820 basesoc_value[27]
.sym 59821 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 59822 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 59823 basesoc_load_storage[27]
.sym 59824 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 59825 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 59827 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 59829 storage_3[0]_SB_LUT4_I0_1_O[0]
.sym 59830 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[0]
.sym 59833 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 59834 usb_setuphandler_setuphandlerinner_consume[0]
.sym 59835 array_muxed1[4]
.sym 59837 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 59838 storage_3[8]_SB_LUT4_I1_2_O[2]
.sym 59839 storage_3[8]_SB_LUT4_I1_5_O[2]
.sym 59840 array_muxed1[1]
.sym 59841 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59843 storage_3[2]_SB_DFFE_Q_E
.sym 59849 csrbank7_in_data0_re
.sym 59852 storage_3[8][1]
.sym 59860 usb_setuphandler_setuphandlerinner_consume[0]
.sym 59861 array_muxed1[4]
.sym 59862 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 59863 storage_3[9][3]
.sym 59864 storage_3[9][1]
.sym 59867 csrbank7_in_data0_re_SB_LUT4_I2_O
.sym 59868 usb_setuphandler_setuphandlerinner_level0[3]
.sym 59869 usb_setuphandler_setuphandlerinner_level0[0]
.sym 59872 array_muxed1[2]
.sym 59876 array_muxed1[1]
.sym 59877 storage_3[8][3]
.sym 59879 usb_setuphandler_setuphandlerinner_level0[2]
.sym 59880 usb_setuphandler_setuphandlerinner_level0[1]
.sym 59885 array_muxed1[2]
.sym 59888 usb_setuphandler_setuphandlerinner_level0[3]
.sym 59889 usb_setuphandler_setuphandlerinner_level0[0]
.sym 59890 usb_setuphandler_setuphandlerinner_level0[2]
.sym 59891 usb_setuphandler_setuphandlerinner_level0[1]
.sym 59894 usb_setuphandler_setuphandlerinner_level0[0]
.sym 59895 usb_setuphandler_setuphandlerinner_level0[2]
.sym 59896 usb_setuphandler_setuphandlerinner_level0[1]
.sym 59897 usb_setuphandler_setuphandlerinner_level0[3]
.sym 59903 array_muxed1[1]
.sym 59907 storage_3[9][3]
.sym 59908 usb_setuphandler_setuphandlerinner_consume[0]
.sym 59909 storage_3[8][3]
.sym 59913 csrbank7_in_data0_re
.sym 59915 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 59918 storage_3[9][1]
.sym 59920 usb_setuphandler_setuphandlerinner_consume[0]
.sym 59921 storage_3[8][1]
.sym 59926 array_muxed1[4]
.sym 59928 csrbank7_in_data0_re_SB_LUT4_I2_O
.sym 59929 clk12_$glb_clk
.sym 59930 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 59933 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 59934 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 59935 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 59936 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 59937 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 59938 usb_setuphandler_setuphandlerinner_consume[0]
.sym 59944 storage_3[8]_SB_LUT4_I1_O[2]
.sym 59945 $PACKER_VCC_NET
.sym 59946 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 59947 $PACKER_VCC_NET
.sym 59948 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 59950 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 59951 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 59952 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 59953 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 59954 basesoc_value_SB_DFFSR_Q_10_D_SB_LUT4_O_I2[1]
.sym 59955 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 59956 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 59959 storage_3[6]_SB_DFFE_Q_E
.sym 59961 storage_3[2][6]
.sym 59962 usb_setuphandler_setuphandlerinner_consume[0]
.sym 59966 csrbank7_in_data0_w[4]
.sym 59975 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 59978 usb_setuphandler_setuphandlerinner_level0[2]
.sym 59979 usb_setuphandler_setuphandlerinner_level0[1]
.sym 59980 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 59983 usb_setuphandler_setuphandlerinner_level0[3]
.sym 59984 usb_setuphandler_setuphandlerinner_level0[0]
.sym 59985 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 59990 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 59995 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 59998 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 60004 $nextpnr_ICESTORM_LC_15$O
.sym 60006 usb_setuphandler_setuphandlerinner_level0[0]
.sym 60010 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 60013 usb_setuphandler_setuphandlerinner_level0[1]
.sym 60016 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 60019 usb_setuphandler_setuphandlerinner_level0[2]
.sym 60020 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 60024 usb_setuphandler_setuphandlerinner_level0[3]
.sym 60026 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 60029 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 60030 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 60037 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 60042 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 60049 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 60051 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 60052 clk12_$glb_clk
.sym 60054 storage_3[6]_SB_DFFE_Q_E
.sym 60055 storage_3[3]_SB_DFFE_Q_E
.sym 60057 storage_3[8]_SB_LUT4_I1_5_O[2]
.sym 60058 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 60059 storage_3[2]_SB_DFFE_Q_E
.sym 60060 storage_3[9][2]
.sym 60061 storage_3[7]_SB_DFFE_Q_E
.sym 60062 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_E
.sym 60066 usb_setuphandler_reset_old_trigger
.sym 60069 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 60070 storage_3[8]_SB_LUT4_I1_4_O[1]
.sym 60071 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 60072 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 60080 $PACKER_GND_NET
.sym 60082 storage_3[8]_SB_DFFE_Q_E
.sym 60088 usb_setuphandler_setuphandlerinner_consume[0]
.sym 60089 storage_3[3]_SB_DFFE_Q_E
.sym 60097 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 60102 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 60107 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 60110 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 60113 storage_3[3]_SB_DFFE_Q_E
.sym 60148 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 60161 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 60167 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 60171 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 60174 storage_3[3]_SB_DFFE_Q_E
.sym 60175 clk12_$glb_clk
.sym 60177 storage_3[8]_SB_DFFE_Q_E
.sym 60180 storage_3[8][2]
.sym 60190 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 60193 basesoc_load_storage[21]
.sym 60195 storage_3[5]_SB_DFFE_Q_E
.sym 60202 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 60205 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 60218 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 60221 storage_3[3][2]
.sym 60223 storage_3[3][3]
.sym 60225 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 60232 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 60238 storage_3[2][2]
.sym 60245 storage_3[2]_SB_DFFE_Q_E
.sym 60247 storage_3[2][3]
.sym 60248 usb_setuphandler_setuphandlerinner_consume[0]
.sym 60264 storage_3[3][3]
.sym 60265 storage_3[2][3]
.sym 60266 usb_setuphandler_setuphandlerinner_consume[0]
.sym 60270 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 60276 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 60281 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 60293 usb_setuphandler_setuphandlerinner_consume[0]
.sym 60294 storage_3[2][2]
.sym 60295 storage_3[3][2]
.sym 60297 storage_3[2]_SB_DFFE_Q_E
.sym 60298 clk12_$glb_clk
.sym 60311 interface2_bank_bus_dat_r[0]
.sym 60327 storage_3[2]_SB_DFFE_Q_E
.sym 60400 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 60401 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 60402 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 60403 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 60404 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 60405 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 60406 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 60411 array_muxed1[4]
.sym 60413 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 60416 VexRiscv.iBusWishbone_DAT_MISO_regNext[12]
.sym 60420 VexRiscv._zz_120_[26]
.sym 60442 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[2]
.sym 60443 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 60444 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 60445 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 60448 basesoc_cpu_dbus_dat_r[25]
.sym 60449 basesoc_cpu_dbus_dat_r[9]
.sym 60450 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 60454 VexRiscv._zz_163_[4]
.sym 60455 basesoc_cpu_dbus_dat_r[17]
.sym 60457 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 60458 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 60459 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 60461 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 60463 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 60464 basesoc_cpu_dbus_dat_r[1]
.sym 60466 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 60467 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 60468 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 60469 VexRiscv.execute_LightShifterPlugin_isActive
.sym 60470 basesoc_cpu_dbus_dat_r[30]
.sym 60474 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 60476 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 60477 VexRiscv.execute_LightShifterPlugin_isActive
.sym 60481 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 60482 basesoc_cpu_dbus_dat_r[17]
.sym 60483 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 60486 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 60487 basesoc_cpu_dbus_dat_r[25]
.sym 60488 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 60489 basesoc_cpu_dbus_dat_r[9]
.sym 60492 VexRiscv.execute_LightShifterPlugin_isActive
.sym 60494 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 60495 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 60498 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 60499 basesoc_cpu_dbus_dat_r[1]
.sym 60500 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 60504 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[2]
.sym 60505 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 60507 basesoc_cpu_dbus_dat_r[30]
.sym 60512 VexRiscv._zz_163_[4]
.sym 60516 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 60518 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 60520 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 60521 clk12_$glb_clk
.sym 60527 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 60528 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 60529 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 60530 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 60531 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_I3[2]
.sym 60532 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 60533 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 60534 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 60538 array_muxed1[6]
.sym 60541 array_muxed1[27]
.sym 60543 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 60546 VexRiscv._zz_163_[4]
.sym 60547 $PACKER_GND_NET
.sym 60548 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60549 basesoc_cpu_dbus_dat_r[9]
.sym 60550 array_muxed1[16]
.sym 60555 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60557 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 60558 basesoc_cpu_dbus_dat_r[13]
.sym 60561 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60564 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[2]
.sym 60565 basesoc_cpu_dbus_dat_r[30]
.sym 60566 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60573 VexRiscv._zz_120_[5]
.sym 60576 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60577 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 60581 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 60583 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 60586 VexRiscv._zz_224__SB_LUT4_O_24_I2[0]
.sym 60587 basesoc_cpu_dbus_dat_r[23]
.sym 60588 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 60589 basesoc_cpu_dbus_dat_r[20]
.sym 60591 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 60593 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 60606 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_I3_O[1]
.sym 60608 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 60609 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60611 basesoc_cpu_dbus_dat_r[19]
.sym 60612 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_I3_O[0]
.sym 60613 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 60614 basesoc_cpu_dbus_dat_r[13]
.sym 60615 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60616 basesoc_cpu_dbus_dat_r[6]
.sym 60617 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_I3[2]
.sym 60618 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 60619 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 60620 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60621 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[2]
.sym 60624 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 60625 VexRiscv._zz_120_[1]
.sym 60626 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 60627 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 60628 VexRiscv._zz_120_[5]
.sym 60629 VexRiscv._zz_224__SB_LUT4_O_25_I2[0]
.sym 60630 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 60632 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60633 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 60634 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 60635 basesoc_cpu_dbus_dat_r[5]
.sym 60637 basesoc_cpu_dbus_dat_r[5]
.sym 60638 basesoc_cpu_dbus_dat_r[13]
.sym 60639 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 60640 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 60644 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 60645 basesoc_cpu_dbus_dat_r[6]
.sym 60646 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_I3[2]
.sym 60649 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 60650 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[2]
.sym 60651 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60652 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60655 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_I3_O[0]
.sym 60656 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_I3_O[1]
.sym 60657 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 60658 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 60661 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60662 VexRiscv._zz_120_[5]
.sym 60663 VexRiscv._zz_224__SB_LUT4_O_25_I2[0]
.sym 60664 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60668 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 60669 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 60670 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60673 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 60674 VexRiscv._zz_120_[1]
.sym 60675 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60676 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60679 basesoc_cpu_dbus_dat_r[19]
.sym 60680 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 60681 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 60682 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 60686 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 60687 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[2]
.sym 60688 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_I2[3]
.sym 60689 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60690 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_I3_O[2]
.sym 60691 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 60692 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_I3[2]
.sym 60693 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[2]
.sym 60698 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 60699 array_muxed0[1]
.sym 60700 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_I3_O[1]
.sym 60701 array_muxed0[11]
.sym 60702 array_muxed0[7]
.sym 60703 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60704 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 60705 basesoc_cpu_dbus_dat_r[25]
.sym 60706 basesoc_cpu_dbus_dat_r[17]
.sym 60709 array_muxed0[0]
.sym 60710 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 60711 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 60712 VexRiscv.execute_LightShifterPlugin_isActive
.sym 60713 VexRiscv._zz_120_[8]
.sym 60714 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 60715 VexRiscv._zz_224_[0]
.sym 60716 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 60717 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 60718 VexRiscv.execute_LightShifterPlugin_isActive
.sym 60721 basesoc_cpu_dbus_dat_r[2]
.sym 60727 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[2]
.sym 60728 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 60729 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60731 VexRiscv._zz_98__SB_LUT4_O_3_I3[2]
.sym 60732 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 60733 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 60734 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60735 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 60737 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60738 VexRiscv.execute_LightShifterPlugin_isActive
.sym 60741 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[2]
.sym 60742 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60743 VexRiscv._zz_120_[6]
.sym 60747 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60748 VexRiscv._zz_163_[12]
.sym 60749 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 60750 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[0]
.sym 60751 VexRiscv._zz_224__SB_LUT4_O_24_I2[0]
.sym 60752 basesoc_cpu_dbus_dat_r[23]
.sym 60754 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60755 VexRiscv._zz_120_[7]
.sym 60756 VexRiscv._zz_163_[4]
.sym 60757 VexRiscv._zz_224__SB_LUT4_O_23_I2[0]
.sym 60758 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60760 VexRiscv._zz_120_[6]
.sym 60761 VexRiscv._zz_224__SB_LUT4_O_24_I2[0]
.sym 60762 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60763 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60767 basesoc_cpu_dbus_dat_r[23]
.sym 60769 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 60772 VexRiscv.execute_LightShifterPlugin_isActive
.sym 60773 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 60774 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 60778 VexRiscv._zz_163_[12]
.sym 60779 VexRiscv._zz_98__SB_LUT4_O_3_I3[2]
.sym 60780 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 60784 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60785 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 60786 VexRiscv._zz_163_[4]
.sym 60787 VexRiscv._zz_163_[12]
.sym 60790 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[2]
.sym 60791 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60792 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 60793 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60796 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60797 VexRiscv._zz_120_[7]
.sym 60798 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60799 VexRiscv._zz_224__SB_LUT4_O_23_I2[0]
.sym 60802 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60803 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[2]
.sym 60804 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[0]
.sym 60805 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60806 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 60807 clk12_$glb_clk
.sym 60810 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 60811 VexRiscv._zz_221_[1]
.sym 60812 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 60813 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 60814 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 60815 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 60816 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[0]
.sym 60818 VexRiscv.MmuPlugin_satp_ppn[4]
.sym 60819 VexRiscv._zz_120_[19]
.sym 60820 VexRiscv._zz_120_[23]
.sym 60821 array_muxed0[5]
.sym 60822 array_muxed0[8]
.sym 60823 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 60825 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60828 basesoc_cpu_dbus_dat_r[15]
.sym 60829 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60830 array_muxed0[7]
.sym 60831 VexRiscv._zz_98__SB_LUT4_O_3_I3[2]
.sym 60832 array_muxed0[6]
.sym 60833 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60835 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60836 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 60837 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60839 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 60840 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60841 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 60842 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60843 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 60844 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60851 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[2]
.sym 60854 VexRiscv._zz_224__SB_LUT4_O_25_I2[0]
.sym 60856 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60861 VexRiscv._zz_120__SB_LUT4_O_1_I2[0]
.sym 60863 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60864 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60865 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 60867 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 60869 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60870 VexRiscv._zz_224__SB_LUT4_O_22_I2[0]
.sym 60872 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 60873 VexRiscv._zz_120_[8]
.sym 60875 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 60877 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60878 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 60880 VexRiscv._zz_224__SB_LUT4_O_24_I2[0]
.sym 60883 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 60885 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 60889 VexRiscv._zz_120_[8]
.sym 60890 VexRiscv._zz_224__SB_LUT4_O_22_I2[0]
.sym 60891 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 60892 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60895 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 60897 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 60901 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 60902 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 60907 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 60909 VexRiscv._zz_224__SB_LUT4_O_25_I2[0]
.sym 60914 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 60915 VexRiscv._zz_224__SB_LUT4_O_24_I2[0]
.sym 60919 VexRiscv._zz_120__SB_LUT4_O_1_I2[0]
.sym 60920 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 60925 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 60926 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 60927 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[2]
.sym 60928 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60932 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 60933 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 60934 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 60935 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 60936 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[0]
.sym 60937 VexRiscv._zz_221_[12]
.sym 60938 VexRiscv._zz_221_[13]
.sym 60939 VexRiscv._zz_221_[14]
.sym 60944 basesoc_cpu_dbus_dat_r[8]
.sym 60945 basesoc_cpu_dbus_dat_r[20]
.sym 60946 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 60947 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 60948 VexRiscv._zz_98__SB_LUT4_O_7_I3[2]
.sym 60949 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60950 VexRiscv._zz_120_[2]
.sym 60951 grant_SB_LUT4_I3_O[0]
.sym 60952 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 60953 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 60954 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 60955 VexRiscv._zz_163_[9]
.sym 60956 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 60957 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[0]
.sym 60958 VexRiscv._zz_120_[21]
.sym 60959 VexRiscv._zz_120_[7]
.sym 60960 VexRiscv._zz_120_[6]
.sym 60961 VexRiscv._zz_120_[5]
.sym 60962 VexRiscv._zz_120_[12]
.sym 60964 VexRiscv._zz_120_[16]
.sym 60965 basesoc_cpu_dbus_adr[13]
.sym 60966 VexRiscv._zz_120_[17]
.sym 60967 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 60973 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 60978 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 60981 VexRiscv._zz_224__SB_LUT4_O_20_I2[0]
.sym 60985 VexRiscv._zz_224__SB_LUT4_O_22_I2[0]
.sym 60989 VexRiscv._zz_224__SB_LUT4_O_16_I2[0]
.sym 60993 VexRiscv._zz_224__SB_LUT4_O_17_I2[0]
.sym 60994 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 60996 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 60998 VexRiscv._zz_224__SB_LUT4_O_23_I2[0]
.sym 61000 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 61001 VexRiscv._zz_105_[21]
.sym 61006 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61007 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 61012 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 61014 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61019 VexRiscv._zz_224__SB_LUT4_O_20_I2[0]
.sym 61021 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61024 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61026 VexRiscv._zz_224__SB_LUT4_O_22_I2[0]
.sym 61030 VexRiscv._zz_224__SB_LUT4_O_17_I2[0]
.sym 61031 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61038 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61039 VexRiscv._zz_224__SB_LUT4_O_23_I2[0]
.sym 61044 VexRiscv._zz_224__SB_LUT4_O_16_I2[0]
.sym 61045 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61048 VexRiscv._zz_105_[21]
.sym 61052 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 61053 clk12_$glb_clk
.sym 61055 VexRiscv._zz_221_[15]
.sym 61056 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 61057 VexRiscv._zz_221_[17]
.sym 61058 VexRiscv._zz_221_[18]
.sym 61059 VexRiscv._zz_221_[19]
.sym 61060 VexRiscv._zz_221_[20]
.sym 61061 VexRiscv._zz_221_[21]
.sym 61062 VexRiscv._zz_221_[22]
.sym 61064 array_muxed0[1]
.sym 61065 array_muxed0[1]
.sym 61067 VexRiscv._zz_224__SB_LUT4_O_16_I2[0]
.sym 61068 VexRiscv._zz_162_[17]
.sym 61069 VexRiscv._zz_163_[2]
.sym 61070 VexRiscv._zz_162_[20]
.sym 61071 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 61072 VexRiscv._zz_162_[16]
.sym 61074 VexRiscv._zz_120_[14]
.sym 61076 basesoc_cpu_dbus_adr[1]
.sym 61078 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 61079 VexRiscv._zz_162_[21]
.sym 61080 VexRiscv._zz_120_[9]
.sym 61081 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 61082 VexRiscv._zz_120_[9]
.sym 61083 VexRiscv._zz_120_[27]
.sym 61084 VexRiscv._zz_34_[0]
.sym 61085 VexRiscv._zz_120_[25]
.sym 61086 VexRiscv._zz_224_[15]
.sym 61088 basesoc_cpu_dbus_dat_r[23]
.sym 61089 VexRiscv._zz_120_[15]
.sym 61090 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61096 VexRiscv._zz_162_[19]
.sym 61097 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 61099 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 61100 VexRiscv._zz_34_[0]
.sym 61101 VexRiscv._zz_34_[1]
.sym 61102 VexRiscv._zz_224__SB_LUT4_O_21_I2[0]
.sym 61104 VexRiscv._zz_120_[9]
.sym 61105 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61106 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[2]
.sym 61107 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 61109 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 61110 VexRiscv._zz_224__SB_LUT4_O_19_I2[0]
.sym 61111 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61113 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 61114 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 61115 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 61116 VexRiscv._zz_224__SB_LUT4_O_14_I2[0]
.sym 61122 VexRiscv._zz_224__SB_LUT4_O_13_I2[0]
.sym 61130 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 61135 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 61136 VexRiscv._zz_162_[19]
.sym 61137 VexRiscv._zz_34_[1]
.sym 61138 VexRiscv._zz_34_[0]
.sym 61141 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 61142 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 61143 VexRiscv._zz_224__SB_LUT4_O_21_I2[0]
.sym 61144 VexRiscv._zz_120_[9]
.sym 61149 VexRiscv._zz_224__SB_LUT4_O_13_I2[0]
.sym 61150 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61153 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 61154 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 61155 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61156 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[2]
.sym 61160 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61162 VexRiscv._zz_224__SB_LUT4_O_21_I2[0]
.sym 61167 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61168 VexRiscv._zz_224__SB_LUT4_O_19_I2[0]
.sym 61172 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61174 VexRiscv._zz_224__SB_LUT4_O_14_I2[0]
.sym 61175 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 61176 clk12_$glb_clk
.sym 61178 VexRiscv._zz_221_[23]
.sym 61179 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 61180 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 61181 VexRiscv._zz_221_[26]
.sym 61182 VexRiscv._zz_221_[27]
.sym 61183 VexRiscv._zz_221_[28]
.sym 61184 VexRiscv._zz_221_[29]
.sym 61185 VexRiscv._zz_221_[30]
.sym 61189 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 61190 VexRiscv._zz_162_[19]
.sym 61191 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 61192 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 61193 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 61194 VexRiscv._zz_120_[19]
.sym 61195 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 61197 VexRiscv._zz_221_[15]
.sym 61198 array_muxed0[6]
.sym 61199 VexRiscv._zz_163_[25]
.sym 61200 VexRiscv._zz_162_[18]
.sym 61201 VexRiscv._zz_221_[17]
.sym 61202 VexRiscv._zz_120_[26]
.sym 61203 VexRiscv._zz_224_[18]
.sym 61204 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 61205 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 61206 basesoc_cpu_dbus_dat_r[14]
.sym 61207 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 61208 VexRiscv._zz_224__SB_LUT4_O_13_I2[0]
.sym 61209 VexRiscv._zz_224__SB_LUT4_O_1_I2[0]
.sym 61210 VexRiscv._zz_120_[23]
.sym 61211 basesoc_cpu_dbus_dat_r[18]
.sym 61213 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 61219 VexRiscv._zz_162_[23]
.sym 61220 VexRiscv._zz_120_[11]
.sym 61223 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 61225 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 61227 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[0]
.sym 61229 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 61230 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[2]
.sym 61231 VexRiscv._zz_34_[1]
.sym 61235 basesoc_cpu_dbus_dat_r[18]
.sym 61236 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 61237 VexRiscv._zz_162_[26]
.sym 61238 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 61239 VexRiscv._zz_162_[21]
.sym 61241 VexRiscv._zz_120__SB_LUT4_O_1_I2[3]
.sym 61244 VexRiscv._zz_34_[0]
.sym 61246 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61247 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 61248 basesoc_cpu_dbus_dat_r[23]
.sym 61249 VexRiscv._zz_224__SB_LUT4_O_19_I2[0]
.sym 61250 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61252 VexRiscv._zz_162_[23]
.sym 61253 VexRiscv._zz_34_[1]
.sym 61254 VexRiscv._zz_34_[0]
.sym 61255 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 61258 VexRiscv._zz_34_[1]
.sym 61259 VexRiscv._zz_162_[21]
.sym 61260 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 61261 VexRiscv._zz_34_[0]
.sym 61266 basesoc_cpu_dbus_dat_r[23]
.sym 61270 VexRiscv._zz_120_[11]
.sym 61271 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 61272 VexRiscv._zz_224__SB_LUT4_O_19_I2[0]
.sym 61273 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 61276 VexRiscv._zz_162_[26]
.sym 61277 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 61278 VexRiscv._zz_34_[0]
.sym 61279 VexRiscv._zz_34_[1]
.sym 61282 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[0]
.sym 61283 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[2]
.sym 61284 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 61285 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61288 VexRiscv._zz_120__SB_LUT4_O_1_I2[3]
.sym 61290 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61297 basesoc_cpu_dbus_dat_r[18]
.sym 61299 clk12_$glb_clk
.sym 61301 VexRiscv._zz_221_[31]
.sym 61302 VexRiscv._zz_224_[23]
.sym 61303 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 61304 VexRiscv._zz_224_[15]
.sym 61305 VexRiscv._zz_224_[26]
.sym 61306 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 61307 VexRiscv._zz_224_[29]
.sym 61308 VexRiscv._zz_224_[21]
.sym 61310 VexRiscv._zz_97__SB_DFFSR_Q_R
.sym 61312 array_muxed1[4]
.sym 61313 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 61314 VexRiscv._zz_120_[19]
.sym 61315 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 61316 VexRiscv._zz_221_[26]
.sym 61317 VexRiscv._zz_120_[21]
.sym 61318 VexRiscv._zz_162_[17]
.sym 61319 VexRiscv._zz_34_[1]
.sym 61320 VexRiscv._zz_221_[23]
.sym 61321 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 61323 VexRiscv._zz_120_[26]
.sym 61324 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 61325 VexRiscv._zz_120_[31]
.sym 61326 VexRiscv._zz_120_[18]
.sym 61327 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61328 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 61329 VexRiscv._zz_32_[1]
.sym 61330 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61331 basesoc_cpu_dbus_dat_r[17]
.sym 61332 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61333 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 61334 VexRiscv._zz_120_[20]
.sym 61335 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 61336 VexRiscv._zz_224_[20]
.sym 61342 basesoc_cpu_dbus_dat_r[12]
.sym 61343 VexRiscv._zz_120_[21]
.sym 61344 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 61345 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 61346 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61347 VexRiscv._zz_162_[31]
.sym 61348 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 61350 VexRiscv._zz_120_[16]
.sym 61351 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 61352 VexRiscv._zz_162_[29]
.sym 61353 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61354 VexRiscv._zz_34_[0]
.sym 61356 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 61357 VexRiscv._zz_162_[30]
.sym 61359 VexRiscv._zz_224__SB_LUT4_O_6_I2[0]
.sym 61360 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61361 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 61362 VexRiscv._zz_224__SB_LUT4_O_14_I2[0]
.sym 61367 VexRiscv._zz_34_[1]
.sym 61368 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O[2]
.sym 61369 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 61373 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 61375 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61376 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O[2]
.sym 61377 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 61378 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 61382 basesoc_cpu_dbus_dat_r[12]
.sym 61387 VexRiscv._zz_224__SB_LUT4_O_14_I2[0]
.sym 61388 VexRiscv._zz_120_[16]
.sym 61389 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 61390 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 61393 VexRiscv._zz_224__SB_LUT4_O_6_I2[0]
.sym 61394 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61399 VexRiscv._zz_34_[1]
.sym 61400 VexRiscv._zz_162_[31]
.sym 61401 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 61402 VexRiscv._zz_34_[0]
.sym 61405 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 61406 VexRiscv._zz_34_[1]
.sym 61407 VexRiscv._zz_34_[0]
.sym 61408 VexRiscv._zz_162_[30]
.sym 61411 VexRiscv._zz_34_[1]
.sym 61412 VexRiscv._zz_34_[0]
.sym 61413 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 61414 VexRiscv._zz_162_[29]
.sym 61418 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 61419 VexRiscv._zz_120_[21]
.sym 61420 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61422 clk12_$glb_clk
.sym 61424 VexRiscv._zz_224_[18]
.sym 61425 VexRiscv._zz_224__SB_LUT4_O_4_I2[0]
.sym 61426 VexRiscv._zz_224__SB_LUT4_O_9_I2[0]
.sym 61427 VexRiscv._zz_224__SB_LUT4_O_1_I2[0]
.sym 61428 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 61429 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 61430 VexRiscv._zz_224__SB_LUT4_O_7_I2[0]
.sym 61431 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 61432 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 61434 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 61435 VexRiscv._zz_61_[19]
.sym 61436 VexRiscv._zz_162_[23]
.sym 61437 VexRiscv._zz_61_[17]
.sym 61438 VexRiscv._zz_120_[30]
.sym 61439 VexRiscv._zz_162_[28]
.sym 61440 VexRiscv._zz_162_[29]
.sym 61441 slave_sel_r[3]
.sym 61442 VexRiscv._zz_162_[19]
.sym 61443 VexRiscv._zz_162_[31]
.sym 61444 VexRiscv._zz_163_[7]
.sym 61445 VexRiscv._zz_162_[30]
.sym 61446 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 61447 VexRiscv._zz_162_[20]
.sym 61448 usb_inhandler_dtbs[11]
.sym 61449 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[0]
.sym 61450 VexRiscv._zz_120_[21]
.sym 61451 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 61452 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 61453 basesoc_cpu_dbus_adr[13]
.sym 61454 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 61455 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61456 VexRiscv._zz_61_[24]
.sym 61457 VexRiscv._zz_120_[29]
.sym 61458 VexRiscv._zz_120_[17]
.sym 61459 VexRiscv._zz_120_[12]
.sym 61466 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61467 VexRiscv._zz_121__SB_LUT4_I3_O[1]
.sym 61468 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 61469 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 61470 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 61471 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 61472 VexRiscv._zz_32_[1]
.sym 61473 VexRiscv._zz_163_[23]
.sym 61474 VexRiscv._zz_163_[21]
.sym 61476 VexRiscv._zz_163_[19]
.sym 61478 basesoc_cpu_dbus_dat_r[14]
.sym 61479 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 61480 VexRiscv._zz_32_[1]
.sym 61481 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 61482 VexRiscv._zz_120_[23]
.sym 61484 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 61487 VexRiscv._zz_32_[0]
.sym 61488 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 61495 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 61498 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 61499 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 61500 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 61501 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 61504 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 61505 VexRiscv._zz_32_[0]
.sym 61506 VexRiscv._zz_32_[1]
.sym 61507 VexRiscv._zz_163_[21]
.sym 61510 VexRiscv._zz_32_[1]
.sym 61511 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 61512 VexRiscv._zz_32_[0]
.sym 61513 VexRiscv._zz_163_[23]
.sym 61516 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61519 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 61523 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61525 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 61529 basesoc_cpu_dbus_dat_r[14]
.sym 61534 VexRiscv._zz_121__SB_LUT4_I3_O[1]
.sym 61535 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61537 VexRiscv._zz_120_[23]
.sym 61540 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 61541 VexRiscv._zz_32_[0]
.sym 61542 VexRiscv._zz_32_[1]
.sym 61543 VexRiscv._zz_163_[19]
.sym 61545 clk12_$glb_clk
.sym 61547 VexRiscv._zz_224__SB_LUT4_O_12_I2[0]
.sym 61548 VexRiscv._zz_224_[22]
.sym 61549 VexRiscv._zz_224__SB_LUT4_O_11_I2[0]
.sym 61550 VexRiscv._zz_224_[25]
.sym 61551 usb_inhandler_dtbs[6]
.sym 61552 VexRiscv._zz_224_[20]
.sym 61553 usb_inhandler_dtbs[11]
.sym 61554 usb_inhandler_dtbs[14]
.sym 61555 VexRiscv._zz_163_[31]
.sym 61556 basesoc_value[10]
.sym 61557 basesoc_value[10]
.sym 61558 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 61560 VexRiscv._zz_163_[21]
.sym 61561 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 61562 VexRiscv._zz_163_[19]
.sym 61563 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 61564 array_muxed0[0]
.sym 61565 VexRiscv._zz_120_[21]
.sym 61566 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 61567 VexRiscv._zz_224__SB_LUT4_O_13_I2[0]
.sym 61568 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 61569 VexRiscv._zz_224__SB_LUT4_O_15_I2[0]
.sym 61570 VexRiscv._zz_224__SB_LUT4_O_9_I2[0]
.sym 61571 VexRiscv._zz_61_[19]
.sym 61572 VexRiscv._zz_120_[25]
.sym 61573 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 61574 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 61575 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 61576 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 61577 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 61578 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[2]
.sym 61579 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 61580 VexRiscv._zz_61_[22]
.sym 61581 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61582 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 61589 VexRiscv._zz_32_[0]
.sym 61590 VexRiscv._zz_163_[18]
.sym 61592 VexRiscv._zz_120_[27]
.sym 61594 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 61595 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 61596 VexRiscv._zz_120_[18]
.sym 61599 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 61601 VexRiscv._zz_32_[1]
.sym 61603 basesoc_cpu_dbus_dat_r[17]
.sym 61604 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 61605 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61606 VexRiscv._zz_120_[19]
.sym 61607 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 61611 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 61615 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 61618 VexRiscv._zz_163_[27]
.sym 61619 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 61623 basesoc_cpu_dbus_dat_r[17]
.sym 61624 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 61627 VexRiscv._zz_32_[0]
.sym 61628 VexRiscv._zz_32_[1]
.sym 61630 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 61634 VexRiscv._zz_120_[18]
.sym 61635 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 61636 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61639 VexRiscv._zz_163_[27]
.sym 61640 VexRiscv._zz_32_[1]
.sym 61641 VexRiscv._zz_32_[0]
.sym 61642 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 61645 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 61648 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61651 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61652 VexRiscv._zz_120_[27]
.sym 61654 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 61657 VexRiscv._zz_120_[19]
.sym 61658 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61660 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 61663 VexRiscv._zz_32_[0]
.sym 61664 VexRiscv._zz_163_[18]
.sym 61665 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 61666 VexRiscv._zz_32_[1]
.sym 61670 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 61671 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 61672 VexRiscv._zz_224__SB_LUT4_O_I2[0]
.sym 61673 VexRiscv._zz_224_[28]
.sym 61674 VexRiscv._zz_224__SB_LUT4_O_3_I2[0]
.sym 61675 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 61676 VexRiscv._zz_224__SB_LUT4_O_8_I2[0]
.sym 61677 VexRiscv._zz_224_[27]
.sym 61682 VexRiscv._zz_163_[23]
.sym 61683 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 61684 VexRiscv._zz_163_[18]
.sym 61685 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61686 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61687 VexRiscv._zz_61_[16]
.sym 61688 VexRiscv._zz_61_[23]
.sym 61690 VexRiscv._zz_163_[20]
.sym 61691 VexRiscv._zz_61_[30]
.sym 61692 VexRiscv._zz_224__SB_LUT4_O_10_I2[0]
.sym 61693 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 61694 VexRiscv._zz_120_[26]
.sym 61695 VexRiscv._zz_61_[25]
.sym 61696 VexRiscv._zz_224__SB_LUT4_O_6_I2[0]
.sym 61697 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 61698 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61699 basesoc_cpu_dbus_dat_r[18]
.sym 61701 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 61702 VexRiscv._zz_224__SB_LUT4_O_1_I2[0]
.sym 61703 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 61704 VexRiscv._zz_163_[27]
.sym 61705 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 61712 VexRiscv._zz_163_[31]
.sym 61716 VexRiscv._zz_120_[31]
.sym 61719 VexRiscv._zz_163_[22]
.sym 61720 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61721 VexRiscv._zz_61_[17]
.sym 61725 VexRiscv.execute_LightShifterPlugin_isActive
.sym 61726 VexRiscv.execute_LightShifterPlugin_shiftReg[17]
.sym 61729 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 61730 VexRiscv._zz_120_[17]
.sym 61731 VexRiscv._zz_32_[1]
.sym 61732 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 61734 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 61735 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 61736 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 61739 VexRiscv._zz_32_[1]
.sym 61740 VexRiscv._zz_32_[0]
.sym 61744 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61747 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 61750 VexRiscv._zz_163_[31]
.sym 61751 VexRiscv._zz_32_[1]
.sym 61752 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 61753 VexRiscv._zz_32_[0]
.sym 61756 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 61758 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61762 VexRiscv.execute_LightShifterPlugin_isActive
.sym 61764 VexRiscv._zz_120_[17]
.sym 61765 VexRiscv.execute_LightShifterPlugin_shiftReg[17]
.sym 61768 VexRiscv._zz_32_[0]
.sym 61769 VexRiscv._zz_32_[1]
.sym 61770 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 61771 VexRiscv._zz_163_[22]
.sym 61775 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61776 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 61780 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 61781 VexRiscv._zz_120_[31]
.sym 61782 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 61788 VexRiscv._zz_61_[17]
.sym 61791 clk12_$glb_clk
.sym 61793 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61794 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 61795 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O[2]
.sym 61796 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[2]
.sym 61797 interface1_bank_bus_dat_r[1]
.sym 61798 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 61799 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 61800 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 61804 VexRiscv._zz_120_[26]
.sym 61805 VexRiscv._zz_163_[22]
.sym 61806 VexRiscv._zz_163_[31]
.sym 61809 array_muxed1[3]
.sym 61810 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 61811 basesoc_cpu_ibus_adr[10]
.sym 61812 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 61814 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 61817 VexRiscv._zz_32_[1]
.sym 61818 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61819 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 61820 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 61821 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 61822 addr_storage[16]
.sym 61823 VexRiscv._zz_61_[18]
.sym 61824 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 61825 VexRiscv._zz_61_[19]
.sym 61826 usb_usb_core_rx_shifter_shift_reg[8]
.sym 61827 usb_outhandler_syncfifobuffered_level0[2]
.sym 61836 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 61837 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 61838 basesoc_cpu_dbus_dat_r[24]
.sym 61839 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 61840 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 61843 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61844 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 61845 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 61846 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61848 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 61849 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 61850 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 61852 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 61853 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 61854 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 61855 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61856 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 61857 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 61858 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 61859 basesoc_cpu_dbus_dat_r[18]
.sym 61862 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61863 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 61864 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61865 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61867 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 61868 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 61869 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 61870 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61873 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 61874 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 61875 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 61876 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 61879 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 61881 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 61882 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61885 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 61886 basesoc_cpu_dbus_dat_r[24]
.sym 61891 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 61892 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 61893 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 61894 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 61897 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 61898 basesoc_cpu_dbus_dat_r[18]
.sym 61903 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 61904 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 61905 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 61909 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61910 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61911 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61912 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61914 clk12_$glb_clk
.sym 61915 VexRiscv.reset_$glb_sr
.sym 61916 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[3]
.sym 61917 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 61918 usb_outhandler_syncfifobuffered_level0[4]
.sym 61919 usb_outhandler_syncfifobuffered_level0[2]
.sym 61920 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 61921 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 61922 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 61923 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_I2_O[2]
.sym 61928 slave_sel_r[0]
.sym 61929 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 61930 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 61931 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 61932 VexRiscv._zz_61_[17]
.sym 61933 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[9]
.sym 61934 VexRiscv._zz_61_[26]
.sym 61936 array_muxed0[4]
.sym 61937 lxspi_bus_dat_r[23]
.sym 61939 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61940 VexRiscv._zz_61_[24]
.sym 61941 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 61943 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 61944 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 61945 VexRiscv._zz_120_[29]
.sym 61946 VexRiscv._zz_61__SB_LUT4_O_7_I0[0]
.sym 61947 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 61948 usb_inhandler_dtbs[11]
.sym 61949 VexRiscv._zz_120_[29]
.sym 61950 VexRiscv._zz_120_[21]
.sym 61951 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 61958 basesoc_cpu_dbus_dat_r[23]
.sym 61959 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 61961 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 61962 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 61963 basesoc_cpu_dbus_dat_r[21]
.sym 61964 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 61966 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 61967 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 61968 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[0]
.sym 61969 array_muxed1[4]
.sym 61971 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 61974 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[3]
.sym 61975 addr_storage_SB_DFFESR_Q_31_E
.sym 61976 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61979 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61981 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[3]
.sym 61984 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]
.sym 61986 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 61987 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 61988 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 61990 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 61991 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61992 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 61993 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 61996 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 61997 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 61998 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 62002 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 62003 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 62004 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62005 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62008 basesoc_cpu_dbus_dat_r[23]
.sym 62011 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 62014 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]
.sym 62015 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[3]
.sym 62016 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 62017 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62022 array_muxed1[4]
.sym 62026 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 62028 basesoc_cpu_dbus_dat_r[21]
.sym 62032 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62033 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 62034 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[3]
.sym 62035 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[0]
.sym 62036 addr_storage_SB_DFFESR_Q_31_E
.sym 62037 clk12_$glb_clk
.sym 62038 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 62039 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 62040 VexRiscv.iBusWishbone_DAT_MISO_regNext[3]
.sym 62041 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 62042 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 62043 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]
.sym 62044 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[2]
.sym 62045 VexRiscv.iBusWishbone_DAT_MISO_regNext[2]
.sym 62046 VexRiscv.execute_LightShifterPlugin_shiftReg[21]
.sym 62049 fifo_level0[2]
.sym 62050 array_muxed1[6]
.sym 62051 VexRiscv._zz_61_[21]
.sym 62052 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 62055 array_muxed0[3]
.sym 62056 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 62057 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 62058 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 62059 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 62061 VexRiscv._zz_61_[29]
.sym 62062 basesoc_cpu_dbus_dat_r[23]
.sym 62063 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 62064 VexRiscv._zz_120_[25]
.sym 62065 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 62066 addr_storage[24]
.sym 62067 VexRiscv._zz_61_[22]
.sym 62068 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 62069 addr_storage[12]
.sym 62071 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 62072 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[4]
.sym 62073 array_muxed0[9]
.sym 62074 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 62081 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 62082 addr_storage[24]
.sym 62084 addr_storage[21]
.sym 62085 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 62086 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 62087 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 62089 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 62090 addr_storage[18]
.sym 62091 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 62092 addr_storage[16]
.sym 62093 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 62094 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 62095 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 62096 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 62097 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 62098 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 62099 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 62100 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 62101 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62102 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 62106 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1[0]
.sym 62107 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 62108 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]
.sym 62110 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 62111 addr_storage[11]
.sym 62113 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 62114 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 62116 addr_storage[16]
.sym 62119 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 62120 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 62121 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]
.sym 62122 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 62126 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 62127 addr_storage[11]
.sym 62128 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1[0]
.sym 62131 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 62133 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 62134 addr_storage[24]
.sym 62137 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 62138 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 62139 addr_storage[21]
.sym 62143 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 62144 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 62145 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 62146 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 62149 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 62150 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 62151 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 62152 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 62155 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 62156 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 62157 addr_storage[18]
.sym 62159 VexRiscv._zz_201__SB_LUT4_I0_1_O_SB_LUT4_I1_O
.sym 62160 clk12_$glb_clk
.sym 62162 basesoc_cpu_dbus_dat_r[2]
.sym 62163 basesoc_cpu_dbus_dat_r[3]
.sym 62164 VexRiscv.execute_LightShifterPlugin_shiftReg[26]
.sym 62165 array_muxed0[9]
.sym 62166 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 62167 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3[1]
.sym 62168 VexRiscv.execute_LightShifterPlugin_shiftReg[25]
.sym 62169 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 62175 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 62176 usb_outhandler_enable_status[4]
.sym 62177 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 62178 slave_sel_r[3]
.sym 62180 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 62181 basesoc_cpu_ibus_adr[16]
.sym 62182 slave_sel_r[1]
.sym 62185 VexRiscv.iBusWishbone_DAT_MISO_regNext[22]
.sym 62186 usb_outhandler_syncfifobuffered_level0[0]
.sym 62187 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 62188 usb_outhandler_syncfifobuffered_level0[3]
.sym 62189 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 62190 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 62191 VexRiscv._zz_120_[26]
.sym 62193 usb_outhandler_syncfifobuffered_level0[4]
.sym 62194 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 62195 $PACKER_VCC_NET
.sym 62196 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 62197 slave_sel_r[2]
.sym 62206 VexRiscv._zz_61__SB_LUT4_O_7_I0[1]
.sym 62207 VexRiscv.execute_LightShifterPlugin_shiftReg[23]
.sym 62210 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 62212 VexRiscv.execute_LightShifterPlugin_shiftReg[19]
.sym 62214 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 62216 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 62217 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62218 VexRiscv._zz_61__SB_LUT4_O_7_I0[0]
.sym 62219 VexRiscv._zz_120_[23]
.sym 62220 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 62222 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 62224 VexRiscv._zz_61_[23]
.sym 62228 VexRiscv._zz_120_[19]
.sym 62230 VexRiscv._zz_61_[19]
.sym 62231 VexRiscv._zz_61_[28]
.sym 62232 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 62233 VexRiscv._zz_61_[27]
.sym 62236 VexRiscv._zz_61__SB_LUT4_O_7_I0[0]
.sym 62237 VexRiscv._zz_61__SB_LUT4_O_7_I0[1]
.sym 62238 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 62239 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 62243 VexRiscv._zz_61_[19]
.sym 62251 VexRiscv._zz_61_[28]
.sym 62254 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 62255 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 62256 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 62257 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 62263 VexRiscv._zz_61_[23]
.sym 62267 VexRiscv.execute_LightShifterPlugin_shiftReg[23]
.sym 62268 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62269 VexRiscv._zz_120_[23]
.sym 62272 VexRiscv.execute_LightShifterPlugin_shiftReg[19]
.sym 62273 VexRiscv.execute_LightShifterPlugin_isActive
.sym 62274 VexRiscv._zz_120_[19]
.sym 62280 VexRiscv._zz_61_[27]
.sym 62283 clk12_$glb_clk
.sym 62287 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[2]
.sym 62288 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 62289 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[4]
.sym 62290 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[5]
.sym 62291 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[6]
.sym 62292 usb_in_next
.sym 62295 csrbank2_out_w[4]
.sym 62297 lxspi_bus_dat_r[9]
.sym 62298 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 62299 array_muxed0[3]
.sym 62300 array_muxed0[9]
.sym 62302 basesoc_cpu_ibus_adr[20]
.sym 62304 array_muxed0[13]
.sym 62305 basesoc_cpu_ibus_adr[17]
.sym 62306 basesoc_cpu_dbus_dat_r[3]
.sym 62307 csrbank7_in_ctrl0_w[2]
.sym 62309 addr_storage[16]
.sym 62310 usb_usb_core_rx_shifter_shift_reg[8]
.sym 62311 lxspi_bus_dat_r[2]
.sym 62312 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62313 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 62314 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[2]
.sym 62316 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 62319 usb_outhandler_syncfifobuffered_level0[2]
.sym 62326 memdat_2[5]
.sym 62327 lxspi_bus_dat_r[5]
.sym 62328 memdat_2[2]
.sym 62329 lxspi_bus_dat_r[2]
.sym 62331 slave_sel_r[3]
.sym 62332 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 62333 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 62334 slave_sel_r[0]
.sym 62335 VexRiscv._zz_120_[19]
.sym 62336 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 62339 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 62342 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 62346 csrbank2_in0_w[4]
.sym 62348 csrbank2_out_w[4]
.sym 62349 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 62350 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 62354 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 62355 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 62356 fifo_readable_SB_LUT4_I3_I1[2]
.sym 62357 slave_sel_r[2]
.sym 62365 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 62367 slave_sel_r[0]
.sym 62368 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 62371 csrbank2_out_w[4]
.sym 62372 fifo_readable_SB_LUT4_I3_I1[2]
.sym 62373 csrbank2_in0_w[4]
.sym 62374 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 62383 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 62384 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 62389 lxspi_bus_dat_r[5]
.sym 62390 memdat_2[5]
.sym 62391 slave_sel_r[3]
.sym 62392 slave_sel_r[2]
.sym 62395 slave_sel_r[2]
.sym 62396 slave_sel_r[3]
.sym 62397 memdat_2[2]
.sym 62398 lxspi_bus_dat_r[2]
.sym 62401 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 62402 VexRiscv._zz_120_[19]
.sym 62403 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 62404 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 62406 clk12_$glb_clk
.sym 62407 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 62408 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 62409 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 62410 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 62411 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 62412 csrbank7_setup_status_w[0]
.sym 62413 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[3]
.sym 62414 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 62415 lxspi_clk0_SB_LUT4_I2_O[3]
.sym 62416 basesoc_value_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 62418 csrbank7_out_status_w[0]
.sym 62419 basesoc_value_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 62420 csrbank7_in_status_w[5]
.sym 62421 lxspi_bus_dat_r[5]
.sym 62423 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 62424 memdat_2[2]
.sym 62425 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 62427 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 62429 slave_sel[2]
.sym 62432 $PACKER_GND_NET
.sym 62433 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 62434 memdat_2[3]
.sym 62435 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 62436 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 62437 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[1]
.sym 62438 addr_storage[31]
.sym 62440 usb_inhandler_dtbs[11]
.sym 62441 usb_inhandler_dtbs[8]
.sym 62442 fifo_readable_SB_LUT4_I3_I1[2]
.sym 62443 csrbank7_in_status_w[5]
.sym 62453 usb_outhandler_syncfifobuffered_level0[1]
.sym 62454 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[5]
.sym 62455 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[6]
.sym 62456 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 62458 usb_outhandler_syncfifobuffered_level0[0]
.sym 62460 usb_outhandler_syncfifobuffered_level0[3]
.sym 62463 usb_outhandler_syncfifobuffered_level0[4]
.sym 62464 usb_outhandler_syncfifobuffered_level0[5]
.sym 62465 $PACKER_VCC_NET
.sym 62467 $PACKER_VCC_NET
.sym 62471 usb_outhandler_syncfifobuffered_level0[6]
.sym 62475 $PACKER_VCC_NET
.sym 62476 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 62478 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 62479 usb_outhandler_syncfifobuffered_level0[2]
.sym 62481 $nextpnr_ICESTORM_LC_1$O
.sym 62484 usb_outhandler_syncfifobuffered_level0[0]
.sym 62487 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 62489 usb_outhandler_syncfifobuffered_level0[1]
.sym 62490 $PACKER_VCC_NET
.sym 62491 usb_outhandler_syncfifobuffered_level0[0]
.sym 62493 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 62495 usb_outhandler_syncfifobuffered_level0[2]
.sym 62496 $PACKER_VCC_NET
.sym 62497 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 62499 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 62501 usb_outhandler_syncfifobuffered_level0[3]
.sym 62502 $PACKER_VCC_NET
.sym 62503 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 62505 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 62507 usb_outhandler_syncfifobuffered_level0[4]
.sym 62508 $PACKER_VCC_NET
.sym 62509 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 62511 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 62513 usb_outhandler_syncfifobuffered_level0[5]
.sym 62514 $PACKER_VCC_NET
.sym 62515 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 62518 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[6]
.sym 62519 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 62520 usb_outhandler_syncfifobuffered_level0[6]
.sym 62521 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 62524 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 62525 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 62526 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[5]
.sym 62528 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 62529 clk12_$glb_clk
.sym 62530 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 62532 csrbank7_out_status_w[4]
.sym 62533 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 62534 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 62536 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 62537 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 62538 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 62542 storage_3[6]_SB_DFFE_Q_E
.sym 62543 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 62546 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 62547 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 62548 usb_outhandler_syncfifobuffered_level0[3]
.sym 62549 usb_outhandler_syncfifobuffered_level0[1]
.sym 62550 interface0_bank_bus_dat_r[3]
.sym 62551 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 62552 usb_inhandler_dtbs[12]
.sym 62553 lxspi_i0[1]
.sym 62554 slave_sel_r[1]
.sym 62555 slave_sel_r[3]
.sym 62556 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 62557 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 62558 array_muxed0[9]
.sym 62559 usb_address_reset_SB_LUT4_I3_O[0]
.sym 62560 addr_storage[12]
.sym 62561 usb_setuphandler_epno_SB_LUT4_I1_I3[2]
.sym 62562 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 62563 usb_inhandler_dtbs[1]
.sym 62564 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 62565 addr_storage[24]
.sym 62566 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 62574 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 62576 interface2_bank_bus_dat_r[4]
.sym 62579 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 62582 fifo_wrport_we
.sym 62583 interface0_bank_bus_dat_r[4]
.sym 62584 fifo_level0_SB_DFFESR_Q_6_D[2]
.sym 62586 usb_inhandler_dtbs[13]
.sym 62588 usb_inhandler_dtbs[5]
.sym 62590 fifo_do_read_SB_LUT4_I2_1_O
.sym 62593 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 62595 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 62596 slave_sel_r[0]
.sym 62598 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 62599 fifo_level0_SB_DFFESR_Q_6_D[4]
.sym 62601 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 62603 fifo_level0_SB_DFFESR_Q_6_D[3]
.sym 62611 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 62612 interface0_bank_bus_dat_r[4]
.sym 62613 slave_sel_r[0]
.sym 62614 interface2_bank_bus_dat_r[4]
.sym 62623 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 62625 fifo_wrport_we
.sym 62626 fifo_level0_SB_DFFESR_Q_6_D[3]
.sym 62630 fifo_wrport_we
.sym 62631 fifo_level0_SB_DFFESR_Q_6_D[4]
.sym 62632 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 62635 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 62636 usb_inhandler_dtbs[5]
.sym 62637 usb_inhandler_dtbs[13]
.sym 62638 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 62647 fifo_level0_SB_DFFESR_Q_6_D[2]
.sym 62648 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 62649 fifo_wrport_we
.sym 62651 fifo_do_read_SB_LUT4_I2_1_O
.sym 62652 clk12_$glb_clk
.sym 62653 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 62654 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 62655 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 62658 interface4_bank_bus_dat_r[4]
.sym 62659 usb_outhandler_stall_status_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 62660 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 62661 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 62662 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 62666 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 62668 csrbank7_in_ctrl0_w[1]
.sym 62669 usb_outhandler_stall_status[6]
.sym 62670 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 62671 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 62673 csrbank7_in_ctrl0_w[1]
.sym 62676 usb_outhandler_stall_status[4]
.sym 62679 usb_inhandler_dtbs[3]
.sym 62681 fifo_level0[3]
.sym 62682 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 62683 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 62684 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 62686 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 62687 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 62688 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 62689 fifo_level0_SB_DFFESR_Q_6_D[3]
.sym 62698 VexRiscv._zz_61__SB_LUT4_O_5_I0[2]
.sym 62701 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 62702 usb_outhandler_responding_SB_LUT4_I0_I2[0]
.sym 62703 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 62705 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 62708 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 62710 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 62711 VexRiscv._zz_120_[26]
.sym 62713 usb_outhandler_responding_SB_LUT4_I0_I2_SB_LUT4_I2_O
.sym 62718 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 62721 usb_inhandler_dtbs[9]
.sym 62723 usb_inhandler_dtbs[1]
.sym 62726 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 62728 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 62735 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 62741 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 62746 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 62747 VexRiscv._zz_120_[26]
.sym 62748 VexRiscv._zz_61__SB_LUT4_O_5_I0[2]
.sym 62749 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 62752 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 62764 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 62765 usb_inhandler_dtbs[9]
.sym 62766 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 62767 usb_inhandler_dtbs[1]
.sym 62770 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 62772 usb_outhandler_responding_SB_LUT4_I0_I2[0]
.sym 62774 usb_outhandler_responding_SB_LUT4_I0_I2_SB_LUT4_I2_O
.sym 62775 clk12_$glb_clk
.sym 62776 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 62777 VexRiscv.CsrPlugin_mepc[25]
.sym 62778 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 62779 VexRiscv.CsrPlugin_mepc[26]
.sym 62780 VexRiscv.CsrPlugin_mepc[19]
.sym 62781 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 62782 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 62783 VexRiscv.CsrPlugin_mepc[29]
.sym 62784 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 62788 array_muxed1[4]
.sym 62789 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 62791 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 62793 usb_outhandler_responding
.sym 62795 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62796 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 62798 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 62799 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 62801 addr_storage[16]
.sym 62802 csrbank7_in_ctrl0_w[0]
.sym 62803 csrbank7_in_ctrl0_w[3]
.sym 62804 csrbank7_out_status_w[4]
.sym 62805 csrbank4_ctrl0_w[4]
.sym 62806 csrbank7_out_status_w[3]
.sym 62807 usb_outhandler_stall_status_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 62808 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 62809 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 62810 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 62811 usb_outhandler_syncfifobuffered_produce[1]
.sym 62812 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 62819 usb_outhandler_syncfifobuffered_produce[1]
.sym 62820 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_E
.sym 62821 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 62823 usb_outhandler_syncfifobuffered_produce[5]
.sym 62828 usb_outhandler_syncfifobuffered_produce[2]
.sym 62829 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 62837 usb_outhandler_syncfifobuffered_produce[3]
.sym 62838 usb_outhandler_syncfifobuffered_produce[4]
.sym 62840 usb_outhandler_syncfifobuffered_produce[6]
.sym 62841 usb_outhandler_syncfifobuffered_produce[0]
.sym 62849 usb_outhandler_syncfifobuffered_produce[0]
.sym 62850 $nextpnr_ICESTORM_LC_8$O
.sym 62852 usb_outhandler_syncfifobuffered_produce[0]
.sym 62856 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 62857 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 62859 usb_outhandler_syncfifobuffered_produce[1]
.sym 62860 usb_outhandler_syncfifobuffered_produce[0]
.sym 62862 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 62863 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 62864 usb_outhandler_syncfifobuffered_produce[2]
.sym 62866 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 62868 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 62869 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 62871 usb_outhandler_syncfifobuffered_produce[3]
.sym 62872 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 62874 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 62875 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 62877 usb_outhandler_syncfifobuffered_produce[4]
.sym 62878 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 62880 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 62881 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 62883 usb_outhandler_syncfifobuffered_produce[5]
.sym 62884 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 62888 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 62889 usb_outhandler_syncfifobuffered_produce[6]
.sym 62890 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 62895 usb_outhandler_syncfifobuffered_produce[0]
.sym 62897 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_E
.sym 62898 clk12_$glb_clk
.sym 62899 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 62900 usb_outhandler_stall_status_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 62901 usb_outhandler_stall_status_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 62902 usb_outhandler_syncfifobuffered_do_read
.sym 62903 usb_outhandler_stall_status_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 62904 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 62905 usb_outhandler_stall_status_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 62906 interface2_bank_bus_dat_r[3]
.sym 62907 interface2_bank_bus_dat_r[1]
.sym 62911 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 62912 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[2]
.sym 62913 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 62914 usb_outhandler_syncfifobuffered_produce[5]
.sym 62915 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 62916 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_E
.sym 62918 usb_outhandler_syncfifobuffered_produce[2]
.sym 62919 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 62920 usb_outhandler_syncfifobuffered_produce[3]
.sym 62921 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 62922 usb_outhandler_syncfifobuffered_produce[4]
.sym 62923 VexRiscv.CsrPlugin_mepc[26]
.sym 62924 $PACKER_GND_NET
.sym 62925 memdat_2[3]
.sym 62926 VexRiscv.CsrPlugin_mepc[19]
.sym 62927 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 62928 usb_inhandler_dtbs[8]
.sym 62929 fifo_wrport_we
.sym 62932 storage_3[7][6]
.sym 62933 csrbank2_in0_w[3]
.sym 62934 addr_storage[31]
.sym 62935 csrbank7_in_status_w[5]
.sym 62942 usb_outhandler_syncfifobuffered_consume[1]
.sym 62943 usb_outhandler_syncfifobuffered_produce[2]
.sym 62944 usb_outhandler_syncfifobuffered_produce[3]
.sym 62945 usb_outhandler_syncfifobuffered_consume[4]
.sym 62946 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 62947 usb_outhandler_syncfifobuffered_produce[6]
.sym 62948 usb_outhandler_syncfifobuffered_produce[0]
.sym 62950 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 62951 usb_outhandler_syncfifobuffered_consume[2]
.sym 62952 usb_outhandler_syncfifobuffered_consume[3]
.sym 62953 usb_outhandler_syncfifobuffered_produce[4]
.sym 62954 usb_outhandler_syncfifobuffered_produce[5]
.sym 62955 usb_outhandler_syncfifobuffered_consume[6]
.sym 62956 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 62957 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 62960 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 62961 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62964 usb_outhandler_syncfifobuffered_consume[5]
.sym 62968 storage_3[7]_SB_DFFE_Q_E
.sym 62969 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 62970 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62971 usb_outhandler_syncfifobuffered_produce[1]
.sym 62972 usb_outhandler_syncfifobuffered_consume[0]
.sym 62976 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 62980 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 62982 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 62983 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 62986 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62987 usb_outhandler_syncfifobuffered_consume[1]
.sym 62988 usb_outhandler_syncfifobuffered_consume[4]
.sym 62989 usb_outhandler_syncfifobuffered_consume[5]
.sym 62992 usb_outhandler_syncfifobuffered_produce[1]
.sym 62993 usb_outhandler_syncfifobuffered_produce[5]
.sym 62994 usb_outhandler_syncfifobuffered_produce[4]
.sym 62995 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62998 usb_outhandler_syncfifobuffered_produce[2]
.sym 62999 usb_outhandler_syncfifobuffered_produce[0]
.sym 63000 usb_outhandler_syncfifobuffered_produce[6]
.sym 63001 usb_outhandler_syncfifobuffered_produce[3]
.sym 63004 usb_outhandler_syncfifobuffered_consume[6]
.sym 63005 usb_outhandler_syncfifobuffered_consume[3]
.sym 63006 usb_outhandler_syncfifobuffered_consume[2]
.sym 63007 usb_outhandler_syncfifobuffered_consume[0]
.sym 63011 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 63012 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 63018 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 63020 storage_3[7]_SB_DFFE_Q_E
.sym 63021 clk12_$glb_clk
.sym 63023 fifo_level0[0]
.sym 63024 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 63025 fifo_level0_SB_DFFESR_Q_6_D[1]
.sym 63027 fifo_level0[1]
.sym 63028 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 63029 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 63035 csrbank2_out_w[3]
.sym 63036 array_muxed0[0]
.sym 63037 usb_outhandler_data_recv_payload[4]
.sym 63038 usb_outhandler_stall_status_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 63039 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 63040 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 63043 usb_outhandler_data_recv_payload[5]
.sym 63045 csrbank7_address0_w[1]
.sym 63049 addr_storage[24]
.sym 63050 usb_address_reset_SB_LUT4_I3_O[0]
.sym 63051 array_muxed0[9]
.sym 63052 usb_setuphandler_epno_SB_LUT4_I1_I3[2]
.sym 63053 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 63054 storage_3[7]_SB_DFFE_Q_E
.sym 63055 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 63056 fifo_level0[0]
.sym 63057 interface5_bank_bus_dat_r[3]
.sym 63058 storage_3[7][0]
.sym 63067 usb_outhandler_stall_status_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 63068 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 63069 usb_outhandler_stall_status_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 63071 csrbank7_out_ctrl0_w[3]
.sym 63072 usb_outhandler_stall_status_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 63073 usb_outhandler_stall_status_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 63074 csrbank7_out_status_w[4]
.sym 63075 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 63076 csrbank7_out_status_w[3]
.sym 63079 usb_outhandler_stall_status_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 63081 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[0]
.sym 63083 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 63085 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63086 usb_outhandler_stall_status[3]
.sym 63088 usb_outhandler_stall_status[10]
.sym 63090 usb_outhandler_stall_status[1]
.sym 63091 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63092 usb_outhandler_stall_status[4]
.sym 63093 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 63094 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[2]
.sym 63095 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 63098 usb_outhandler_stall_status_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 63099 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 63100 usb_outhandler_stall_status[10]
.sym 63103 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[0]
.sym 63104 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 63105 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[2]
.sym 63109 usb_outhandler_stall_status_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 63110 usb_outhandler_stall_status[1]
.sym 63111 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 63115 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 63116 usb_outhandler_stall_status_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 63118 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 63121 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 63122 usb_outhandler_stall_status[4]
.sym 63124 usb_outhandler_stall_status_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 63127 csrbank7_out_ctrl0_w[3]
.sym 63128 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 63129 csrbank7_out_status_w[3]
.sym 63130 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 63133 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 63134 usb_outhandler_stall_status_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 63135 usb_outhandler_stall_status[3]
.sym 63139 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63140 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63141 csrbank7_out_status_w[4]
.sym 63143 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 63144 clk12_$glb_clk
.sym 63145 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 63148 storage_3[6]_SB_LUT4_I1_7_O[0]
.sym 63150 storage_3[3][0]
.sym 63152 storage_3[6]_SB_LUT4_I1_3_O[0]
.sym 63153 storage_3[3][4]
.sym 63158 usb_outhandler_syncfifobuffered_produce[0]
.sym 63159 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 63160 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[2]
.sym 63162 array_muxed0[0]
.sym 63164 usb_outhandler_syncfifobuffered_consume[3]
.sym 63165 fifo_level0[0]
.sym 63166 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 63167 array_muxed0[3]
.sym 63169 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[1]
.sym 63170 storage_3[8]_SB_LUT4_I1_1_O[0]
.sym 63171 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 63172 storage_3[3]_SB_DFFE_Q_E
.sym 63173 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 63174 fifo_level0[1]
.sym 63175 usb_inhandler_dtbs[3]
.sym 63176 usb_address_reset_SB_LUT4_I3_O[0]
.sym 63177 storage_3[3]_SB_DFFE_Q_E
.sym 63178 csrbank7_out_data_w[6]
.sym 63179 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63180 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 63181 usb_setuphandler_setuphandlerinner_is_in_SB_LUT4_I3_O[2]
.sym 63190 storage_3[6]_SB_LUT4_I1_7_O[1]
.sym 63192 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 63197 storage_3[6][0]
.sym 63198 storage_3[3]_SB_DFFE_Q_E
.sym 63200 storage_3[6][6]
.sym 63201 storage_3[6]_SB_LUT4_I1_1_O[1]
.sym 63203 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63204 storage_3[7][6]
.sym 63205 storage_3[6]_SB_LUT4_I1_7_O[0]
.sym 63206 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63210 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63211 storage_3[3][6]
.sym 63212 storage_3[6]_SB_LUT4_I1_1_O[0]
.sym 63213 csrbank7_out_status_w[0]
.sym 63214 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63216 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 63217 storage_3[2][6]
.sym 63218 storage_3[7][0]
.sym 63223 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63226 storage_3[3][6]
.sym 63227 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63228 storage_3[2][6]
.sym 63239 storage_3[7][0]
.sym 63240 storage_3[6][0]
.sym 63241 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63244 storage_3[6]_SB_LUT4_I1_1_O[0]
.sym 63245 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63246 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63247 storage_3[6]_SB_LUT4_I1_1_O[1]
.sym 63250 storage_3[6]_SB_LUT4_I1_7_O[1]
.sym 63251 storage_3[6]_SB_LUT4_I1_7_O[0]
.sym 63252 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63253 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63256 storage_3[6][6]
.sym 63257 storage_3[7][6]
.sym 63258 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63262 csrbank7_out_status_w[0]
.sym 63264 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 63265 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 63266 storage_3[3]_SB_DFFE_Q_E
.sym 63267 clk12_$glb_clk
.sym 63269 storage_3[3][5]
.sym 63270 usb_address_reset_SB_LUT4_I3_O[0]
.sym 63271 usb_setuphandler_epno_SB_LUT4_I1_I3[2]
.sym 63272 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 63274 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_E
.sym 63275 storage_3[6]_SB_LUT4_I1_2_O[0]
.sym 63276 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63281 array_muxed0[9]
.sym 63284 basesoc_value[21]
.sym 63285 array_muxed0[3]
.sym 63286 usb_inhandler_data_re
.sym 63287 memadr_1
.sym 63292 usb_outhandler_syncfifobuffered_produce[6]
.sym 63293 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 63294 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 63295 csrbank7_out_status_w[4]
.sym 63296 array_muxed1[2]
.sym 63297 addr_storage[16]
.sym 63298 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[1]
.sym 63299 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63300 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63301 csrbank4_ctrl0_w[4]
.sym 63304 usb_address_reset_SB_LUT4_I3_O[0]
.sym 63314 csrbank7_setup_status_w[6]
.sym 63320 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 63324 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 63331 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 63332 csrbank7_in_status_w[5]
.sym 63333 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63335 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63337 storage_3[6]_SB_DFFE_Q_E
.sym 63338 csrbank7_out_data_w[6]
.sym 63341 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 63356 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 63361 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 63362 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63363 csrbank7_out_data_w[6]
.sym 63364 csrbank7_setup_status_w[6]
.sym 63367 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 63369 csrbank7_in_status_w[5]
.sym 63370 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 63373 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63389 storage_3[6]_SB_DFFE_Q_E
.sym 63390 clk12_$glb_clk
.sym 63394 usb_setuphandler_setuphandlerinner_data_byte[2]
.sym 63395 usb_setuphandler_setuphandlerinner_data_byte[3]
.sym 63396 usb_setuphandler_setuphandlerinner_data_byte[1]
.sym 63397 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_1_I0[1]
.sym 63398 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 63399 usb_setuphandler_setuphandlerinner_data_byte[0]
.sym 63406 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[0]
.sym 63408 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 63409 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63410 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 63412 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 63416 $PACKER_GND_NET
.sym 63417 csrbank2_in0_w[3]
.sym 63418 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 63422 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 63424 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63425 fifo_wrport_we
.sym 63426 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63434 storage_3[8][0]
.sym 63435 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63437 storage_3[9][6]
.sym 63438 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 63440 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63443 storage_3[8][6]
.sym 63444 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 63446 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 63447 csrbank7_setup_status_w[7]
.sym 63448 storage_3[9][0]
.sym 63451 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63453 csrbank7_out_data_w[7]
.sym 63455 csrbank7_out_status_w[4]
.sym 63456 csrbank7_in_data0_w[4]
.sym 63459 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63462 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63463 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 63464 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 63466 csrbank7_out_status_w[4]
.sym 63467 csrbank7_in_data0_w[4]
.sym 63468 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63469 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 63473 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 63478 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 63479 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 63480 csrbank7_out_data_w[7]
.sym 63481 csrbank7_setup_status_w[7]
.sym 63484 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63486 storage_3[8][0]
.sym 63487 storage_3[9][0]
.sym 63493 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63496 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63498 storage_3[8][6]
.sym 63499 storage_3[9][6]
.sym 63502 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 63511 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 63512 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63513 clk12_$glb_clk
.sym 63515 storage_3[0]_SB_LUT4_I0_3_O[0]
.sym 63516 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 63517 storage_3[0]_SB_LUT4_I0_7_O[0]
.sym 63518 storage_3[4][5]
.sym 63519 storage_3[8]_SB_LUT4_I1_7_O[1]
.sym 63520 storage_3[4][0]
.sym 63521 storage_3[8]_SB_LUT4_I1_3_O[1]
.sym 63522 storage_3[4][4]
.sym 63527 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63529 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 63531 VexRiscv._zz_104_[2]
.sym 63533 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 63534 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 63535 csrbank7_setup_status_w[7]
.sym 63536 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[1]
.sym 63537 csrbank7_setup_status_w[6]
.sym 63538 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 63540 addr_storage[24]
.sym 63541 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 63544 basesoc_value[26]
.sym 63545 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 63547 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63548 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 63550 storage_3[7]_SB_DFFE_Q_E
.sym 63556 storage_3[8][5]
.sym 63559 storage_3[8][4]
.sym 63562 storage_3[9][5]
.sym 63565 storage_3[9][4]
.sym 63566 storage_3[0]_SB_LUT4_I0_1_O[0]
.sym 63570 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63574 storage_3[8]_SB_DFFE_Q_E
.sym 63575 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 63578 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 63579 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63583 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 63586 storage_3[0]_SB_LUT4_I0_1_O[1]
.sym 63589 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 63596 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 63604 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 63609 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 63613 storage_3[9][4]
.sym 63614 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63616 storage_3[8][4]
.sym 63620 storage_3[8][5]
.sym 63621 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63622 storage_3[9][5]
.sym 63626 storage_3[0]_SB_LUT4_I0_1_O[1]
.sym 63628 storage_3[0]_SB_LUT4_I0_1_O[0]
.sym 63635 storage_3[8]_SB_DFFE_Q_E
.sym 63636 clk12_$glb_clk
.sym 63638 storage_3[4][3]
.sym 63639 storage_3[8]_SB_LUT4_I1_6_O[1]
.sym 63640 storage_3[4][1]
.sym 63641 storage_3[4][6]
.sym 63642 storage_3[0]_SB_LUT4_I0_6_O[0]
.sym 63643 storage_3[0]_SB_LUT4_I0_6_O[1]
.sym 63644 storage_3[0]_SB_LUT4_I0_1_O[1]
.sym 63645 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 63650 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 63651 basesoc_load_storage[15]
.sym 63652 csrbank7_in_data0_w[4]
.sym 63653 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 63655 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[1]
.sym 63657 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 63658 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 63659 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 63660 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 63661 basesoc_value[15]
.sym 63662 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 63663 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63664 storage_3[3]_SB_DFFE_Q_E
.sym 63665 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63666 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 63667 storage_3[8]_SB_LUT4_I1_3_O[2]
.sym 63668 storage_3[1]_SB_DFFE_Q_E
.sym 63669 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 63671 storage_3[8]_SB_LUT4_I1_1_O[1]
.sym 63673 storage_3[4]_SB_DFFE_Q_E
.sym 63681 storage_3[8]_SB_DFFE_Q_E
.sym 63685 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63686 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63688 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 63693 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 63697 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 63700 storage_3[9][7]
.sym 63708 storage_3[8][7]
.sym 63718 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63721 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63738 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 63744 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 63748 storage_3[8][7]
.sym 63749 storage_3[9][7]
.sym 63751 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63755 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 63758 storage_3[8]_SB_DFFE_Q_E
.sym 63759 clk12_$glb_clk
.sym 63761 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 63762 storage_3[0]_SB_LUT4_I0_4_O[1]
.sym 63763 storage_3[8]_SB_LUT4_I1_O[1]
.sym 63764 storage_3[0]_SB_LUT4_I0_O[1]
.sym 63765 storage_3[1][7]
.sym 63766 storage_3[8]_SB_LUT4_I1_4_O[1]
.sym 63767 storage_3[1][3]
.sym 63768 storage_3[0]_SB_LUT4_I0_4_O[0]
.sym 63774 $PACKER_GND_NET
.sym 63775 storage_3[8]_SB_DFFE_Q_E
.sym 63776 csrbank7_in_data0_w[1]
.sym 63777 csrbank7_in_data0_w[0]
.sym 63779 $PACKER_GND_NET
.sym 63780 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 63781 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 63782 csrbank7_in_data0_w[2]
.sym 63784 csrbank7_in_data0_w[6]
.sym 63785 storage_3[8]_SB_DFFE_Q_E
.sym 63789 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63790 storage_3[6]_SB_DFFE_Q_E
.sym 63791 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63792 csrbank4_ctrl0_w[4]
.sym 63794 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 63795 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 63796 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 63803 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 63804 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 63805 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 63806 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63808 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63809 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63813 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_E
.sym 63815 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 63823 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 63829 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 63830 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63834 $nextpnr_ICESTORM_LC_11$O
.sym 63836 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63840 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 63842 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63846 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 63848 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63850 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 63853 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 63854 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63855 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 63856 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 63859 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 63860 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 63861 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 63862 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63865 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63868 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 63871 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63872 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 63873 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 63874 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 63879 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63881 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_E
.sym 63882 clk12_$glb_clk
.sym 63883 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 63884 storage_3[5][7]
.sym 63885 storage_3[5][3]
.sym 63886 storage_3[5][1]
.sym 63887 storage_3[5][2]
.sym 63888 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 63889 storage_3[4]_SB_DFFE_Q_E
.sym 63890 storage_3[5]_SB_DFFE_Q_E
.sym 63891 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 63899 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 63900 basesoc_load_storage[5]
.sym 63903 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63904 basesoc_value[5]
.sym 63906 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 63908 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63927 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63928 storage_3[8][2]
.sym 63929 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 63939 storage_3[9][2]
.sym 63940 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63942 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 63945 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 63947 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 63953 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 63955 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 63956 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 63958 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 63959 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 63960 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 63965 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 63966 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 63967 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 63976 storage_3[8][2]
.sym 63978 storage_3[9][2]
.sym 63979 usb_setuphandler_setuphandlerinner_consume[0]
.sym 63983 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 63985 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 63989 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 63990 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 63991 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 63994 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 64001 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 64002 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 64003 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 64004 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 64005 clk12_$glb_clk
.sym 64008 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 64009 usb_setuphandler_setuphandlerinner_produce[2]
.sym 64010 usb_setuphandler_setuphandlerinner_produce[3]
.sym 64011 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 64012 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 64013 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 64014 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_E
.sym 64023 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 64024 csrbank1_bitbang0_w[0]
.sym 64029 csrbank3_ctrl0_w[5]
.sym 64039 storage_3[8]_SB_DFFE_Q_E
.sym 64042 storage_3[7]_SB_DFFE_Q_E
.sym 64050 storage_3[8]_SB_DFFE_Q_E
.sym 64067 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 64068 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 64069 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 64082 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 64084 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 64102 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 64127 storage_3[8]_SB_DFFE_Q_E
.sym 64128 clk12_$glb_clk
.sym 64143 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_E
.sym 64147 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_E
.sym 64150 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 64159 $PACKER_VCC_NET
.sym 64174 $PACKER_GND_NET
.sym 64187 $PACKER_GND_NET
.sym 64230 array_muxed1[22]
.sym 64231 array_muxed1[27]
.sym 64232 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 64233 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 64234 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[1]
.sym 64235 array_muxed1[20]
.sym 64236 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 64237 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[3]
.sym 64240 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 64252 VexRiscv._zz_224_[22]
.sym 64258 basesoc_cpu_dbus_dat_r[3]
.sym 64272 $PACKER_VCC_NET
.sym 64273 VexRiscv.execute_LightShifterPlugin_isActive
.sym 64274 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 64275 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 64276 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 64278 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 64280 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 64281 VexRiscv.execute_LightShifterPlugin_isActive
.sym 64283 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 64286 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64287 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 64299 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 64301 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 64302 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 64304 $nextpnr_ICESTORM_LC_13$O
.sym 64307 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 64310 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 64312 $PACKER_VCC_NET
.sym 64313 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 64314 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 64316 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 64318 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 64319 $PACKER_VCC_NET
.sym 64320 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 64322 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 64324 $PACKER_VCC_NET
.sym 64325 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 64326 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 64329 $PACKER_VCC_NET
.sym 64331 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 64332 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 64335 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 64336 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 64337 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 64338 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 64341 VexRiscv.execute_LightShifterPlugin_isActive
.sym 64343 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 64344 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64347 VexRiscv.execute_LightShifterPlugin_isActive
.sym 64348 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 64350 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 64351 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 64352 clk12_$glb_clk
.sym 64358 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[5]
.sym 64359 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_I3_O[1]
.sym 64360 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1[0]
.sym 64361 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[0]
.sym 64362 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I3[2]
.sym 64363 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O[2]
.sym 64364 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 64365 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 64367 array_muxed1[20]
.sym 64371 VexRiscv._zz_163_[20]
.sym 64372 basesoc_cpu_dbus_dat_r[1]
.sym 64373 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 64374 array_muxed2[0]
.sym 64375 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[3]
.sym 64376 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[1]
.sym 64378 VexRiscv._zz_163_[27]
.sym 64380 $PACKER_VCC_NET
.sym 64381 VexRiscv.execute_LightShifterPlugin_isActive
.sym 64387 basesoc_cpu_dbus_dat_r[16]
.sym 64388 spram_dataout2[13]
.sym 64392 array_muxed1[27]
.sym 64393 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64394 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 64395 array_muxed1[15]
.sym 64397 VexRiscv._zz_163_[6]
.sym 64398 VexRiscv._zz_163_[22]
.sym 64399 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[1]
.sym 64406 basesoc_cpu_dbus_dat_r[27]
.sym 64407 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 64408 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 64410 VexRiscv._zz_72_[1]
.sym 64412 grant_SB_LUT4_I3_O[1]
.sym 64413 basesoc_cpu_dbus_dat_r[22]
.sym 64414 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 64415 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 64417 VexRiscv._zz_221_[1]
.sym 64419 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 64420 basesoc_cpu_dbus_dat_r[11]
.sym 64421 VexRiscv._zz_120_[1]
.sym 64422 basesoc_cpu_dbus_dat_r[0]
.sym 64423 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 64435 basesoc_cpu_dbus_dat_r[22]
.sym 64437 VexRiscv._zz_120_[1]
.sym 64439 basesoc_cpu_dbus_dat_r[10]
.sym 64441 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 64442 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64443 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 64444 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64445 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 64446 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 64447 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_I3_O[2]
.sym 64448 VexRiscv._zz_221_[1]
.sym 64449 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64450 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 64452 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 64453 VexRiscv._zz_120_[2]
.sym 64454 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 64456 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 64457 VexRiscv._zz_120_[4]
.sym 64458 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 64460 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 64461 basesoc_cpu_dbus_dat_r[14]
.sym 64462 basesoc_cpu_dbus_dat_r[27]
.sym 64464 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 64465 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 64466 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 64468 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64469 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 64470 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 64471 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 64475 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 64476 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 64477 basesoc_cpu_dbus_dat_r[10]
.sym 64480 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 64481 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 64482 VexRiscv._zz_120_[4]
.sym 64483 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 64486 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 64487 VexRiscv._zz_120_[2]
.sym 64488 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 64489 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 64492 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 64493 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 64494 basesoc_cpu_dbus_dat_r[22]
.sym 64495 basesoc_cpu_dbus_dat_r[14]
.sym 64498 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64499 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 64500 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 64501 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 64504 VexRiscv._zz_221_[1]
.sym 64505 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64506 VexRiscv._zz_120_[1]
.sym 64507 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64510 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 64511 basesoc_cpu_dbus_dat_r[27]
.sym 64512 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_I3_O[2]
.sym 64517 array_muxed1[14]
.sym 64518 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 64519 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1[0]
.sym 64520 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 64521 VexRiscv._zz_98__SB_LUT4_O_1_I3[2]
.sym 64522 VexRiscv._zz_72_[1]
.sym 64523 grant_SB_LUT4_I3_O[1]
.sym 64524 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 64529 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[3]
.sym 64530 basesoc_cpu_dbus_dat_r[24]
.sym 64531 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 64532 basesoc_cpu_dbus_dat_r[29]
.sym 64533 basesoc_cpu_dbus_dat_r[13]
.sym 64534 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 64535 basesoc_cpu_dbus_dat_r[10]
.sym 64536 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 64538 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 64539 basesoc_cpu_dbus_dat_r[30]
.sym 64541 array_muxed1[9]
.sym 64542 VexRiscv._zz_120_[3]
.sym 64543 VexRiscv._zz_120_[4]
.sym 64544 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[0]
.sym 64545 array_muxed1[10]
.sym 64546 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 64547 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64548 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 64549 basesoc_cpu_ibus_adr[15]
.sym 64550 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 64551 VexRiscv._zz_120_[13]
.sym 64552 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 64558 basesoc_cpu_dbus_dat_r[15]
.sym 64559 basesoc_cpu_dbus_dat_r[31]
.sym 64561 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 64564 basesoc_cpu_dbus_dat_r[28]
.sym 64565 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[2]
.sym 64566 VexRiscv._zz_120_[3]
.sym 64567 VexRiscv._zz_120_[10]
.sym 64569 basesoc_cpu_dbus_dat_r[20]
.sym 64570 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 64572 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 64573 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 64574 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 64575 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 64576 basesoc_cpu_dbus_dat_r[2]
.sym 64577 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 64578 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64581 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 64582 VexRiscv._zz_224__SB_LUT4_O_20_I2[0]
.sym 64583 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[2]
.sym 64584 basesoc_cpu_dbus_dat_r[3]
.sym 64585 basesoc_cpu_dbus_dat_r[11]
.sym 64586 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64587 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64588 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 64589 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 64591 basesoc_cpu_dbus_dat_r[2]
.sym 64592 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 64594 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 64597 VexRiscv._zz_120_[3]
.sym 64598 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 64599 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 64600 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 64603 basesoc_cpu_dbus_dat_r[15]
.sym 64604 basesoc_cpu_dbus_dat_r[31]
.sym 64605 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 64606 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 64609 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[2]
.sym 64610 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 64611 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 64612 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64615 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 64616 basesoc_cpu_dbus_dat_r[3]
.sym 64617 basesoc_cpu_dbus_dat_r[11]
.sym 64618 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 64621 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 64622 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[2]
.sym 64623 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 64624 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 64627 basesoc_cpu_dbus_dat_r[28]
.sym 64628 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 64629 basesoc_cpu_dbus_dat_r[20]
.sym 64630 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 64633 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 64634 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 64635 VexRiscv._zz_224__SB_LUT4_O_20_I2[0]
.sym 64636 VexRiscv._zz_120_[10]
.sym 64640 array_muxed1[10]
.sym 64641 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 64642 VexRiscv._zz_98__SB_LUT4_O_5_I3[2]
.sym 64643 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 64644 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 64645 VexRiscv._zz_98__SB_LUT4_O_6_I3[2]
.sym 64646 array_muxed1[9]
.sym 64647 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 64651 basesoc_cpu_dbus_dat_r[2]
.sym 64652 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[3]
.sym 64653 basesoc_cpu_dbus_dat_r[31]
.sym 64654 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 64655 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1[1]
.sym 64656 basesoc_cpu_dbus_adr[13]
.sym 64657 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 64660 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 64661 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 64662 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[1]
.sym 64665 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 64666 VexRiscv._zz_163_[6]
.sym 64669 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 64671 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64672 grant_SB_LUT4_I3_O[1]
.sym 64673 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 64674 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 64675 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 64681 VexRiscv._zz_224_[0]
.sym 64682 VexRiscv._zz_120_[2]
.sym 64684 VexRiscv._zz_224_[1]
.sym 64685 VexRiscv._zz_224_[5]
.sym 64687 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64690 VexRiscv._zz_224_[0]
.sym 64691 VexRiscv._zz_224_[4]
.sym 64694 VexRiscv._zz_224_[6]
.sym 64695 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64698 VexRiscv._zz_120_[5]
.sym 64699 VexRiscv._zz_224_[2]
.sym 64701 VexRiscv._zz_120_[1]
.sym 64702 VexRiscv._zz_120_[3]
.sym 64703 VexRiscv._zz_120_[4]
.sym 64704 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 64705 VexRiscv._zz_120_[6]
.sym 64706 VexRiscv._zz_224_[3]
.sym 64710 VexRiscv._zz_120_[0]
.sym 64713 $nextpnr_ICESTORM_LC_7$O
.sym 64716 VexRiscv._zz_224_[0]
.sym 64719 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[1]
.sym 64720 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64721 VexRiscv._zz_120_[0]
.sym 64722 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 64723 VexRiscv._zz_224_[0]
.sym 64725 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[2]
.sym 64727 VexRiscv._zz_224_[1]
.sym 64728 VexRiscv._zz_120_[1]
.sym 64729 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[1]
.sym 64731 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[3]
.sym 64732 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64733 VexRiscv._zz_224_[2]
.sym 64734 VexRiscv._zz_120_[2]
.sym 64735 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[2]
.sym 64737 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[4]
.sym 64738 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64739 VexRiscv._zz_120_[3]
.sym 64740 VexRiscv._zz_224_[3]
.sym 64741 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[3]
.sym 64743 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[5]
.sym 64744 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64745 VexRiscv._zz_120_[4]
.sym 64746 VexRiscv._zz_224_[4]
.sym 64747 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[4]
.sym 64749 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[6]
.sym 64750 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64751 VexRiscv._zz_120_[5]
.sym 64752 VexRiscv._zz_224_[5]
.sym 64753 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[5]
.sym 64755 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[7]
.sym 64756 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64757 VexRiscv._zz_224_[6]
.sym 64758 VexRiscv._zz_120_[6]
.sym 64759 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[6]
.sym 64763 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O[2]
.sym 64764 VexRiscv._zz_224_[12]
.sym 64765 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 64766 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 64767 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 64768 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 64769 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O[2]
.sym 64770 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O[2]
.sym 64773 basesoc_cpu_dbus_dat_r[3]
.sym 64774 array_muxed1[2]
.sym 64775 grant_SB_LUT4_I3_O[0]
.sym 64776 basesoc_cpu_dbus_dat_r[20]
.sym 64778 basesoc_cpu_dbus_dat_r[23]
.sym 64779 basesoc_cpu_dbus_dat_r[23]
.sym 64780 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 64781 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 64783 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[3]
.sym 64784 grant
.sym 64785 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 64786 VexRiscv._zz_162_[22]
.sym 64788 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 64789 VexRiscv._zz_120_[10]
.sym 64790 array_muxed0[4]
.sym 64791 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 64793 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 64795 VexRiscv._zz_224_[19]
.sym 64796 VexRiscv._zz_221_[17]
.sym 64797 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64798 VexRiscv._zz_224_[28]
.sym 64799 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[7]
.sym 64807 VexRiscv._zz_224_[8]
.sym 64808 VexRiscv._zz_224_[13]
.sym 64810 VexRiscv._zz_224_[14]
.sym 64812 VexRiscv._zz_120_[14]
.sym 64814 VexRiscv._zz_224_[10]
.sym 64815 VexRiscv._zz_120_[10]
.sym 64817 VexRiscv._zz_224_[7]
.sym 64823 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64825 VexRiscv._zz_224_[9]
.sym 64826 VexRiscv._zz_120_[11]
.sym 64827 VexRiscv._zz_120_[12]
.sym 64828 VexRiscv._zz_120_[13]
.sym 64829 VexRiscv._zz_224_[12]
.sym 64830 VexRiscv._zz_120_[7]
.sym 64831 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64833 VexRiscv._zz_120_[8]
.sym 64834 VexRiscv._zz_224_[11]
.sym 64835 VexRiscv._zz_120_[9]
.sym 64836 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[8]
.sym 64837 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64838 VexRiscv._zz_120_[7]
.sym 64839 VexRiscv._zz_224_[7]
.sym 64840 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[7]
.sym 64842 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[9]
.sym 64843 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64844 VexRiscv._zz_120_[8]
.sym 64845 VexRiscv._zz_224_[8]
.sym 64846 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[8]
.sym 64848 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[10]
.sym 64849 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64850 VexRiscv._zz_224_[9]
.sym 64851 VexRiscv._zz_120_[9]
.sym 64852 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[9]
.sym 64854 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[11]
.sym 64855 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64856 VexRiscv._zz_120_[10]
.sym 64857 VexRiscv._zz_224_[10]
.sym 64858 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[10]
.sym 64860 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[12]
.sym 64861 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64862 VexRiscv._zz_224_[11]
.sym 64863 VexRiscv._zz_120_[11]
.sym 64864 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[11]
.sym 64866 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[13]
.sym 64868 VexRiscv._zz_224_[12]
.sym 64869 VexRiscv._zz_120_[12]
.sym 64870 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[12]
.sym 64872 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[14]
.sym 64874 VexRiscv._zz_120_[13]
.sym 64875 VexRiscv._zz_224_[13]
.sym 64876 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[13]
.sym 64878 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[15]
.sym 64880 VexRiscv._zz_224_[14]
.sym 64881 VexRiscv._zz_120_[14]
.sym 64882 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[14]
.sym 64886 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 64887 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 64888 VexRiscv._zz_224__SB_LUT4_O_18_I2[0]
.sym 64889 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64890 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 64891 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 64892 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 64893 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 64896 usb_inhandler_dtbs[14]
.sym 64897 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 64898 VexRiscv._zz_163_[16]
.sym 64899 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 64901 basesoc_cpu_dbus_dat_r[14]
.sym 64902 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 64904 $PACKER_VCC_NET
.sym 64905 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I2[1]
.sym 64907 $PACKER_VCC_NET
.sym 64908 basesoc_cpu_dbus_dat_r[18]
.sym 64909 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_27_I1[1]
.sym 64910 VexRiscv._zz_221_[31]
.sym 64911 basesoc_cpu_dbus_dat_r[0]
.sym 64912 VexRiscv._zz_221_[20]
.sym 64913 VexRiscv._zz_224_[27]
.sym 64914 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 64915 VexRiscv._zz_221_[23]
.sym 64916 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 64917 basesoc_cpu_dbus_dat_r[22]
.sym 64918 VexRiscv._zz_105_[21]
.sym 64919 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 64920 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 64921 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 64922 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[15]
.sym 64927 VexRiscv._zz_120_[20]
.sym 64931 VexRiscv._zz_120_[16]
.sym 64934 VexRiscv._zz_224_[16]
.sym 64936 VexRiscv._zz_120_[19]
.sym 64937 VexRiscv._zz_224_[20]
.sym 64938 VexRiscv._zz_224_[17]
.sym 64941 VexRiscv._zz_120_[17]
.sym 64946 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64948 VexRiscv._zz_224_[18]
.sym 64950 VexRiscv._zz_224_[21]
.sym 64952 VexRiscv._zz_120_[21]
.sym 64953 VexRiscv._zz_224_[22]
.sym 64954 VexRiscv._zz_120_[15]
.sym 64955 VexRiscv._zz_224_[19]
.sym 64956 VexRiscv._zz_120_[22]
.sym 64957 VexRiscv._zz_224_[15]
.sym 64958 VexRiscv._zz_120_[18]
.sym 64959 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[16]
.sym 64961 VexRiscv._zz_224_[15]
.sym 64962 VexRiscv._zz_120_[15]
.sym 64963 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[15]
.sym 64965 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[17]
.sym 64966 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 64967 VexRiscv._zz_120_[16]
.sym 64968 VexRiscv._zz_224_[16]
.sym 64969 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[16]
.sym 64971 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[18]
.sym 64973 VexRiscv._zz_120_[17]
.sym 64974 VexRiscv._zz_224_[17]
.sym 64975 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[17]
.sym 64977 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[19]
.sym 64979 VexRiscv._zz_120_[18]
.sym 64980 VexRiscv._zz_224_[18]
.sym 64981 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[18]
.sym 64983 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[20]
.sym 64985 VexRiscv._zz_224_[19]
.sym 64986 VexRiscv._zz_120_[19]
.sym 64987 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[19]
.sym 64989 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[21]
.sym 64991 VexRiscv._zz_120_[20]
.sym 64992 VexRiscv._zz_224_[20]
.sym 64993 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[20]
.sym 64995 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[22]
.sym 64997 VexRiscv._zz_224_[21]
.sym 64998 VexRiscv._zz_120_[21]
.sym 64999 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[21]
.sym 65001 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[23]
.sym 65003 VexRiscv._zz_120_[22]
.sym 65004 VexRiscv._zz_224_[22]
.sym 65005 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[22]
.sym 65009 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 65010 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 65011 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 65012 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 65013 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 65014 VexRiscv._zz_97_
.sym 65015 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 65016 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 65019 VexRiscv._zz_224__SB_LUT4_O_4_I2[0]
.sym 65020 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[2]
.sym 65022 basesoc_cpu_dbus_dat_r[17]
.sym 65023 VexRiscv._zz_224_[20]
.sym 65024 VexRiscv._zz_162_[22]
.sym 65025 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 65026 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65027 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 65030 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65031 VexRiscv._zz_120_[20]
.sym 65032 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 65033 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 65035 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65036 VexRiscv._zz_224_[21]
.sym 65037 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[0]
.sym 65038 VexRiscv._zz_221_[19]
.sym 65039 VexRiscv._zz_221_[30]
.sym 65040 lxspi_bus_dat_r[18]
.sym 65041 basesoc_cpu_ibus_adr[15]
.sym 65042 VexRiscv._zz_221_[21]
.sym 65043 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 65044 VexRiscv._zz_221_[22]
.sym 65045 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[23]
.sym 65050 VexRiscv._zz_120_[27]
.sym 65052 VexRiscv._zz_120_[25]
.sym 65053 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65054 VexRiscv._zz_120_[26]
.sym 65058 VexRiscv._zz_120_[23]
.sym 65059 VexRiscv._zz_224_[23]
.sym 65061 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65062 VexRiscv._zz_224_[26]
.sym 65064 VexRiscv._zz_224_[29]
.sym 65067 VexRiscv._zz_120_[24]
.sym 65068 VexRiscv._zz_224_[28]
.sym 65069 VexRiscv._zz_120_[28]
.sym 65071 VexRiscv._zz_120_[30]
.sym 65072 VexRiscv._zz_120_[29]
.sym 65073 VexRiscv._zz_224_[27]
.sym 65075 VexRiscv._zz_224_[30]
.sym 65076 VexRiscv._zz_224_[25]
.sym 65077 VexRiscv._zz_224_[24]
.sym 65082 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[24]
.sym 65084 VexRiscv._zz_120_[23]
.sym 65085 VexRiscv._zz_224_[23]
.sym 65086 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[23]
.sym 65088 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[25]
.sym 65089 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65090 VexRiscv._zz_224_[24]
.sym 65091 VexRiscv._zz_120_[24]
.sym 65092 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[24]
.sym 65094 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[26]
.sym 65095 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 65096 VexRiscv._zz_224_[25]
.sym 65097 VexRiscv._zz_120_[25]
.sym 65098 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[25]
.sym 65100 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[27]
.sym 65102 VexRiscv._zz_120_[26]
.sym 65103 VexRiscv._zz_224_[26]
.sym 65104 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[26]
.sym 65106 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[28]
.sym 65108 VexRiscv._zz_224_[27]
.sym 65109 VexRiscv._zz_120_[27]
.sym 65110 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[27]
.sym 65112 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[29]
.sym 65114 VexRiscv._zz_224_[28]
.sym 65115 VexRiscv._zz_120_[28]
.sym 65116 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[28]
.sym 65118 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[30]
.sym 65120 VexRiscv._zz_224_[29]
.sym 65121 VexRiscv._zz_120_[29]
.sym 65122 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[29]
.sym 65124 VexRiscv._zz_221__SB_LUT4_O_I0[3]
.sym 65126 VexRiscv._zz_224_[30]
.sym 65127 VexRiscv._zz_120_[30]
.sym 65128 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[30]
.sym 65132 basesoc_cpu_dbus_adr[4]
.sym 65133 array_muxed1[15]
.sym 65134 VexRiscv._zz_97__SB_LUT4_I2_O[3]
.sym 65135 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 65136 VexRiscv._zz_97__SB_LUT4_I0_O[2]
.sym 65137 array_muxed1[21]
.sym 65138 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 65139 array_muxed1[29]
.sym 65140 array_muxed0[7]
.sym 65143 array_muxed0[7]
.sym 65144 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 65145 VexRiscv._zz_40_
.sym 65146 VexRiscv._zz_221_[28]
.sym 65147 VexRiscv._zz_120_[17]
.sym 65148 VexRiscv._zz_120_[17]
.sym 65149 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 65150 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 65151 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 65152 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 65153 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[6]
.sym 65154 VexRiscv._zz_163_[16]
.sym 65155 VexRiscv._zz_61_[24]
.sym 65157 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 65158 VexRiscv._zz_120_[19]
.sym 65159 VexRiscv._zz_120_[18]
.sym 65160 VexRiscv._zz_120_[22]
.sym 65161 VexRiscv._zz_221_[27]
.sym 65162 VexRiscv._zz_224_[25]
.sym 65163 array_muxed1[29]
.sym 65165 VexRiscv._zz_221_[29]
.sym 65166 basesoc_cpu_dbus_dat_r[29]
.sym 65167 VexRiscv._zz_221_[30]
.sym 65168 VexRiscv._zz_221__SB_LUT4_O_I0[3]
.sym 65174 VexRiscv._zz_224__SB_LUT4_O_4_I2[0]
.sym 65175 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65176 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 65178 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 65179 VexRiscv._zz_224__SB_LUT4_O_7_I2[0]
.sym 65183 VexRiscv._zz_224__SB_LUT4_O_9_I2[0]
.sym 65184 VexRiscv._zz_224__SB_LUT4_O_1_I2[0]
.sym 65185 VexRiscv._zz_120_[31]
.sym 65188 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65189 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 65193 VexRiscv._zz_224__SB_LUT4_O_15_I2[0]
.sym 65200 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65201 VexRiscv._zz_97__SB_LUT4_I0_O[2]
.sym 65204 VexRiscv._zz_120_[12]
.sym 65206 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65207 VexRiscv._zz_120_[31]
.sym 65208 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 65209 VexRiscv._zz_221__SB_LUT4_O_I0[3]
.sym 65213 VexRiscv._zz_224__SB_LUT4_O_7_I2[0]
.sym 65215 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65218 VexRiscv._zz_120_[12]
.sym 65220 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65221 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 65225 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65227 VexRiscv._zz_224__SB_LUT4_O_15_I2[0]
.sym 65230 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65231 VexRiscv._zz_224__SB_LUT4_O_4_I2[0]
.sym 65236 VexRiscv._zz_97__SB_LUT4_I0_O[2]
.sym 65237 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65238 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 65242 VexRiscv._zz_224__SB_LUT4_O_1_I2[0]
.sym 65244 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65250 VexRiscv._zz_224__SB_LUT4_O_9_I2[0]
.sym 65251 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65255 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O[2]
.sym 65256 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 65257 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 65258 lxspi_bus_dat_r[18]
.sym 65259 lxspi_bus_dat_r[19]
.sym 65260 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 65261 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1[0]
.sym 65262 VexRiscv._zz_224_[19]
.sym 65267 VexRiscv._zz_162_[25]
.sym 65268 VexRiscv._zz_162_[21]
.sym 65269 lxspi_dqi[1]
.sym 65270 VexRiscv._zz_162_[16]
.sym 65271 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 65272 VexRiscv._zz_163_[29]
.sym 65273 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 65274 VexRiscv._zz_150_
.sym 65275 VexRiscv._zz_61_[19]
.sym 65276 VexRiscv._zz_162_[24]
.sym 65277 VexRiscv._zz_61_[22]
.sym 65278 VexRiscv._zz_97__SB_LUT4_I2_O[3]
.sym 65279 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 65280 VexRiscv._zz_120_[26]
.sym 65281 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 65282 array_muxed0[4]
.sym 65283 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 65285 VexRiscv._zz_224_[28]
.sym 65286 VexRiscv._zz_224_[19]
.sym 65287 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 65288 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 65289 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 65296 VexRiscv._zz_224__SB_LUT4_O_12_I2[0]
.sym 65297 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 65298 VexRiscv._zz_121__SB_LUT4_I3_O[1]
.sym 65300 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 65301 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 65304 VexRiscv._zz_32_[1]
.sym 65305 VexRiscv._zz_163_[29]
.sym 65309 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 65311 VexRiscv._zz_163_[26]
.sym 65313 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65314 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 65315 VexRiscv._zz_32_[0]
.sym 65316 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 65317 VexRiscv._zz_32_[0]
.sym 65326 VexRiscv._zz_120_[29]
.sym 65327 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65329 VexRiscv._zz_224__SB_LUT4_O_12_I2[0]
.sym 65331 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65337 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65338 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 65342 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 65344 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65347 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65349 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 65353 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 65354 VexRiscv._zz_32_[0]
.sym 65355 VexRiscv._zz_163_[26]
.sym 65356 VexRiscv._zz_32_[1]
.sym 65359 VexRiscv._zz_32_[0]
.sym 65360 VexRiscv._zz_163_[29]
.sym 65361 VexRiscv._zz_32_[1]
.sym 65362 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 65366 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65367 VexRiscv._zz_121__SB_LUT4_I3_O[1]
.sym 65371 VexRiscv._zz_120_[29]
.sym 65372 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 65373 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65378 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 65379 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 65380 array_muxed1[7]
.sym 65381 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65382 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[2]
.sym 65383 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65384 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O[2]
.sym 65385 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O[2]
.sym 65390 VexRiscv._zz_61_[25]
.sym 65391 VexRiscv._zz_163_[29]
.sym 65392 VexRiscv._zz_61_[31]
.sym 65393 VexRiscv._zz_163_[24]
.sym 65394 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 65395 VexRiscv._zz_120_[23]
.sym 65396 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 65397 VexRiscv._zz_163_[27]
.sym 65398 array_muxed1[17]
.sym 65399 VexRiscv._zz_163_[26]
.sym 65400 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 65401 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 65402 VexRiscv._zz_221_[31]
.sym 65403 basesoc_cpu_dbus_dat_r[0]
.sym 65404 basesoc_cpu_dbus_adr[9]
.sym 65405 VexRiscv._zz_224_[27]
.sym 65406 VexRiscv._zz_120_[31]
.sym 65407 VexRiscv._zz_221_[23]
.sym 65408 VexRiscv._zz_120_[30]
.sym 65409 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 65410 basesoc_cpu_dbus_dat_r[22]
.sym 65411 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 65412 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 65413 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65420 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65423 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 65425 usb_inhandler_dtbs[11]
.sym 65426 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 65431 VexRiscv._zz_224__SB_LUT4_O_10_I2[0]
.sym 65433 VexRiscv._zz_224__SB_LUT4_O_8_I2[0]
.sym 65435 VexRiscv._zz_224__SB_LUT4_O_5_I2[0]
.sym 65437 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 65442 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 65443 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 65445 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65447 usb_inhandler_dtbs[6]
.sym 65448 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 65450 usb_inhandler_dtbs[14]
.sym 65453 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65455 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 65458 VexRiscv._zz_224__SB_LUT4_O_8_I2[0]
.sym 65460 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65465 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65467 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 65470 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65471 VexRiscv._zz_224__SB_LUT4_O_5_I2[0]
.sym 65476 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 65477 usb_inhandler_dtbs[6]
.sym 65482 VexRiscv._zz_224__SB_LUT4_O_10_I2[0]
.sym 65484 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65488 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 65490 usb_inhandler_dtbs[11]
.sym 65494 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 65497 usb_inhandler_dtbs[14]
.sym 65498 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 65499 clk12_$glb_clk
.sym 65500 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 65501 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 65502 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[0]
.sym 65503 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65504 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O[2]
.sym 65505 VexRiscv._zz_224_[30]
.sym 65506 array_muxed1[3]
.sym 65507 basesoc_cpu_dbus_adr[24]
.sym 65508 basesoc_cpu_dbus_adr[9]
.sym 65509 basesoc_load_storage[0]
.sym 65513 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[2]
.sym 65514 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[8]
.sym 65515 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65516 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 65517 VexRiscv._zz_120_[20]
.sym 65518 VexRiscv._zz_163_[28]
.sym 65519 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 65520 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 65521 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 65522 VexRiscv._zz_61_[18]
.sym 65523 usb_inhandler_dtbs[6]
.sym 65524 VexRiscv._zz_61_[19]
.sym 65525 csrbank1_bitbang0_w[1]
.sym 65526 VexRiscv._zz_32_[0]
.sym 65527 VexRiscv._zz_221_[30]
.sym 65528 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 65529 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 65532 basesoc_cpu_ibus_adr[15]
.sym 65533 basesoc_value_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.sym 65534 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 65535 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 65536 VexRiscv._zz_221_[22]
.sym 65542 VexRiscv._zz_32_[0]
.sym 65544 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 65545 VexRiscv._zz_163_[30]
.sym 65546 VexRiscv._zz_224__SB_LUT4_O_3_I2[0]
.sym 65549 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65551 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 65554 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 65555 VexRiscv._zz_224__SB_LUT4_O_2_I2[0]
.sym 65559 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65561 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 65563 usb_usb_core_rx_shifter_shift_reg[8]
.sym 65564 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 65566 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 65570 VexRiscv._zz_32_[1]
.sym 65571 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 65573 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 65575 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 65576 VexRiscv._zz_32_[1]
.sym 65577 VexRiscv._zz_32_[0]
.sym 65578 VexRiscv._zz_163_[30]
.sym 65581 usb_usb_core_rx_shifter_shift_reg[8]
.sym 65582 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 65588 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65590 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 65593 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65594 VexRiscv._zz_224__SB_LUT4_O_2_I2[0]
.sym 65600 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 65602 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65605 usb_usb_core_rx_shifter_shift_reg[8]
.sym 65606 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 65612 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65614 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 65619 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 65620 VexRiscv._zz_224__SB_LUT4_O_3_I2[0]
.sym 65621 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 65622 clk48$SB_IO_IN_$glb_clk
.sym 65623 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 65624 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 65625 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[1]
.sym 65626 basesoc_value[11]
.sym 65627 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65628 slave_sel_r[0]
.sym 65629 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 65630 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_I1[0]
.sym 65631 array_muxed0[4]
.sym 65635 usb_outhandler_syncfifobuffered_level0[4]
.sym 65636 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[0]
.sym 65637 basesoc_cpu_dbus_dat_r[31]
.sym 65638 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 65639 VexRiscv._zz_163_[30]
.sym 65640 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 65641 VexRiscv.execute_arbitration_isValid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 65642 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[6]
.sym 65643 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[8]
.sym 65644 VexRiscv._zz_61_[24]
.sym 65645 array_muxed0[5]
.sym 65646 VexRiscv._zz_120_[29]
.sym 65648 VexRiscv._zz_120_[22]
.sym 65649 slave_sel_r[0]
.sym 65650 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 65651 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 65652 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 65653 VexRiscv._zz_224__SB_LUT4_O_3_I2[0]
.sym 65654 array_muxed1[3]
.sym 65655 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[0]
.sym 65656 basesoc_cpu_dbus_adr[24]
.sym 65657 VexRiscv._zz_224__SB_LUT4_O_8_I2[0]
.sym 65658 VexRiscv.execute_LightShifterPlugin_isActive
.sym 65659 VexRiscv._zz_120_[18]
.sym 65665 VexRiscv._zz_120_[25]
.sym 65667 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65668 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 65669 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 65670 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 65672 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 65673 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 65675 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O[2]
.sym 65676 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65677 VexRiscv._zz_120_[26]
.sym 65678 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 65680 VexRiscv._zz_120_[30]
.sym 65681 VexRiscv._zz_224__SB_LUT4_O_5_I2[0]
.sym 65682 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 65683 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65685 csrbank1_bitbang0_w[1]
.sym 65686 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 65687 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65688 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 65690 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 65692 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 65693 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 65694 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65695 VexRiscv._zz_120_[22]
.sym 65696 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 65698 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65699 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 65700 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 65701 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O[2]
.sym 65704 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 65705 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65706 VexRiscv._zz_120_[22]
.sym 65710 VexRiscv._zz_120_[25]
.sym 65711 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 65712 VexRiscv._zz_224__SB_LUT4_O_5_I2[0]
.sym 65713 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 65716 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 65717 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 65718 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 65719 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 65722 csrbank1_bitbang0_w[1]
.sym 65724 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 65728 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 65729 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65731 VexRiscv._zz_120_[30]
.sym 65734 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65736 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65737 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 65740 VexRiscv._zz_120_[26]
.sym 65741 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 65743 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 65745 clk12_$glb_clk
.sym 65746 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65747 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 65748 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 65749 VexRiscv._zz_224__SB_LUT4_O_7_I2_SB_LUT4_I2_O[2]
.sym 65750 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 65751 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_I1[2]
.sym 65752 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65753 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 65754 lxspi_bus_dat_r[16]
.sym 65757 usb_outhandler_syncfifobuffered_level0[2]
.sym 65759 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65762 VexRiscv._zz_61_[20]
.sym 65763 lxspi_bus_dat_r[23]
.sym 65764 array_muxed0[4]
.sym 65765 array_muxed0[9]
.sym 65767 grant
.sym 65768 basesoc_cpu_ibus_adr[4]
.sym 65769 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[1]
.sym 65770 basesoc_load_storage[11]
.sym 65771 usb_outhandler_enable_status[12]
.sym 65772 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 65773 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65774 VexRiscv._zz_224__SB_LUT4_O_2_I2[0]
.sym 65775 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 65776 interface1_bank_bus_dat_r[1]
.sym 65777 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[2]
.sym 65778 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 65779 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 65780 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 65781 array_muxed0[4]
.sym 65782 VexRiscv._zz_120_[24]
.sym 65788 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 65789 VexRiscv._zz_224__SB_LUT4_O_1_I2[0]
.sym 65790 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 65791 VexRiscv._zz_224__SB_LUT4_O_6_I2[0]
.sym 65792 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 65793 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65794 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65796 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 65797 VexRiscv._zz_120_[26]
.sym 65799 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 65800 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 65801 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65802 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 65804 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 65806 VexRiscv._zz_120_[24]
.sym 65808 VexRiscv._zz_120_[29]
.sym 65809 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[4]
.sym 65810 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 65811 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 65812 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 65814 VexRiscv._zz_224__SB_LUT4_O_4_I2[0]
.sym 65815 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[2]
.sym 65816 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 65818 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 65822 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 65823 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65824 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 65827 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 65828 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65829 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 65830 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 65834 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[4]
.sym 65835 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 65836 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 65840 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 65841 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 65842 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[2]
.sym 65845 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 65846 VexRiscv._zz_224__SB_LUT4_O_1_I2[0]
.sym 65847 VexRiscv._zz_120_[29]
.sym 65848 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 65851 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 65852 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 65853 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 65854 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 65857 VexRiscv._zz_120_[24]
.sym 65858 VexRiscv._zz_224__SB_LUT4_O_6_I2[0]
.sym 65859 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 65860 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 65863 VexRiscv._zz_224__SB_LUT4_O_4_I2[0]
.sym 65864 VexRiscv._zz_120_[26]
.sym 65865 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 65866 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 65867 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 65868 clk12_$glb_clk
.sym 65869 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 65870 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 65871 usb_outhandler_enable_status[4]
.sym 65872 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 65873 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65874 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65875 usb_outhandler_enable_status[11]
.sym 65876 usb_outhandler_enable_status[12]
.sym 65877 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O[2]
.sym 65882 lxspi_sr_SB_DFFESR_Q_23_R
.sym 65883 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 65884 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 65885 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 65886 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 65887 lxspi_bus_dat_r[16]
.sym 65888 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 65889 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 65890 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 65891 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 65892 VexRiscv.decode_to_execute_IS_SFENCE_VMA
.sym 65893 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 65894 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 65895 usb_outhandler_syncfifobuffered_level0[4]
.sym 65896 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 65897 usb_outhandler_syncfifobuffered_level0[2]
.sym 65899 basesoc_cpu_dbus_dat_r[0]
.sym 65900 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 65901 basesoc_cpu_dbus_dat_r[3]
.sym 65902 basesoc_cpu_dbus_dat_r[22]
.sym 65903 VexRiscv._zz_120_[31]
.sym 65904 basesoc_cpu_dbus_adr[9]
.sym 65905 basesoc_cpu_dbus_dat_r[0]
.sym 65911 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 65912 basesoc_cpu_dbus_dat_r[3]
.sym 65916 VexRiscv.MmuPlugin_satp_ppn[12]
.sym 65919 basesoc_cpu_dbus_dat_r[2]
.sym 65924 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 65925 VexRiscv._zz_120_[21]
.sym 65926 VexRiscv.execute_LightShifterPlugin_shiftReg[21]
.sym 65927 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 65928 basesoc_cpu_dbus_dat_r[22]
.sym 65930 VexRiscv.execute_LightShifterPlugin_isActive
.sym 65932 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65935 VexRiscv._zz_61_[21]
.sym 65937 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[2]
.sym 65938 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65944 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 65946 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65947 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65950 basesoc_cpu_dbus_dat_r[3]
.sym 65957 basesoc_cpu_dbus_dat_r[22]
.sym 65963 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 65964 basesoc_cpu_dbus_dat_r[22]
.sym 65969 VexRiscv.execute_LightShifterPlugin_isActive
.sym 65970 VexRiscv.execute_LightShifterPlugin_shiftReg[21]
.sym 65971 VexRiscv._zz_120_[21]
.sym 65974 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[2]
.sym 65975 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 65976 VexRiscv.MmuPlugin_satp_ppn[12]
.sym 65981 basesoc_cpu_dbus_dat_r[2]
.sym 65988 VexRiscv._zz_61_[21]
.sym 65991 clk12_$glb_clk
.sym 65993 lxspi_bus_dat_r[1]
.sym 65994 lxspi_bus_dat_r[20]
.sym 65995 lxspi_bus_dat_r[13]
.sym 65996 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 65997 lxspi_bus_dat_r[12]
.sym 65999 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 66000 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[3]
.sym 66006 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 66007 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[2]
.sym 66009 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 66010 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 66011 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 66012 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 66013 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 66014 basesoc_cpu_dbus_dat_r[25]
.sym 66016 lxspi_bus_dat_r[2]
.sym 66017 slave_sel_r[1]
.sym 66019 usb_outhandler_syncfifobuffered_level0[1]
.sym 66020 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 66021 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 66022 usb_outhandler_stall_status_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 66023 addr_storage[28]
.sym 66025 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 66026 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 66027 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[3]
.sym 66028 csrbank1_bitbang0_w[1]
.sym 66034 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[3]
.sym 66035 basesoc_cpu_ibus_adr[9]
.sym 66036 VexRiscv.execute_LightShifterPlugin_shiftReg[26]
.sym 66039 VexRiscv._zz_120_[25]
.sym 66042 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 66043 slave_sel_r[1]
.sym 66044 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[1]
.sym 66049 grant
.sym 66051 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 66053 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66054 VexRiscv._zz_120_[26]
.sym 66055 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3[1]
.sym 66056 VexRiscv.execute_LightShifterPlugin_shiftReg[25]
.sym 66057 VexRiscv._zz_61_[25]
.sym 66058 VexRiscv._zz_61_[26]
.sym 66062 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 66064 basesoc_cpu_dbus_adr[9]
.sym 66068 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 66070 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3[1]
.sym 66073 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[1]
.sym 66074 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[3]
.sym 66075 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 66076 slave_sel_r[1]
.sym 66080 VexRiscv._zz_61_[26]
.sym 66085 basesoc_cpu_ibus_adr[9]
.sym 66086 grant
.sym 66087 basesoc_cpu_dbus_adr[9]
.sym 66092 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66093 VexRiscv.execute_LightShifterPlugin_shiftReg[25]
.sym 66094 VexRiscv._zz_120_[25]
.sym 66097 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 66099 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 66100 slave_sel_r[1]
.sym 66106 VexRiscv._zz_61_[25]
.sym 66110 VexRiscv.execute_LightShifterPlugin_shiftReg[26]
.sym 66111 VexRiscv.execute_LightShifterPlugin_isActive
.sym 66112 VexRiscv._zz_120_[26]
.sym 66114 clk12_$glb_clk
.sym 66116 usb_out_next
.sym 66119 slave_sel_SB_LUT4_O_I2[1]
.sym 66120 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 66122 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[1]
.sym 66123 usb_out_next_SB_DFFSR_Q_R
.sym 66126 csrbank7_out_status_w[4]
.sym 66128 basesoc_cpu_dbus_dat_r[2]
.sym 66130 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[1]
.sym 66131 VexRiscv._zz_61_[27]
.sym 66132 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 66133 basesoc_cpu_dbus_dat_r[1]
.sym 66135 lxspi_bus_dat_r[1]
.sym 66136 $PACKER_GND_NET
.sym 66137 grant
.sym 66138 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 66139 lxspi_bus_dat_r[13]
.sym 66140 array_muxed1[3]
.sym 66141 basesoc_cpu_dbus_adr[24]
.sym 66142 slave_sel_r[0]
.sym 66143 interface7_bank_bus_dat_r[3]
.sym 66144 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 66145 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[1]
.sym 66146 usb_in_next
.sym 66148 csrbank7_in_ctrl0_w[2]
.sym 66149 usb_out_next
.sym 66150 interface4_bank_bus_dat_r[3]
.sym 66151 array_muxed1[3]
.sym 66161 usb_outhandler_syncfifobuffered_level0[0]
.sym 66163 usb_outhandler_syncfifobuffered_level0[3]
.sym 66164 usb_in_next
.sym 66165 usb_outhandler_syncfifobuffered_level0[4]
.sym 66167 usb_outhandler_syncfifobuffered_level0[2]
.sym 66170 usb_address_reset_SB_LUT4_I3_O[0]
.sym 66179 usb_outhandler_syncfifobuffered_level0[1]
.sym 66180 usb_outhandler_syncfifobuffered_level0[5]
.sym 66184 csrbank7_out_status_w[5]
.sym 66187 usb_outhandler_syncfifobuffered_level0[6]
.sym 66188 csrbank7_in_status_w[5]
.sym 66189 $nextpnr_ICESTORM_LC_5$O
.sym 66192 usb_outhandler_syncfifobuffered_level0[0]
.sym 66195 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 66197 usb_outhandler_syncfifobuffered_level0[1]
.sym 66201 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 66203 usb_outhandler_syncfifobuffered_level0[2]
.sym 66205 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 66207 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 66209 usb_outhandler_syncfifobuffered_level0[3]
.sym 66211 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 66213 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 66215 usb_outhandler_syncfifobuffered_level0[4]
.sym 66217 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 66219 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 66222 usb_outhandler_syncfifobuffered_level0[5]
.sym 66223 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 66227 usb_outhandler_syncfifobuffered_level0[6]
.sym 66229 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 66233 csrbank7_in_status_w[5]
.sym 66234 usb_in_next
.sym 66235 csrbank7_out_status_w[5]
.sym 66237 clk12_$glb_clk
.sym 66238 usb_address_reset_SB_LUT4_I3_O[0]
.sym 66239 basesoc_wishbone_ack
.sym 66240 usb_outhandler_stall_status_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 66241 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 66242 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 66243 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 66244 usb_outhandler_stall_status_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 66245 wishbone2csr_state_SB_DFFSR_Q_R
.sym 66246 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 66250 array_muxed1[2]
.sym 66251 basesoc_cpu_ibus_adr[26]
.sym 66252 slave_sel_r[3]
.sym 66253 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 66255 array_muxed0[13]
.sym 66257 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 66258 usb_address_reset_SB_LUT4_I3_O[0]
.sym 66259 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 66261 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 66263 lxspi_bus_dat_r[3]
.sym 66264 $PACKER_VCC_NET
.sym 66265 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 66266 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 66267 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 66268 interface1_bank_bus_dat_r[1]
.sym 66269 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 66270 csrbank7_out_status_w[5]
.sym 66271 usb_outhandler_enable_status[12]
.sym 66272 basesoc_wishbone_ack
.sym 66273 array_muxed0[4]
.sym 66274 usb_in_next
.sym 66280 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 66281 lxspi_bus_dat_r[3]
.sym 66282 slave_sel_r[2]
.sym 66283 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66284 interface1_bank_bus_dat_r[3]
.sym 66285 lxspi_i0[1]
.sym 66286 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 66287 usb_outhandler_syncfifobuffered_level0[5]
.sym 66288 interface0_bank_bus_dat_r[3]
.sym 66289 usb_outhandler_syncfifobuffered_level0[0]
.sym 66290 usb_inhandler_dtbs[12]
.sym 66291 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 66292 csrbank7_setup_status_w[0]
.sym 66293 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 66294 usb_outhandler_syncfifobuffered_level0[3]
.sym 66295 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 66296 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 66297 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 66298 csrbank1_bitbang0_w[1]
.sym 66299 fifo_readable_SB_LUT4_I3_I1[2]
.sym 66300 usb_outhandler_syncfifobuffered_level0[4]
.sym 66302 slave_sel_r[0]
.sym 66303 interface7_bank_bus_dat_r[3]
.sym 66304 usb_inhandler_dtbs[8]
.sym 66305 interface6_bank_bus_dat_r[3]
.sym 66306 usb_setuphandler_epno_SB_LUT4_I1_I3[2]
.sym 66307 memdat_2[3]
.sym 66308 slave_sel_r[3]
.sym 66309 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66310 usb_outhandler_syncfifobuffered_level0[2]
.sym 66313 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 66314 usb_outhandler_syncfifobuffered_level0[2]
.sym 66315 usb_outhandler_syncfifobuffered_level0[0]
.sym 66319 slave_sel_r[3]
.sym 66320 slave_sel_r[2]
.sym 66321 lxspi_bus_dat_r[3]
.sym 66322 memdat_2[3]
.sym 66325 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 66326 usb_inhandler_dtbs[8]
.sym 66327 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66328 usb_inhandler_dtbs[12]
.sym 66331 interface0_bank_bus_dat_r[3]
.sym 66332 interface6_bank_bus_dat_r[3]
.sym 66333 interface7_bank_bus_dat_r[3]
.sym 66334 interface1_bank_bus_dat_r[3]
.sym 66338 csrbank7_setup_status_w[0]
.sym 66339 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 66340 usb_setuphandler_epno_SB_LUT4_I1_I3[2]
.sym 66343 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 66344 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 66345 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 66346 slave_sel_r[0]
.sym 66349 usb_outhandler_syncfifobuffered_level0[4]
.sym 66350 usb_outhandler_syncfifobuffered_level0[3]
.sym 66352 usb_outhandler_syncfifobuffered_level0[5]
.sym 66355 lxspi_i0[1]
.sym 66356 csrbank1_bitbang0_w[1]
.sym 66357 fifo_readable_SB_LUT4_I3_I1[2]
.sym 66358 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 66360 clk12_$glb_clk
.sym 66361 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 66362 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.sym 66363 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 66364 usb_outhandler_enable_status[9]
.sym 66365 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 66366 usb_outhandler_enable_status[8]
.sym 66367 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 66368 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 66369 usb_outhandler_enable_status[13]
.sym 66371 usb_inhandler_dtbs[14]
.sym 66374 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 66375 usb_outhandler_syncfifobuffered_level0[0]
.sym 66376 slave_sel_r[2]
.sym 66377 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 66379 usb_outhandler_syncfifobuffered_level0[3]
.sym 66380 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 66381 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 66382 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 66383 usb_outhandler_stall_status_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 66384 $PACKER_VCC_NET
.sym 66386 csrbank7_out_ctrl0_w[2]
.sym 66387 array_muxed1[7]
.sym 66388 csrbank7_out_ctrl0_w[4]
.sym 66389 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 66390 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 66391 csrbank7_setup_status_w[0]
.sym 66392 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 66393 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66394 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66395 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 66396 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66397 basesoc_load_storage[28]
.sym 66403 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 66406 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 66407 usb_inhandler_dtbs[11]
.sym 66408 usb_outhandler_stall_status[4]
.sym 66410 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 66414 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66417 usb_outhandler_stall_status[6]
.sym 66421 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 66422 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 66424 usb_inhandler_dtbs[3]
.sym 66425 usb_outhandler_syncfifobuffered_level0[1]
.sym 66426 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 66429 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66430 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 66433 usb_outhandler_syncfifobuffered_level0[6]
.sym 66442 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 66444 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 66449 usb_outhandler_stall_status[4]
.sym 66450 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 66451 usb_outhandler_stall_status[6]
.sym 66454 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 66455 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66456 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 66457 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 66466 usb_inhandler_dtbs[3]
.sym 66467 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66468 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 66469 usb_inhandler_dtbs[11]
.sym 66472 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 66473 usb_outhandler_syncfifobuffered_level0[6]
.sym 66474 usb_outhandler_syncfifobuffered_level0[1]
.sym 66478 usb_outhandler_syncfifobuffered_level0[6]
.sym 66479 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 66481 usb_outhandler_syncfifobuffered_level0[1]
.sym 66483 clk12_$glb_clk
.sym 66484 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 66485 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 66486 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 66489 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 66490 interface1_bank_bus_dat_r[2]
.sym 66491 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 66492 usb_outhandler_stall_status_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 66493 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66496 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66497 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 66498 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 66499 csrbank7_in_ctrl0_w[0]
.sym 66500 csrbank7_in_ctrl0_w[3]
.sym 66501 csrbank7_out_status_w[4]
.sym 66502 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66503 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 66504 csrbank7_in_ctrl0_w[0]
.sym 66505 csrbank7_in_ctrl0_w[3]
.sym 66506 usb_usb_core_rx_shifter_shift_reg[8]
.sym 66507 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 66509 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 66510 VexRiscv._zz_176_
.sym 66511 usb_outhandler_syncfifobuffered_level0[1]
.sym 66512 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 66513 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66515 csrbank1_bitbang0_w[1]
.sym 66516 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 66517 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 66518 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 66519 usb_outhandler_stall_status_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 66520 addr_storage[28]
.sym 66526 VexRiscv._zz_176_
.sym 66528 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 66529 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 66530 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66531 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66537 VexRiscv.CsrPlugin_mepc[19]
.sym 66538 interface5_bank_bus_dat_r[4]
.sym 66539 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66543 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 66544 csrbank4_dat0_w[4]
.sym 66546 interface4_bank_bus_dat_r[4]
.sym 66547 interface7_bank_bus_dat_r[4]
.sym 66548 interface3_bank_bus_dat_r[4]
.sym 66550 csrbank4_ctrl0_w[4]
.sym 66553 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66554 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 66559 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66560 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 66561 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66562 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66565 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66566 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66567 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 66568 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66583 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 66584 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 66585 csrbank4_dat0_w[4]
.sym 66586 csrbank4_ctrl0_w[4]
.sym 66589 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 66590 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66591 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66592 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66595 VexRiscv._zz_176_
.sym 66597 VexRiscv.CsrPlugin_mepc[19]
.sym 66598 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 66601 interface7_bank_bus_dat_r[4]
.sym 66602 interface4_bank_bus_dat_r[4]
.sym 66603 interface5_bank_bus_dat_r[4]
.sym 66604 interface3_bank_bus_dat_r[4]
.sym 66606 clk12_$glb_clk
.sym 66607 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66608 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 66609 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 66611 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66612 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[2]
.sym 66613 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 66614 interface3_bank_bus_dat_r[4]
.sym 66620 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 66621 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 66622 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 66624 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 66625 usb_outhandler_stall_status_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 66626 interface5_bank_bus_dat_r[4]
.sym 66628 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 66629 interface7_bank_bus_dat_r[0]
.sym 66630 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 66631 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 66632 array_muxed1[3]
.sym 66633 interface7_bank_bus_dat_r[4]
.sym 66634 csrbank7_in_ctrl0_w[1]
.sym 66635 interface7_bank_bus_dat_r[3]
.sym 66636 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 66637 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[1]
.sym 66638 interface4_bank_bus_dat_r[3]
.sym 66639 csrbank1_bitbang0_w[2]
.sym 66640 csrbank7_in_ctrl0_w[2]
.sym 66641 fifo_readable_SB_LUT4_I2_I3[2]
.sym 66642 usb_out_next
.sym 66643 usb_in_next
.sym 66650 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 66651 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 66653 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 66655 VexRiscv.CsrPlugin_mepc[29]
.sym 66656 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 66657 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 66658 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 66659 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 66661 csrbank7_out_ctrl0_w[0]
.sym 66663 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 66665 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 66667 VexRiscv.CsrPlugin_mepc[26]
.sym 66668 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 66670 VexRiscv._zz_176_
.sym 66671 csrbank7_out_ctrl0_w[3]
.sym 66673 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[0]
.sym 66676 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 66678 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 66679 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 66682 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 66684 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 66685 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[0]
.sym 66689 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 66690 VexRiscv._zz_176_
.sym 66691 VexRiscv.CsrPlugin_mepc[29]
.sym 66694 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 66695 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 66696 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 66700 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 66702 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 66703 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 66707 csrbank7_out_ctrl0_w[0]
.sym 66708 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 66709 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 66712 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 66713 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 66715 csrbank7_out_ctrl0_w[3]
.sym 66718 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 66719 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 66720 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 66724 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 66726 VexRiscv._zz_176_
.sym 66727 VexRiscv.CsrPlugin_mepc[26]
.sym 66729 clk12_$glb_clk
.sym 66732 usb_outhandler_data_recv_payload[4]
.sym 66733 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66734 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]
.sym 66735 usb_usb_core_o_addr[4]
.sym 66736 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 66737 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 66738 usb_outhandler_data_recv_payload[5]
.sym 66743 VexRiscv.CsrPlugin_mepc[25]
.sym 66744 basesoc_value[9]
.sym 66746 storage_1[1][2]
.sym 66747 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 66748 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 66750 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 66752 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 66753 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 66755 usb_in_next
.sym 66756 $PACKER_VCC_NET
.sym 66757 storage_1[1][2]
.sym 66762 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 66765 usb_outhandler_stall_status_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 66766 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 66773 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 66775 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66776 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66777 csrbank2_out_w[3]
.sym 66779 fifo_readable_SB_LUT4_I3_I1[2]
.sym 66780 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 66783 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 66784 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 66785 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66788 csrbank2_in0_w[3]
.sym 66789 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 66790 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 66792 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 66801 fifo_readable_SB_LUT4_I2_I3[2]
.sym 66802 csrbank2_status_w[1]
.sym 66803 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 66805 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66806 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 66807 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66808 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66811 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66812 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66813 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 66814 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66817 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 66819 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 66823 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66824 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66825 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 66826 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66829 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 66830 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 66831 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 66832 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 66835 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 66836 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 66837 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 66838 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 66841 csrbank2_in0_w[3]
.sym 66842 fifo_readable_SB_LUT4_I3_I1[2]
.sym 66843 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 66844 csrbank2_out_w[3]
.sym 66847 csrbank2_status_w[1]
.sym 66849 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 66850 fifo_readable_SB_LUT4_I2_I3[2]
.sym 66852 clk12_$glb_clk
.sym 66853 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 66855 storage_3[2][0]
.sym 66856 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 66859 storage_3[2][4]
.sym 66860 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 66861 storage_3[2][5]
.sym 66866 usb_outhandler_stall_status_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 66868 usb_outhandler_syncfifobuffered_consume[1]
.sym 66869 basesoc_load_storage[9]
.sym 66871 csrbank7_out_data_w[6]
.sym 66873 usb_outhandler_syncfifobuffered_consume[5]
.sym 66875 fifo_readable_SB_LUT4_I3_I1[2]
.sym 66876 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 66879 storage_3[6]_SB_LUT4_I1_3_O[0]
.sym 66880 usb_address_reset_SB_LUT4_I3_O[0]
.sym 66881 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66883 csrbank7_setup_status_w[0]
.sym 66884 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 66886 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 66887 storage_1[1][4]
.sym 66895 csrbank7_in_ctrl0_w[0]
.sym 66896 interface3_bank_bus_dat_r[3]
.sym 66897 fifo_level0_SB_DFFESR_Q_6_D[1]
.sym 66898 csrbank7_in_ctrl0_w[3]
.sym 66899 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 66901 interface2_bank_bus_dat_r[3]
.sym 66904 fifo_wrport_we
.sym 66905 usb_outhandler_stall_status[1]
.sym 66906 csrbank7_in_ctrl0_w[1]
.sym 66909 usb_outhandler_stall_status[3]
.sym 66910 interface4_bank_bus_dat_r[3]
.sym 66912 csrbank7_in_ctrl0_w[2]
.sym 66913 fifo_do_read_SB_LUT4_I2_1_O
.sym 66914 interface5_bank_bus_dat_r[3]
.sym 66915 fifo_level0[1]
.sym 66916 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 66919 fifo_level0[0]
.sym 66931 fifo_level0[0]
.sym 66934 usb_outhandler_stall_status[1]
.sym 66935 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 66936 usb_outhandler_stall_status[3]
.sym 66940 fifo_level0[1]
.sym 66943 fifo_level0[0]
.sym 66952 fifo_level0_SB_DFFESR_Q_6_D[1]
.sym 66954 fifo_wrport_we
.sym 66955 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 66958 interface3_bank_bus_dat_r[3]
.sym 66959 interface2_bank_bus_dat_r[3]
.sym 66960 interface5_bank_bus_dat_r[3]
.sym 66961 interface4_bank_bus_dat_r[3]
.sym 66964 csrbank7_in_ctrl0_w[1]
.sym 66965 csrbank7_in_ctrl0_w[2]
.sym 66966 csrbank7_in_ctrl0_w[0]
.sym 66967 csrbank7_in_ctrl0_w[3]
.sym 66974 fifo_do_read_SB_LUT4_I2_1_O
.sym 66975 clk12_$glb_clk
.sym 66976 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 66977 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 66978 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 66979 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 66980 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 66981 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[0]
.sym 66982 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 66983 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[0]
.sym 66984 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 66989 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 66990 interface3_bank_bus_dat_r[3]
.sym 66991 $PACKER_VCC_NET
.sym 66992 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 66993 csrbank7_address0_w[3]
.sym 66994 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 66995 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 66996 usb_outhandler_syncfifobuffered_produce[1]
.sym 66997 interface7_bank_bus_dat_r[1]
.sym 67000 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 67002 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 67003 usb_outhandler_syncfifobuffered_level0[1]
.sym 67004 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 67005 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 67006 csrbank7_out_data_w[7]
.sym 67007 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 67008 storage_3[2]_SB_DFFE_Q_E
.sym 67011 storage_3[2][5]
.sym 67012 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67019 storage_3[2][0]
.sym 67025 storage_3[3][4]
.sym 67031 storage_3[2][4]
.sym 67034 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 67035 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 67036 usb_setuphandler_setuphandlerinner_consume[0]
.sym 67038 storage_3[3][0]
.sym 67045 storage_3[3]_SB_DFFE_Q_E
.sym 67063 storage_3[3][0]
.sym 67064 storage_3[2][0]
.sym 67065 usb_setuphandler_setuphandlerinner_consume[0]
.sym 67077 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 67087 storage_3[2][4]
.sym 67089 usb_setuphandler_setuphandlerinner_consume[0]
.sym 67090 storage_3[3][4]
.sym 67095 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 67097 storage_3[3]_SB_DFFE_Q_E
.sym 67098 clk12_$glb_clk
.sym 67100 storage_1[1][5]
.sym 67101 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 67102 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 67103 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 67104 storage_1[1][4]
.sym 67105 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[1]
.sym 67106 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[3]
.sym 67107 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[1]
.sym 67113 $PACKER_GND_NET
.sym 67114 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 67116 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 67117 csrbank7_out_data_w[2]
.sym 67119 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 67120 csrbank7_out_data_w[3]
.sym 67121 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67122 csrbank7_out_data_w[5]
.sym 67123 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[1]
.sym 67125 usb_usb_core_o_addr[1]
.sym 67126 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_E
.sym 67127 usb_usb_core_o_addr[0]
.sym 67128 storage_3[6]_SB_LUT4_I1_2_O[0]
.sym 67129 interface7_bank_bus_dat_r[4]
.sym 67130 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 67131 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_E
.sym 67132 array_muxed1[3]
.sym 67135 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 67142 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67144 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 67147 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67150 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67151 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67152 storage_3[3]_SB_DFFE_Q_E
.sym 67155 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 67156 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[0]
.sym 67157 storage_3[3][5]
.sym 67160 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 67164 usb_setuphandler_setuphandlerinner_consume[0]
.sym 67171 storage_3[2][5]
.sym 67172 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[1]
.sym 67177 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 67180 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 67182 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 67186 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 67188 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67192 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67195 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[1]
.sym 67204 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67207 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67211 storage_3[2][5]
.sym 67212 storage_3[3][5]
.sym 67213 usb_setuphandler_setuphandlerinner_consume[0]
.sym 67218 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67219 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[0]
.sym 67220 storage_3[3]_SB_DFFE_Q_E
.sym 67221 clk12_$glb_clk
.sym 67223 csrbank7_setup_status_w[6]
.sym 67224 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 67225 csrbank7_setup_status_w[4]
.sym 67226 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_1_I0[0]
.sym 67227 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[2]
.sym 67228 storage_3[0]_SB_LUT4_I0_2_O[1]
.sym 67229 storage_3[8]_SB_LUT4_I1_2_O[1]
.sym 67230 csrbank7_setup_status_w[7]
.sym 67235 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 67238 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 67239 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 67241 basesoc_value[26]
.sym 67243 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 67245 basesoc_value[28]
.sym 67247 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 67248 $PACKER_VCC_NET
.sym 67249 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 67250 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 67251 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67253 $PACKER_VCC_NET
.sym 67254 storage_3[4]_SB_DFFE_Q_E
.sym 67255 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 67258 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 67268 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67275 usb_setuphandler_setuphandlerinner_data_byte[3]
.sym 67276 usb_setuphandler_setuphandlerinner_data_byte[1]
.sym 67282 usb_setuphandler_setuphandlerinner_data_byte[2]
.sym 67287 usb_setuphandler_setuphandlerinner_data_byte[0]
.sym 67291 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_E
.sym 67296 $nextpnr_ICESTORM_LC_12$O
.sym 67298 usb_setuphandler_setuphandlerinner_data_byte[0]
.sym 67302 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67305 usb_setuphandler_setuphandlerinner_data_byte[1]
.sym 67308 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67311 usb_setuphandler_setuphandlerinner_data_byte[2]
.sym 67312 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67316 usb_setuphandler_setuphandlerinner_data_byte[3]
.sym 67318 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67322 usb_setuphandler_setuphandlerinner_data_byte[0]
.sym 67324 usb_setuphandler_setuphandlerinner_data_byte[1]
.sym 67327 usb_setuphandler_setuphandlerinner_data_byte[1]
.sym 67328 usb_setuphandler_setuphandlerinner_data_byte[3]
.sym 67330 usb_setuphandler_setuphandlerinner_data_byte[2]
.sym 67333 usb_setuphandler_setuphandlerinner_data_byte[3]
.sym 67334 usb_setuphandler_setuphandlerinner_data_byte[0]
.sym 67335 usb_setuphandler_setuphandlerinner_data_byte[2]
.sym 67336 usb_setuphandler_setuphandlerinner_data_byte[1]
.sym 67339 usb_setuphandler_setuphandlerinner_data_byte[0]
.sym 67343 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_E
.sym 67344 clk12_$glb_clk
.sym 67345 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67346 storage_3[0][4]
.sym 67347 storage_3[0][0]
.sym 67348 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 67349 storage_3[0][5]
.sym 67350 storage_3[0]_SB_LUT4_I0_3_O[1]
.sym 67351 storage_3[0]_SB_LUT4_I0_1_O[0]
.sym 67352 storage_3[0]_SB_LUT4_I0_2_O[0]
.sym 67353 storage_3[0]_SB_LUT4_I0_7_O[1]
.sym 67358 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 67360 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_1_I0[1]
.sym 67361 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 67362 $PACKER_VCC_NET
.sym 67364 interface3_bank_bus_dat_r[6]
.sym 67365 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 67367 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 67368 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 67370 storage_3[8]_SB_LUT4_I1_7_O[1]
.sym 67371 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67374 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 67375 storage_3[0][6]
.sym 67377 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67379 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 67380 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 67381 storage_3[0]_SB_DFFE_Q_E
.sym 67387 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67395 storage_3[0]_SB_LUT4_I0_3_O[0]
.sym 67397 storage_3[0]_SB_LUT4_I0_7_O[0]
.sym 67402 storage_3[4][4]
.sym 67403 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 67404 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67405 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 67406 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 67407 storage_3[0]_SB_LUT4_I0_3_O[1]
.sym 67408 storage_3[4][0]
.sym 67409 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 67410 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 67411 storage_3[0][4]
.sym 67412 storage_3[0][0]
.sym 67414 storage_3[4]_SB_DFFE_Q_E
.sym 67418 storage_3[0]_SB_LUT4_I0_7_O[1]
.sym 67420 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 67421 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67422 storage_3[4][4]
.sym 67423 storage_3[0][4]
.sym 67427 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67429 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 67432 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 67433 storage_3[4][0]
.sym 67434 storage_3[0][0]
.sym 67435 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67438 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 67445 storage_3[0]_SB_LUT4_I0_7_O[0]
.sym 67446 storage_3[0]_SB_LUT4_I0_7_O[1]
.sym 67452 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 67457 storage_3[0]_SB_LUT4_I0_3_O[0]
.sym 67458 storage_3[0]_SB_LUT4_I0_3_O[1]
.sym 67463 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 67466 storage_3[4]_SB_DFFE_Q_E
.sym 67467 clk12_$glb_clk
.sym 67469 storage_3[8]_SB_LUT4_I1_5_O[1]
.sym 67470 storage_3[1][2]
.sym 67471 storage_3[1][1]
.sym 67472 storage_3[0]_SB_LUT4_I0_5_O[1]
.sym 67473 storage_3[1][4]
.sym 67474 storage_3[1][0]
.sym 67475 storage_3[1][5]
.sym 67476 storage_3[1][6]
.sym 67483 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 67485 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 67486 memdat_6[2]
.sym 67487 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[1]
.sym 67490 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 67491 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 67493 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 67495 storage_3[5]_SB_DFFE_Q_E
.sym 67496 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 67497 storage_3[5][1]
.sym 67498 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 67499 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 67502 storage_3[8]_SB_LUT4_I1_5_O[1]
.sym 67503 storage_3[8]_SB_LUT4_I1_6_O[1]
.sym 67504 storage_3[2]_SB_DFFE_Q_E
.sym 67510 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 67511 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 67512 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 67513 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 67514 storage_3[0]_SB_LUT4_I0_6_O[0]
.sym 67518 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 67519 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 67520 storage_3[4][1]
.sym 67522 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67523 storage_3[5][1]
.sym 67525 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67528 storage_3[4]_SB_DFFE_Q_E
.sym 67529 storage_3[4][6]
.sym 67530 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67531 storage_3[0]_SB_LUT4_I0_6_O[1]
.sym 67535 storage_3[0][6]
.sym 67536 storage_3[1][1]
.sym 67538 storage_3[0][1]
.sym 67541 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67543 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 67549 storage_3[0]_SB_LUT4_I0_6_O[1]
.sym 67550 storage_3[0]_SB_LUT4_I0_6_O[0]
.sym 67557 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 67561 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 67567 storage_3[5][1]
.sym 67568 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 67569 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67570 storage_3[1][1]
.sym 67573 storage_3[0][1]
.sym 67574 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 67575 storage_3[4][1]
.sym 67576 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67579 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 67580 storage_3[4][6]
.sym 67581 storage_3[0][6]
.sym 67582 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67585 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 67586 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 67588 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 67589 storage_3[4]_SB_DFFE_Q_E
.sym 67590 clk12_$glb_clk
.sym 67592 storage_3[0][7]
.sym 67594 storage_3[0][6]
.sym 67595 storage_3[0]_SB_LUT4_I0_5_O[0]
.sym 67596 storage_3[0][1]
.sym 67597 storage_3[0]_SB_LUT4_I0_O[0]
.sym 67598 storage_3[0][2]
.sym 67599 storage_3[0][3]
.sym 67604 csrbank7_in_data0_w[5]
.sym 67605 $PACKER_GND_NET
.sym 67607 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 67613 csrbank7_in_data0_w[3]
.sym 67617 usb_usb_core_o_addr[1]
.sym 67618 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_E
.sym 67619 array_muxed1[7]
.sym 67622 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 67623 usb_usb_core_o_addr[0]
.sym 67627 storage_3[5][2]
.sym 67633 storage_3[5][7]
.sym 67634 storage_3[0]_SB_LUT4_I0_4_O[1]
.sym 67635 storage_3[1]_SB_DFFE_Q_E
.sym 67637 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67639 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 67641 storage_3[4][3]
.sym 67642 storage_3[5][3]
.sym 67645 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67647 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 67648 usb_setuphandler_setuphandlerinner_consume[0]
.sym 67649 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 67650 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 67652 storage_3[0]_SB_LUT4_I0_O[1]
.sym 67653 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 67655 storage_3[1][3]
.sym 67656 storage_3[0][3]
.sym 67661 storage_3[1][7]
.sym 67662 storage_3[0]_SB_LUT4_I0_O[0]
.sym 67664 storage_3[0]_SB_LUT4_I0_4_O[0]
.sym 67666 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 67668 usb_setuphandler_setuphandlerinner_consume[0]
.sym 67672 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 67673 storage_3[1][3]
.sym 67674 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67675 storage_3[5][3]
.sym 67678 storage_3[0]_SB_LUT4_I0_O[0]
.sym 67681 storage_3[0]_SB_LUT4_I0_O[1]
.sym 67684 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 67685 storage_3[5][7]
.sym 67686 storage_3[1][7]
.sym 67687 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67691 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 67696 storage_3[0]_SB_LUT4_I0_4_O[1]
.sym 67697 storage_3[0]_SB_LUT4_I0_4_O[0]
.sym 67704 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 67708 storage_3[4][3]
.sym 67709 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 67710 storage_3[0][3]
.sym 67711 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 67712 storage_3[1]_SB_DFFE_Q_E
.sym 67713 clk12_$glb_clk
.sym 67715 storage_3[4][2]
.sym 67716 storage_3[1]_SB_DFFE_Q_E
.sym 67719 storage_3[0]_SB_LUT4_I0_I3[1]
.sym 67720 storage_3[0]_SB_DFFE_Q_E
.sym 67728 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[3]
.sym 67729 basesoc_value[5]
.sym 67730 addr_storage[30]
.sym 67731 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[2]
.sym 67733 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 67735 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[3]
.sym 67741 storage_3[4]_SB_DFFE_Q_E
.sym 67743 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67748 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67757 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 67759 usb_setuphandler_setuphandlerinner_produce[3]
.sym 67761 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 67762 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 67763 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 67765 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 67766 usb_setuphandler_setuphandlerinner_produce[2]
.sym 67767 storage_3[5]_SB_DFFE_Q_E
.sym 67768 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 67771 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 67782 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 67790 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 67798 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 67802 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 67809 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 67814 usb_setuphandler_setuphandlerinner_produce[3]
.sym 67815 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 67816 usb_setuphandler_setuphandlerinner_produce[2]
.sym 67819 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 67821 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 67822 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 67826 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 67827 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 67828 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 67831 usb_setuphandler_setuphandlerinner_produce[2]
.sym 67833 usb_setuphandler_setuphandlerinner_produce[3]
.sym 67834 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 67835 storage_3[5]_SB_DFFE_Q_E
.sym 67836 clk12_$glb_clk
.sym 67845 interface2_bank_bus_dat_r[0]
.sym 67854 $PACKER_VCC_NET
.sym 67855 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 67859 storage_3[1]_SB_DFFE_Q_E
.sym 67868 storage_3[0]_SB_DFFE_Q_E
.sym 67881 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_E
.sym 67883 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 67885 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 67890 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 67891 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 67896 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 67897 usb_setuphandler_setuphandlerinner_produce[2]
.sym 67903 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67905 usb_setuphandler_setuphandlerinner_produce[2]
.sym 67906 usb_setuphandler_setuphandlerinner_produce[3]
.sym 67908 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67909 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 67911 $nextpnr_ICESTORM_LC_17$O
.sym 67913 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 67917 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67918 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 67920 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 67921 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 67923 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67924 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 67925 usb_setuphandler_setuphandlerinner_produce[2]
.sym 67927 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67931 usb_setuphandler_setuphandlerinner_produce[3]
.sym 67932 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 67933 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67936 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 67937 usb_setuphandler_setuphandlerinner_produce[2]
.sym 67938 usb_setuphandler_setuphandlerinner_produce[3]
.sym 67939 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 67942 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 67943 usb_setuphandler_setuphandlerinner_produce[3]
.sym 67944 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 67945 usb_setuphandler_setuphandlerinner_produce[2]
.sym 67948 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 67954 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67957 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 67958 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_E
.sym 67959 clk12_$glb_clk
.sym 67960 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 67969 $PACKER_VCC_NET
.sym 67971 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 67979 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 68005 $PACKER_VCC_NET
.sym 68023 $PACKER_VCC_NET
.sym 68032 usb_iobuf_usb_n_t_oe
.sym 68061 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[3]
.sym 68062 spiflash4x_cs_n_SB_LUT4_O_I2_SB_DFFSR_Q_R
.sym 68064 spiflash4x_cs_n_SB_LUT4_O_I2[1]
.sym 68066 array_muxed2[0]
.sym 68071 VexRiscv._zz_163_[2]
.sym 68077 grant_SB_LUT4_I3_O[1]
.sym 68078 array_muxed1[15]
.sym 68089 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68105 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 68106 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 68107 VexRiscv._zz_163_[20]
.sym 68108 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O[2]
.sym 68109 VexRiscv._zz_163_[6]
.sym 68110 VexRiscv._zz_163_[22]
.sym 68111 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 68112 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 68114 VexRiscv._zz_163_[27]
.sym 68115 VexRiscv._zz_104_[2]
.sym 68116 basesoc_cpu_dbus_dat_r[16]
.sym 68117 spram_dataout2[13]
.sym 68121 VexRiscv._zz_72_[1]
.sym 68122 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68123 spram_dataout0[13]
.sym 68124 VexRiscv._zz_163_[4]
.sym 68128 VexRiscv._zz_98__SB_LUT4_O_4_I3[2]
.sym 68130 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68131 grant_SB_LUT4_I3_O[1]
.sym 68132 grant_SB_LUT4_I3_O[0]
.sym 68133 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68136 VexRiscv._zz_163_[6]
.sym 68137 VexRiscv._zz_163_[22]
.sym 68139 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68142 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68143 VexRiscv._zz_163_[27]
.sym 68145 VexRiscv._zz_98__SB_LUT4_O_4_I3[2]
.sym 68150 VexRiscv._zz_72_[1]
.sym 68154 VexRiscv._zz_104_[2]
.sym 68156 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 68160 grant_SB_LUT4_I3_O[0]
.sym 68161 spram_dataout2[13]
.sym 68162 spram_dataout0[13]
.sym 68163 grant_SB_LUT4_I3_O[1]
.sym 68166 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68167 VexRiscv._zz_163_[20]
.sym 68168 VexRiscv._zz_163_[4]
.sym 68172 basesoc_cpu_dbus_dat_r[16]
.sym 68174 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 68175 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O[2]
.sym 68178 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 68179 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 68180 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 68181 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68182 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 68183 clk12_$glb_clk
.sym 68189 basesoc_cpu_dbus_dat_r[30]
.sym 68190 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 68191 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[3]
.sym 68192 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 68193 VexRiscv._zz_72_[0]
.sym 68194 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_18_I1[0]
.sym 68195 basesoc_cpu_dbus_dat_r[15]
.sym 68196 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[3]
.sym 68198 array_muxed1[21]
.sym 68199 array_muxed1[21]
.sym 68201 basesoc_cpu_dbus_dat_r[13]
.sym 68202 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 68204 spiflash4x_cs_n_SB_LUT4_O_I2[1]
.sym 68207 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 68209 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68211 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 68212 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[1]
.sym 68214 array_muxed1[22]
.sym 68217 spram_dataout0[13]
.sym 68218 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 68219 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68222 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[1]
.sym 68224 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 68230 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 68231 basesoc_cpu_dbus_dat_r[15]
.sym 68234 VexRiscv._zz_104_[2]
.sym 68235 basesoc_cpu_dbus_dat_r[30]
.sym 68238 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68239 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[3]
.sym 68243 basesoc_cpu_dbus_dat_r[21]
.sym 68245 basesoc_cpu_dbus_dat_r[10]
.sym 68246 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68248 VexRiscv._zz_98__SB_LUT4_O_5_I3[2]
.sym 68249 slave_sel_r[3]
.sym 68251 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 68253 grant_SB_LUT4_I3_O[0]
.sym 68254 lxspi_bus_dat_r[30]
.sym 68258 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68266 basesoc_cpu_dbus_dat_r[24]
.sym 68267 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 68268 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 68269 basesoc_cpu_dbus_dat_r[10]
.sym 68270 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I3[2]
.sym 68271 VexRiscv._zz_72_[1]
.sym 68272 basesoc_cpu_dbus_dat_r[29]
.sym 68273 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 68274 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[5]
.sym 68275 basesoc_cpu_dbus_dat_r[21]
.sym 68277 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68280 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 68281 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 68282 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 68283 VexRiscv._zz_120_[1]
.sym 68285 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 68286 VexRiscv._zz_72_[0]
.sym 68287 basesoc_cpu_dbus_dat_r[8]
.sym 68288 basesoc_cpu_dbus_dat_r[15]
.sym 68290 basesoc_cpu_dbus_dat_r[0]
.sym 68294 VexRiscv._zz_72_[0]
.sym 68295 VexRiscv._zz_221_[1]
.sym 68301 basesoc_cpu_dbus_dat_r[15]
.sym 68305 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 68306 basesoc_cpu_dbus_dat_r[29]
.sym 68307 VexRiscv._zz_72_[1]
.sym 68308 basesoc_cpu_dbus_dat_r[21]
.sym 68311 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 68312 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 68314 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[5]
.sym 68319 basesoc_cpu_dbus_dat_r[10]
.sym 68323 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 68324 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 68325 basesoc_cpu_dbus_dat_r[24]
.sym 68326 basesoc_cpu_dbus_dat_r[8]
.sym 68329 basesoc_cpu_dbus_dat_r[0]
.sym 68330 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I3[2]
.sym 68331 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 68335 VexRiscv._zz_72_[0]
.sym 68336 VexRiscv._zz_72_[1]
.sym 68341 VexRiscv._zz_72_[0]
.sym 68342 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68343 VexRiscv._zz_120_[1]
.sym 68344 VexRiscv._zz_221_[1]
.sym 68345 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 68346 clk12_$glb_clk
.sym 68348 array_muxed1[30]
.sym 68349 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1[0]
.sym 68350 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1[0]
.sym 68351 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[2]
.sym 68352 basesoc_cpu_dbus_adr[14]
.sym 68353 basesoc_cpu_dbus_adr[13]
.sym 68354 basesoc_cpu_dbus_adr[11]
.sym 68355 basesoc_cpu_dbus_adr[15]
.sym 68359 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 68360 basesoc_cpu_dbus_dat_r[16]
.sym 68361 array_muxed1[27]
.sym 68362 VexRiscv._zz_163_[22]
.sym 68363 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 68364 basesoc_cpu_dbus_dat_r[11]
.sym 68365 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[1]
.sym 68367 basesoc_cpu_dbus_dat_r[27]
.sym 68369 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 68370 basesoc_cpu_dbus_dat_r[24]
.sym 68371 grant_SB_LUT4_I3_O[1]
.sym 68372 VexRiscv._zz_163_[10]
.sym 68373 basesoc_cpu_dbus_dat_r[8]
.sym 68374 grant
.sym 68375 VexRiscv._zz_163_[14]
.sym 68376 grant_SB_LUT4_I3_O[1]
.sym 68377 slave_sel_r[2]
.sym 68378 memdat_2[25]
.sym 68380 basesoc_cpu_dbus_dat_r[15]
.sym 68381 basesoc_cpu_ibus_adr[14]
.sym 68382 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 68383 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68391 VexRiscv._zz_163_[14]
.sym 68392 grant
.sym 68393 VexRiscv._zz_120_[1]
.sym 68397 basesoc_cpu_dbus_dat_r[18]
.sym 68398 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 68399 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 68400 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[0]
.sym 68401 VexRiscv._zz_104_[2]
.sym 68404 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 68406 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 68407 VexRiscv._zz_221_[1]
.sym 68408 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68412 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68413 basesoc_cpu_dbus_dat_r[26]
.sym 68414 basesoc_cpu_ibus_adr[15]
.sym 68415 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 68416 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 68417 VexRiscv._zz_98__SB_LUT4_O_1_I3[2]
.sym 68418 VexRiscv._zz_72_[1]
.sym 68419 VexRiscv._zz_163_[6]
.sym 68420 basesoc_cpu_dbus_adr[15]
.sym 68422 VexRiscv._zz_163_[14]
.sym 68423 VexRiscv._zz_98__SB_LUT4_O_1_I3[2]
.sym 68425 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68429 VexRiscv._zz_72_[1]
.sym 68430 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 68434 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[0]
.sym 68435 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 68437 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 68440 basesoc_cpu_dbus_dat_r[26]
.sym 68441 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 68442 basesoc_cpu_dbus_dat_r[18]
.sym 68443 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 68446 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 68447 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68448 VexRiscv._zz_163_[14]
.sym 68449 VexRiscv._zz_163_[6]
.sym 68452 VexRiscv._zz_104_[2]
.sym 68453 VexRiscv._zz_120_[1]
.sym 68454 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68455 VexRiscv._zz_221_[1]
.sym 68458 basesoc_cpu_dbus_adr[15]
.sym 68459 grant
.sym 68460 basesoc_cpu_ibus_adr[15]
.sym 68464 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 68467 VexRiscv._zz_72_[1]
.sym 68468 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 68469 clk12_$glb_clk
.sym 68471 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[4]
.sym 68472 array_muxed0[11]
.sym 68473 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[3]
.sym 68474 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 68475 grant_SB_LUT4_I3_O[0]
.sym 68476 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[0]
.sym 68477 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[1]
.sym 68478 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[3]
.sym 68483 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[1]
.sym 68485 $PACKER_VCC_NET
.sym 68488 array_muxed2[1]
.sym 68490 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 68491 basesoc_cpu_dbus_dat_r[27]
.sym 68492 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_18_I1[1]
.sym 68493 basesoc_cpu_dbus_dat_r[18]
.sym 68495 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 68496 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1[0]
.sym 68498 VexRiscv._zz_224__SB_LUT4_O_17_I2[0]
.sym 68499 basesoc_cpu_dbus_dat_r[26]
.sym 68500 VexRiscv._zz_120_[12]
.sym 68501 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68502 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 68503 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 68504 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[4]
.sym 68505 array_muxed0[10]
.sym 68506 array_muxed0[11]
.sym 68512 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O[2]
.sym 68514 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 68515 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 68517 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 68518 VexRiscv._zz_120_[13]
.sym 68522 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 68525 VexRiscv._zz_98__SB_LUT4_O_6_I3[2]
.sym 68526 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O[2]
.sym 68527 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O[2]
.sym 68528 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 68529 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68530 VexRiscv._zz_98__SB_LUT4_O_5_I3[2]
.sym 68531 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 68532 VexRiscv._zz_163_[10]
.sym 68534 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68536 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 68537 VexRiscv._zz_163_[9]
.sym 68539 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 68540 VexRiscv._zz_163_[1]
.sym 68541 VexRiscv._zz_163_[2]
.sym 68542 VexRiscv._zz_221_[13]
.sym 68543 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 68545 VexRiscv._zz_163_[10]
.sym 68547 VexRiscv._zz_98__SB_LUT4_O_5_I3[2]
.sym 68548 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68551 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 68552 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 68553 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O[2]
.sym 68554 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 68557 VexRiscv._zz_163_[2]
.sym 68558 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68559 VexRiscv._zz_163_[10]
.sym 68560 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 68563 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 68564 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 68565 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 68566 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O[2]
.sym 68569 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O[2]
.sym 68570 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 68571 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 68572 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 68575 VexRiscv._zz_163_[1]
.sym 68576 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 68577 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68578 VexRiscv._zz_163_[9]
.sym 68581 VexRiscv._zz_163_[9]
.sym 68582 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68583 VexRiscv._zz_98__SB_LUT4_O_6_I3[2]
.sym 68587 VexRiscv._zz_221_[13]
.sym 68588 VexRiscv._zz_120_[13]
.sym 68590 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68591 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 68592 clk12_$glb_clk
.sym 68594 basesoc_cpu_dbus_adr[10]
.sym 68595 array_muxed1[16]
.sym 68596 basesoc_cpu_dbus_adr[16]
.sym 68597 basesoc_cpu_dbus_adr[12]
.sym 68598 basesoc_cpu_dbus_adr[2]
.sym 68599 basesoc_cpu_dbus_adr[1]
.sym 68600 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1[0]
.sym 68601 array_muxed1[18]
.sym 68604 array_muxed1[3]
.sym 68605 basesoc_cpu_dbus_adr[4]
.sym 68606 basesoc_cpu_dbus_dat_r[22]
.sym 68607 basesoc_cpu_dbus_dat_r[13]
.sym 68608 VexRiscv._zz_98__SB_LUT4_O_6_I3[2]
.sym 68610 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 68611 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 68612 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 68614 basesoc_cpu_dbus_dat_r[11]
.sym 68615 array_muxed0[11]
.sym 68616 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 68618 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 68619 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 68620 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68621 lxspi_bus_dat_r[26]
.sym 68622 grant_SB_LUT4_I3_O[0]
.sym 68623 VexRiscv._zz_104_[2]
.sym 68624 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 68625 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 68626 basesoc_cpu_dbus_dat_r[12]
.sym 68627 basesoc_cpu_dbus_dat_r[30]
.sym 68628 VexRiscv._zz_120_[14]
.sym 68629 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68635 VexRiscv._zz_120_[13]
.sym 68637 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[3]
.sym 68638 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68640 VexRiscv._zz_221_[12]
.sym 68641 VexRiscv._zz_221_[13]
.sym 68642 VexRiscv._zz_221_[14]
.sym 68643 VexRiscv._zz_120_[13]
.sym 68645 VexRiscv._zz_224__SB_LUT4_O_18_I2[0]
.sym 68646 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68651 VexRiscv._zz_221_[15]
.sym 68652 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 68654 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[1]
.sym 68656 VexRiscv._zz_120_[15]
.sym 68657 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 68658 VexRiscv._zz_224__SB_LUT4_O_17_I2[0]
.sym 68659 VexRiscv._zz_224__SB_LUT4_O_16_I2[0]
.sym 68660 VexRiscv._zz_120_[12]
.sym 68662 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 68664 VexRiscv._zz_120_[14]
.sym 68668 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 68669 VexRiscv._zz_224__SB_LUT4_O_16_I2[0]
.sym 68670 VexRiscv._zz_120_[14]
.sym 68671 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 68675 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 68676 VexRiscv._zz_224__SB_LUT4_O_18_I2[0]
.sym 68680 VexRiscv._zz_221_[15]
.sym 68681 VexRiscv._zz_120_[15]
.sym 68682 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[3]
.sym 68683 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68686 VexRiscv._zz_221_[14]
.sym 68687 VexRiscv._zz_120_[14]
.sym 68689 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68692 VexRiscv._zz_221_[13]
.sym 68693 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[1]
.sym 68694 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68695 VexRiscv._zz_120_[13]
.sym 68698 VexRiscv._zz_221_[12]
.sym 68699 VexRiscv._zz_120_[12]
.sym 68701 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68704 VexRiscv._zz_120_[12]
.sym 68705 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 68706 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 68707 VexRiscv._zz_224__SB_LUT4_O_18_I2[0]
.sym 68710 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 68711 VexRiscv._zz_120_[13]
.sym 68712 VexRiscv._zz_224__SB_LUT4_O_17_I2[0]
.sym 68713 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 68717 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[0]
.sym 68718 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[7]
.sym 68719 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 68720 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[1]
.sym 68721 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[3]
.sym 68722 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 68723 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 68724 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 68727 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68729 array_muxed0[2]
.sym 68730 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[5]
.sym 68731 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 68732 lxspi_bus_dat_r[18]
.sym 68734 array_muxed1[18]
.sym 68736 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1[1]
.sym 68737 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 68739 VexRiscv._zz_120_[13]
.sym 68740 array_muxed0[2]
.sym 68741 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[9]
.sym 68742 VexRiscv._zz_120_[15]
.sym 68743 basesoc_cpu_dbus_adr[12]
.sym 68744 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 68745 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 68747 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 68748 lxspi_bus_dat_r[27]
.sym 68749 VexRiscv._zz_163_[0]
.sym 68750 lxspi_bus_dat_r[30]
.sym 68751 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[1]
.sym 68752 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[5]
.sym 68758 VexRiscv._zz_120_[15]
.sym 68761 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 68762 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 68764 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 68765 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 68766 VexRiscv._zz_221_[15]
.sym 68769 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68770 VexRiscv._zz_221_[19]
.sym 68772 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 68774 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[0]
.sym 68775 VexRiscv._zz_105_[21]
.sym 68776 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 68777 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[2]
.sym 68778 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[0]
.sym 68779 VexRiscv._zz_221_[12]
.sym 68781 VexRiscv._zz_120_[12]
.sym 68783 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[7]
.sym 68784 VexRiscv._zz_120_[19]
.sym 68785 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 68786 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[3]
.sym 68787 VexRiscv._zz_36__SB_LUT4_O_I3[1]
.sym 68788 VexRiscv._zz_120_[14]
.sym 68789 VexRiscv._zz_221_[14]
.sym 68791 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68792 VexRiscv._zz_120_[14]
.sym 68793 VexRiscv._zz_221_[14]
.sym 68794 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[2]
.sym 68797 VexRiscv._zz_120_[12]
.sym 68798 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68799 VexRiscv._zz_221_[12]
.sym 68800 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[0]
.sym 68803 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 68806 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 68809 VexRiscv._zz_105_[21]
.sym 68812 VexRiscv._zz_36__SB_LUT4_O_I3[1]
.sym 68815 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 68816 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 68817 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 68818 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 68821 VexRiscv._zz_221_[12]
.sym 68822 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[0]
.sym 68823 VexRiscv._zz_120_[12]
.sym 68824 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68827 VexRiscv._zz_120_[15]
.sym 68828 VexRiscv._zz_221_[15]
.sym 68829 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68830 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[3]
.sym 68833 VexRiscv._zz_221_[19]
.sym 68834 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68835 VexRiscv._zz_120_[19]
.sym 68836 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[7]
.sym 68837 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 68838 clk12_$glb_clk
.sym 68840 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[7]
.sym 68841 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 68842 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O[2]
.sym 68843 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[2]
.sym 68844 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[0]
.sym 68845 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[0]
.sym 68846 basesoc_cpu_dbus_dat_r[8]
.sym 68847 VexRiscv._zz_97__SB_DFFSR_Q_R
.sym 68852 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 68854 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 68855 array_muxed1[29]
.sym 68856 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 68857 grant_SB_LUT4_I3_O[1]
.sym 68858 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 68859 basesoc_cpu_dbus_dat_r[29]
.sym 68860 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68862 basesoc_cpu_dbus_dat_r[11]
.sym 68863 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 68864 slave_sel_r[2]
.sym 68865 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 68866 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 68867 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68868 basesoc_cpu_ibus_adr[14]
.sym 68869 basesoc_cpu_dbus_dat_r[8]
.sym 68870 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 68871 array_muxed0[1]
.sym 68872 lxspi_bus_dat_r[19]
.sym 68873 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[0]
.sym 68874 VexRiscv._zz_163_[15]
.sym 68875 VexRiscv._zz_120_[20]
.sym 68881 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 68882 VexRiscv._zz_120_[20]
.sym 68883 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[6]
.sym 68884 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68886 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 68887 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 68890 VexRiscv._zz_97__SB_LUT4_I3_I1[0]
.sym 68891 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 68892 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68893 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[8]
.sym 68894 VexRiscv._zz_97__SB_DFFSR_Q_R
.sym 68895 VexRiscv._zz_120_[17]
.sym 68896 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 68899 VexRiscv._zz_221_[17]
.sym 68901 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[9]
.sym 68902 VexRiscv._zz_97_
.sym 68903 VexRiscv._zz_221_[21]
.sym 68904 VexRiscv._zz_120_[18]
.sym 68905 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[7]
.sym 68906 VexRiscv._zz_120_[19]
.sym 68907 VexRiscv._zz_120_[21]
.sym 68908 VexRiscv._zz_221_[18]
.sym 68909 VexRiscv._zz_221_[19]
.sym 68910 VexRiscv._zz_221_[20]
.sym 68912 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[5]
.sym 68914 VexRiscv._zz_221_[18]
.sym 68915 VexRiscv._zz_120_[18]
.sym 68917 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68920 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 68921 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 68922 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 68923 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 68926 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[9]
.sym 68927 VexRiscv._zz_120_[21]
.sym 68928 VexRiscv._zz_221_[21]
.sym 68929 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68932 VexRiscv._zz_120_[18]
.sym 68933 VexRiscv._zz_221_[18]
.sym 68934 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68935 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[6]
.sym 68938 VexRiscv._zz_120_[19]
.sym 68939 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[7]
.sym 68940 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68941 VexRiscv._zz_221_[19]
.sym 68944 VexRiscv._zz_97_
.sym 68945 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 68947 VexRiscv._zz_97__SB_LUT4_I3_I1[0]
.sym 68950 VexRiscv._zz_221_[17]
.sym 68951 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68952 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[5]
.sym 68953 VexRiscv._zz_120_[17]
.sym 68956 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[8]
.sym 68957 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68958 VexRiscv._zz_120_[20]
.sym 68959 VexRiscv._zz_221_[20]
.sym 68961 clk12_$glb_clk
.sym 68962 VexRiscv._zz_97__SB_DFFSR_Q_R
.sym 68963 lxspi_bus_dat_r[31]
.sym 68964 lxspi_bus_dat_r[25]
.sym 68965 lxspi_bus_dat_r[24]
.sym 68966 lxspi_bus_dat_r[27]
.sym 68967 lxspi_bus_dat_r[30]
.sym 68968 lxspi_bus_dat_r[29]
.sym 68969 VexRiscv._zz_98__SB_LUT4_O_I3[2]
.sym 68970 lxspi_bus_dat_r[26]
.sym 68972 array_muxed0[5]
.sym 68973 array_muxed0[5]
.sym 68975 VexRiscv._zz_162_[27]
.sym 68976 VexRiscv._zz_97__SB_LUT4_I3_I1[0]
.sym 68978 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 68979 VexRiscv._zz_162_[26]
.sym 68980 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 68981 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[8]
.sym 68982 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 68983 basesoc_cpu_ibus_adr[6]
.sym 68984 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 68985 VexRiscv._zz_221_[17]
.sym 68986 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 68987 VexRiscv._zz_150_
.sym 68988 VexRiscv._zz_163_[3]
.sym 68989 VexRiscv._zz_163_[7]
.sym 68990 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 68991 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 68992 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 68993 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[0]
.sym 68994 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 68995 VexRiscv._zz_221_[21]
.sym 68996 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 68997 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[4]
.sym 68998 array_muxed0[11]
.sym 69004 VexRiscv._zz_120_[27]
.sym 69005 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_25_I1[1]
.sym 69006 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 69008 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 69009 VexRiscv._zz_97_
.sym 69010 VexRiscv._zz_163_[29]
.sym 69011 VexRiscv._zz_163_[5]
.sym 69012 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[0]
.sym 69016 VexRiscv._zz_163_[21]
.sym 69017 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 69018 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69019 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 69023 VexRiscv._zz_221_[26]
.sym 69024 VexRiscv._zz_221_[27]
.sym 69025 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 69026 VexRiscv._zz_98__SB_LUT4_O_I3[2]
.sym 69027 VexRiscv._zz_98__SB_LUT4_O_2_I3[2]
.sym 69029 VexRiscv._zz_104_[2]
.sym 69032 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 69033 VexRiscv._zz_120_[26]
.sym 69034 VexRiscv._zz_163_[15]
.sym 69037 VexRiscv._zz_104_[2]
.sym 69038 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_25_I1[1]
.sym 69040 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[0]
.sym 69043 VexRiscv._zz_163_[15]
.sym 69044 VexRiscv._zz_98__SB_LUT4_O_I3[2]
.sym 69046 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 69049 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 69050 VexRiscv._zz_97_
.sym 69051 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 69052 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 69055 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69056 VexRiscv._zz_120_[26]
.sym 69057 VexRiscv._zz_221_[26]
.sym 69061 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 69062 VexRiscv._zz_97_
.sym 69063 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 69064 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 69067 VexRiscv._zz_163_[5]
.sym 69069 VexRiscv._zz_163_[21]
.sym 69070 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 69073 VexRiscv._zz_221_[27]
.sym 69075 VexRiscv._zz_120_[27]
.sym 69076 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69079 VexRiscv._zz_98__SB_LUT4_O_2_I3[2]
.sym 69080 VexRiscv._zz_163_[29]
.sym 69082 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 69083 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 69084 clk12_$glb_clk
.sym 69086 array_muxed1[19]
.sym 69087 basesoc_cpu_dbus_adr[19]
.sym 69088 basesoc_cpu_dbus_adr[17]
.sym 69089 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1[0]
.sym 69090 basesoc_cpu_dbus_adr[18]
.sym 69091 array_muxed1[31]
.sym 69092 array_muxed1[23]
.sym 69093 array_muxed1[17]
.sym 69095 lxspi_bus_dat_r[29]
.sym 69096 lxspi_bus_dat_r[16]
.sym 69097 array_muxed1[7]
.sym 69100 VexRiscv._zz_221_[23]
.sym 69103 VexRiscv._zz_221_[20]
.sym 69105 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 69106 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 69107 lxspi_i1_SB_LUT4_I3_1_O
.sym 69108 VexRiscv._zz_162_[23]
.sym 69109 lxspi_bus_dat_r[24]
.sym 69110 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 69111 VexRiscv._zz_120_[21]
.sym 69112 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 69113 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69114 VexRiscv._zz_120_[23]
.sym 69115 VexRiscv._zz_104_[2]
.sym 69116 VexRiscv._zz_221_[28]
.sym 69117 VexRiscv._zz_221_[30]
.sym 69118 VexRiscv._zz_224_[30]
.sym 69119 VexRiscv._zz_104_[2]
.sym 69120 lxspi_bus_dat_r[26]
.sym 69121 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 69127 lxspi_bus_dat_r[31]
.sym 69128 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 69129 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69130 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69131 VexRiscv._zz_221_[19]
.sym 69132 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69133 VexRiscv._zz_120_[19]
.sym 69135 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O[2]
.sym 69136 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[7]
.sym 69137 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69138 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 69139 lxspi_bus_dat_r[30]
.sym 69140 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 69141 array_muxed0[1]
.sym 69143 VexRiscv._zz_120_[31]
.sym 69145 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 69146 array_muxed0[0]
.sym 69148 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 69149 VexRiscv._zz_224__SB_LUT4_O_13_I2[0]
.sym 69150 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 69151 VexRiscv._zz_221_[31]
.sym 69152 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 69153 VexRiscv._zz_224__SB_LUT4_O_11_I2[0]
.sym 69154 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 69156 VexRiscv._zz_120_[17]
.sym 69158 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69160 VexRiscv._zz_120_[17]
.sym 69161 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 69162 VexRiscv._zz_224__SB_LUT4_O_13_I2[0]
.sym 69163 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 69167 VexRiscv._zz_221_[19]
.sym 69168 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69169 VexRiscv._zz_120_[19]
.sym 69173 VexRiscv._zz_221_[31]
.sym 69174 VexRiscv._zz_120_[31]
.sym 69175 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69178 array_muxed0[0]
.sym 69179 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69180 lxspi_bus_dat_r[30]
.sym 69181 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 69184 lxspi_bus_dat_r[31]
.sym 69185 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69186 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 69187 array_muxed0[1]
.sym 69190 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69191 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69192 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O[2]
.sym 69193 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 69196 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 69198 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[7]
.sym 69199 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 69204 VexRiscv._zz_224__SB_LUT4_O_11_I2[0]
.sym 69205 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 69206 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 69207 clk12_$glb_clk
.sym 69208 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 69209 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 69210 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[7]
.sym 69211 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 69212 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[3]
.sym 69213 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[2]
.sym 69214 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[5]
.sym 69215 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 69216 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69218 basesoc_value[0]
.sym 69220 grant_SB_LUT4_I3_O[1]
.sym 69222 array_muxed1[23]
.sym 69223 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 69224 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 69225 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 69226 basesoc_cpu_dbus_dat_r[16]
.sym 69227 basesoc_cpu_dbus_dat_r[13]
.sym 69229 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 69230 VexRiscv._zz_105_[5]
.sym 69231 VexRiscv._zz_221_[21]
.sym 69232 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[7]
.sym 69233 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[0]
.sym 69234 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[2]
.sym 69235 basesoc_cpu_dbus_adr[12]
.sym 69236 lxspi_bus_dat_r[18]
.sym 69237 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69238 lxspi_bus_dat_r[19]
.sym 69239 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[3]
.sym 69240 VexRiscv._zz_120_[29]
.sym 69241 VexRiscv._zz_61_[18]
.sym 69242 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 69243 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[1]
.sym 69244 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 69252 VexRiscv._zz_224__SB_LUT4_O_11_I2[0]
.sym 69253 VexRiscv._zz_120_[19]
.sym 69254 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[8]
.sym 69255 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69257 VexRiscv._zz_120_[20]
.sym 69258 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69259 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 69260 VexRiscv._zz_221_[30]
.sym 69261 VexRiscv._zz_163_[7]
.sym 69262 VexRiscv._zz_221_[27]
.sym 69264 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 69265 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69266 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69268 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 69269 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[4]
.sym 69270 VexRiscv._zz_120_[27]
.sym 69271 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[5]
.sym 69272 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69273 VexRiscv._zz_120_[30]
.sym 69274 VexRiscv._zz_224__SB_LUT4_O_10_I2[0]
.sym 69275 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 69276 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69279 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69280 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O[2]
.sym 69281 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O[2]
.sym 69283 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69284 VexRiscv._zz_120_[30]
.sym 69285 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[8]
.sym 69286 VexRiscv._zz_221_[30]
.sym 69289 VexRiscv._zz_221_[27]
.sym 69290 VexRiscv._zz_120_[27]
.sym 69291 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[5]
.sym 69292 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69295 VexRiscv._zz_163_[7]
.sym 69301 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69302 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69303 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O[2]
.sym 69304 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 69308 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 69309 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 69310 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[4]
.sym 69313 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69314 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 69315 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69316 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O[2]
.sym 69319 VexRiscv._zz_224__SB_LUT4_O_11_I2[0]
.sym 69320 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69321 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69322 VexRiscv._zz_120_[19]
.sym 69325 VexRiscv._zz_224__SB_LUT4_O_10_I2[0]
.sym 69326 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69327 VexRiscv._zz_120_[20]
.sym 69328 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69329 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 69330 clk12_$glb_clk
.sym 69332 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O[3]
.sym 69333 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[1]
.sym 69334 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 69335 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[1]
.sym 69336 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[9]
.sym 69337 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 69338 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 69339 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 69340 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 69341 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 69343 basesoc_value[11]
.sym 69344 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[0]
.sym 69345 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[4]
.sym 69346 VexRiscv._zz_163_[22]
.sym 69347 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 69348 VexRiscv._zz_221_[29]
.sym 69349 basesoc_cpu_dbus_dat_r[27]
.sym 69350 array_muxed1[7]
.sym 69351 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 69352 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 69353 VexRiscv._zz_150_
.sym 69354 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 69356 array_muxed0[12]
.sym 69357 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[9]
.sym 69358 array_muxed0[5]
.sym 69359 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69360 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69361 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 69362 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69363 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 69364 VexRiscv._zz_224__SB_LUT4_O_7_I2[0]
.sym 69365 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69366 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 69367 slave_sel_r[2]
.sym 69373 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[8]
.sym 69375 VexRiscv._zz_120_[30]
.sym 69377 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[2]
.sym 69378 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[0]
.sym 69379 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 69380 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69381 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 69382 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[1]
.sym 69383 VexRiscv._zz_224__SB_LUT4_O_I2[0]
.sym 69384 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_20_I1[0]
.sym 69385 VexRiscv._zz_104_[2]
.sym 69387 VexRiscv._zz_221_[30]
.sym 69389 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69391 VexRiscv._zz_221_[22]
.sym 69392 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[0]
.sym 69393 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[0]
.sym 69394 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69395 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69396 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69397 VexRiscv._zz_224__SB_LUT4_O_12_I2[0]
.sym 69400 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O[2]
.sym 69401 VexRiscv._zz_120_[22]
.sym 69402 VexRiscv._zz_163_[3]
.sym 69404 VexRiscv._zz_120_[18]
.sym 69406 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[8]
.sym 69407 VexRiscv._zz_221_[30]
.sym 69408 VexRiscv._zz_120_[30]
.sym 69409 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69412 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69413 VexRiscv._zz_221_[22]
.sym 69414 VexRiscv._zz_120_[22]
.sym 69415 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[0]
.sym 69418 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69419 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69420 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O[2]
.sym 69421 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 69424 VexRiscv._zz_224__SB_LUT4_O_12_I2[0]
.sym 69425 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69426 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69427 VexRiscv._zz_120_[18]
.sym 69432 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 69433 VexRiscv._zz_224__SB_LUT4_O_I2[0]
.sym 69437 VexRiscv._zz_163_[3]
.sym 69442 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[2]
.sym 69443 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[0]
.sym 69444 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[1]
.sym 69445 VexRiscv._zz_104_[2]
.sym 69448 VexRiscv._zz_104_[2]
.sym 69449 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_20_I1[0]
.sym 69450 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[0]
.sym 69452 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 69453 clk12_$glb_clk
.sym 69455 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[3]
.sym 69456 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[2]
.sym 69457 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[1]
.sym 69458 array_muxed0[10]
.sym 69459 lxspi_bus_dat_r[22]
.sym 69460 lxspi_bus_dat_r[23]
.sym 69461 array_muxed0[12]
.sym 69462 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 69467 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 69469 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 69470 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 69471 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[3]
.sym 69472 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 69473 array_muxed0[4]
.sym 69474 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O[3]
.sym 69475 basesoc_cpu_dbus_dat_r[24]
.sym 69476 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[2]
.sym 69478 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[6]
.sym 69479 slave_sel_r[0]
.sym 69480 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69481 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[0]
.sym 69482 VexRiscv._zz_120_[27]
.sym 69483 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 69484 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 69485 VexRiscv._zz_61_[22]
.sym 69486 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 69487 VexRiscv._zz_150_
.sym 69488 VexRiscv._zz_163_[3]
.sym 69490 array_muxed0[11]
.sym 69496 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 69499 grant
.sym 69500 basesoc_load_storage[11]
.sym 69501 VexRiscv._zz_120_[31]
.sym 69502 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 69503 VexRiscv._zz_120_[30]
.sym 69505 VexRiscv._zz_221_[31]
.sym 69506 basesoc_cpu_ibus_adr[4]
.sym 69508 basesoc_value_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.sym 69509 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 69510 VexRiscv._zz_221_[30]
.sym 69511 VexRiscv._zz_120_[30]
.sym 69512 basesoc_cpu_dbus_adr[4]
.sym 69514 VexRiscv._zz_224__SB_LUT4_O_I2[0]
.sym 69515 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69516 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69517 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 69519 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69521 basesoc_en_storage
.sym 69522 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69523 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[9]
.sym 69524 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69525 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 69530 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69531 VexRiscv._zz_120_[30]
.sym 69532 VexRiscv._zz_221_[30]
.sym 69536 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 69538 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 69541 basesoc_en_storage
.sym 69542 basesoc_value_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.sym 69543 basesoc_load_storage[11]
.sym 69547 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69548 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 69549 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69550 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 69556 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 69559 VexRiscv._zz_120_[30]
.sym 69560 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69561 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69562 VexRiscv._zz_224__SB_LUT4_O_I2[0]
.sym 69565 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[9]
.sym 69566 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69567 VexRiscv._zz_221_[31]
.sym 69568 VexRiscv._zz_120_[31]
.sym 69571 basesoc_cpu_ibus_adr[4]
.sym 69572 basesoc_cpu_dbus_adr[4]
.sym 69573 grant
.sym 69576 clk12_$glb_clk
.sym 69577 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 69578 basesoc_cpu_dbus_adr[29]
.sym 69579 basesoc_cpu_dbus_adr[28]
.sym 69580 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[3]
.sym 69581 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[1]
.sym 69582 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69583 basesoc_cpu_dbus_adr[20]
.sym 69584 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[0]
.sym 69585 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[0]
.sym 69589 storage_1[1][5]
.sym 69590 memdat_2[28]
.sym 69591 array_muxed0[12]
.sym 69593 basesoc_cpu_dbus_dat_r[3]
.sym 69594 basesoc_cpu_dbus_dat_r[20]
.sym 69595 array_muxed0[3]
.sym 69596 VexRiscv._zz_221_[23]
.sym 69597 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 69598 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 69599 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 69600 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 69601 basesoc_cpu_ibus_adr[3]
.sym 69602 VexRiscv._zz_120_[23]
.sym 69603 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 69604 array_muxed0[10]
.sym 69605 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 69606 VexRiscv._zz_120_[28]
.sym 69607 basesoc_cpu_ibus_adr[12]
.sym 69608 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 69609 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 69610 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 69611 VexRiscv._zz_104_[2]
.sym 69612 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69613 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69619 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69620 VexRiscv._zz_224__SB_LUT4_O_3_I2[0]
.sym 69621 VexRiscv._zz_221_[22]
.sym 69622 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 69623 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 69624 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[0]
.sym 69626 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_I2_O[2]
.sym 69627 lxspi_bus_dat_r[28]
.sym 69628 VexRiscv._zz_120_[23]
.sym 69629 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69631 VexRiscv._zz_120_[22]
.sym 69632 lxspi_sr_SB_DFFESR_Q_23_R
.sym 69633 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69634 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69636 VexRiscv._zz_224__SB_LUT4_O_7_I2[0]
.sym 69639 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69641 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 69642 VexRiscv._zz_120_[27]
.sym 69644 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69645 VexRiscv._zz_224__SB_LUT4_O_7_I2_SB_LUT4_I2_O[2]
.sym 69646 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 69647 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69648 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 69652 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 69653 VexRiscv._zz_224__SB_LUT4_O_7_I2_SB_LUT4_I2_O[2]
.sym 69654 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69655 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69658 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69660 VexRiscv._zz_120_[22]
.sym 69661 VexRiscv._zz_221_[22]
.sym 69664 VexRiscv._zz_120_[23]
.sym 69665 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69666 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69667 VexRiscv._zz_224__SB_LUT4_O_7_I2[0]
.sym 69670 VexRiscv._zz_224__SB_LUT4_O_3_I2[0]
.sym 69671 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69672 VexRiscv._zz_120_[27]
.sym 69673 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69676 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 69677 VexRiscv._zz_120_[22]
.sym 69678 VexRiscv._zz_221_[22]
.sym 69679 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[0]
.sym 69682 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 69683 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69684 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69685 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 69688 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 69689 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69690 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69691 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_I2_O[2]
.sym 69696 lxspi_bus_dat_r[28]
.sym 69698 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 69699 clk12_$glb_clk
.sym 69700 lxspi_sr_SB_DFFESR_Q_23_R
.sym 69701 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 69702 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 69703 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 69704 slave_sel_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 69705 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 69706 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 69707 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 69708 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[2]
.sym 69713 lxspi_bus_dat_r[28]
.sym 69714 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[0]
.sym 69715 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69716 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 69717 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 69718 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[1]
.sym 69719 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[0]
.sym 69720 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[0]
.sym 69722 VexRiscv.MmuPlugin_ports_0_cache_1_valid
.sym 69723 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 69724 basesoc_cpu_dbus_dat_r[1]
.sym 69725 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 69726 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 69727 usb_outhandler_enable_status[11]
.sym 69728 grant_SB_LUT4_I3_O[0]
.sym 69729 usb_out_next_SB_DFFSR_Q_R
.sym 69730 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 69731 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[3]
.sym 69732 basesoc_cpu_ibus_adr[18]
.sym 69733 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69734 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[2]
.sym 69735 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 69736 basesoc_cpu_ibus_adr[29]
.sym 69743 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 69745 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69746 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69747 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 69749 VexRiscv._zz_224__SB_LUT4_O_2_I2[0]
.sym 69750 VexRiscv._zz_224__SB_LUT4_O_8_I2[0]
.sym 69751 VexRiscv._zz_120_[22]
.sym 69753 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69754 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69755 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 69756 usb_outhandler_enable_status[12]
.sym 69757 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O[2]
.sym 69758 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69759 usb_outhandler_enable_status[4]
.sym 69760 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 69763 usb_outhandler_enable_status[11]
.sym 69764 usb_outhandler_stall_status_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 69765 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 69766 VexRiscv._zz_120_[28]
.sym 69767 usb_outhandler_stall_status_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 69769 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 69771 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 69772 usb_outhandler_stall_status_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 69777 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 69778 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 69781 usb_outhandler_enable_status[4]
.sym 69782 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 69784 usb_outhandler_stall_status_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 69787 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69788 VexRiscv._zz_120_[28]
.sym 69789 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69790 VexRiscv._zz_224__SB_LUT4_O_2_I2[0]
.sym 69793 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 69794 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O[2]
.sym 69795 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69796 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69799 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69800 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 69801 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 69802 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 69805 usb_outhandler_stall_status_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 69807 usb_outhandler_enable_status[11]
.sym 69808 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 69811 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 69813 usb_outhandler_stall_status_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 69814 usb_outhandler_enable_status[12]
.sym 69817 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 69818 VexRiscv._zz_120_[22]
.sym 69819 VexRiscv._zz_224__SB_LUT4_O_8_I2[0]
.sym 69820 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69821 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 69822 clk12_$glb_clk
.sym 69823 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 69824 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 69825 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[3]
.sym 69826 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 69827 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[2]
.sym 69828 VexRiscv._zz_104_[2]
.sym 69829 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 69830 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[3]
.sym 69831 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 69833 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 69834 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 69836 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 69837 basesoc_cpu_ibus_adr[28]
.sym 69839 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]
.sym 69841 usb_usb_core_rx_shifter_shift_reg[8]
.sym 69843 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 69844 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 69845 array_muxed1[3]
.sym 69846 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 69847 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 69848 basesoc_wishbone_ack
.sym 69849 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 69850 usb_outhandler_stall_status_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 69851 slave_sel_r[2]
.sym 69852 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 69853 array_muxed0[12]
.sym 69854 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[3]
.sym 69855 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 69856 lxspi_bus_dat_r[1]
.sym 69857 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 69858 usb_outhandler_stall_status_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 69859 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 69866 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 69867 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 69868 VexRiscv._zz_104_[1]
.sym 69869 lxspi_bus_dat_r[13]
.sym 69872 basesoc_cpu_dbus_dat_r[0]
.sym 69873 lxspi_bus_dat_r[8]
.sym 69874 VexRiscv._zz_104_[0]
.sym 69876 array_muxed0[10]
.sym 69878 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3[1]
.sym 69879 basesoc_cpu_dbus_dat_r[1]
.sym 69880 array_muxed0[2]
.sym 69883 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 69884 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69885 VexRiscv._zz_104_[2]
.sym 69889 lxspi_bus_dat_r[9]
.sym 69891 lxspi_bus_dat_r[16]
.sym 69892 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 69893 grant_SB_LUT4_I3_O[1]
.sym 69895 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 69896 array_muxed0[11]
.sym 69898 lxspi_bus_dat_r[13]
.sym 69899 grant_SB_LUT4_I3_O[1]
.sym 69900 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 69901 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69904 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69905 array_muxed0[2]
.sym 69906 lxspi_bus_dat_r[16]
.sym 69907 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 69910 array_muxed0[11]
.sym 69911 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69912 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 69913 lxspi_bus_dat_r[9]
.sym 69916 VexRiscv._zz_104_[1]
.sym 69917 VexRiscv._zz_104_[2]
.sym 69918 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 69922 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 69923 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 69924 array_muxed0[10]
.sym 69925 lxspi_bus_dat_r[8]
.sym 69935 basesoc_cpu_dbus_dat_r[0]
.sym 69936 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3[1]
.sym 69937 basesoc_cpu_dbus_dat_r[1]
.sym 69941 VexRiscv._zz_104_[0]
.sym 69942 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 69943 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 69944 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 69945 clk12_$glb_clk
.sym 69946 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 69947 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 69950 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 69952 slave_sel[2]
.sym 69953 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 69954 slave_sel[1]
.sym 69959 lxspi_bus_dat_r[8]
.sym 69960 VexRiscv._zz_104_[0]
.sym 69961 basesoc_cpu_ibus_adr[27]
.sym 69962 VexRiscv._zz_104_[1]
.sym 69963 lxspi_bus_dat_r[20]
.sym 69964 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 69965 $PACKER_VCC_NET
.sym 69968 lxspi_bus_dat_r[3]
.sym 69969 lxspi_bus_dat_r[12]
.sym 69970 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 69971 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 69972 usb_inhandler_ctrl_re
.sym 69973 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[0]
.sym 69974 usb_outhandler_stall_status[10]
.sym 69975 VexRiscv._zz_104_[2]
.sym 69976 basesoc_wishbone_ack
.sym 69977 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[0]
.sym 69978 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69979 csrbank7_in_ctrl0_w[2]
.sym 69980 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 69981 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 69982 array_muxed0[11]
.sym 69988 usb_out_next
.sym 69995 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 69996 usb_address_reset_SB_LUT4_I3_O[0]
.sym 69997 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 69998 grant_SB_LUT4_I3_O[0]
.sym 70000 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70001 usb_out_next_SB_DFFSR_Q_R
.sym 70003 array_muxed0[13]
.sym 70009 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 70012 csrbank7_in_status_w[5]
.sym 70015 csrbank7_out_status_w[5]
.sym 70017 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 70021 csrbank7_out_status_w[5]
.sym 70022 csrbank7_in_status_w[5]
.sym 70023 usb_out_next
.sym 70039 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 70040 array_muxed0[13]
.sym 70041 grant_SB_LUT4_I3_O[0]
.sym 70045 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 70047 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 70058 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 70060 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 70063 csrbank7_in_status_w[5]
.sym 70065 usb_address_reset_SB_LUT4_I3_O[0]
.sym 70066 csrbank7_out_status_w[5]
.sym 70068 clk12_$glb_clk
.sym 70069 usb_out_next_SB_DFFSR_Q_R
.sym 70070 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 70071 slave_sel_r[2]
.sym 70072 usb_outhandler_stall_status_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 70074 usb_outhandler_stall_status_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 70076 slave_sel_r[1]
.sym 70077 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 70080 array_muxed1[3]
.sym 70083 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 70084 basesoc_load_storage[28]
.sym 70085 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 70086 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 70087 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 70089 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70090 basesoc_cpu_dbus_dat_r[3]
.sym 70091 VexRiscv.MmuPlugin_status_mxr
.sym 70094 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 70096 array_muxed0[10]
.sym 70098 wishbone2csr_state_SB_DFFSR_Q_R
.sym 70099 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 70101 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 70103 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 70104 csrbank7_in_ctrl0_w[0]
.sym 70105 slave_sel_r[2]
.sym 70111 usb_outhandler_stall_status[14]
.sym 70114 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 70115 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 70116 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70118 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 70119 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 70120 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70121 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 70122 usb_outhandler_stall_status[11]
.sym 70123 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 70124 wishbone2csr_state_SB_DFFSR_Q_R
.sym 70126 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 70127 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70130 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 70131 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 70133 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 70134 usb_outhandler_stall_status[10]
.sym 70135 basesoc_wishbone_ack
.sym 70137 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[0]
.sym 70138 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 70141 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 70146 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 70150 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 70151 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 70152 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 70153 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 70156 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 70157 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 70158 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70159 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 70162 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 70163 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 70164 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 70165 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 70168 usb_outhandler_stall_status[11]
.sym 70169 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[0]
.sym 70170 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70171 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70174 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 70175 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 70176 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 70177 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 70181 basesoc_wishbone_ack
.sym 70183 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 70186 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70187 usb_outhandler_stall_status[14]
.sym 70188 usb_outhandler_stall_status[10]
.sym 70189 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70191 clk12_$glb_clk
.sym 70192 wishbone2csr_state_SB_DFFSR_Q_R
.sym 70193 usb_outhandler_stall_status_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 70194 triendpointinterface_packetheaderdecode_state[1]
.sym 70195 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 70196 triendpointinterface_packetheaderdecode_state[0]
.sym 70197 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[0]
.sym 70198 usb_outhandler_stall_status_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 70199 usb_outhandler_stall_status_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 70200 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 70205 usb_outhandler_stall_status[14]
.sym 70206 slave_sel_r[1]
.sym 70207 usb_outhandler_stall_status_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 70208 usb_outhandler_stall_status[11]
.sym 70209 lxspi_clk0_SB_LUT4_I2_O[3]
.sym 70210 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 70211 usb_outhandler_stall_status_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 70212 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70213 $PACKER_VCC_NET
.sym 70214 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 70216 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70217 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 70218 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 70219 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 70221 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 70222 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 70223 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 70224 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 70225 basesoc_load_storage[26]
.sym 70226 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 70227 usb_outhandler_enable_status[11]
.sym 70234 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 70235 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 70236 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 70237 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 70238 usb_outhandler_enable_status[12]
.sym 70240 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 70241 usb_outhandler_stall_status_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 70242 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 70244 usb_outhandler_enable_status[9]
.sym 70245 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 70246 usb_outhandler_stall_status_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 70247 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 70248 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70249 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 70250 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.sym 70259 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 70260 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 70262 usb_outhandler_enable_status[8]
.sym 70263 usb_outhandler_stall_status_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 70265 usb_outhandler_enable_status[13]
.sym 70267 usb_outhandler_enable_status[12]
.sym 70268 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70270 usb_outhandler_enable_status[8]
.sym 70273 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 70274 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 70275 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70276 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 70280 usb_outhandler_stall_status_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 70281 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 70282 usb_outhandler_enable_status[9]
.sym 70285 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 70286 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.sym 70287 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 70288 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 70291 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 70293 usb_outhandler_stall_status_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 70294 usb_outhandler_enable_status[8]
.sym 70297 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70298 usb_outhandler_enable_status[13]
.sym 70299 usb_outhandler_enable_status[9]
.sym 70303 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 70304 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 70305 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 70306 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 70310 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 70311 usb_outhandler_stall_status_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 70312 usb_outhandler_enable_status[13]
.sym 70313 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 70314 clk12_$glb_clk
.sym 70315 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 70316 usb_outhandler_enable_status[10]
.sym 70317 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 70318 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[0]
.sym 70319 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 70320 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 70321 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 70322 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 70323 usb_outhandler_responding_SB_LUT4_I0_I1[1]
.sym 70325 usb_outhandler_stall_status_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 70327 basesoc_load_storage[28]
.sym 70328 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 70329 usb_outhandler_stall_status_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 70330 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 70331 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70333 csrbank7_in_ctrl0_w[2]
.sym 70335 usb_outhandler_stall_status_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 70336 csrbank7_in_ctrl0_w[1]
.sym 70337 triendpointinterface_packetheaderdecode_state[1]
.sym 70339 interface1_bank_bus_dat_r[0]
.sym 70340 triendpointinterface_packetheaderdecode_state[2]
.sym 70341 storage_1[1][5]
.sym 70342 triendpointinterface_packetheaderdecode_state[0]
.sym 70343 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 70344 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 70345 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 70346 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 70348 array_muxed0[5]
.sym 70349 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 70350 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 70351 csrbank7_in_ctrl0_w[3]
.sym 70361 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 70366 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 70367 usb_outhandler_ctrl_re
.sym 70368 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 70371 csrbank7_out_ctrl0_w[4]
.sym 70372 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 70374 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 70376 csrbank1_bitbang0_w[2]
.sym 70377 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 70378 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 70381 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 70382 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 70383 usb_outhandler_responding
.sym 70385 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 70391 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 70393 usb_outhandler_responding
.sym 70396 usb_outhandler_ctrl_re
.sym 70397 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 70398 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 70414 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 70415 usb_outhandler_ctrl_re
.sym 70416 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 70420 csrbank1_bitbang0_w[2]
.sym 70423 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 70427 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 70429 csrbank7_out_ctrl0_w[4]
.sym 70432 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 70433 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 70434 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 70435 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 70437 clk12_$glb_clk
.sym 70438 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 70439 usb_outhandler_data_recv_payload[2]
.sym 70440 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 70441 usb_outhandler_data_recv_payload[7]
.sym 70442 usb_usb_core_endp4
.sym 70443 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 70444 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 70446 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 70452 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 70453 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 70454 usb_outhandler_stall_status_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 70455 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 70456 usb_outhandler_responding_SB_LUT4_I0_I1[1]
.sym 70457 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70458 $PACKER_VCC_NET
.sym 70459 usb_outhandler_responding_SB_LUT4_I0_I2_SB_LUT4_I2_O
.sym 70460 usb_inhandler_ctrl_re
.sym 70462 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 70463 VexRiscv._zz_104_[2]
.sym 70464 basesoc_wishbone_ack
.sym 70465 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70466 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 70467 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 70468 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 70469 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[0]
.sym 70470 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[0]
.sym 70471 csrbank7_in_ctrl0_w[2]
.sym 70472 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 70473 usb_outhandler_stall_status[10]
.sym 70481 csrbank7_out_ctrl0_w[2]
.sym 70483 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70484 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 70485 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 70486 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 70488 usb_outhandler_responding
.sym 70489 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 70491 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70492 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 70493 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 70495 addr_storage[28]
.sym 70497 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 70499 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 70500 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 70501 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 70503 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 70504 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[2]
.sym 70507 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[3]
.sym 70508 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 70511 csrbank7_out_ctrl0_w[1]
.sym 70513 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 70514 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 70515 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 70516 usb_outhandler_responding
.sym 70519 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 70521 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 70522 csrbank7_out_ctrl0_w[1]
.sym 70531 csrbank7_out_ctrl0_w[2]
.sym 70533 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 70534 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70537 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 70538 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 70539 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 70540 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 70543 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 70545 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 70549 addr_storage[28]
.sym 70550 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[2]
.sym 70551 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[3]
.sym 70552 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 70560 clk12_$glb_clk
.sym 70561 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 70562 usb_usb_core_o_addr[6]
.sym 70563 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 70564 usb_outhandler_data_recv_payload[1]
.sym 70565 usb_outhandler_data_recv_payload[6]
.sym 70566 usb_outhandler_data_recv_payload[3]
.sym 70567 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 70568 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 70569 usb_outhandler_data_recv_payload[0]
.sym 70573 array_muxed1[7]
.sym 70574 usb_outhandler_responding
.sym 70575 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 70576 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 70577 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70578 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 70579 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 70580 csrbank7_in_ctrl0_w[0]
.sym 70581 memadr_1
.sym 70582 basesoc_load_storage[4]
.sym 70583 usb_inhandler_dtbs[2]
.sym 70584 usb_address_reset_SB_LUT4_I3_O[0]
.sym 70585 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 70586 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 70588 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 70590 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[2]
.sym 70591 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 70592 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 70593 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[3]
.sym 70594 csrbank7_address0_w[4]
.sym 70595 storage_1[0][5]
.sym 70597 storage_1[0][4]
.sym 70604 storage_1[0][4]
.sym 70605 memadr_1
.sym 70606 storage_1[0][5]
.sym 70608 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 70611 storage_1[1][5]
.sym 70612 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 70614 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 70616 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 70619 storage_1[0][5]
.sym 70621 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 70622 storage_1[1][2]
.sym 70626 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 70631 storage_1[0][2]
.sym 70632 storage_1[1][4]
.sym 70634 storage_1[1][5]
.sym 70642 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 70643 storage_1[1][4]
.sym 70644 storage_1[0][4]
.sym 70645 memadr_1
.sym 70648 storage_1[0][5]
.sym 70649 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 70650 memadr_1
.sym 70651 storage_1[1][5]
.sym 70654 storage_1[0][2]
.sym 70655 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 70656 storage_1[1][2]
.sym 70657 memadr_1
.sym 70660 storage_1[1][4]
.sym 70661 storage_1[0][4]
.sym 70662 memadr_1
.sym 70663 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 70667 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 70668 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 70672 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 70675 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 70678 storage_1[0][5]
.sym 70679 storage_1[1][5]
.sym 70680 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 70681 memadr_1
.sym 70682 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 70683 clk12_$glb_clk
.sym 70684 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 70685 usb_usb_core_addr_SB_DFFESR_Q_E
.sym 70686 usb_usb_core_addr[1]
.sym 70687 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 70688 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 70689 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 70690 usb_usb_core_addr[0]
.sym 70691 usb_usb_core_addr[6]
.sym 70692 usb_usb_core_addr[4]
.sym 70697 usb_outhandler_syncfifobuffered_consume[2]
.sym 70698 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 70699 csrbank7_out_data_w[7]
.sym 70700 usb_outhandler_data_recv_payload[6]
.sym 70701 memadr_1
.sym 70702 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 70703 usb_outhandler_syncfifobuffered_consume[6]
.sym 70704 csrbank1_bitbang0_w[3]
.sym 70705 $PACKER_VCC_NET
.sym 70708 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 70709 array_muxed0[10]
.sym 70710 csrbank7_address0_w[6]
.sym 70711 array_muxed0[11]
.sym 70712 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 70714 usb_address_reset_SB_LUT4_I3_O[0]
.sym 70715 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 70716 storage_1[1][6]
.sym 70717 storage_1[0][2]
.sym 70718 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 70720 csrbank7_address0_w[0]
.sym 70726 usb_usb_core_o_addr[1]
.sym 70728 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 70729 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]
.sym 70741 usb_usb_core_o_addr[0]
.sym 70743 usb_usb_core_addr[1]
.sym 70744 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 70747 usb_usb_core_addr[0]
.sym 70749 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 70752 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 70753 storage_3[2]_SB_DFFE_Q_E
.sym 70755 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 70768 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 70771 usb_usb_core_o_addr[0]
.sym 70772 usb_usb_core_addr[1]
.sym 70773 usb_usb_core_o_addr[1]
.sym 70774 usb_usb_core_addr[0]
.sym 70789 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 70795 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 70797 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 70798 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]
.sym 70801 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 70805 storage_3[2]_SB_DFFE_Q_E
.sym 70806 clk12_$glb_clk
.sym 70808 storage_1[0][0]
.sym 70809 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[3]
.sym 70810 storage_1[0][2]
.sym 70811 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[0]
.sym 70812 storage_1[0][5]
.sym 70813 storage_1[0][4]
.sym 70814 storage_1[0][3]
.sym 70815 storage_1[0][6]
.sym 70818 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 70820 usb_usb_core_o_addr[1]
.sym 70829 usb_usb_core_o_addr[0]
.sym 70830 triendpointinterface_resetinserter_state_SB_DFFSR_Q_R
.sym 70831 interface7_bank_bus_dat_r[3]
.sym 70832 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[0]
.sym 70834 csrbank7_out_data_w[4]
.sym 70836 csrbank7_setup_status_w[4]
.sym 70837 storage_1[1][5]
.sym 70839 storage_1[0][6]
.sym 70841 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 70849 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 70851 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 70852 storage_1[1][2]
.sym 70853 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[1]
.sym 70854 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 70859 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 70861 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 70863 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[0]
.sym 70867 storage_1[0][2]
.sym 70869 memadr_1
.sym 70871 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 70872 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 70873 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 70874 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[3]
.sym 70876 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 70880 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 70882 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 70883 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 70884 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 70885 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 70888 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 70889 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 70894 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 70895 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 70896 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[3]
.sym 70897 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 70900 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[0]
.sym 70901 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[3]
.sym 70902 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 70903 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 70906 memadr_1
.sym 70907 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 70908 storage_1[0][2]
.sym 70909 storage_1[1][2]
.sym 70912 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 70913 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 70914 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 70915 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 70918 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 70920 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 70921 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 70925 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[3]
.sym 70926 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 70927 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 70929 clk48$SB_IO_IN_$glb_clk
.sym 70930 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[1]
.sym 70931 storage_1[1][0]
.sym 70932 storage_1[1][1]
.sym 70933 storage_1[1][7]
.sym 70934 storage_1[1][6]
.sym 70935 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 70936 usb_usb_core_rx_reset1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 70937 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 70938 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 70943 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 70944 storage_1[0][3]
.sym 70945 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 70946 $PACKER_VCC_NET
.sym 70948 storage_1[1][2]
.sym 70950 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 70951 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I2_O
.sym 70953 csrbank7_in_status_w[4]
.sym 70954 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 70959 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 70960 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 70961 basesoc_value[27]
.sym 70962 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[1]
.sym 70963 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[2]
.sym 70964 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 70965 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 70972 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 70973 usb_usb_core_rx_detect_i_se0
.sym 70974 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 70975 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[0]
.sym 70976 storage_1[0][5]
.sym 70977 memadr_1
.sym 70979 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 70980 storage_1[1][5]
.sym 70981 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 70983 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 70985 storage_1[0][4]
.sym 70988 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 70993 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 70999 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 71000 storage_1[1][4]
.sym 71002 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[3]
.sym 71003 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[1]
.sym 71008 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 71012 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 71013 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[3]
.sym 71018 usb_usb_core_rx_detect_i_se0
.sym 71020 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 71024 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 71026 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 71029 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 71035 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[0]
.sym 71036 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[1]
.sym 71037 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[3]
.sym 71038 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 71041 storage_1[0][4]
.sym 71042 storage_1[1][4]
.sym 71043 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 71044 memadr_1
.sym 71047 memadr_1
.sym 71048 storage_1[0][5]
.sym 71049 storage_1[1][5]
.sym 71050 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 71051 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 71052 clk48$SB_IO_IN_$glb_clk
.sym 71054 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 71055 usb_usb_core_rx_payloadFifo_asyncfifo_din[7]
.sym 71056 storage_3[5][6]
.sym 71057 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 71058 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 71059 storage_3[5][0]
.sym 71060 storage_3[5][5]
.sym 71061 storage_3[5][4]
.sym 71063 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 71067 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 71068 memadr_1
.sym 71069 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 71070 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 71071 usb_usb_core_rx_detect_i_se0
.sym 71072 csrbank7_setup_status_w[0]
.sym 71073 memadr_1
.sym 71075 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 71076 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 71077 usb_usb_core_rx_detect_i_se0
.sym 71078 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71079 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 71080 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 71081 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 71082 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 71084 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[0]
.sym 71085 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 71088 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 71089 usb_usb_core_rx_reset_counter_SB_DFFESR_Q_E
.sym 71095 csrbank7_setup_status_w[6]
.sym 71096 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71097 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 71098 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_1_I0[0]
.sym 71099 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 71100 storage_3[0]_SB_LUT4_I0_2_O[1]
.sym 71104 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[0]
.sym 71105 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71106 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 71108 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[1]
.sym 71109 storage_3[0]_SB_LUT4_I0_2_O[0]
.sym 71110 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_1_I0[1]
.sym 71112 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 71113 usb_setuphandler_epno_SB_LUT4_I1_I3[2]
.sym 71114 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 71115 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71116 storage_3[1][5]
.sym 71117 storage_3[5][5]
.sym 71119 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 71120 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 71121 csrbank7_setup_status_w[4]
.sym 71122 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71123 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[2]
.sym 71124 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 71126 csrbank7_setup_status_w[7]
.sym 71128 usb_setuphandler_epno_SB_LUT4_I1_I3[2]
.sym 71129 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 71130 csrbank7_setup_status_w[6]
.sym 71135 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[0]
.sym 71137 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 71140 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 71141 csrbank7_setup_status_w[4]
.sym 71142 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 71143 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 71146 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[2]
.sym 71147 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[0]
.sym 71149 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[1]
.sym 71152 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 71153 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 71154 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 71155 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 71158 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71159 storage_3[5][5]
.sym 71160 storage_3[1][5]
.sym 71161 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71165 storage_3[0]_SB_LUT4_I0_2_O[0]
.sym 71167 storage_3[0]_SB_LUT4_I0_2_O[1]
.sym 71170 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 71171 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_1_I0[1]
.sym 71172 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_1_I0[0]
.sym 71173 csrbank7_setup_status_w[7]
.sym 71175 clk12_$glb_clk
.sym 71176 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 71178 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 71179 storage_1[0][7]
.sym 71182 storage_1[0][1]
.sym 71190 memadr_1
.sym 71192 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 71193 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 71194 usb_outhandler_syncfifobuffered_level0[1]
.sym 71196 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 71197 memdat_6[4]
.sym 71198 usb_inhandler_syncfifobuffered_consume[1]
.sym 71199 csrbank7_in_data0_w[7]
.sym 71200 $PACKER_VCC_NET
.sym 71202 storage_3[1][5]
.sym 71204 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I2_O
.sym 71207 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 71211 storage_3[5][4]
.sym 71212 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 71218 storage_3[5][4]
.sym 71220 storage_3[5][6]
.sym 71221 storage_3[0][5]
.sym 71222 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 71223 storage_3[1][0]
.sym 71225 storage_3[1][6]
.sym 71228 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 71229 storage_3[4][5]
.sym 71230 storage_3[1][4]
.sym 71231 storage_3[5][0]
.sym 71233 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 71234 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 71236 storage_3[0]_SB_DFFE_Q_E
.sym 71238 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71241 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 71243 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 71247 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 71248 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71254 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 71258 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 71263 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 71265 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 71266 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 71272 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 71275 storage_3[5][4]
.sym 71276 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71277 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71278 storage_3[1][4]
.sym 71281 storage_3[1][6]
.sym 71282 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71283 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71284 storage_3[5][6]
.sym 71287 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 71288 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71289 storage_3[4][5]
.sym 71290 storage_3[0][5]
.sym 71293 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71294 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71295 storage_3[1][0]
.sym 71296 storage_3[5][0]
.sym 71297 storage_3[0]_SB_DFFE_Q_E
.sym 71298 clk12_$glb_clk
.sym 71301 usb_usb_core_rx_reset_counter[1]
.sym 71302 usb_usb_core_rx_reset_counter[2]
.sym 71303 usb_usb_core_rx_reset_counter[3]
.sym 71304 usb_usb_core_rx_reset_counter[4]
.sym 71305 usb_usb_core_rx_reset_counter[5]
.sym 71306 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 71307 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 71313 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 71314 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 71315 interface7_bank_bus_dat_r[4]
.sym 71316 memdat_6[1]
.sym 71317 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[0]
.sym 71318 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 71320 memdat_6[0]
.sym 71321 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 71323 csrbank1_bitbang0_w[0]
.sym 71326 storage_3[1]_SB_DFFE_Q_E
.sym 71328 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 71335 storage_3[5]_SB_DFFE_Q_E
.sym 71343 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 71344 storage_3[0]_SB_LUT4_I0_5_O[0]
.sym 71346 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71349 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 71350 storage_3[1][2]
.sym 71352 storage_3[1]_SB_DFFE_Q_E
.sym 71354 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 71355 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 71358 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 71360 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 71367 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71368 storage_3[0]_SB_LUT4_I0_5_O[1]
.sym 71372 storage_3[5][2]
.sym 71374 storage_3[0]_SB_LUT4_I0_5_O[1]
.sym 71377 storage_3[0]_SB_LUT4_I0_5_O[0]
.sym 71380 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 71387 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 71392 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 71393 storage_3[1][2]
.sym 71394 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71395 storage_3[5][2]
.sym 71400 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 71406 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 71412 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 71418 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 71420 storage_3[1]_SB_DFFE_Q_E
.sym 71421 clk12_$glb_clk
.sym 71423 triendpointinterface_rxpipeline_state[0]
.sym 71424 multiregimpl0_regs1_SB_LUT4_I3_I2[1]
.sym 71425 multiregimpl0_regs1_SB_LUT4_I3_1_O[1]
.sym 71426 triendpointinterface_rxpipeline_state[2]
.sym 71427 usb_usb_core_rx_line_state_se01
.sym 71428 usb_usb_core_rx_reset_counter_SB_DFFESR_Q_E
.sym 71429 triendpointinterface_rxpipeline_state[1]
.sym 71430 usb_usb_core_rx_line_state_dk1
.sym 71443 usb_iobuf_usb_n_t_o
.sym 71444 $PACKER_VCC_NET
.sym 71450 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 71455 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[2]
.sym 71456 multiregimpl0_regs1
.sym 71458 usb_iobuf_usb_n_t_oe
.sym 71464 storage_3[4][2]
.sym 71466 storage_3[0]_SB_DFFE_Q_E
.sym 71467 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 71468 storage_3[0]_SB_LUT4_I0_I3[1]
.sym 71471 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 71472 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 71476 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 71478 storage_3[0][2]
.sym 71480 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71482 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 71488 storage_3[0][7]
.sym 71493 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 71499 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 71510 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 71515 storage_3[0][2]
.sym 71516 storage_3[4][2]
.sym 71517 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 71518 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71524 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 71527 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 71528 storage_3[0]_SB_LUT4_I0_I3[1]
.sym 71529 storage_3[0][7]
.sym 71530 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 71533 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 71539 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 71543 storage_3[0]_SB_DFFE_Q_E
.sym 71544 clk12_$glb_clk
.sym 71546 multiregimpl1_regs1_SB_LUT4_I0_O[0]
.sym 71547 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[2]
.sym 71548 multiregimpl1_regs1_SB_LUT4_I3_O[1]
.sym 71549 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[3]
.sym 71550 interface7_bank_bus_dat_r[2]
.sym 71551 multiregimpl0_regs1_SB_LUT4_I3_I2[0]
.sym 71552 multiregimpl1_regs1_SB_LUT4_I0_O[1]
.sym 71553 multiregimpl1_regs1_SB_LUT4_I3_O[0]
.sym 71561 basesoc_value_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
.sym 71563 usb_usb_core_rx_line_state_dk1
.sym 71564 usb_usb_core_rx_line_state_valid
.sym 71565 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 71568 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[2]
.sym 71569 multiregimpl0_regs1_SB_LUT4_I3_1_O[1]
.sym 71572 multiregimpl0_regs1_SB_LUT4_I3_1_O[0]
.sym 71576 usb_usb_core_rx_reset_counter_SB_DFFESR_Q_E
.sym 71579 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 71581 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[0]
.sym 71602 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 71604 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 71605 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 71610 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 71614 storage_3[4]_SB_DFFE_Q_E
.sym 71617 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 71622 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 71626 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 71627 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 71628 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 71645 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 71650 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 71652 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 71653 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 71666 storage_3[4]_SB_DFFE_Q_E
.sym 71667 clk12_$glb_clk
.sym 71669 multiregimpl1_regs1
.sym 71670 multiregimpl0_regs0
.sym 71673 multiregimpl0_regs1
.sym 71674 multiregimpl1_regs0
.sym 71676 multiregimpl0_regs1_SB_LUT4_I3_1_O[0]
.sym 71686 $PACKER_VCC_NET
.sym 71688 storage_3[2]_SB_DFFE_Q_E
.sym 71689 csrbank4_ctrl0_w[1]
.sym 71690 interface3_bank_bus_dat_r[5]
.sym 71691 csrbank3_ctrl0_w[3]
.sym 71711 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 71723 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 71739 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 71786 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 71787 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 71790 clk12_$glb_clk
.sym 71791 fifo_readable_SB_LUT4_I3_I1_SB_LUT4_I3_O
.sym 71801 usb_iobuf_usb_n_t_i0
.sym 71807 usb_iobuf_usb_p_t_i0
.sym 71809 usb_iobuf_usb_p_t_o
.sym 71810 usb_iobuf_usb_n_t_oe
.sym 71811 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 71896 memdat_2[31]
.sym 71909 lxspi_bus_dat_r[25]
.sym 71913 slave_sel_r[1]
.sym 71916 VexRiscv._zz_163_[1]
.sym 71922 basesoc_cpu_ibus_adr[11]
.sym 71935 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 71936 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 71937 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 71939 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 71943 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 71946 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 71947 spiflash4x_cs_n_SB_LUT4_O_I2_SB_DFFSR_Q_R
.sym 71954 VexRiscv._zz_104_[2]
.sym 71957 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 71961 spiflash4x_cs_n_SB_LUT4_O_I2[1]
.sym 71967 VexRiscv._zz_104_[2]
.sym 71970 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 71973 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 71975 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 71985 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 71988 spiflash4x_cs_n_SB_LUT4_O_I2[1]
.sym 71997 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 71998 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 72000 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 72014 clk12_$glb_clk
.sym 72015 spiflash4x_cs_n_SB_LUT4_O_I2_SB_DFFSR_Q_R
.sym 72024 memdat_2[30]
.sym 72030 array_muxed0[11]
.sym 72031 basesoc_cpu_dbus_adr[10]
.sym 72032 array_muxed0[1]
.sym 72033 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72034 grant_SB_LUT4_I3_O[1]
.sym 72035 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 72036 spiflash4x_cs_n_SB_LUT4_O_I2_SB_DFFSR_Q_R
.sym 72037 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72038 array_muxed0[2]
.sym 72039 spiflash4x_cs_n_SB_LUT4_O_I2_SB_DFFSR_Q_R
.sym 72040 array_muxed0[1]
.sym 72041 array_muxed1[22]
.sym 72043 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 72044 array_muxed0[3]
.sym 72052 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[3]
.sym 72058 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72059 array_muxed0[0]
.sym 72061 basesoc_cpu_dbus_dat_r[15]
.sym 72062 array_muxed1[30]
.sym 72065 array_muxed0[7]
.sym 72068 array_muxed0[6]
.sym 72070 array_muxed0[5]
.sym 72071 VexRiscv._zz_163_[30]
.sym 72072 array_muxed0[8]
.sym 72074 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 72077 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72078 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 72079 array_muxed0[2]
.sym 72082 array_muxed0[10]
.sym 72086 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 72091 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O
.sym 72098 VexRiscv._zz_104_[2]
.sym 72100 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[1]
.sym 72101 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[1]
.sym 72103 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[1]
.sym 72104 VexRiscv.MmuPlugin_satp_ppn[1]
.sym 72105 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[3]
.sym 72106 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 72109 VexRiscv._zz_72_[0]
.sym 72113 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72114 slave_sel_r[2]
.sym 72116 slave_sel_r[1]
.sym 72117 slave_sel_r[3]
.sym 72119 lxspi_bus_dat_r[25]
.sym 72121 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[3]
.sym 72123 memdat_2[25]
.sym 72124 lxspi_bus_dat_r[30]
.sym 72125 memdat_2[30]
.sym 72126 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 72128 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[3]
.sym 72130 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[3]
.sym 72131 slave_sel_r[1]
.sym 72132 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 72133 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[1]
.sym 72136 VexRiscv._zz_72_[0]
.sym 72142 lxspi_bus_dat_r[25]
.sym 72143 slave_sel_r[2]
.sym 72144 slave_sel_r[3]
.sym 72145 memdat_2[25]
.sym 72148 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[3]
.sym 72155 VexRiscv._zz_104_[2]
.sym 72156 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 72161 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72162 VexRiscv.MmuPlugin_satp_ppn[1]
.sym 72163 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[1]
.sym 72166 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 72167 slave_sel_r[1]
.sym 72168 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[1]
.sym 72169 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[3]
.sym 72172 memdat_2[30]
.sym 72173 slave_sel_r[3]
.sym 72174 slave_sel_r[2]
.sym 72175 lxspi_bus_dat_r[30]
.sym 72176 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 72177 clk12_$glb_clk
.sym 72183 memdat_2[27]
.sym 72187 memdat_2[24]
.sym 72188 array_muxed1[31]
.sym 72189 array_muxed1[31]
.sym 72192 array_muxed0[8]
.sym 72193 array_muxed0[11]
.sym 72194 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[1]
.sym 72195 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[4]
.sym 72197 array_muxed0[10]
.sym 72198 basesoc_cpu_dbus_dat_r[26]
.sym 72199 basesoc_cpu_dbus_dat_r[14]
.sym 72200 basesoc_cpu_dbus_dat_r[19]
.sym 72205 array_muxed1[16]
.sym 72206 lxspi_dqi[3]
.sym 72208 array_muxed0[3]
.sym 72209 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 72210 $PACKER_GND_NET
.sym 72211 array_muxed1[30]
.sym 72212 array_muxed0[1]
.sym 72213 lxspi_dqi[0]
.sym 72214 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 72220 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[3]
.sym 72221 VexRiscv._zz_104_[2]
.sym 72222 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_18_I1[1]
.sym 72223 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1[1]
.sym 72224 VexRiscv._zz_98__SB_LUT4_O_1_I3[2]
.sym 72227 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72228 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1[1]
.sym 72229 VexRiscv._zz_104_[2]
.sym 72233 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_18_I1[0]
.sym 72234 VexRiscv.MmuPlugin_satp_ppn[4]
.sym 72236 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[3]
.sym 72237 VexRiscv._zz_163_[30]
.sym 72238 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1[0]
.sym 72239 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1[1]
.sym 72240 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 72244 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72245 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1[0]
.sym 72246 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1[0]
.sym 72247 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 72249 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[4]
.sym 72250 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 72254 VexRiscv._zz_163_[30]
.sym 72255 VexRiscv._zz_98__SB_LUT4_O_1_I3[2]
.sym 72256 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72260 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[3]
.sym 72261 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72262 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 72265 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[4]
.sym 72266 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72268 VexRiscv.MmuPlugin_satp_ppn[4]
.sym 72271 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72272 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[3]
.sym 72273 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 72274 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 72278 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1[0]
.sym 72279 VexRiscv._zz_104_[2]
.sym 72280 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1[1]
.sym 72283 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1[1]
.sym 72284 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1[0]
.sym 72286 VexRiscv._zz_104_[2]
.sym 72289 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_18_I1[1]
.sym 72290 VexRiscv._zz_104_[2]
.sym 72291 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_18_I1[0]
.sym 72295 VexRiscv._zz_104_[2]
.sym 72296 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1[0]
.sym 72297 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1[1]
.sym 72299 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 72300 clk12_$glb_clk
.sym 72306 memdat_2[26]
.sym 72311 array_muxed0[10]
.sym 72312 array_muxed0[10]
.sym 72313 basesoc_cpu_dbus_adr[16]
.sym 72314 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 72315 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 72316 array_muxed0[7]
.sym 72317 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1[1]
.sym 72318 spram_wren2
.sym 72319 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 72321 grant_SB_LUT4_I3_O[1]
.sym 72322 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 72323 lxspi_bus_dat_r[26]
.sym 72324 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1[1]
.sym 72325 VexRiscv._zz_104_[2]
.sym 72327 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72328 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[0]
.sym 72329 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[2]
.sym 72330 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72332 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[2]
.sym 72333 VexRiscv._zz_163_[18]
.sym 72334 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[6]
.sym 72336 array_muxed0[11]
.sym 72337 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 72347 basesoc_cpu_dbus_dat_r[13]
.sym 72348 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 72349 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 72351 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72352 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 72355 basesoc_cpu_dbus_adr[14]
.sym 72356 basesoc_cpu_ibus_adr[14]
.sym 72357 basesoc_cpu_dbus_adr[11]
.sym 72358 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 72360 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[6]
.sym 72361 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 72366 grant
.sym 72367 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[4]
.sym 72370 basesoc_cpu_ibus_adr[11]
.sym 72372 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 72373 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[1]
.sym 72374 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 72378 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 72382 basesoc_cpu_dbus_adr[11]
.sym 72383 basesoc_cpu_ibus_adr[11]
.sym 72384 grant
.sym 72391 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 72394 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[4]
.sym 72395 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 72396 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[1]
.sym 72397 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 72400 basesoc_cpu_ibus_adr[14]
.sym 72401 basesoc_cpu_dbus_adr[14]
.sym 72403 grant
.sym 72406 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72408 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[6]
.sym 72409 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 72412 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 72419 basesoc_cpu_dbus_dat_r[13]
.sym 72422 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 72423 clk12_$glb_clk
.sym 72429 memdat_2[19]
.sym 72434 do_reset
.sym 72435 do_reset
.sym 72438 basesoc_cpu_dbus_dat_r[21]
.sym 72439 basesoc_cpu_dbus_dat_r[10]
.sym 72440 basesoc_cpu_dbus_dat_r[29]
.sym 72441 basesoc_cpu_dbus_dat_r[31]
.sym 72443 slave_sel_r[3]
.sym 72444 VexRiscv._zz_98__SB_LUT4_O_5_I3[2]
.sym 72445 lxspi_bus_dat_r[27]
.sym 72446 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 72447 grant_SB_LUT4_I3_O[0]
.sym 72449 array_muxed0[7]
.sym 72450 array_muxed0[8]
.sym 72451 array_muxed0[6]
.sym 72452 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 72454 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 72455 array_muxed0[8]
.sym 72456 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 72458 basesoc_cpu_dbus_dat_r[15]
.sym 72459 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[1]
.sym 72460 basesoc_cpu_ibus_adr[5]
.sym 72466 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[1]
.sym 72470 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 72471 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1[0]
.sym 72472 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1[0]
.sym 72474 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1[1]
.sym 72476 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72479 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1[1]
.sym 72481 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 72482 VexRiscv._zz_163_[16]
.sym 72486 VexRiscv._zz_163_[0]
.sym 72487 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I2[1]
.sym 72488 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[0]
.sym 72489 VexRiscv._zz_163_[2]
.sym 72490 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72491 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_27_I1[1]
.sym 72492 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[2]
.sym 72493 VexRiscv._zz_163_[18]
.sym 72494 VexRiscv._zz_104_[2]
.sym 72497 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 72500 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1[0]
.sym 72501 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1[1]
.sym 72502 VexRiscv._zz_104_[2]
.sym 72506 VexRiscv._zz_163_[16]
.sym 72507 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72508 VexRiscv._zz_163_[0]
.sym 72511 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[0]
.sym 72513 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[1]
.sym 72514 VexRiscv._zz_104_[2]
.sym 72517 VexRiscv._zz_104_[2]
.sym 72519 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1[1]
.sym 72520 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1[0]
.sym 72523 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 72525 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_27_I1[1]
.sym 72526 VexRiscv._zz_104_[2]
.sym 72529 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I2[1]
.sym 72531 VexRiscv._zz_104_[2]
.sym 72532 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 72535 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 72536 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72538 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[2]
.sym 72541 VexRiscv._zz_163_[2]
.sym 72543 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72544 VexRiscv._zz_163_[18]
.sym 72545 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 72546 clk12_$glb_clk
.sym 72552 memdat_2[18]
.sym 72560 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 72561 slave_sel_r[2]
.sym 72563 grant_SB_LUT4_I3_O[1]
.sym 72564 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[0]
.sym 72565 grant
.sym 72566 array_muxed0[5]
.sym 72567 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1[1]
.sym 72568 array_muxed0[1]
.sym 72570 basesoc_cpu_dbus_adr[2]
.sym 72571 lxspi_bus_dat_r[19]
.sym 72572 lxspi_bus_dat_r[31]
.sym 72573 basesoc_cpu_dbus_dat_r[8]
.sym 72574 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 72575 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72576 VexRiscv._zz_162_[31]
.sym 72578 VexRiscv._zz_162_[30]
.sym 72579 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 72580 VexRiscv._zz_162_[29]
.sym 72581 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[3]
.sym 72582 VexRiscv._zz_162_[28]
.sym 72583 array_muxed0[10]
.sym 72589 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[2]
.sym 72591 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[4]
.sym 72592 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 72594 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 72595 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 72597 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 72598 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 72599 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O[2]
.sym 72600 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 72601 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 72604 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 72605 VexRiscv._zz_120_[15]
.sym 72607 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 72608 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 72613 VexRiscv._zz_221_[15]
.sym 72615 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 72616 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 72617 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 72618 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 72620 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 72623 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 72631 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 72634 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 72635 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 72636 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 72637 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O[2]
.sym 72643 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 72648 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 72652 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 72654 VexRiscv._zz_221_[15]
.sym 72655 VexRiscv._zz_120_[15]
.sym 72658 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 72659 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 72660 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 72661 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 72664 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 72665 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[2]
.sym 72666 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 72667 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[4]
.sym 72668 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 72669 clk12_$glb_clk
.sym 72671 VexRiscv._zz_162_[31]
.sym 72672 VexRiscv._zz_162_[30]
.sym 72673 VexRiscv._zz_162_[29]
.sym 72674 VexRiscv._zz_162_[28]
.sym 72675 VexRiscv._zz_162_[27]
.sym 72676 VexRiscv._zz_162_[26]
.sym 72677 VexRiscv._zz_162_[25]
.sym 72678 VexRiscv._zz_162_[24]
.sym 72680 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[2]
.sym 72681 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[2]
.sym 72683 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 72684 VexRiscv._zz_150_
.sym 72685 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[4]
.sym 72686 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[4]
.sym 72689 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 72691 basesoc_cpu_dbus_dat_r[19]
.sym 72692 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 72693 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[2]
.sym 72694 VexRiscv._zz_163_[7]
.sym 72695 VexRiscv._zz_162_[17]
.sym 72696 VexRiscv._zz_61_[21]
.sym 72697 VexRiscv._zz_162_[16]
.sym 72698 lxspi_dqi[0]
.sym 72699 lxspi_dqi[3]
.sym 72700 VexRiscv._zz_61_[29]
.sym 72701 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 72702 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 72703 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 72704 VexRiscv._zz_224__SB_LUT4_O_15_I2[0]
.sym 72705 VexRiscv._zz_162_[20]
.sym 72706 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 72712 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 72713 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 72716 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 72718 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 72719 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 72720 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[3]
.sym 72721 VexRiscv.MmuPlugin_satp_ppn[13]
.sym 72722 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 72723 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 72725 VexRiscv._zz_120_[15]
.sym 72726 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[1]
.sym 72727 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 72728 VexRiscv._zz_224__SB_LUT4_O_15_I2[0]
.sym 72731 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 72732 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 72734 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 72735 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 72736 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72741 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[3]
.sym 72742 slave_sel_r[1]
.sym 72745 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 72751 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 72752 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 72754 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 72757 VexRiscv._zz_120_[15]
.sym 72758 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 72759 VexRiscv._zz_224__SB_LUT4_O_15_I2[0]
.sym 72760 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 72764 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 72770 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 72775 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[3]
.sym 72777 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72778 VexRiscv.MmuPlugin_satp_ppn[13]
.sym 72781 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 72782 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[1]
.sym 72783 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[3]
.sym 72784 slave_sel_r[1]
.sym 72787 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 72790 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 72791 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 72792 clk12_$glb_clk
.sym 72794 VexRiscv._zz_162_[23]
.sym 72795 VexRiscv._zz_162_[22]
.sym 72796 VexRiscv._zz_162_[21]
.sym 72797 VexRiscv._zz_162_[20]
.sym 72798 VexRiscv._zz_162_[19]
.sym 72799 VexRiscv._zz_162_[18]
.sym 72800 VexRiscv._zz_162_[17]
.sym 72801 VexRiscv._zz_162_[16]
.sym 72805 basesoc_cpu_dbus_adr[17]
.sym 72807 VexRiscv._zz_104_[2]
.sym 72808 VexRiscv._zz_61_[28]
.sym 72809 VexRiscv._zz_61_[27]
.sym 72810 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72811 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 72812 VexRiscv._zz_61_[26]
.sym 72814 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 72815 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 72816 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[3]
.sym 72817 basesoc_cpu_dbus_dat_r[12]
.sym 72818 VexRiscv._zz_163_[25]
.sym 72819 VexRiscv._zz_162_[19]
.sym 72820 lxspi_bus_dat_r[29]
.sym 72821 VexRiscv._zz_162_[18]
.sym 72822 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[2]
.sym 72823 VexRiscv._zz_61_[23]
.sym 72824 VexRiscv._zz_61_[30]
.sym 72825 basesoc_cpu_dbus_adr[19]
.sym 72826 VexRiscv._zz_61_[16]
.sym 72827 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[9]
.sym 72828 slave_sel_r[1]
.sym 72829 VexRiscv._zz_163_[18]
.sym 72837 lxspi_i1_SB_LUT4_I3_1_O
.sym 72838 lxspi_bus_dat_r[27]
.sym 72841 lxspi_dqi[2]
.sym 72845 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72848 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72849 VexRiscv._zz_163_[15]
.sym 72850 lxspi_bus_dat_r[26]
.sym 72853 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 72854 VexRiscv._zz_163_[7]
.sym 72858 lxspi_dqi[0]
.sym 72859 lxspi_dqi[3]
.sym 72860 lxspi_bus_dat_r[25]
.sym 72861 lxspi_dqi[1]
.sym 72869 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72871 lxspi_bus_dat_r[27]
.sym 72874 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72876 lxspi_dqi[1]
.sym 72881 lxspi_dqi[0]
.sym 72883 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72886 lxspi_dqi[3]
.sym 72888 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72892 lxspi_bus_dat_r[26]
.sym 72893 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72899 lxspi_bus_dat_r[25]
.sym 72900 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72904 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72905 VexRiscv._zz_163_[7]
.sym 72906 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 72907 VexRiscv._zz_163_[15]
.sym 72911 lxspi_dqi[2]
.sym 72912 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 72914 lxspi_i1_SB_LUT4_I3_1_O
.sym 72915 clk12_$glb_clk
.sym 72916 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 72917 VexRiscv._zz_163_[31]
.sym 72918 VexRiscv._zz_163_[30]
.sym 72919 VexRiscv._zz_163_[29]
.sym 72920 VexRiscv._zz_163_[28]
.sym 72921 VexRiscv._zz_163_[27]
.sym 72922 VexRiscv._zz_163_[26]
.sym 72923 VexRiscv._zz_163_[25]
.sym 72924 VexRiscv._zz_163_[24]
.sym 72929 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[2]
.sym 72931 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[5]
.sym 72932 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 72934 VexRiscv._zz_61_[20]
.sym 72935 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 72936 basesoc_cpu_dbus_dat_r[12]
.sym 72937 lxspi_dqi[2]
.sym 72938 VexRiscv._zz_40_
.sym 72939 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[9]
.sym 72940 VexRiscv._zz_61_[18]
.sym 72941 VexRiscv._zz_120_[26]
.sym 72942 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 72943 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 72944 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 72945 VexRiscv._zz_221_[23]
.sym 72946 VexRiscv._zz_221_[26]
.sym 72947 VexRiscv._zz_163_[22]
.sym 72948 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 72949 VexRiscv._zz_162_[17]
.sym 72950 VexRiscv._zz_163_[31]
.sym 72951 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 72958 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[0]
.sym 72961 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1[1]
.sym 72964 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1[0]
.sym 72965 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1[1]
.sym 72969 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1[0]
.sym 72971 VexRiscv._zz_163_[3]
.sym 72972 VexRiscv._zz_98__SB_LUT4_O_I3[2]
.sym 72973 VexRiscv._zz_163_[31]
.sym 72974 VexRiscv._zz_163_[23]
.sym 72976 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 72977 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72978 VexRiscv._zz_163_[19]
.sym 72980 VexRiscv._zz_163_[17]
.sym 72981 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[1]
.sym 72982 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 72983 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72985 VexRiscv._zz_163_[7]
.sym 72986 VexRiscv._zz_104_[2]
.sym 72987 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[9]
.sym 72989 VexRiscv._zz_163_[1]
.sym 72991 VexRiscv._zz_163_[19]
.sym 72993 VexRiscv._zz_163_[3]
.sym 72994 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 72997 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1[1]
.sym 72999 VexRiscv._zz_104_[2]
.sym 73000 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1[0]
.sym 73004 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1[1]
.sym 73005 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1[0]
.sym 73006 VexRiscv._zz_104_[2]
.sym 73009 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 73010 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 73012 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[9]
.sym 73015 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[0]
.sym 73016 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[1]
.sym 73018 VexRiscv._zz_104_[2]
.sym 73022 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 73023 VexRiscv._zz_98__SB_LUT4_O_I3[2]
.sym 73024 VexRiscv._zz_163_[31]
.sym 73027 VexRiscv._zz_163_[23]
.sym 73029 VexRiscv._zz_163_[7]
.sym 73030 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 73034 VexRiscv._zz_163_[1]
.sym 73035 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 73036 VexRiscv._zz_163_[17]
.sym 73037 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 73038 clk12_$glb_clk
.sym 73040 VexRiscv._zz_163_[23]
.sym 73041 VexRiscv._zz_163_[22]
.sym 73042 VexRiscv._zz_163_[21]
.sym 73043 VexRiscv._zz_163_[20]
.sym 73044 VexRiscv._zz_163_[19]
.sym 73045 VexRiscv._zz_163_[18]
.sym 73046 VexRiscv._zz_163_[17]
.sym 73047 VexRiscv._zz_163_[16]
.sym 73052 array_muxed1[19]
.sym 73053 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 73054 array_muxed1[31]
.sym 73055 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1[1]
.sym 73056 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73057 array_muxed0[5]
.sym 73058 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 73059 VexRiscv._zz_61_[29]
.sym 73060 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 73061 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1[1]
.sym 73063 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 73064 slave_sel_r[3]
.sym 73065 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[3]
.sym 73066 VexRiscv._zz_163_[28]
.sym 73067 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[1]
.sym 73068 grant
.sym 73069 basesoc_cpu_dbus_adr[18]
.sym 73070 array_muxed0[10]
.sym 73071 VexRiscv._zz_163_[7]
.sym 73072 array_muxed0[2]
.sym 73073 VexRiscv._zz_61_[17]
.sym 73074 basesoc_cpu_dbus_dat_r[29]
.sym 73075 VexRiscv._zz_61_[26]
.sym 73081 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 73082 VexRiscv._zz_221_[21]
.sym 73083 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 73085 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 73086 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 73087 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 73088 VexRiscv._zz_221_[29]
.sym 73089 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 73090 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[7]
.sym 73091 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 73092 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 73093 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[4]
.sym 73094 VexRiscv._zz_120_[21]
.sym 73097 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73099 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 73101 VexRiscv._zz_120_[26]
.sym 73103 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O[2]
.sym 73105 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73106 VexRiscv._zz_221_[26]
.sym 73107 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 73108 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[3]
.sym 73111 VexRiscv._zz_120_[29]
.sym 73112 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73114 VexRiscv._zz_120_[21]
.sym 73115 VexRiscv._zz_221_[21]
.sym 73116 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73123 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 73126 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[7]
.sym 73127 VexRiscv._zz_221_[29]
.sym 73128 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73129 VexRiscv._zz_120_[29]
.sym 73132 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[4]
.sym 73133 VexRiscv._zz_120_[26]
.sym 73134 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73135 VexRiscv._zz_221_[26]
.sym 73138 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 73139 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 73140 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[3]
.sym 73141 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 73145 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 73150 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 73151 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 73152 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 73156 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 73157 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O[2]
.sym 73158 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 73159 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 73160 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 73161 clk12_$glb_clk
.sym 73167 memdat_2[29]
.sym 73175 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 73176 VexRiscv._zz_163_[17]
.sym 73177 basesoc_cpu_ibus_adr[8]
.sym 73178 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 73179 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 73181 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 73182 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 73184 VexRiscv._zz_61_[22]
.sym 73185 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 73186 basesoc_cpu_ibus_adr[7]
.sym 73187 VexRiscv._zz_163_[21]
.sym 73188 VexRiscv._zz_61_[21]
.sym 73189 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O[2]
.sym 73190 array_muxed0[0]
.sym 73191 VexRiscv._zz_163_[19]
.sym 73192 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 73195 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 73196 VexRiscv._zz_61_[29]
.sym 73197 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 73204 VexRiscv._zz_120_[28]
.sym 73205 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[0]
.sym 73206 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 73207 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[4]
.sym 73208 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[6]
.sym 73209 VexRiscv._zz_120_[23]
.sym 73210 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[1]
.sym 73211 VexRiscv._zz_221_[28]
.sym 73213 VexRiscv._zz_120_[26]
.sym 73214 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 73215 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[3]
.sym 73216 VexRiscv._zz_221_[26]
.sym 73217 VexRiscv._zz_221_[23]
.sym 73218 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 73219 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[3]
.sym 73220 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 73221 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 73222 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 73224 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[6]
.sym 73225 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73229 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[1]
.sym 73230 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73231 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 73233 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73234 basesoc_cpu_dbus_dat_r[29]
.sym 73237 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 73238 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 73239 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[3]
.sym 73240 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 73243 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73244 VexRiscv._zz_120_[28]
.sym 73245 VexRiscv._zz_221_[28]
.sym 73246 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[6]
.sym 73249 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[1]
.sym 73250 VexRiscv._zz_120_[23]
.sym 73251 VexRiscv._zz_221_[23]
.sym 73252 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73255 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[0]
.sym 73256 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 73257 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 73258 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 73264 basesoc_cpu_dbus_dat_r[29]
.sym 73267 VexRiscv._zz_221_[26]
.sym 73268 VexRiscv._zz_120_[26]
.sym 73269 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[4]
.sym 73270 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73273 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[1]
.sym 73274 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[0]
.sym 73275 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[3]
.sym 73276 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 73279 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73280 VexRiscv._zz_120_[28]
.sym 73281 VexRiscv._zz_221_[28]
.sym 73282 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[6]
.sym 73283 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 73284 clk12_$glb_clk
.sym 73290 memdat_2[28]
.sym 73296 array_muxed0[10]
.sym 73297 slave_sel_r[1]
.sym 73298 VexRiscv._zz_120_[28]
.sym 73299 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 73300 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 73301 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[4]
.sym 73302 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[1]
.sym 73303 VexRiscv._zz_120_[28]
.sym 73304 array_muxed0[8]
.sym 73305 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 73306 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[1]
.sym 73307 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 73308 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 73309 array_muxed0[1]
.sym 73310 array_muxed0[6]
.sym 73312 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 73313 basesoc_cpu_dbus_adr[19]
.sym 73314 array_muxed0[12]
.sym 73315 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[1]
.sym 73316 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 73317 basesoc_cpu_dbus_adr[28]
.sym 73318 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[3]
.sym 73319 slave_sel_r[1]
.sym 73320 array_muxed0[7]
.sym 73321 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[0]
.sym 73327 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 73328 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 73329 lxspi_bus_dat_r[18]
.sym 73330 basesoc_cpu_dbus_adr[12]
.sym 73331 lxspi_bus_dat_r[19]
.sym 73332 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 73334 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 73335 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73336 VexRiscv._zz_221_[23]
.sym 73337 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[3]
.sym 73338 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 73340 grant
.sym 73341 array_muxed0[5]
.sym 73342 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[0]
.sym 73343 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 73344 basesoc_cpu_ibus_adr[12]
.sym 73346 array_muxed0[4]
.sym 73347 VexRiscv._zz_120_[23]
.sym 73349 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 73351 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[1]
.sym 73352 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[2]
.sym 73353 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[1]
.sym 73354 basesoc_cpu_dbus_adr[10]
.sym 73355 basesoc_cpu_ibus_adr[10]
.sym 73357 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 73358 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 73360 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[0]
.sym 73361 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[1]
.sym 73362 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[2]
.sym 73363 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[3]
.sym 73367 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 73368 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 73372 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 73373 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 73374 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 73375 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 73378 basesoc_cpu_ibus_adr[10]
.sym 73379 basesoc_cpu_dbus_adr[10]
.sym 73381 grant
.sym 73384 lxspi_bus_dat_r[18]
.sym 73385 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 73386 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 73387 array_muxed0[4]
.sym 73390 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 73391 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 73392 array_muxed0[5]
.sym 73393 lxspi_bus_dat_r[19]
.sym 73397 basesoc_cpu_ibus_adr[12]
.sym 73398 grant
.sym 73399 basesoc_cpu_dbus_adr[12]
.sym 73402 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 73403 VexRiscv._zz_120_[23]
.sym 73404 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[1]
.sym 73405 VexRiscv._zz_221_[23]
.sym 73406 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 73407 clk12_$glb_clk
.sym 73408 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 73413 memdat_2[23]
.sym 73417 lxspi_bus_dat_r[22]
.sym 73422 basesoc_cpu_dbus_dat_r[24]
.sym 73424 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 73425 grant_SB_LUT4_I3_O[0]
.sym 73426 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 73428 basesoc_cpu_dbus_dat_r[19]
.sym 73429 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[1]
.sym 73431 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[0]
.sym 73432 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 73433 lxspi_bus_dat_r[9]
.sym 73434 basesoc_cpu_ibus_adr[17]
.sym 73435 basesoc_cpu_ibus_adr[20]
.sym 73436 array_muxed0[10]
.sym 73437 array_muxed0[9]
.sym 73438 lxspi_bus_dat_r[22]
.sym 73439 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 73440 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 73441 basesoc_cpu_ibus_adr[10]
.sym 73443 memdat_2[9]
.sym 73444 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 73450 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[9]
.sym 73451 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 73452 VexRiscv.MmuPlugin_ports_0_cache_1_valid
.sym 73454 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[0]
.sym 73456 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[2]
.sym 73458 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 73460 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[0]
.sym 73462 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_I1[2]
.sym 73463 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 73464 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[1]
.sym 73465 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[2]
.sym 73467 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 73469 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 73472 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_I1[0]
.sym 73474 VexRiscv._zz_104_[2]
.sym 73475 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[1]
.sym 73476 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 73477 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[1]
.sym 73479 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[2]
.sym 73480 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 73481 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[0]
.sym 73483 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[0]
.sym 73484 VexRiscv._zz_104_[2]
.sym 73485 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[1]
.sym 73489 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[1]
.sym 73490 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[2]
.sym 73491 VexRiscv._zz_104_[2]
.sym 73492 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[0]
.sym 73495 VexRiscv.MmuPlugin_ports_0_cache_1_valid
.sym 73496 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_I1[2]
.sym 73497 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_I1[0]
.sym 73501 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 73503 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 73508 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 73510 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 73513 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[0]
.sym 73514 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[1]
.sym 73515 VexRiscv._zz_104_[2]
.sym 73516 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[2]
.sym 73519 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[9]
.sym 73520 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 73522 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 73526 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 73528 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[2]
.sym 73529 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 73530 clk12_$glb_clk
.sym 73536 memdat_2[22]
.sym 73542 array_muxed0[11]
.sym 73543 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 73544 array_muxed0[7]
.sym 73545 basesoc_wishbone_ack
.sym 73546 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[0]
.sym 73547 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 73548 slave_sel_r[2]
.sym 73549 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 73550 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 73551 array_muxed0[8]
.sym 73552 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[2]
.sym 73556 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 73557 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[3]
.sym 73558 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 73559 array_muxed0[2]
.sym 73560 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 73561 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 73562 basesoc_cpu_dbus_adr[18]
.sym 73563 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 73564 slave_sel_r[3]
.sym 73565 memdat_2[8]
.sym 73566 array_muxed0[4]
.sym 73567 grant
.sym 73573 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[8]
.sym 73575 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 73576 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 73578 basesoc_cpu_dbus_adr[20]
.sym 73580 basesoc_cpu_ibus_adr[19]
.sym 73581 basesoc_cpu_dbus_adr[29]
.sym 73583 basesoc_cpu_dbus_adr[19]
.sym 73584 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 73586 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 73587 usb_usb_core_rx_shifter_shift_reg[8]
.sym 73590 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 73591 grant
.sym 73592 basesoc_cpu_dbus_adr[16]
.sym 73594 basesoc_cpu_ibus_adr[17]
.sym 73595 basesoc_cpu_ibus_adr[20]
.sym 73597 basesoc_cpu_ibus_adr[16]
.sym 73599 basesoc_cpu_ibus_adr[29]
.sym 73600 basesoc_cpu_dbus_adr[17]
.sym 73601 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 73606 grant
.sym 73607 basesoc_cpu_dbus_adr[20]
.sym 73608 basesoc_cpu_ibus_adr[20]
.sym 73612 basesoc_cpu_ibus_adr[17]
.sym 73613 grant
.sym 73615 basesoc_cpu_dbus_adr[17]
.sym 73618 grant
.sym 73619 basesoc_cpu_dbus_adr[19]
.sym 73621 basesoc_cpu_ibus_adr[19]
.sym 73624 basesoc_cpu_ibus_adr[29]
.sym 73626 basesoc_cpu_dbus_adr[29]
.sym 73627 grant
.sym 73631 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 73633 usb_usb_core_rx_shifter_shift_reg[8]
.sym 73636 usb_usb_core_rx_shifter_shift_reg[8]
.sym 73638 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 73643 basesoc_cpu_dbus_adr[16]
.sym 73644 grant
.sym 73645 basesoc_cpu_ibus_adr[16]
.sym 73648 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 73649 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[8]
.sym 73651 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 73652 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 73653 clk48$SB_IO_IN_$glb_clk
.sym 73654 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 73659 memdat_2[15]
.sym 73667 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 73669 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 73670 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 73671 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 73674 VexRiscv._zz_104_[2]
.sym 73675 slave_sel_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 73676 csrbank7_in_ctrl0_w[2]
.sym 73677 basesoc_cpu_dbus_dat_r[26]
.sym 73679 VexRiscv._zz_104_[2]
.sym 73681 slave_sel_r[2]
.sym 73682 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 73683 array_muxed0[0]
.sym 73684 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 73685 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 73686 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 73688 memdat_2[13]
.sym 73689 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[1]
.sym 73690 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 73697 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 73698 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 73699 basesoc_cpu_ibus_adr[18]
.sym 73700 VexRiscv._zz_104_[2]
.sym 73701 lxspi_bus_dat_r[8]
.sym 73702 VexRiscv._zz_104_[1]
.sym 73705 lxspi_bus_dat_r[9]
.sym 73706 lxspi_bus_dat_r[13]
.sym 73708 VexRiscv._zz_104_[0]
.sym 73710 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 73711 slave_sel[1]
.sym 73712 memdat_2[13]
.sym 73714 slave_sel_r[2]
.sym 73715 memdat_2[9]
.sym 73716 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 73717 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 73720 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 73722 basesoc_cpu_dbus_adr[18]
.sym 73723 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 73724 slave_sel_r[3]
.sym 73725 memdat_2[8]
.sym 73727 grant
.sym 73729 grant
.sym 73730 basesoc_cpu_ibus_adr[18]
.sym 73732 basesoc_cpu_dbus_adr[18]
.sym 73735 memdat_2[9]
.sym 73736 slave_sel_r[2]
.sym 73737 slave_sel_r[3]
.sym 73738 lxspi_bus_dat_r[9]
.sym 73741 slave_sel[1]
.sym 73742 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 73747 lxspi_bus_dat_r[13]
.sym 73748 slave_sel_r[2]
.sym 73749 slave_sel_r[3]
.sym 73750 memdat_2[13]
.sym 73753 VexRiscv._zz_104_[2]
.sym 73754 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 73755 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 73756 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 73759 VexRiscv._zz_104_[0]
.sym 73760 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 73762 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 73765 memdat_2[8]
.sym 73766 lxspi_bus_dat_r[8]
.sym 73767 slave_sel_r[2]
.sym 73768 slave_sel_r[3]
.sym 73771 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 73772 VexRiscv._zz_104_[1]
.sym 73776 clk12_$glb_clk
.sym 73782 memdat_2[14]
.sym 73790 array_muxed0[8]
.sym 73791 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 73792 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 73793 lxspi_bus_dat_r[4]
.sym 73794 csrbank7_in_ctrl0_w[0]
.sym 73795 array_muxed0[1]
.sym 73796 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 73798 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 73800 VexRiscv._zz_104_[2]
.sym 73802 array_muxed0[6]
.sym 73803 slave_sel_r[1]
.sym 73804 slave_sel_SB_LUT4_O_I1[0]
.sym 73805 array_muxed0[7]
.sym 73807 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 73809 array_muxed0[3]
.sym 73810 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 73812 csrbank7_in_ctrl0_w[1]
.sym 73813 usb_outhandler_enable_status[4]
.sym 73819 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 73822 slave_sel_SB_LUT4_O_I2[1]
.sym 73825 csrbank7_in_ctrl0_w[6]
.sym 73829 slave_sel_SB_LUT4_O_I1[1]
.sym 73830 slave_sel_SB_LUT4_O_I1[0]
.sym 73833 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 73835 usb_inhandler_ctrl_re
.sym 73842 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 73846 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 73849 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 73852 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 73853 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 73871 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 73872 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 73873 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 73882 slave_sel_SB_LUT4_O_I2[1]
.sym 73883 slave_sel_SB_LUT4_O_I1[0]
.sym 73884 slave_sel_SB_LUT4_O_I1[1]
.sym 73888 usb_inhandler_ctrl_re
.sym 73889 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 73890 csrbank7_in_ctrl0_w[6]
.sym 73894 slave_sel_SB_LUT4_O_I1[1]
.sym 73897 slave_sel_SB_LUT4_O_I1[0]
.sym 73899 clk12_$glb_clk
.sym 73900 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 73905 memdat_2[13]
.sym 73911 do_reset
.sym 73913 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 73914 csrbank7_in_ctrl0_w[6]
.sym 73915 slave_sel_SB_LUT4_O_I1[1]
.sym 73918 lxspi_bus_dat_r[7]
.sym 73920 lxspi_bus_dat_r[6]
.sym 73921 csrbank7_in_ctrl0_w[6]
.sym 73923 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 73924 basesoc_load_storage[26]
.sym 73925 usb_outhandler_enable_status[0]
.sym 73930 array_muxed0[9]
.sym 73931 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 73932 $PACKER_GND_NET
.sym 73933 array_muxed0[3]
.sym 73934 memdat_2[9]
.sym 73935 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 73936 array_muxed0[10]
.sym 73947 slave_sel[2]
.sym 73948 csrbank7_in_ctrl0_w[3]
.sym 73954 csrbank7_in_ctrl0_w[2]
.sym 73957 slave_sel[1]
.sym 73963 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 73964 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 73968 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 73969 csrbank7_in_ctrl0_w[0]
.sym 73971 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 73972 csrbank7_in_ctrl0_w[1]
.sym 73975 csrbank7_in_ctrl0_w[0]
.sym 73976 csrbank7_in_ctrl0_w[1]
.sym 73977 csrbank7_in_ctrl0_w[3]
.sym 73978 csrbank7_in_ctrl0_w[2]
.sym 73983 slave_sel[2]
.sym 73987 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 73988 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 73989 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 73990 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 73999 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 74000 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 74001 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 74002 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 74011 slave_sel[1]
.sym 74017 csrbank7_in_ctrl0_w[1]
.sym 74018 csrbank7_in_ctrl0_w[3]
.sym 74019 csrbank7_in_ctrl0_w[2]
.sym 74020 csrbank7_in_ctrl0_w[0]
.sym 74022 clk12_$glb_clk
.sym 74023 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 74028 memdat_2[12]
.sym 74036 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 74038 array_muxed0[8]
.sym 74039 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 74040 slave_sel_r[2]
.sym 74042 usb_outhandler_stall_status_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 74043 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 74044 csrbank7_in_ctrl0_w[3]
.sym 74045 lxspi_bus_dat_r[0]
.sym 74046 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 74047 array_muxed0[5]
.sym 74049 usb_outhandler_stall_status_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 74051 array_muxed0[4]
.sym 74053 usb_outhandler_stall_status_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 74054 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 74055 array_muxed0[2]
.sym 74057 memdat_2[8]
.sym 74058 triendpointinterface_packetheaderdecode_state[1]
.sym 74065 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 74066 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74068 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 74069 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 74072 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 74074 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 74075 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 74076 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 74079 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 74080 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 74081 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 74082 triendpointinterface_packetheaderdecode_state[1]
.sym 74083 usb_outhandler_enable_status[4]
.sym 74084 triendpointinterface_packetheaderdecode_state[0]
.sym 74085 usb_outhandler_enable_status[0]
.sym 74088 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 74089 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 74090 triendpointinterface_packetheaderdecode_state[1]
.sym 74091 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74092 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 74093 triendpointinterface_packetheaderdecode_state[2]
.sym 74096 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 74098 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 74099 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 74100 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 74101 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 74104 triendpointinterface_packetheaderdecode_state[1]
.sym 74105 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 74107 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 74110 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 74111 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 74112 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 74113 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 74116 triendpointinterface_packetheaderdecode_state[0]
.sym 74117 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 74118 triendpointinterface_packetheaderdecode_state[2]
.sym 74119 triendpointinterface_packetheaderdecode_state[1]
.sym 74122 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 74123 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 74124 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 74125 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 74128 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 74129 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 74130 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 74131 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 74134 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 74135 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 74136 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 74137 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 74140 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74141 usb_outhandler_enable_status[0]
.sym 74142 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 74143 usb_outhandler_enable_status[4]
.sym 74145 clk12_$glb_clk
.sym 74146 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 74151 memdat_2[11]
.sym 74159 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 74160 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74161 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 74162 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 74164 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 74165 basesoc_en_storage
.sym 74166 usb_inhandler_ctrl_re
.sym 74167 triendpointinterface_packetheaderdecode_state[0]
.sym 74168 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 74169 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 74172 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 74173 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 74174 triendpointinterface_packetheaderdecode_state[0]
.sym 74175 usb_outhandler_stall_status_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 74177 csrbank1_bitbang0_w[0]
.sym 74178 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 74179 VexRiscv._zz_104_[2]
.sym 74180 array_muxed0[0]
.sym 74181 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[1]
.sym 74188 usb_outhandler_enable_status[10]
.sym 74189 triendpointinterface_packetheaderdecode_state[1]
.sym 74191 csrbank7_out_status_w[5]
.sym 74192 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[0]
.sym 74193 usb_outhandler_stall_status_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 74194 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 74196 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74199 triendpointinterface_packetheaderdecode_state[0]
.sym 74200 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 74201 usb_outhandler_enable_status[14]
.sym 74202 usb_outhandler_enable_status[11]
.sym 74203 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 74207 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 74208 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[2]
.sym 74209 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 74210 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74213 triendpointinterface_packetheaderdecode_state[2]
.sym 74214 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[0]
.sym 74215 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 74216 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 74217 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 74218 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 74221 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 74222 usb_outhandler_stall_status_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 74223 usb_outhandler_enable_status[10]
.sym 74227 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 74228 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 74229 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 74230 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 74233 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 74234 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[0]
.sym 74235 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[2]
.sym 74239 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[0]
.sym 74240 usb_outhandler_enable_status[14]
.sym 74241 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74245 triendpointinterface_packetheaderdecode_state[2]
.sym 74246 triendpointinterface_packetheaderdecode_state[1]
.sym 74247 triendpointinterface_packetheaderdecode_state[0]
.sym 74248 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 74251 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 74253 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 74258 usb_outhandler_enable_status[11]
.sym 74259 usb_outhandler_enable_status[10]
.sym 74260 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74264 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[0]
.sym 74265 csrbank7_out_status_w[5]
.sym 74266 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74267 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 74268 clk12_$glb_clk
.sym 74269 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 74274 memdat_2[10]
.sym 74282 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 74283 array_muxed0[6]
.sym 74284 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 74285 array_muxed0[1]
.sym 74286 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 74288 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 74289 usb_outhandler_enable_status[14]
.sym 74290 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 74291 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 74292 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74293 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 74294 basesoc_load_storage[15]
.sym 74295 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 74296 csrbank7_in_ctrl0_w[1]
.sym 74297 array_muxed0[3]
.sym 74298 array_muxed0[7]
.sym 74299 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[1]
.sym 74301 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 74302 usb_outhandler_data_recv_payload[2]
.sym 74303 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 74305 usb_outhandler_syncfifobuffered_consume[3]
.sym 74311 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74313 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 74314 csrbank7_in_ctrl0_w[1]
.sym 74315 triendpointinterface_packetheaderdecode_state[2]
.sym 74316 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 74317 triendpointinterface_packetheaderdecode_state[0]
.sym 74318 csrbank7_in_ctrl0_w[3]
.sym 74319 memadr_1
.sym 74320 csrbank7_in_ctrl0_w[0]
.sym 74321 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74323 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 74324 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 74326 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74327 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 74330 triendpointinterface_packetheaderdecode_state[1]
.sym 74335 storage_1[0][2]
.sym 74336 csrbank7_in_ctrl0_w[2]
.sym 74337 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 74338 storage_1[1][2]
.sym 74339 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74344 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74345 memadr_1
.sym 74346 storage_1[1][2]
.sym 74347 storage_1[0][2]
.sym 74350 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 74351 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74352 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74353 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 74356 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74359 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 74362 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 74363 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 74370 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 74371 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 74374 triendpointinterface_packetheaderdecode_state[1]
.sym 74375 triendpointinterface_packetheaderdecode_state[2]
.sym 74376 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74377 triendpointinterface_packetheaderdecode_state[0]
.sym 74386 csrbank7_in_ctrl0_w[1]
.sym 74387 csrbank7_in_ctrl0_w[2]
.sym 74388 csrbank7_in_ctrl0_w[3]
.sym 74389 csrbank7_in_ctrl0_w[0]
.sym 74390 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 74391 clk12_$glb_clk
.sym 74392 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 74394 csrbank7_out_data_w[7]
.sym 74396 csrbank7_out_data_w[6]
.sym 74398 csrbank7_out_data_w[5]
.sym 74400 csrbank7_out_data_w[4]
.sym 74401 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 74405 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 74406 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 74407 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74409 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 74411 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 74412 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 74415 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74417 array_muxed0[10]
.sym 74418 array_muxed0[9]
.sym 74419 usb_outhandler_syncfifobuffered_produce[6]
.sym 74420 usb_usb_core_endp4
.sym 74421 storage_1[0][2]
.sym 74422 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 74423 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 74424 $PACKER_GND_NET
.sym 74425 array_muxed0[3]
.sym 74426 memdat_2[9]
.sym 74427 memdat_2[17]
.sym 74428 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 74436 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74437 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74438 usb_usb_core_o_addr[4]
.sym 74439 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 74440 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 74441 memadr_1
.sym 74442 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 74445 storage_1[0][6]
.sym 74446 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 74447 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 74448 usb_usb_core_addr[6]
.sym 74449 usb_usb_core_addr[4]
.sym 74452 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 74453 storage_1[1][6]
.sym 74455 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 74456 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 74458 usb_usb_core_o_addr[6]
.sym 74459 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 74461 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 74464 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 74465 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74467 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 74468 memadr_1
.sym 74469 storage_1[0][6]
.sym 74470 storage_1[1][6]
.sym 74473 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 74474 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 74475 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 74476 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 74479 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74480 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 74485 memadr_1
.sym 74486 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74487 storage_1[1][6]
.sym 74488 storage_1[0][6]
.sym 74491 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74493 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 74497 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74498 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 74499 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 74500 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74503 usb_usb_core_addr[4]
.sym 74504 usb_usb_core_o_addr[6]
.sym 74505 usb_usb_core_o_addr[4]
.sym 74506 usb_usb_core_addr[6]
.sym 74510 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 74511 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 74513 usb_usb_core_endp4_SB_DFFESR_Q_E
.sym 74514 clk12_$glb_clk
.sym 74515 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 74517 csrbank7_out_data_w[3]
.sym 74519 csrbank7_out_data_w[2]
.sym 74521 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74523 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 74527 interface7_bank_bus_dat_r[2]
.sym 74528 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 74529 array_muxed0[8]
.sym 74530 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 74531 storage_1[0][6]
.sym 74532 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 74533 csrbank7_out_data_w[4]
.sym 74534 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 74535 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 74538 triendpointinterface_packetheaderdecode_state[2]
.sym 74539 array_muxed0[1]
.sym 74540 usb_outhandler_syncfifobuffered_produce[4]
.sym 74541 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 74542 usb_outhandler_syncfifobuffered_produce[5]
.sym 74543 array_muxed0[4]
.sym 74544 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 74545 usb_outhandler_syncfifobuffered_produce[2]
.sym 74546 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 74547 usb_outhandler_syncfifobuffered_produce[3]
.sym 74548 usb_usb_core_addr_SB_DFFESR_Q_E
.sym 74549 memdat_2[8]
.sym 74550 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 74551 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[0]
.sym 74559 usb_usb_core_addr_SB_DFFESR_Q_E
.sym 74561 csrbank7_address0_w[4]
.sym 74562 csrbank7_address0_w[2]
.sym 74569 csrbank7_address0_w[5]
.sym 74575 csrbank7_address0_w[0]
.sym 74576 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74577 usb_address_reset_SB_LUT4_I3_O[0]
.sym 74581 csrbank7_address0_w[6]
.sym 74583 csrbank7_address0_w[3]
.sym 74585 usb_address_reset_SB_LUT4_I3_O[0]
.sym 74586 csrbank7_address0_w[1]
.sym 74591 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74593 usb_address_reset_SB_LUT4_I3_O[0]
.sym 74597 csrbank7_address0_w[1]
.sym 74603 csrbank7_address0_w[2]
.sym 74608 csrbank7_address0_w[5]
.sym 74617 csrbank7_address0_w[3]
.sym 74621 csrbank7_address0_w[0]
.sym 74629 csrbank7_address0_w[6]
.sym 74633 csrbank7_address0_w[4]
.sym 74636 usb_usb_core_addr_SB_DFFESR_Q_E
.sym 74637 clk12_$glb_clk
.sym 74638 usb_address_reset_SB_LUT4_I3_O[0]
.sym 74643 memdat_2[9]
.sym 74651 basesoc_value[26]
.sym 74655 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[0]
.sym 74657 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 74658 csrbank7_address0_w[2]
.sym 74660 basesoc_value[27]
.sym 74663 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 74664 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 74665 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 74666 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[1]
.sym 74668 array_muxed0[0]
.sym 74669 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 74670 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 74671 VexRiscv._zz_104_[2]
.sym 74672 csrbank7_address0_w[1]
.sym 74673 csrbank1_bitbang0_w[0]
.sym 74680 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 74683 storage_1[1][6]
.sym 74685 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 74686 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 74687 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 74691 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I2_O
.sym 74694 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 74695 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 74698 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 74701 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 74704 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 74705 memadr_1
.sym 74706 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 74711 storage_1[0][6]
.sym 74714 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 74719 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 74721 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 74722 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 74726 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 74731 storage_1[1][6]
.sym 74732 storage_1[0][6]
.sym 74733 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 74734 memadr_1
.sym 74738 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 74746 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 74751 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 74756 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 74759 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I2_O
.sym 74760 clk48$SB_IO_IN_$glb_clk
.sym 74766 memdat_2[8]
.sym 74775 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 74777 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 74778 array_muxed0[6]
.sym 74779 array_muxed0[1]
.sym 74782 array_muxed0[6]
.sym 74784 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 74785 array_muxed0[2]
.sym 74786 basesoc_load_storage[15]
.sym 74787 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 74788 usb_usb_core_rx_reset1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 74791 csrbank7_in_data0_w[4]
.sym 74792 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 74793 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 74794 basesoc_value[15]
.sym 74795 array_muxed0[7]
.sym 74797 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[2]
.sym 74803 storage_1[0][0]
.sym 74805 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 74810 memadr_1
.sym 74811 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 74812 usb_usb_core_rx_payloadFifo_asyncfifo_din[7]
.sym 74815 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 74816 usb_usb_core_rx_reset1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 74817 usb_usb_core_rx_detect_i_se0
.sym 74819 storage_1[1][0]
.sym 74821 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 74822 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 74824 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 74825 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 74829 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 74830 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 74832 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 74837 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 74842 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 74848 usb_usb_core_rx_payloadFifo_asyncfifo_din[7]
.sym 74857 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 74860 storage_1[1][0]
.sym 74862 storage_1[0][0]
.sym 74863 memadr_1
.sym 74867 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 74868 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 74872 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 74873 usb_usb_core_rx_detect_i_se0
.sym 74874 usb_usb_core_rx_reset1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 74875 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 74878 usb_usb_core_rx_detect_i_se0
.sym 74879 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 74880 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 74881 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 74882 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 74883 clk48$SB_IO_IN_$glb_clk
.sym 74886 memdat_6[7]
.sym 74888 memdat_6[6]
.sym 74890 memdat_6[5]
.sym 74892 memdat_6[4]
.sym 74897 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 74901 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I2_O
.sym 74903 basesoc_en_storage
.sym 74905 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 74906 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 74909 csrbank7_in_data0_w[2]
.sym 74910 array_muxed0[9]
.sym 74911 csrbank7_in_data0_w[6]
.sym 74912 csrbank7_in_data0_w[0]
.sym 74913 csrbank7_in_data0_w[1]
.sym 74914 array_muxed0[10]
.sym 74915 $PACKER_GND_NET
.sym 74916 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 74917 array_muxed0[3]
.sym 74918 memdat_2[17]
.sym 74919 memdat_6[2]
.sym 74920 $PACKER_GND_NET
.sym 74927 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 74928 storage_1[1][7]
.sym 74930 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 74935 storage_1[1][1]
.sym 74936 storage_1[0][7]
.sym 74937 storage_3[5]_SB_DFFE_Q_E
.sym 74938 memadr_1
.sym 74939 storage_1[0][1]
.sym 74941 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 74943 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 74946 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 74950 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 74953 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 74955 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 74959 storage_1[0][1]
.sym 74960 memadr_1
.sym 74961 storage_1[1][1]
.sym 74966 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 74973 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 74977 storage_1[0][7]
.sym 74979 memadr_1
.sym 74980 storage_1[1][7]
.sym 74984 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 74985 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 74986 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 74990 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 74997 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 75001 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 75005 storage_3[5]_SB_DFFE_Q_E
.sym 75006 clk12_$glb_clk
.sym 75009 memdat_6[3]
.sym 75011 memdat_6[2]
.sym 75013 memdat_6[1]
.sym 75015 memdat_6[0]
.sym 75021 array_muxed0[1]
.sym 75024 array_muxed0[2]
.sym 75025 storage_3[5]_SB_DFFE_Q_E
.sym 75027 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 75028 basesoc_value[21]
.sym 75031 array_muxed0[7]
.sym 75032 usb_inhandler_syncfifobuffered_produce[2]
.sym 75033 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 75034 usb_inhandler_syncfifobuffered_produce[3]
.sym 75035 array_muxed0[4]
.sym 75036 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 75038 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 75040 usb_usb_core_rx_line_state_se01
.sym 75041 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 75042 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 75043 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 75052 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 75053 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 75058 usb_usb_core_rx_payloadFifo_asyncfifo_din[7]
.sym 75061 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 75065 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 75067 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I2_O
.sym 75088 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 75090 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 75091 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 75094 usb_usb_core_rx_payloadFifo_asyncfifo_din[7]
.sym 75115 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 75128 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I2_O
.sym 75129 clk48$SB_IO_IN_$glb_clk
.sym 75135 memdat_2[17]
.sym 75143 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[1]
.sym 75147 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 75148 usb_inhandler_syncfifobuffered_produce[1]
.sym 75149 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[0]
.sym 75150 usb_inhandler_syncfifobuffered_produce[4]
.sym 75152 basesoc_load_storage[27]
.sym 75154 usb_inhandler_syncfifobuffered_produce[0]
.sym 75157 csrbank1_bitbang0_w[0]
.sym 75174 usb_usb_core_rx_reset_counter_SB_DFFESR_Q_E
.sym 75176 usb_usb_core_rx_line_state_se01
.sym 75177 usb_usb_core_rx_reset_counter[5]
.sym 75183 usb_usb_core_rx_reset_counter[3]
.sym 75184 usb_usb_core_rx_line_state_se01
.sym 75187 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 75190 usb_usb_core_rx_reset_counter[2]
.sym 75195 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 75197 usb_usb_core_rx_reset_counter[1]
.sym 75200 usb_usb_core_rx_reset_counter[4]
.sym 75204 $nextpnr_ICESTORM_LC_2$O
.sym 75206 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 75210 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 75211 usb_usb_core_rx_line_state_se01
.sym 75212 usb_usb_core_rx_reset_counter[1]
.sym 75214 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 75216 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 75217 usb_usb_core_rx_line_state_se01
.sym 75219 usb_usb_core_rx_reset_counter[2]
.sym 75220 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 75222 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 75223 usb_usb_core_rx_line_state_se01
.sym 75224 usb_usb_core_rx_reset_counter[3]
.sym 75226 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 75228 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 75229 usb_usb_core_rx_line_state_se01
.sym 75230 usb_usb_core_rx_reset_counter[4]
.sym 75232 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 75234 $nextpnr_ICESTORM_LC_3$I3
.sym 75235 usb_usb_core_rx_line_state_se01
.sym 75237 usb_usb_core_rx_reset_counter[5]
.sym 75238 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 75244 $nextpnr_ICESTORM_LC_3$I3
.sym 75247 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 75248 usb_usb_core_rx_line_state_se01
.sym 75251 usb_usb_core_rx_reset_counter_SB_DFFESR_Q_E
.sym 75252 clk48$SB_IO_IN_$glb_clk
.sym 75253 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 75258 memdat_2[16]
.sym 75266 array_muxed0[2]
.sym 75270 $PACKER_VCC_NET
.sym 75271 array_muxed0[1]
.sym 75273 basesoc_value_SB_DFFSR_Q_10_D_SB_LUT4_O_I2[1]
.sym 75274 array_muxed0[6]
.sym 75287 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[1]
.sym 75288 array_muxed0[7]
.sym 75295 multiregimpl1_regs1_SB_LUT4_I0_O[0]
.sym 75296 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[2]
.sym 75298 triendpointinterface_rxpipeline_state[2]
.sym 75301 triendpointinterface_rxpipeline_state[1]
.sym 75302 multiregimpl1_regs1_SB_LUT4_I3_O[0]
.sym 75303 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 75304 usb_usb_core_rx_line_state_valid
.sym 75307 usb_usb_core_rx_line_state_se01
.sym 75308 multiregimpl0_regs1_SB_LUT4_I3_I2[0]
.sym 75309 multiregimpl1_regs1_SB_LUT4_I0_O[1]
.sym 75310 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 75311 multiregimpl0_regs1
.sym 75312 multiregimpl0_regs1_SB_LUT4_I3_I2[1]
.sym 75319 triendpointinterface_rxpipeline_state[0]
.sym 75325 multiregimpl0_regs1_SB_LUT4_I3_1_O[0]
.sym 75328 multiregimpl1_regs1_SB_LUT4_I0_O[0]
.sym 75329 multiregimpl1_regs1_SB_LUT4_I0_O[1]
.sym 75330 multiregimpl0_regs1_SB_LUT4_I3_I2[0]
.sym 75334 triendpointinterface_rxpipeline_state[0]
.sym 75336 triendpointinterface_rxpipeline_state[2]
.sym 75337 triendpointinterface_rxpipeline_state[1]
.sym 75340 triendpointinterface_rxpipeline_state[1]
.sym 75341 triendpointinterface_rxpipeline_state[0]
.sym 75343 triendpointinterface_rxpipeline_state[2]
.sym 75346 multiregimpl0_regs1_SB_LUT4_I3_I2[1]
.sym 75347 multiregimpl0_regs1
.sym 75349 multiregimpl0_regs1_SB_LUT4_I3_I2[0]
.sym 75353 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[2]
.sym 75358 usb_usb_core_rx_line_state_se01
.sym 75359 usb_usb_core_rx_line_state_valid
.sym 75360 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 75361 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 75365 multiregimpl1_regs1_SB_LUT4_I0_O[1]
.sym 75366 multiregimpl1_regs1_SB_LUT4_I0_O[0]
.sym 75367 multiregimpl0_regs1_SB_LUT4_I3_1_O[0]
.sym 75370 multiregimpl1_regs1_SB_LUT4_I3_O[0]
.sym 75375 clk48$SB_IO_IN_$glb_clk
.sym 75376 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 75381 memdat_2[21]
.sym 75399 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 75400 usb_setuphandler_reset_old_trigger
.sym 75406 array_muxed0[10]
.sym 75410 array_muxed0[9]
.sym 75418 multiregimpl1_regs1
.sym 75420 multiregimpl0_regs1_SB_LUT4_I3_1_O[1]
.sym 75421 triendpointinterface_rxpipeline_state[2]
.sym 75422 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[2]
.sym 75423 multiregimpl0_regs1_SB_LUT4_I3_I2[0]
.sym 75424 triendpointinterface_rxpipeline_state[1]
.sym 75425 multiregimpl0_regs1_SB_LUT4_I3_1_O[0]
.sym 75426 triendpointinterface_rxpipeline_state[0]
.sym 75430 multiregimpl0_regs1
.sym 75431 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 75433 usb_iobuf_usb_n_t_oe
.sym 75435 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[2]
.sym 75436 multiregimpl1_regs1_SB_LUT4_I3_O[1]
.sym 75444 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[0]
.sym 75445 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[3]
.sym 75447 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[1]
.sym 75449 multiregimpl1_regs1_SB_LUT4_I3_O[0]
.sym 75451 triendpointinterface_rxpipeline_state[1]
.sym 75452 triendpointinterface_rxpipeline_state[0]
.sym 75454 triendpointinterface_rxpipeline_state[2]
.sym 75457 triendpointinterface_rxpipeline_state[2]
.sym 75458 triendpointinterface_rxpipeline_state[1]
.sym 75459 triendpointinterface_rxpipeline_state[0]
.sym 75465 multiregimpl0_regs1_SB_LUT4_I3_1_O[1]
.sym 75466 multiregimpl0_regs1_SB_LUT4_I3_1_O[0]
.sym 75469 multiregimpl0_regs1
.sym 75470 multiregimpl1_regs1_SB_LUT4_I3_O[1]
.sym 75471 multiregimpl0_regs1_SB_LUT4_I3_I2[0]
.sym 75472 multiregimpl1_regs1_SB_LUT4_I3_O[0]
.sym 75475 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[2]
.sym 75476 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[0]
.sym 75477 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[1]
.sym 75482 multiregimpl1_regs1
.sym 75484 usb_iobuf_usb_n_t_oe
.sym 75487 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[3]
.sym 75488 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[2]
.sym 75489 multiregimpl1_regs1
.sym 75490 multiregimpl0_regs1_SB_LUT4_I3_1_O[0]
.sym 75493 triendpointinterface_rxpipeline_state[2]
.sym 75495 triendpointinterface_rxpipeline_state[0]
.sym 75496 triendpointinterface_rxpipeline_state[1]
.sym 75498 clk12_$glb_clk
.sym 75499 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 75504 memdat_2[20]
.sym 75512 multiregimpl1_regs1_SB_LUT4_I0_O[0]
.sym 75514 basesoc_load_storage[21]
.sym 75515 array_muxed0[8]
.sym 75518 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 75519 array_muxed0[7]
.sym 75520 array_muxed0[1]
.sym 75521 array_muxed0[2]
.sym 75522 array_muxed0[6]
.sym 75528 array_muxed0[4]
.sym 75531 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 75543 usb_iobuf_usb_n_t_oe
.sym 75545 usb_iobuf_usb_n_t_i0
.sym 75546 multiregimpl1_regs0
.sym 75549 usb_iobuf_usb_p_t_i0
.sym 75558 multiregimpl0_regs0
.sym 75569 multiregimpl0_regs1
.sym 75575 multiregimpl1_regs0
.sym 75582 usb_iobuf_usb_p_t_i0
.sym 75599 multiregimpl0_regs0
.sym 75605 usb_iobuf_usb_n_t_i0
.sym 75618 multiregimpl0_regs1
.sym 75619 usb_iobuf_usb_n_t_oe
.sym 75621 clk48$SB_IO_IN_$glb_clk
.sym 75631 usb_usb_core_rx_line_state_phase_SB_DFFSR_Q_R
.sym 75633 usb_iobuf_usb_n_t_oe
.sym 75697 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O
.sym 75708 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O
.sym 75723 lxspi_dqi[0]
.sym 75727 lxspi_dqi[1]
.sym 75730 spiflash4x_cs_n$SB_IO_OUT
.sym 75741 VexRiscv._zz_163_[30]
.sym 75750 $PACKER_VCC_NET
.sym 75755 array_muxed1[30]
.sym 75763 array_muxed0[3]
.sym 75764 array_muxed0[2]
.sym 75774 $PACKER_VCC_NET
.sym 75776 array_muxed0[1]
.sym 75777 array_muxed0[0]
.sym 75779 array_muxed0[5]
.sym 75782 array_muxed0[10]
.sym 75783 array_muxed0[7]
.sym 75789 array_muxed0[8]
.sym 75790 array_muxed0[9]
.sym 75791 array_muxed0[4]
.sym 75792 $PACKER_VCC_NET
.sym 75793 array_muxed0[6]
.sym 75799 basesoc_cpu_dbus_dat_r[25]
.sym 75800 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[3]
.sym 75801 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[6]
.sym 75802 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[1]
.sym 75803 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_7_I1[3]
.sym 75804 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[4]
.sym 75805 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[2]
.sym 75806 basesoc_cpu_dbus_dat_r[14]
.sym 75815 array_muxed0[0]
.sym 75816 array_muxed0[1]
.sym 75817 array_muxed0[10]
.sym 75818 array_muxed0[2]
.sym 75819 array_muxed0[3]
.sym 75820 array_muxed0[4]
.sym 75821 array_muxed0[5]
.sym 75822 array_muxed0[6]
.sym 75823 array_muxed0[7]
.sym 75824 array_muxed0[8]
.sym 75825 array_muxed0[9]
.sym 75826 clk12_$glb_clk
.sym 75827 $PACKER_VCC_NET
.sym 75828 $PACKER_VCC_NET
.sym 75841 array_muxed1[16]
.sym 75842 array_muxed1[27]
.sym 75845 array_muxed1[30]
.sym 75846 array_muxed1[16]
.sym 75847 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 75848 lxspi_dqi[0]
.sym 75851 lxspi_dqi[3]
.sym 75852 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O
.sym 75854 lxspi_i0[0]
.sym 75858 lxspi_i0[1]
.sym 75859 spiflash4x_cs_n$SB_IO_OUT
.sym 75874 array_muxed0[0]
.sym 75876 $PACKER_VCC_NET
.sym 75878 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[3]
.sym 75880 basesoc_cpu_dbus_dat_r[12]
.sym 75885 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 75888 lxspi_dqi[1]
.sym 75889 memdat_2[31]
.sym 75890 slave_sel_r[3]
.sym 75891 array_muxed0[9]
.sym 75892 array_muxed0[4]
.sym 75893 basesoc_cpu_dbus_dat_r[25]
.sym 75895 slave_sel_r[3]
.sym 75898 $PACKER_VCC_NET
.sym 75932 $PACKER_GND_NET
.sym 75934 $PACKER_VCC_NET
.sym 75937 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1[1]
.sym 75938 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[2]
.sym 75939 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[1]
.sym 75940 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[5]
.sym 75941 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[4]
.sym 75942 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_18_I1[1]
.sym 75943 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[3]
.sym 75944 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_5_I1[3]
.sym 75965 $PACKER_GND_NET
.sym 75974 $PACKER_VCC_NET
.sym 75979 basesoc_cpu_dbus_dat_r[26]
.sym 75980 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[2]
.sym 75981 array_muxed0[1]
.sym 75982 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[3]
.sym 75983 array_muxed0[7]
.sym 75984 basesoc_cpu_dbus_dat_r[17]
.sym 75985 lxspi_dq_oe_SB_DFFSR_Q_R
.sym 75986 basesoc_cpu_dbus_dat_r[25]
.sym 75987 array_muxed0[0]
.sym 75988 array_muxed1[25]
.sym 75990 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[6]
.sym 75991 VexRiscv._zz_163_[20]
.sym 75992 VexRiscv._zz_163_[27]
.sym 75994 slave_sel_r[2]
.sym 75995 slave_sel_r[2]
.sym 75996 $PACKER_VCC_NET
.sym 75997 $PACKER_VCC_NET
.sym 75998 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 75999 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[1]
.sym 76000 $PACKER_VCC_NET
.sym 76001 basesoc_cpu_dbus_dat_r[14]
.sym 76002 basesoc_cpu_dbus_dat_r[1]
.sym 76010 array_muxed0[10]
.sym 76011 $PACKER_VCC_NET
.sym 76014 array_muxed0[8]
.sym 76015 array_muxed0[2]
.sym 76016 array_muxed0[5]
.sym 76019 array_muxed0[0]
.sym 76021 array_muxed0[6]
.sym 76022 array_muxed0[7]
.sym 76023 array_muxed0[1]
.sym 76025 $PACKER_VCC_NET
.sym 76027 array_muxed0[3]
.sym 76034 array_muxed0[9]
.sym 76035 array_muxed0[4]
.sym 76039 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 76040 basesoc_cpu_dbus_dat_r[10]
.sym 76041 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_I1[3]
.sym 76042 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 76043 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1[1]
.sym 76044 basesoc_cpu_dbus_dat_r[31]
.sym 76045 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[3]
.sym 76046 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[1]
.sym 76055 array_muxed0[0]
.sym 76056 array_muxed0[1]
.sym 76057 array_muxed0[10]
.sym 76058 array_muxed0[2]
.sym 76059 array_muxed0[3]
.sym 76060 array_muxed0[4]
.sym 76061 array_muxed0[5]
.sym 76062 array_muxed0[6]
.sym 76063 array_muxed0[7]
.sym 76064 array_muxed0[8]
.sym 76065 array_muxed0[9]
.sym 76066 clk12_$glb_clk
.sym 76067 $PACKER_VCC_NET
.sym 76068 $PACKER_VCC_NET
.sym 76079 $PACKER_VCC_NET
.sym 76080 VexRiscv._zz_61_[28]
.sym 76081 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 76084 VexRiscv._zz_98__SB_LUT4_O_3_I3[2]
.sym 76086 array_muxed0[5]
.sym 76089 basesoc_cpu_dbus_dat_r[15]
.sym 76090 array_muxed0[8]
.sym 76092 array_muxed0[5]
.sym 76094 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[3]
.sym 76098 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 76099 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 76100 basesoc_cpu_dbus_dat_r[25]
.sym 76102 basesoc_cpu_dbus_dat_r[13]
.sym 76103 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 76104 basesoc_cpu_dbus_dat_r[10]
.sym 76120 $PACKER_GND_NET
.sym 76138 $PACKER_VCC_NET
.sym 76141 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2]
.sym 76142 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[2]
.sym 76143 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[5]
.sym 76144 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_15_I1[3]
.sym 76145 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1[1]
.sym 76146 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[0]
.sym 76147 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[8]
.sym 76148 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[0]
.sym 76169 $PACKER_GND_NET
.sym 76178 $PACKER_VCC_NET
.sym 76180 VexRiscv._zz_163_[24]
.sym 76181 VexRiscv._zz_163_[24]
.sym 76183 array_muxed0[2]
.sym 76184 basesoc_cpu_dbus_dat_r[20]
.sym 76185 VexRiscv._zz_98__SB_LUT4_O_7_I3[2]
.sym 76186 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 76187 lxspi_i1_SB_LUT4_I3_1_O
.sym 76190 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 76191 lxspi_bus_dat_r[31]
.sym 76193 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 76194 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 76195 basesoc_cpu_dbus_dat_r[12]
.sym 76196 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 76197 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 76198 VexRiscv._zz_120_[17]
.sym 76199 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1[1]
.sym 76201 basesoc_cpu_dbus_dat_r[31]
.sym 76202 $PACKER_GND_NET
.sym 76203 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[3]
.sym 76204 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[1]
.sym 76205 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 76212 array_muxed0[0]
.sym 76220 array_muxed0[5]
.sym 76222 array_muxed0[1]
.sym 76224 array_muxed0[3]
.sym 76228 array_muxed0[2]
.sym 76229 $PACKER_VCC_NET
.sym 76230 array_muxed0[6]
.sym 76234 array_muxed0[10]
.sym 76235 array_muxed0[8]
.sym 76236 array_muxed0[7]
.sym 76240 $PACKER_VCC_NET
.sym 76241 array_muxed0[4]
.sym 76242 array_muxed0[9]
.sym 76243 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[2]
.sym 76244 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[4]
.sym 76245 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3[1]
.sym 76246 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_27_I1[1]
.sym 76247 basesoc_cpu_dbus_dat_r[13]
.sym 76248 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_DFFSR_Q_R
.sym 76249 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 76250 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I2[1]
.sym 76259 array_muxed0[0]
.sym 76260 array_muxed0[1]
.sym 76261 array_muxed0[10]
.sym 76262 array_muxed0[2]
.sym 76263 array_muxed0[3]
.sym 76264 array_muxed0[4]
.sym 76265 array_muxed0[5]
.sym 76266 array_muxed0[6]
.sym 76267 array_muxed0[7]
.sym 76268 array_muxed0[8]
.sym 76269 array_muxed0[9]
.sym 76270 clk12_$glb_clk
.sym 76271 $PACKER_VCC_NET
.sym 76272 $PACKER_VCC_NET
.sym 76284 basesoc_cpu_ibus_adr[5]
.sym 76286 basesoc_cpu_dbus_dat_r[22]
.sym 76287 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 76288 array_muxed0[3]
.sym 76289 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 76290 array_muxed0[1]
.sym 76292 array_muxed0[3]
.sym 76294 basesoc_cpu_dbus_adr[1]
.sym 76296 array_muxed0[0]
.sym 76297 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 76298 VexRiscv._zz_162_[25]
.sym 76299 VexRiscv._zz_162_[22]
.sym 76300 VexRiscv._zz_162_[24]
.sym 76301 lxspi_dqi[1]
.sym 76302 basesoc_cpu_dbus_dat_r[25]
.sym 76303 slave_sel_r[3]
.sym 76304 array_muxed0[4]
.sym 76305 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 76306 basesoc_cpu_dbus_dat_r[25]
.sym 76307 array_muxed0[4]
.sym 76308 array_muxed0[9]
.sym 76340 $PACKER_GND_NET
.sym 76342 $PACKER_VCC_NET
.sym 76345 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[8]
.sym 76346 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[1]
.sym 76347 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 76348 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[1]
.sym 76349 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[5]
.sym 76350 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 76351 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[6]
.sym 76352 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3[1]
.sym 76373 $PACKER_GND_NET
.sym 76382 $PACKER_VCC_NET
.sym 76386 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 76387 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 76388 VexRiscv._zz_163_[25]
.sym 76389 array_muxed0[6]
.sym 76390 slave_sel_r[1]
.sym 76392 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 76393 slave_sel_r[1]
.sym 76394 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 76395 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 76397 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[9]
.sym 76398 VexRiscv._zz_221_[17]
.sym 76399 $PACKER_VCC_NET
.sym 76400 VexRiscv._zz_61_[25]
.sym 76401 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_27_I1[1]
.sym 76402 slave_sel_r[2]
.sym 76403 VexRiscv._zz_163_[20]
.sym 76404 $PACKER_VCC_NET
.sym 76405 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 76406 VexRiscv._zz_163_[16]
.sym 76407 VexRiscv._zz_163_[27]
.sym 76408 $PACKER_VCC_NET
.sym 76409 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I2[1]
.sym 76410 VexRiscv._zz_61_[31]
.sym 76416 VexRiscv._zz_61_[31]
.sym 76417 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 76418 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76419 $PACKER_VCC_NET
.sym 76423 VexRiscv._zz_61_[25]
.sym 76424 VexRiscv._zz_61_[26]
.sym 76426 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76427 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 76429 VexRiscv._zz_61_[27]
.sym 76430 VexRiscv._zz_61_[28]
.sym 76433 VexRiscv._zz_61_[30]
.sym 76434 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 76435 VexRiscv._zz_61_[24]
.sym 76438 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 76442 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 76443 VexRiscv._zz_61_[29]
.sym 76446 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 76447 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[9]
.sym 76448 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[5]
.sym 76449 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 76450 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_25_I1[1]
.sym 76451 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[2]
.sym 76452 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[6]
.sym 76453 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 76454 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[8]
.sym 76455 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76456 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76457 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76458 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76459 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76460 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76461 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76462 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76463 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 76464 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 76466 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 76467 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 76468 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 76474 clk12_$glb_clk
.sym 76475 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 76476 $PACKER_VCC_NET
.sym 76477 VexRiscv._zz_61_[26]
.sym 76478 VexRiscv._zz_61_[27]
.sym 76479 VexRiscv._zz_61_[28]
.sym 76480 VexRiscv._zz_61_[29]
.sym 76481 VexRiscv._zz_61_[30]
.sym 76482 VexRiscv._zz_61_[31]
.sym 76483 VexRiscv._zz_61_[24]
.sym 76484 VexRiscv._zz_61_[25]
.sym 76488 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 76489 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 76490 array_muxed0[7]
.sym 76491 basesoc_cpu_ibus_adr[5]
.sym 76492 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[1]
.sym 76493 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 76494 array_muxed0[6]
.sym 76496 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 76497 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 76498 array_muxed0[8]
.sym 76499 basesoc_cpu_dbus_dat_r[15]
.sym 76500 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 76501 VexRiscv._zz_120_[20]
.sym 76502 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[3]
.sym 76503 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 76504 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 76505 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 76506 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 76507 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 76508 basesoc_cpu_dbus_dat_r[25]
.sym 76509 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 76510 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 76511 VexRiscv._zz_162_[22]
.sym 76512 VexRiscv._zz_163_[28]
.sym 76519 VexRiscv._zz_40_
.sym 76521 VexRiscv._zz_61_[18]
.sym 76522 VexRiscv._zz_61_[21]
.sym 76523 VexRiscv._zz_61_[20]
.sym 76526 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 76527 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76529 VexRiscv._zz_61_[17]
.sym 76532 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76534 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 76536 VexRiscv._zz_61_[19]
.sym 76537 $PACKER_VCC_NET
.sym 76539 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 76540 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 76542 VexRiscv._zz_61_[16]
.sym 76543 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 76545 VexRiscv._zz_61_[23]
.sym 76546 VexRiscv._zz_61_[22]
.sym 76549 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 76550 basesoc_value[10]
.sym 76551 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O[2]
.sym 76552 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[1]
.sym 76553 basesoc_value[9]
.sym 76554 basesoc_value[28]
.sym 76555 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 76556 basesoc_value[0]
.sym 76557 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76558 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76559 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76560 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76561 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76562 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76563 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76564 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76565 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 76566 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 76568 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 76569 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 76570 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 76576 clk12_$glb_clk
.sym 76577 VexRiscv._zz_40_
.sym 76578 VexRiscv._zz_61_[16]
.sym 76579 VexRiscv._zz_61_[17]
.sym 76580 VexRiscv._zz_61_[18]
.sym 76581 VexRiscv._zz_61_[19]
.sym 76582 VexRiscv._zz_61_[20]
.sym 76583 VexRiscv._zz_61_[21]
.sym 76584 VexRiscv._zz_61_[22]
.sym 76585 VexRiscv._zz_61_[23]
.sym 76586 $PACKER_VCC_NET
.sym 76590 VexRiscv._zz_163_[21]
.sym 76591 VexRiscv._zz_162_[23]
.sym 76594 grant
.sym 76595 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[1]
.sym 76596 VexRiscv._zz_163_[28]
.sym 76597 VexRiscv._zz_61_[17]
.sym 76598 basesoc_cpu_dbus_dat_r[29]
.sym 76599 VexRiscv._zz_162_[20]
.sym 76600 slave_sel_r[3]
.sym 76601 VexRiscv._zz_162_[19]
.sym 76602 array_muxed0[2]
.sym 76603 basesoc_cpu_dbus_dat_r[31]
.sym 76604 VexRiscv._zz_61_[24]
.sym 76605 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 76606 VexRiscv._zz_163_[16]
.sym 76607 VexRiscv._zz_61_[27]
.sym 76608 array_muxed0[5]
.sym 76609 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[6]
.sym 76610 VexRiscv._zz_40_
.sym 76611 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 76612 VexRiscv._zz_120_[29]
.sym 76613 VexRiscv._zz_163_[30]
.sym 76614 VexRiscv._zz_221_[28]
.sym 76619 VexRiscv._zz_61_[24]
.sym 76621 VexRiscv._zz_61_[30]
.sym 76623 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 76624 VexRiscv._zz_61_[27]
.sym 76627 VexRiscv._zz_61_[29]
.sym 76628 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76629 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76639 VexRiscv._zz_61_[28]
.sym 76640 VexRiscv._zz_61_[25]
.sym 76641 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 76642 VexRiscv._zz_61_[31]
.sym 76643 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 76645 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 76646 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 76648 $PACKER_VCC_NET
.sym 76649 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 76650 VexRiscv._zz_61_[26]
.sym 76651 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 76652 VexRiscv.MmuPlugin_ports_0_cache_0_exception_SB_LUT4_I0_O[2]
.sym 76653 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[4]
.sym 76654 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[3]
.sym 76655 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 76656 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 76657 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 76658 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 76659 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76660 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76661 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76662 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76663 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76664 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76665 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76666 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76667 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 76668 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 76670 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 76671 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 76672 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 76678 clk12_$glb_clk
.sym 76679 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 76680 $PACKER_VCC_NET
.sym 76681 VexRiscv._zz_61_[26]
.sym 76682 VexRiscv._zz_61_[27]
.sym 76683 VexRiscv._zz_61_[28]
.sym 76684 VexRiscv._zz_61_[29]
.sym 76685 VexRiscv._zz_61_[30]
.sym 76686 VexRiscv._zz_61_[31]
.sym 76687 VexRiscv._zz_61_[24]
.sym 76688 VexRiscv._zz_61_[25]
.sym 76693 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 76694 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76695 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76696 basesoc_load_storage[10]
.sym 76697 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 76698 array_muxed0[0]
.sym 76699 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 76700 VexRiscv._zz_224__SB_LUT4_O_9_I2[0]
.sym 76701 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 76702 VexRiscv._zz_120_[21]
.sym 76703 array_muxed0[0]
.sym 76704 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O[2]
.sym 76705 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 76706 VexRiscv._zz_163_[29]
.sym 76707 array_muxed0[4]
.sym 76708 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 76709 basesoc_value[9]
.sym 76710 basesoc_cpu_dbus_dat_r[25]
.sym 76711 basesoc_value[28]
.sym 76712 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 76713 VexRiscv._zz_97__SB_LUT4_I2_O[3]
.sym 76714 slave_sel_r[3]
.sym 76715 VexRiscv._zz_61_[20]
.sym 76716 array_muxed0[9]
.sym 76721 VexRiscv._zz_61_[20]
.sym 76722 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 76723 VexRiscv._zz_61_[22]
.sym 76726 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76730 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 76732 VexRiscv._zz_61_[16]
.sym 76733 VexRiscv._zz_61_[23]
.sym 76734 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76739 VexRiscv._zz_61_[18]
.sym 76740 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 76742 VexRiscv._zz_61_[21]
.sym 76743 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 76745 VexRiscv._zz_61_[17]
.sym 76748 VexRiscv._zz_40_
.sym 76749 VexRiscv._zz_61_[19]
.sym 76750 $PACKER_VCC_NET
.sym 76751 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 76753 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 76754 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 76755 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 76756 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[0]
.sym 76757 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 76758 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O[2]
.sym 76759 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[6]
.sym 76760 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[3]
.sym 76761 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76762 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76763 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76764 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76765 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76766 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76767 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76768 VexRiscv.lastStageRegFileWrite_valid_SB_LUT4_I3_O
.sym 76769 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 76770 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 76772 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 76773 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 76774 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 76780 clk12_$glb_clk
.sym 76781 VexRiscv._zz_40_
.sym 76782 VexRiscv._zz_61_[16]
.sym 76783 VexRiscv._zz_61_[17]
.sym 76784 VexRiscv._zz_61_[18]
.sym 76785 VexRiscv._zz_61_[19]
.sym 76786 VexRiscv._zz_61_[20]
.sym 76787 VexRiscv._zz_61_[21]
.sym 76788 VexRiscv._zz_61_[22]
.sym 76789 VexRiscv._zz_61_[23]
.sym 76790 $PACKER_VCC_NET
.sym 76795 VexRiscv._zz_163_[23]
.sym 76796 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 76797 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[1]
.sym 76798 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[2]
.sym 76799 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[3]
.sym 76800 VexRiscv._zz_61_[16]
.sym 76801 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[0]
.sym 76802 array_muxed0[7]
.sym 76803 VexRiscv._zz_163_[20]
.sym 76804 array_muxed0[6]
.sym 76806 lxspi_bus_dat_r[29]
.sym 76807 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 76809 VexRiscv._zz_120_[23]
.sym 76810 VexRiscv._zz_163_[20]
.sym 76811 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 76812 basesoc_load_storage[9]
.sym 76813 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 76814 slave_sel_r[2]
.sym 76815 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 76816 $PACKER_VCC_NET
.sym 76817 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 76818 VexRiscv._zz_163_[16]
.sym 76824 array_muxed0[8]
.sym 76825 array_muxed0[3]
.sym 76826 array_muxed0[6]
.sym 76827 array_muxed0[1]
.sym 76835 array_muxed0[2]
.sym 76841 array_muxed0[5]
.sym 76842 array_muxed0[10]
.sym 76843 $PACKER_VCC_NET
.sym 76845 array_muxed0[7]
.sym 76849 array_muxed0[0]
.sym 76850 $PACKER_VCC_NET
.sym 76851 array_muxed0[4]
.sym 76854 array_muxed0[9]
.sym 76855 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[0]
.sym 76856 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3[2]
.sym 76857 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 76858 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[5]
.sym 76859 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 76860 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[2]
.sym 76861 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[0]
.sym 76862 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[1]
.sym 76871 array_muxed0[0]
.sym 76872 array_muxed0[1]
.sym 76873 array_muxed0[10]
.sym 76874 array_muxed0[2]
.sym 76875 array_muxed0[3]
.sym 76876 array_muxed0[4]
.sym 76877 array_muxed0[5]
.sym 76878 array_muxed0[6]
.sym 76879 array_muxed0[7]
.sym 76880 array_muxed0[8]
.sym 76881 array_muxed0[9]
.sym 76882 clk12_$glb_clk
.sym 76883 $PACKER_VCC_NET
.sym 76884 $PACKER_VCC_NET
.sym 76897 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 76898 lxspi_bus_dat_r[9]
.sym 76899 array_muxed0[3]
.sym 76901 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 76902 array_muxed0[6]
.sym 76904 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 76905 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 76906 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 76907 memdat_2[29]
.sym 76908 lxspi_bus_dat_r[22]
.sym 76909 $PACKER_VCC_NET
.sym 76910 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[3]
.sym 76912 basesoc_cpu_dbus_dat_r[25]
.sym 76913 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[2]
.sym 76914 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 76915 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[2]
.sym 76916 $PACKER_VCC_NET
.sym 76918 usb_inhandler_dtbs[6]
.sym 76919 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 76920 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 76952 $PACKER_GND_NET
.sym 76954 $PACKER_VCC_NET
.sym 76957 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[1]
.sym 76958 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[2]
.sym 76959 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[5]
.sym 76960 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[1]
.sym 76961 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[0]
.sym 76962 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[3]
.sym 76963 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead_SB_LUT4_I3_O[0]
.sym 76964 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[2]
.sym 76985 $PACKER_GND_NET
.sym 76994 $PACKER_VCC_NET
.sym 76996 array_muxed0[3]
.sym 76997 array_muxed0[3]
.sym 76999 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[9]
.sym 77000 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 77001 lxspi_bus_dat_r[23]
.sym 77002 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 77005 grant
.sym 77006 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 77007 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 77008 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 77009 array_muxed0[2]
.sym 77010 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 77012 basesoc_cpu_dbus_dat_r[2]
.sym 77014 grant
.sym 77015 VexRiscv._zz_61_[27]
.sym 77016 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 77017 array_muxed0[5]
.sym 77018 $PACKER_GND_NET
.sym 77020 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 77022 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 77027 array_muxed0[1]
.sym 77029 array_muxed0[3]
.sym 77035 array_muxed0[8]
.sym 77037 array_muxed0[0]
.sym 77039 array_muxed0[6]
.sym 77040 array_muxed0[7]
.sym 77042 array_muxed0[5]
.sym 77046 array_muxed0[10]
.sym 77047 $PACKER_VCC_NET
.sym 77050 array_muxed0[2]
.sym 77054 $PACKER_VCC_NET
.sym 77056 array_muxed0[9]
.sym 77057 array_muxed0[4]
.sym 77059 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[3]
.sym 77061 slave_sel_SB_LUT4_O_I1[0]
.sym 77063 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[3]
.sym 77064 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead_SB_LUT4_I3_O[0]
.sym 77065 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[3]
.sym 77066 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]
.sym 77075 array_muxed0[0]
.sym 77076 array_muxed0[1]
.sym 77077 array_muxed0[10]
.sym 77078 array_muxed0[2]
.sym 77079 array_muxed0[3]
.sym 77080 array_muxed0[4]
.sym 77081 array_muxed0[5]
.sym 77082 array_muxed0[6]
.sym 77083 array_muxed0[7]
.sym 77084 array_muxed0[8]
.sym 77085 array_muxed0[9]
.sym 77086 clk12_$glb_clk
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77101 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 77103 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 77104 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 77105 array_muxed0[3]
.sym 77106 slave_sel_r[2]
.sym 77107 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 77108 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[1]
.sym 77109 VexRiscv._zz_104_[2]
.sym 77110 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 77111 array_muxed0[1]
.sym 77112 basesoc_cpu_dbus_dat_r[23]
.sym 77113 memdat_2[22]
.sym 77114 memdat_2[10]
.sym 77115 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 77116 lxspi_bus_dat_r[23]
.sym 77117 basesoc_value[9]
.sym 77118 memdat_2[16]
.sym 77119 basesoc_value[28]
.sym 77120 basesoc_cpu_ibus_adr[26]
.sym 77121 memdat_2[14]
.sym 77122 slave_sel_r[3]
.sym 77123 array_muxed0[4]
.sym 77124 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 77156 $PACKER_GND_NET
.sym 77158 $PACKER_VCC_NET
.sym 77161 basesoc_cpu_dbus_dat_r[1]
.sym 77162 VexRiscv._zz_104__SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 77163 VexRiscv._zz_104_[0]
.sym 77164 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_DFFSR_Q_R
.sym 77165 VexRiscv._zz_104__SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 77166 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[3]
.sym 77167 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[2]
.sym 77168 VexRiscv._zz_104_[1]
.sym 77189 $PACKER_GND_NET
.sym 77198 $PACKER_VCC_NET
.sym 77203 array_muxed0[3]
.sym 77205 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 77206 slave_sel_r[3]
.sym 77209 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 77210 array_muxed0[12]
.sym 77211 basesoc_cpu_dbus_adr[28]
.sym 77213 array_muxed0[7]
.sym 77214 slave_sel_SB_LUT4_O_I1[0]
.sym 77215 VexRiscv.decode_to_execute_IS_SFENCE_VMA
.sym 77216 memdat_2[21]
.sym 77217 lxspi_bus_dat_r[16]
.sym 77218 $PACKER_VCC_NET
.sym 77219 $PACKER_VCC_NET
.sym 77220 memdat_2[11]
.sym 77221 usb_outhandler_stall_status_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 77223 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 77224 $PACKER_VCC_NET
.sym 77225 basesoc_load_storage[9]
.sym 77226 slave_sel_r[2]
.sym 77233 $PACKER_VCC_NET
.sym 77236 array_muxed0[8]
.sym 77237 array_muxed0[1]
.sym 77238 array_muxed0[2]
.sym 77241 array_muxed0[10]
.sym 77242 array_muxed0[3]
.sym 77244 array_muxed0[9]
.sym 77245 array_muxed0[4]
.sym 77246 array_muxed0[5]
.sym 77251 $PACKER_VCC_NET
.sym 77252 array_muxed0[0]
.sym 77259 array_muxed0[6]
.sym 77262 array_muxed0[7]
.sym 77263 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 77264 usb_outhandler_stall_status[11]
.sym 77267 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 77269 usb_outhandler_stall_status[14]
.sym 77270 usb_outhandler_stall_status[13]
.sym 77279 array_muxed0[0]
.sym 77280 array_muxed0[1]
.sym 77281 array_muxed0[10]
.sym 77282 array_muxed0[2]
.sym 77283 array_muxed0[3]
.sym 77284 array_muxed0[4]
.sym 77285 array_muxed0[5]
.sym 77286 array_muxed0[6]
.sym 77287 array_muxed0[7]
.sym 77288 array_muxed0[8]
.sym 77289 array_muxed0[9]
.sym 77290 clk12_$glb_clk
.sym 77291 $PACKER_VCC_NET
.sym 77292 $PACKER_VCC_NET
.sym 77303 $PACKER_VCC_NET
.sym 77305 lxspi_bus_dat_r[9]
.sym 77307 array_muxed0[3]
.sym 77308 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_DFFSR_Q_R
.sym 77309 array_muxed0[9]
.sym 77310 array_muxed0[3]
.sym 77312 array_muxed0[13]
.sym 77313 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 77314 basesoc_cpu_dbus_dat_r[3]
.sym 77315 csrbank7_in_ctrl0_w[2]
.sym 77316 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 77317 $PACKER_VCC_NET
.sym 77321 memdat_2[20]
.sym 77322 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 77324 $PACKER_VCC_NET
.sym 77325 memdat_2[12]
.sym 77327 usb_inhandler_dtbs[6]
.sym 77360 $PACKER_GND_NET
.sym 77362 $PACKER_VCC_NET
.sym 77365 interface1_bank_bus_dat_r[0]
.sym 77366 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 77367 interface1_bank_bus_dat_r[3]
.sym 77368 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 77369 usb_inhandler_transmitted_SB_LUT4_I3_O[1]
.sym 77370 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 77371 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 77372 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 77393 $PACKER_GND_NET
.sym 77402 $PACKER_VCC_NET
.sym 77407 usb_outhandler_stall_status_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 77408 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 77410 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 77412 slave_sel[2]
.sym 77413 usb_outhandler_stall_status_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 77414 lxspi_bus_dat_r[5]
.sym 77415 array_muxed0[2]
.sym 77417 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 77418 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 77419 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 77420 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 77421 usb_outhandler_stall_status_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 77425 array_muxed0[5]
.sym 77426 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 77427 array_muxed0[8]
.sym 77428 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 77430 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 77439 array_muxed0[5]
.sym 77440 array_muxed0[0]
.sym 77442 array_muxed0[8]
.sym 77444 array_muxed0[1]
.sym 77446 array_muxed0[3]
.sym 77447 array_muxed0[6]
.sym 77448 $PACKER_VCC_NET
.sym 77450 array_muxed0[7]
.sym 77454 array_muxed0[2]
.sym 77455 array_muxed0[9]
.sym 77458 array_muxed0[4]
.sym 77461 array_muxed0[10]
.sym 77462 $PACKER_VCC_NET
.sym 77467 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 77468 usb_outhandler_responding_SB_LUT4_I0_I1[2]
.sym 77469 usb_outhandler_responding_SB_LUT4_I0_I1[3]
.sym 77470 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 77471 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_I1[3]
.sym 77472 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 77473 usb_outhandler_stall_status[9]
.sym 77474 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 77483 array_muxed0[0]
.sym 77484 array_muxed0[1]
.sym 77485 array_muxed0[10]
.sym 77486 array_muxed0[2]
.sym 77487 array_muxed0[3]
.sym 77488 array_muxed0[4]
.sym 77489 array_muxed0[5]
.sym 77490 array_muxed0[6]
.sym 77491 array_muxed0[7]
.sym 77492 array_muxed0[8]
.sym 77493 array_muxed0[9]
.sym 77494 clk12_$glb_clk
.sym 77495 $PACKER_VCC_NET
.sym 77496 $PACKER_VCC_NET
.sym 77506 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 77509 usb_inhandler_dtbs[10]
.sym 77510 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 77512 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 77513 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 77514 usb_outhandler_syncfifobuffered_level0[3]
.sym 77515 usb_outhandler_syncfifobuffered_level0[1]
.sym 77516 lxspi_i0[1]
.sym 77517 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 77518 csrbank1_bitbang0_w[0]
.sym 77519 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 77520 array_muxed0[1]
.sym 77521 basesoc_value[9]
.sym 77522 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 77523 basesoc_value[28]
.sym 77526 basesoc_value[26]
.sym 77527 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 77529 memdat_2[10]
.sym 77530 memdat_2[16]
.sym 77531 storage_1[1][2]
.sym 77532 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 77548 $PACKER_GND_NET
.sym 77566 $PACKER_VCC_NET
.sym 77569 usb_usb_core_o_endp[3]
.sym 77570 usb_usb_core_o_endp[2]
.sym 77571 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 77572 usb_usb_core_o_endp[0]
.sym 77573 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 77574 usb_usb_core_o_endp_SB_DFFESR_Q_E
.sym 77575 usb_usb_core_o_endp[1]
.sym 77576 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 77597 $PACKER_GND_NET
.sym 77606 $PACKER_VCC_NET
.sym 77611 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 77612 basesoc_load_storage[15]
.sym 77613 csrbank7_in_ctrl0_w[1]
.sym 77614 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 77615 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 77616 usb_outhandler_stall_status[6]
.sym 77617 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[1]
.sym 77619 csrbank7_in_ctrl0_w[1]
.sym 77620 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 77622 usb_outhandler_responding_SB_LUT4_I0_I1[3]
.sym 77623 memdat_2[11]
.sym 77624 usb_outhandler_stall_status_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 77625 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 77627 $PACKER_VCC_NET
.sym 77628 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 77630 $PACKER_VCC_NET
.sym 77631 memdat_2[21]
.sym 77632 $PACKER_VCC_NET
.sym 77633 basesoc_load_storage[9]
.sym 77634 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 77642 array_muxed0[2]
.sym 77643 array_muxed0[9]
.sym 77645 array_muxed0[1]
.sym 77646 array_muxed0[4]
.sym 77648 array_muxed0[3]
.sym 77649 array_muxed0[10]
.sym 77651 array_muxed0[6]
.sym 77654 array_muxed0[5]
.sym 77655 array_muxed0[7]
.sym 77656 array_muxed0[8]
.sym 77663 array_muxed0[0]
.sym 77666 $PACKER_VCC_NET
.sym 77668 $PACKER_VCC_NET
.sym 77671 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 77672 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 77673 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 77674 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 77675 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 77676 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 77677 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 77678 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 77687 array_muxed0[0]
.sym 77688 array_muxed0[1]
.sym 77689 array_muxed0[10]
.sym 77690 array_muxed0[2]
.sym 77691 array_muxed0[3]
.sym 77692 array_muxed0[4]
.sym 77693 array_muxed0[5]
.sym 77694 array_muxed0[6]
.sym 77695 array_muxed0[7]
.sym 77696 array_muxed0[8]
.sym 77697 array_muxed0[9]
.sym 77698 clk12_$glb_clk
.sym 77699 $PACKER_VCC_NET
.sym 77700 $PACKER_VCC_NET
.sym 77713 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 77715 storage_1[0][2]
.sym 77716 memdat_2[17]
.sym 77717 usb_usb_core_endp4
.sym 77721 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 77723 usb_outhandler_enable_status[0]
.sym 77725 $PACKER_VCC_NET
.sym 77726 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 77727 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 77731 usb_usb_core_rx_shifter_shift_reg[8]
.sym 77732 $PACKER_VCC_NET
.sym 77733 memdat_2[20]
.sym 77734 memadr_3_SB_LUT4_I3_1_O[1]
.sym 77735 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 77736 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 77768 $PACKER_GND_NET
.sym 77770 $PACKER_VCC_NET
.sym 77773 triendpointinterface_packetheaderdecode_state[2]
.sym 77774 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 77775 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 77776 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 77777 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 77778 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 77779 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 77780 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 77801 $PACKER_GND_NET
.sym 77810 $PACKER_VCC_NET
.sym 77816 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 77818 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 77824 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 77827 interface7_bank_bus_dat_r[0]
.sym 77828 array_muxed0[8]
.sym 77829 csrbank7_out_data_w[5]
.sym 77830 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 77831 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 77832 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 77833 array_muxed0[5]
.sym 77834 csrbank7_out_data_w[3]
.sym 77835 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 77836 $PACKER_VCC_NET
.sym 77837 array_muxed0[8]
.sym 77838 csrbank7_out_data_w[2]
.sym 77844 usb_outhandler_syncfifobuffered_consume[0]
.sym 77846 usb_outhandler_syncfifobuffered_consume[4]
.sym 77849 usb_outhandler_data_recv_payload[4]
.sym 77852 usb_outhandler_data_recv_payload[5]
.sym 77854 usb_outhandler_syncfifobuffered_do_read
.sym 77856 $PACKER_VCC_NET
.sym 77858 usb_outhandler_syncfifobuffered_consume[3]
.sym 77859 usb_outhandler_syncfifobuffered_consume[5]
.sym 77861 usb_outhandler_data_recv_payload[7]
.sym 77867 usb_outhandler_syncfifobuffered_consume[2]
.sym 77870 usb_outhandler_data_recv_payload[6]
.sym 77871 usb_outhandler_syncfifobuffered_consume[6]
.sym 77874 usb_outhandler_syncfifobuffered_consume[1]
.sym 77875 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 77876 triendpointinterface_resetinserter_state_SB_DFFSR_Q_R
.sym 77877 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 77879 memadr_3_SB_LUT4_I3_1_O[1]
.sym 77880 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 77881 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 77882 memadr_3_SB_LUT4_I3_O[1]
.sym 77891 usb_outhandler_syncfifobuffered_consume[0]
.sym 77892 usb_outhandler_syncfifobuffered_consume[1]
.sym 77894 usb_outhandler_syncfifobuffered_consume[2]
.sym 77895 usb_outhandler_syncfifobuffered_consume[3]
.sym 77896 usb_outhandler_syncfifobuffered_consume[4]
.sym 77897 usb_outhandler_syncfifobuffered_consume[5]
.sym 77898 usb_outhandler_syncfifobuffered_consume[6]
.sym 77902 clk12_$glb_clk
.sym 77903 usb_outhandler_syncfifobuffered_do_read
.sym 77904 $PACKER_VCC_NET
.sym 77905 usb_outhandler_data_recv_payload[5]
.sym 77907 usb_outhandler_data_recv_payload[6]
.sym 77909 usb_outhandler_data_recv_payload[7]
.sym 77911 usb_outhandler_data_recv_payload[4]
.sym 77918 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 77921 triendpointinterface_packetheaderdecode_state[0]
.sym 77922 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]
.sym 77925 usb_outhandler_data_recv_payload[4]
.sym 77928 usb_outhandler_data_recv_payload[5]
.sym 77930 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 77931 basesoc_value[28]
.sym 77932 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 77933 memdat_2[16]
.sym 77934 basesoc_value[26]
.sym 77939 storage_1[1][2]
.sym 77947 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 77953 usb_outhandler_syncfifobuffered_produce[0]
.sym 77954 usb_outhandler_data_recv_payload[2]
.sym 77959 usb_outhandler_syncfifobuffered_produce[6]
.sym 77961 usb_outhandler_syncfifobuffered_produce[1]
.sym 77962 usb_outhandler_syncfifobuffered_produce[4]
.sym 77963 usb_outhandler_data_recv_payload[1]
.sym 77965 usb_outhandler_data_recv_payload[3]
.sym 77967 usb_outhandler_syncfifobuffered_produce[3]
.sym 77972 usb_outhandler_syncfifobuffered_produce[5]
.sym 77973 usb_outhandler_syncfifobuffered_produce[2]
.sym 77974 $PACKER_VCC_NET
.sym 77976 usb_outhandler_data_recv_payload[0]
.sym 77977 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 77979 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 77980 storage_1[1][2]
.sym 77981 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 77982 usb_usb_core_rx_shifter_shift_reg_SB_DFFESR_Q_D[1]
.sym 77983 storage_1[1][3]
.sym 77993 usb_outhandler_syncfifobuffered_produce[0]
.sym 77994 usb_outhandler_syncfifobuffered_produce[1]
.sym 77996 usb_outhandler_syncfifobuffered_produce[2]
.sym 77997 usb_outhandler_syncfifobuffered_produce[3]
.sym 77998 usb_outhandler_syncfifobuffered_produce[4]
.sym 77999 usb_outhandler_syncfifobuffered_produce[5]
.sym 78000 usb_outhandler_syncfifobuffered_produce[6]
.sym 78004 clk12_$glb_clk
.sym 78005 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 78006 usb_outhandler_data_recv_payload[0]
.sym 78008 usb_outhandler_data_recv_payload[1]
.sym 78010 usb_outhandler_data_recv_payload[2]
.sym 78012 usb_outhandler_data_recv_payload[3]
.sym 78014 $PACKER_VCC_NET
.sym 78019 usb_outhandler_syncfifobuffered_produce[0]
.sym 78020 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 78021 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]
.sym 78022 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 78024 basesoc_value[15]
.sym 78025 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 78026 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 78027 array_muxed0[0]
.sym 78028 triendpointinterface_resetinserter_state[0]
.sym 78030 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 78031 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 78033 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 78034 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 78035 $PACKER_VCC_NET
.sym 78036 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[1]
.sym 78039 memdat_2[21]
.sym 78040 $PACKER_VCC_NET
.sym 78041 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 78042 $PACKER_VCC_NET
.sym 78047 array_muxed0[9]
.sym 78048 array_muxed0[10]
.sym 78050 array_muxed0[6]
.sym 78053 array_muxed0[1]
.sym 78054 array_muxed0[4]
.sym 78055 array_muxed0[8]
.sym 78059 array_muxed0[2]
.sym 78060 $PACKER_VCC_NET
.sym 78062 array_muxed0[5]
.sym 78065 array_muxed0[3]
.sym 78074 $PACKER_VCC_NET
.sym 78075 array_muxed0[0]
.sym 78076 array_muxed0[7]
.sym 78080 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 78081 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 78082 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 78083 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 78084 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I2_O
.sym 78085 usb_usb_core_rx_shifter_shift_reg[8]
.sym 78086 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 78095 array_muxed0[0]
.sym 78096 array_muxed0[1]
.sym 78097 array_muxed0[10]
.sym 78098 array_muxed0[2]
.sym 78099 array_muxed0[3]
.sym 78100 array_muxed0[4]
.sym 78101 array_muxed0[5]
.sym 78102 array_muxed0[6]
.sym 78103 array_muxed0[7]
.sym 78104 array_muxed0[8]
.sym 78105 array_muxed0[9]
.sym 78106 clk12_$glb_clk
.sym 78107 $PACKER_VCC_NET
.sym 78108 $PACKER_VCC_NET
.sym 78123 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2[0]
.sym 78124 basesoc_value[21]
.sym 78126 usb_inhandler_data_re
.sym 78128 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 78131 memadr_1
.sym 78132 usb_usb_core_rx_payloadFifo_graycounter0_q[0]
.sym 78138 usb_usb_core_rx_shifter_shift_reg[8]
.sym 78139 interface3_bank_bus_dat_r[3]
.sym 78140 interface7_bank_bus_dat_r[1]
.sym 78141 memdat_2[20]
.sym 78143 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 78144 $PACKER_VCC_NET
.sym 78167 $PACKER_GND_NET
.sym 78178 $PACKER_VCC_NET
.sym 78181 usb_usb_core_rx_last_reset_SB_LUT4_I3_O_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 78182 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 78183 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[1]
.sym 78184 triendpointinterface_rxpipeline_rxbitstuffremover_state[1]
.sym 78185 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 78186 usb_usb_core_rx_bitstuff_o_data
.sym 78187 triendpointinterface_rxpipeline_rxbitstuffremover_state[2]
.sym 78188 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 78209 $PACKER_GND_NET
.sym 78218 $PACKER_VCC_NET
.sym 78221 array_muxed0[3]
.sym 78224 usb_inhandler_syncfifobuffered_produce[2]
.sym 78225 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 78226 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 78227 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 78228 usb_inhandler_syncfifobuffered_produce[3]
.sym 78232 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 78235 csrbank7_in_data0_w[3]
.sym 78236 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 78238 array_muxed0[8]
.sym 78239 interface7_bank_bus_dat_r[0]
.sym 78241 array_muxed0[5]
.sym 78242 csrbank7_in_data0_w[5]
.sym 78243 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[1]
.sym 78245 array_muxed0[0]
.sym 78246 $PACKER_VCC_NET
.sym 78252 usb_inhandler_syncfifobuffered_consume[2]
.sym 78253 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 78254 usb_inhandler_syncfifobuffered_consume[0]
.sym 78256 usb_inhandler_syncfifobuffered_consume[4]
.sym 78257 csrbank7_in_data0_w[5]
.sym 78260 csrbank7_in_data0_w[4]
.sym 78262 usb_inhandler_syncfifobuffered_consume[3]
.sym 78264 $PACKER_VCC_NET
.sym 78266 usb_inhandler_syncfifobuffered_consume[5]
.sym 78267 csrbank7_in_data0_w[7]
.sym 78278 csrbank7_in_data0_w[6]
.sym 78282 usb_inhandler_syncfifobuffered_consume[1]
.sym 78283 interface7_bank_bus_dat_r[0]
.sym 78284 interface7_bank_bus_dat_r[3]
.sym 78285 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[1]
.sym 78286 interface7_bank_bus_dat_r[1]
.sym 78287 usb_usb_core_rx_bitstuff_o_data_SB_DFFSR_Q_R
.sym 78288 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 78289 usb_usb_core_rx_reset1_SB_LUT4_O_I3[2]
.sym 78290 interface7_bank_bus_dat_r[4]
.sym 78299 usb_inhandler_syncfifobuffered_consume[0]
.sym 78300 usb_inhandler_syncfifobuffered_consume[1]
.sym 78302 usb_inhandler_syncfifobuffered_consume[2]
.sym 78303 usb_inhandler_syncfifobuffered_consume[3]
.sym 78304 usb_inhandler_syncfifobuffered_consume[4]
.sym 78305 usb_inhandler_syncfifobuffered_consume[5]
.sym 78310 clk12_$glb_clk
.sym 78311 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 78312 $PACKER_VCC_NET
.sym 78313 csrbank7_in_data0_w[5]
.sym 78315 csrbank7_in_data0_w[6]
.sym 78317 csrbank7_in_data0_w[7]
.sym 78319 csrbank7_in_data0_w[4]
.sym 78326 usb_inhandler_syncfifobuffered_consume[2]
.sym 78327 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 78328 usb_inhandler_syncfifobuffered_consume[0]
.sym 78329 memdat_6[7]
.sym 78330 usb_inhandler_syncfifobuffered_consume[3]
.sym 78332 usb_inhandler_syncfifobuffered_consume[4]
.sym 78333 memdat_6[6]
.sym 78334 usb_inhandler_syncfifobuffered_consume[5]
.sym 78336 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I3_O
.sym 78338 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 78339 memdat_6[1]
.sym 78340 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 78344 memdat_6[5]
.sym 78345 memdat_2[16]
.sym 78346 usb_inhandler_syncfifobuffered_produce[5]
.sym 78347 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 78348 memdat_6[4]
.sym 78353 csrbank7_in_data0_w[1]
.sym 78357 csrbank7_in_data0_w[2]
.sym 78359 usb_inhandler_syncfifobuffered_produce[1]
.sym 78361 usb_inhandler_syncfifobuffered_produce[4]
.sym 78365 usb_inhandler_syncfifobuffered_produce[0]
.sym 78368 csrbank7_in_data0_w[0]
.sym 78369 usb_inhandler_syncfifobuffered_produce[5]
.sym 78370 usb_inhandler_syncfifobuffered_produce[2]
.sym 78371 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 78373 csrbank7_in_data0_w[3]
.sym 78380 usb_inhandler_syncfifobuffered_produce[3]
.sym 78382 $PACKER_VCC_NET
.sym 78385 usb_usb_core_rx_line_state_dj1
.sym 78388 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 78390 $PACKER_VCC_NET
.sym 78401 usb_inhandler_syncfifobuffered_produce[0]
.sym 78402 usb_inhandler_syncfifobuffered_produce[1]
.sym 78404 usb_inhandler_syncfifobuffered_produce[2]
.sym 78405 usb_inhandler_syncfifobuffered_produce[3]
.sym 78406 usb_inhandler_syncfifobuffered_produce[4]
.sym 78407 usb_inhandler_syncfifobuffered_produce[5]
.sym 78412 clk12_$glb_clk
.sym 78413 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 78414 csrbank7_in_data0_w[0]
.sym 78416 csrbank7_in_data0_w[1]
.sym 78418 csrbank7_in_data0_w[2]
.sym 78420 csrbank7_in_data0_w[3]
.sym 78422 $PACKER_VCC_NET
.sym 78427 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 78428 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 78430 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 78431 memdat_6[3]
.sym 78432 usb_usb_core_rx_reset1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 78433 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[2]
.sym 78434 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 78435 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 78437 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78438 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 78442 $PACKER_VCC_NET
.sym 78444 interface3_bank_bus_dat_r[6]
.sym 78446 memdat_6[1]
.sym 78447 memdat_2[21]
.sym 78450 memdat_6[0]
.sym 78455 array_muxed0[9]
.sym 78458 array_muxed0[6]
.sym 78460 array_muxed0[2]
.sym 78461 array_muxed0[1]
.sym 78462 array_muxed0[4]
.sym 78464 array_muxed0[3]
.sym 78465 array_muxed0[8]
.sym 78467 array_muxed0[10]
.sym 78470 array_muxed0[5]
.sym 78473 $PACKER_VCC_NET
.sym 78474 array_muxed0[0]
.sym 78477 array_muxed0[7]
.sym 78484 $PACKER_VCC_NET
.sym 78487 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 78488 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 78489 usb_address_reset_SB_DFFESR_Q_E
.sym 78491 usb_usb_core_rx_detect_i_se0
.sym 78493 usb_usb_core_rx_nrzi_last_data
.sym 78503 array_muxed0[0]
.sym 78504 array_muxed0[1]
.sym 78505 array_muxed0[10]
.sym 78506 array_muxed0[2]
.sym 78507 array_muxed0[3]
.sym 78508 array_muxed0[4]
.sym 78509 array_muxed0[5]
.sym 78510 array_muxed0[6]
.sym 78511 array_muxed0[7]
.sym 78512 array_muxed0[8]
.sym 78513 array_muxed0[9]
.sym 78514 clk12_$glb_clk
.sym 78515 $PACKER_VCC_NET
.sym 78516 $PACKER_VCC_NET
.sym 78526 $PACKER_VCC_NET
.sym 78532 memdat_6[2]
.sym 78541 $PACKER_VCC_NET
.sym 78544 usb_iobuf_usb_n_t_oe
.sym 78546 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 78547 $PACKER_VCC_NET
.sym 78549 memdat_2[20]
.sym 78550 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 78551 interface3_bank_bus_dat_r[3]
.sym 78570 $PACKER_VCC_NET
.sym 78584 $PACKER_GND_NET
.sym 78591 interface3_bank_bus_dat_r[6]
.sym 78592 interface3_bank_bus_dat_r[3]
.sym 78594 interface3_bank_bus_dat_r[5]
.sym 78617 $PACKER_GND_NET
.sym 78626 $PACKER_VCC_NET
.sym 78633 basesoc_value[5]
.sym 78635 basesoc_load_storage[5]
.sym 78636 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 78639 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 78640 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 78642 usb_usb_core_rx_line_state_se01
.sym 78649 usb_iobuf_usb_n_t_oe
.sym 78650 $PACKER_GND_NET
.sym 78654 array_muxed0[5]
.sym 78659 array_muxed0[7]
.sym 78660 array_muxed0[0]
.sym 78664 array_muxed0[6]
.sym 78669 array_muxed0[2]
.sym 78670 array_muxed0[1]
.sym 78673 array_muxed0[8]
.sym 78675 array_muxed0[9]
.sym 78677 array_muxed0[5]
.sym 78679 $PACKER_VCC_NET
.sym 78681 array_muxed0[3]
.sym 78683 array_muxed0[4]
.sym 78686 $PACKER_VCC_NET
.sym 78687 array_muxed0[10]
.sym 78691 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 78692 usb_iobuf_usb_n_t_oe
.sym 78693 triendpointinterface_txnrziencoder_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[0]
.sym 78694 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 78695 multiregimpl3_regs2_SB_LUT4_I1_O[1]
.sym 78696 usb_iobuf_usb_p_t_o
.sym 78697 multiregimpl3_regs2_SB_LUT4_I1_O[3]
.sym 78698 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 78707 array_muxed0[0]
.sym 78708 array_muxed0[1]
.sym 78709 array_muxed0[10]
.sym 78710 array_muxed0[2]
.sym 78711 array_muxed0[3]
.sym 78712 array_muxed0[4]
.sym 78713 array_muxed0[5]
.sym 78714 array_muxed0[6]
.sym 78715 array_muxed0[7]
.sym 78716 array_muxed0[8]
.sym 78717 array_muxed0[9]
.sym 78718 clk12_$glb_clk
.sym 78719 $PACKER_VCC_NET
.sym 78720 $PACKER_VCC_NET
.sym 78743 csrbank3_ctrl0_w[5]
.sym 78750 addr_storage[30]
.sym 78751 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[2]
.sym 78752 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[3]
.sym 78753 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 78755 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[3]
.sym 78788 $PACKER_GND_NET
.sym 78790 $PACKER_VCC_NET
.sym 78817 $PACKER_GND_NET
.sym 78826 $PACKER_VCC_NET
.sym 78834 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_E
.sym 78840 multiregimpl2_regs2_SB_LUT4_I2_I1[3]
.sym 78867 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 78880 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 78923 lxspi_dqi[3]
.sym 78924 array_muxed2[1]
.sym 78925 array_muxed2[3]
.sym 78926 basesoc_wishbone_sel_SB_LUT4_O_I1[1]
.sym 78927 SB_IO_2_OUTPUT_ENABLE
.sym 78928 basesoc_wishbone_sel_SB_LUT4_O_1_I2[2]
.sym 78929 array_muxed2[2]
.sym 78930 lxspi_dqi[2]
.sym 78937 $PACKER_VCC_NET
.sym 78938 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[3]
.sym 78940 basesoc_cpu_dbus_dat_r[31]
.sym 78942 basesoc_cpu_dbus_dat_r[25]
.sym 78944 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 78947 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 78948 basesoc_cpu_dbus_dat_r[25]
.sym 78953 csrbank1_bitbang0_w[2]
.sym 78955 lxspi_i0[0]
.sym 78956 $PACKER_VCC_NET
.sym 78957 lxspi_i0[1]
.sym 78974 lxspi_i0[0]
.sym 78976 lxspi_dqi_SB_DFFESR_Q_E
.sym 78978 lxspi_i0[1]
.sym 78981 csrbank1_bitbang0_w[2]
.sym 78985 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 78995 spiflash4x_cs_n_SB_LUT4_O_I2[1]
.sym 79000 lxspi_i0[0]
.sym 79024 lxspi_i0[1]
.sym 79040 spiflash4x_cs_n_SB_LUT4_O_I2[1]
.sym 79041 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 79043 csrbank1_bitbang0_w[2]
.sym 79044 lxspi_dqi_SB_DFFESR_Q_E
.sym 79045 clk12_$glb_clk
.sym 79046 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 79049 lxspi_i0[3]
.sym 79051 basesoc_cpu_dbus_dat_r[24]
.sym 79052 lxspi_oe
.sym 79055 basesoc_cpu_dbus_dat_r[26]
.sym 79056 lxspi_dq_oe
.sym 79057 lxspi_dq_oe_SB_DFFSR_Q_R
.sym 79063 $PACKER_VCC_NET
.sym 79069 $PACKER_VCC_NET
.sym 79070 spram_dataout3[0]
.sym 79071 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 79085 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 79086 basesoc_cpu_dbus_dat_r[16]
.sym 79089 basesoc_cpu_dbus_dat_r[11]
.sym 79090 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 79094 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79095 lxspi_dqi_SB_DFFESR_Q_E
.sym 79096 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 79097 basesoc_cpu_dbus_dat_r[24]
.sym 79099 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 79103 array_muxed2[1]
.sym 79106 lxspi_bus_dat_r[24]
.sym 79109 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 79110 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 79112 basesoc_cpu_dbus_dat_r[14]
.sym 79115 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 79117 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 79128 lxspi_bus_dat_r[24]
.sym 79129 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79132 basesoc_cpu_dbus_dat_r[12]
.sym 79134 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[3]
.sym 79135 basesoc_cpu_dbus_dat_r[14]
.sym 79137 basesoc_cpu_dbus_dat_r[13]
.sym 79138 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[1]
.sym 79140 memdat_2[24]
.sym 79142 basesoc_cpu_dbus_dat_r[16]
.sym 79144 basesoc_cpu_dbus_dat_r[11]
.sym 79148 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[3]
.sym 79151 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79152 slave_sel_r[2]
.sym 79153 slave_sel_r[1]
.sym 79155 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 79156 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[1]
.sym 79159 slave_sel_r[3]
.sym 79161 slave_sel_r[1]
.sym 79162 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[1]
.sym 79163 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[3]
.sym 79164 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79170 basesoc_cpu_dbus_dat_r[13]
.sym 79174 basesoc_cpu_dbus_dat_r[16]
.sym 79182 basesoc_cpu_dbus_dat_r[11]
.sym 79185 slave_sel_r[3]
.sym 79186 slave_sel_r[2]
.sym 79187 lxspi_bus_dat_r[24]
.sym 79188 memdat_2[24]
.sym 79193 basesoc_cpu_dbus_dat_r[14]
.sym 79197 basesoc_cpu_dbus_dat_r[12]
.sym 79203 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79204 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[3]
.sym 79205 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[1]
.sym 79206 slave_sel_r[1]
.sym 79207 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 79208 clk12_$glb_clk
.sym 79210 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 79211 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[1]
.sym 79212 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[1]
.sym 79213 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[0]
.sym 79214 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[2]
.sym 79215 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[5]
.sym 79216 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[4]
.sym 79217 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1[1]
.sym 79221 basesoc_cpu_dbus_dat_r[25]
.sym 79222 basesoc_cpu_dbus_dat_r[25]
.sym 79223 basesoc_cpu_dbus_dat_r[13]
.sym 79226 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[1]
.sym 79227 spiflash4x_cs_n$SB_IO_OUT
.sym 79229 basesoc_cpu_dbus_dat_r[24]
.sym 79232 basesoc_cpu_dbus_dat_r[29]
.sym 79233 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79235 basesoc_cpu_dbus_dat_r[13]
.sym 79236 array_muxed1[18]
.sym 79237 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[1]
.sym 79238 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_I1[1]
.sym 79239 slave_sel_r[1]
.sym 79241 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_DFFSR_Q_R
.sym 79242 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_15_I1[1]
.sym 79244 lxspi_bus_dat_r[28]
.sym 79245 csrbank1_bitbang0_w[3]
.sym 79253 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[1]
.sym 79258 basesoc_cpu_dbus_dat_r[14]
.sym 79260 basesoc_cpu_dbus_dat_r[12]
.sym 79262 basesoc_cpu_dbus_dat_r[15]
.sym 79265 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 79266 slave_sel_r[3]
.sym 79267 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 79271 memdat_2[26]
.sym 79272 basesoc_cpu_dbus_dat_r[13]
.sym 79273 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[4]
.sym 79274 lxspi_bus_dat_r[26]
.sym 79275 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79277 slave_sel_r[2]
.sym 79278 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 79279 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[4]
.sym 79280 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 79282 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 79284 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 79285 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79286 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[1]
.sym 79291 basesoc_cpu_dbus_dat_r[12]
.sym 79296 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[4]
.sym 79298 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 79299 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[4]
.sym 79303 basesoc_cpu_dbus_dat_r[15]
.sym 79311 basesoc_cpu_dbus_dat_r[14]
.sym 79314 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 79315 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 79316 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79323 basesoc_cpu_dbus_dat_r[13]
.sym 79326 slave_sel_r[2]
.sym 79327 memdat_2[26]
.sym 79328 lxspi_bus_dat_r[26]
.sym 79329 slave_sel_r[3]
.sym 79330 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 79331 clk12_$glb_clk
.sym 79336 lxspi_bus_dat_r[28]
.sym 79338 lxspi_dqi_SB_DFFESR_Q_E
.sym 79340 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[1]
.sym 79343 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 79344 basesoc_cpu_dbus_dat_r[1]
.sym 79346 basesoc_cpu_dbus_dat_r[12]
.sym 79351 array_muxed0[0]
.sym 79354 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79356 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[3]
.sym 79357 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[3]
.sym 79358 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79359 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[0]
.sym 79361 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79362 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 79364 basesoc_cpu_dbus_dat_r[16]
.sym 79365 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 79366 basesoc_cpu_dbus_dat_r[11]
.sym 79367 array_muxed0[9]
.sym 79368 VexRiscv._zz_163_[22]
.sym 79375 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[3]
.sym 79376 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 79377 lxspi_bus_dat_r[31]
.sym 79378 memdat_2[31]
.sym 79379 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 79380 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79381 slave_sel_r[2]
.sym 79382 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79383 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[3]
.sym 79384 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_I1[3]
.sym 79385 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 79388 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[3]
.sym 79389 slave_sel_r[2]
.sym 79390 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 79391 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 79394 slave_sel_r[3]
.sym 79397 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[1]
.sym 79398 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_I1[1]
.sym 79399 slave_sel_r[1]
.sym 79402 memdat_2[27]
.sym 79404 lxspi_bus_dat_r[27]
.sym 79405 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[1]
.sym 79409 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 79413 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[3]
.sym 79414 slave_sel_r[1]
.sym 79415 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[1]
.sym 79416 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79419 slave_sel_r[3]
.sym 79420 lxspi_bus_dat_r[31]
.sym 79421 memdat_2[31]
.sym 79422 slave_sel_r[2]
.sym 79427 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 79432 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 79433 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[1]
.sym 79434 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79437 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_I1[1]
.sym 79438 slave_sel_r[1]
.sym 79439 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_I1[3]
.sym 79440 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79443 slave_sel_r[2]
.sym 79444 memdat_2[27]
.sym 79445 slave_sel_r[3]
.sym 79446 lxspi_bus_dat_r[27]
.sym 79449 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[3]
.sym 79450 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 79452 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[3]
.sym 79453 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 79454 clk12_$glb_clk
.sym 79456 basesoc_cpu_dbus_dat_r[18]
.sym 79458 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 79459 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 79460 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1[1]
.sym 79461 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_3_I1[3]
.sym 79462 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 79463 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 79466 basesoc_value[0]
.sym 79468 grant_SB_LUT4_I3_O[0]
.sym 79471 basesoc_cpu_dbus_dat_r[23]
.sym 79473 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 79474 grant
.sym 79475 basesoc_cpu_dbus_dat_r[20]
.sym 79476 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79479 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[3]
.sym 79480 basesoc_cpu_dbus_dat_r[24]
.sym 79481 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[1]
.sym 79483 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 79484 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 79485 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 79486 lxspi_dqi_SB_DFFESR_Q_E
.sym 79487 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 79488 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79489 basesoc_cpu_dbus_dat_r[18]
.sym 79490 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[2]
.sym 79491 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 79498 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 79499 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 79501 basesoc_cpu_dbus_dat_r[22]
.sym 79503 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[8]
.sym 79506 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79509 memdat_2[19]
.sym 79512 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[1]
.sym 79513 basesoc_cpu_dbus_dat_r[18]
.sym 79514 slave_sel_r[2]
.sym 79515 slave_sel_r[3]
.sym 79516 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 79517 memdat_2[18]
.sym 79518 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79522 lxspi_bus_dat_r[19]
.sym 79524 basesoc_cpu_dbus_dat_r[20]
.sym 79526 basesoc_cpu_dbus_dat_r[25]
.sym 79527 lxspi_bus_dat_r[18]
.sym 79530 slave_sel_r[3]
.sym 79531 memdat_2[19]
.sym 79532 lxspi_bus_dat_r[19]
.sym 79533 slave_sel_r[2]
.sym 79537 basesoc_cpu_dbus_dat_r[22]
.sym 79542 basesoc_cpu_dbus_dat_r[25]
.sym 79548 slave_sel_r[2]
.sym 79549 slave_sel_r[3]
.sym 79550 lxspi_bus_dat_r[18]
.sym 79551 memdat_2[18]
.sym 79555 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 79556 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[1]
.sym 79557 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79560 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 79561 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79563 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[8]
.sym 79568 basesoc_cpu_dbus_dat_r[18]
.sym 79575 basesoc_cpu_dbus_dat_r[20]
.sym 79576 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 79577 clk12_$glb_clk
.sym 79579 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[9]
.sym 79580 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[3]
.sym 79581 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[3]
.sym 79582 basesoc_cpu_dbus_dat_r[16]
.sym 79583 basesoc_cpu_dbus_dat_r[11]
.sym 79584 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_22_I1[1]
.sym 79585 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[7]
.sym 79586 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[4]
.sym 79590 csrbank1_bitbang0_w[2]
.sym 79591 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2]
.sym 79592 $PACKER_VCC_NET
.sym 79594 csrbank3_ctrl0_w[1]
.sym 79597 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79598 basesoc_cpu_dbus_dat_r[18]
.sym 79602 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 79603 basesoc_cpu_dbus_dat_r[13]
.sym 79604 basesoc_cpu_dbus_dat_r[11]
.sym 79605 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 79606 memdat_2[28]
.sym 79607 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 79608 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 79609 basesoc_cpu_dbus_dat_r[14]
.sym 79610 basesoc_cpu_dbus_dat_r[20]
.sym 79611 lxspi_bus_dat_r[24]
.sym 79612 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 79613 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[0]
.sym 79614 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[0]
.sym 79621 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79622 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3[1]
.sym 79623 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79624 VexRiscv._zz_221_[17]
.sym 79625 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[2]
.sym 79626 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 79627 VexRiscv._zz_120_[17]
.sym 79629 slave_sel_r[1]
.sym 79631 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 79632 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 79633 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 79634 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 79639 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 79641 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[1]
.sym 79644 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 79648 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 79649 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 79653 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 79659 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 79666 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[2]
.sym 79667 slave_sel_r[1]
.sym 79668 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[1]
.sym 79671 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 79673 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79674 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 79678 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79679 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3[1]
.sym 79685 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 79686 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 79689 VexRiscv._zz_221_[17]
.sym 79690 VexRiscv._zz_120_[17]
.sym 79692 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 79695 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 79696 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 79697 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79699 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 79700 clk12_$glb_clk
.sym 79702 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[1]
.sym 79703 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[8]
.sym 79704 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 79705 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[0]
.sym 79706 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 79707 VexRiscv._zz_97__SB_LUT4_I3_I1[0]
.sym 79708 basesoc_cpu_dbus_dat_r[12]
.sym 79709 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[6]
.sym 79712 basesoc_value[10]
.sym 79714 basesoc_cpu_dbus_dat_r[23]
.sym 79715 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 79716 basesoc_cpu_dbus_dat_r[17]
.sym 79718 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79723 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 79725 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79726 slave_sel_r[1]
.sym 79727 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 79728 basesoc_cpu_dbus_dat_r[16]
.sym 79729 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 79730 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[2]
.sym 79731 basesoc_cpu_dbus_dat_r[13]
.sym 79732 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 79733 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_DFFSR_Q_R
.sym 79734 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[7]
.sym 79735 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 79736 lxspi_bus_dat_r[28]
.sym 79737 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 79743 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[1]
.sym 79744 slave_sel_r[1]
.sym 79746 VexRiscv._zz_120_[17]
.sym 79747 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[5]
.sym 79750 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 79752 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[1]
.sym 79754 basesoc_cpu_dbus_dat_r[16]
.sym 79756 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[2]
.sym 79757 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[6]
.sym 79759 basesoc_cpu_dbus_dat_r[18]
.sym 79763 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 79765 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 79766 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 79767 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 79770 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 79771 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79772 VexRiscv._zz_221_[17]
.sym 79774 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[6]
.sym 79776 basesoc_cpu_dbus_dat_r[18]
.sym 79783 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[6]
.sym 79784 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[6]
.sym 79785 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 79788 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 79794 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 79795 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[1]
.sym 79796 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79803 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 79806 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 79807 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[5]
.sym 79808 VexRiscv._zz_120_[17]
.sym 79809 VexRiscv._zz_221_[17]
.sym 79812 basesoc_cpu_dbus_dat_r[16]
.sym 79819 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[1]
.sym 79820 slave_sel_r[1]
.sym 79821 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[2]
.sym 79822 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 79823 clk12_$glb_clk
.sym 79825 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 79826 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 79827 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 79828 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 79829 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 79830 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[1]
.sym 79831 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 79832 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 79838 basesoc_cpu_dbus_dat_r[12]
.sym 79839 array_muxed0[5]
.sym 79840 VexRiscv._zz_120_[17]
.sym 79841 array_muxed0[8]
.sym 79843 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79844 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 79845 $PACKER_GND_NET
.sym 79846 basesoc_cpu_dbus_dat_r[31]
.sym 79849 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 79850 basesoc_load_storage[0]
.sym 79851 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 79852 VexRiscv._zz_150_
.sym 79853 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[3]
.sym 79854 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 79855 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]
.sym 79856 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 79857 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79858 grant_SB_LUT4_I3_O[1]
.sym 79859 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 79860 VexRiscv._zz_163_[22]
.sym 79867 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 79868 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 79871 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 79875 VexRiscv.MmuPlugin_satp_ppn[10]
.sym 79877 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 79879 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 79880 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 79882 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 79884 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[0]
.sym 79888 VexRiscv._zz_221_[20]
.sym 79889 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 79890 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79891 VexRiscv._zz_120_[20]
.sym 79892 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 79893 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 79896 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 79900 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 79907 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 79911 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 79913 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 79914 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 79917 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 79919 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79920 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 79923 VexRiscv.MmuPlugin_satp_ppn[10]
.sym 79924 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 79925 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[0]
.sym 79929 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 79935 VexRiscv._zz_120_[20]
.sym 79937 VexRiscv._zz_221_[20]
.sym 79938 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 79942 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 79945 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 79946 clk12_$glb_clk
.sym 79948 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[9]
.sym 79949 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O[2]
.sym 79950 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 79951 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 79952 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 79953 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1[1]
.sym 79954 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 79955 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1[1]
.sym 79957 VexRiscv.MmuPlugin_satp_ppn[10]
.sym 79958 $PACKER_VCC_NET
.sym 79959 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[3]
.sym 79960 VexRiscv._zz_163_[29]
.sym 79961 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 79963 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 79964 slave_sel_r[3]
.sym 79967 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 79971 VexRiscv._zz_150_
.sym 79972 basesoc_cpu_dbus_dat_r[24]
.sym 79973 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 79974 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 79975 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[2]
.sym 79976 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 79977 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 79978 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 79979 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 79980 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[3]
.sym 79982 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 79983 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[8]
.sym 79989 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 79991 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 79993 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 79994 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 79995 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 79997 VexRiscv._zz_224__SB_LUT4_O_9_I2[0]
.sym 79998 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 79999 VexRiscv._zz_120_[21]
.sym 80001 basesoc_load_storage[9]
.sym 80003 basesoc_load_storage[10]
.sym 80004 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 80005 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[9]
.sym 80006 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 80008 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 80009 basesoc_load_storage[28]
.sym 80010 basesoc_load_storage[0]
.sym 80011 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 80013 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 80015 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80016 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 80018 VexRiscv._zz_221_[21]
.sym 80019 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 80020 basesoc_en_storage
.sym 80022 VexRiscv._zz_221_[21]
.sym 80023 VexRiscv._zz_120_[21]
.sym 80024 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[9]
.sym 80025 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80028 basesoc_load_storage[10]
.sym 80029 basesoc_en_storage
.sym 80031 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 80034 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 80035 VexRiscv._zz_224__SB_LUT4_O_9_I2[0]
.sym 80036 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 80037 VexRiscv._zz_120_[21]
.sym 80040 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 80041 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 80042 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 80043 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 80046 basesoc_en_storage
.sym 80047 basesoc_load_storage[9]
.sym 80048 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 80052 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 80053 basesoc_en_storage
.sym 80055 basesoc_load_storage[28]
.sym 80058 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 80059 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 80060 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 80064 basesoc_load_storage[0]
.sym 80065 basesoc_en_storage
.sym 80066 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 80069 clk12_$glb_clk
.sym 80070 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 80071 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[8]
.sym 80072 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[1]
.sym 80073 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[3]
.sym 80074 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[7]
.sym 80075 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 80076 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[2]
.sym 80077 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 80078 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[0]
.sym 80083 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 80084 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 80089 basesoc_load_storage[9]
.sym 80090 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 80091 array_muxed1[17]
.sym 80093 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 80095 basesoc_load_storage[28]
.sym 80096 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 80097 VexRiscv._zz_221_[23]
.sym 80098 basesoc_cpu_dbus_dat_r[20]
.sym 80099 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 80100 lxspi_i1_SB_LUT4_I3_1_O
.sym 80101 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 80102 memdat_2[28]
.sym 80103 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 80104 basesoc_load_storage[4]
.sym 80105 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 80106 basesoc_en_storage
.sym 80112 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 80114 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 80115 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[0]
.sym 80116 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 80118 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[2]
.sym 80119 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[3]
.sym 80121 VexRiscv.MmuPlugin_ports_0_cache_0_exception_SB_LUT4_I0_O[2]
.sym 80123 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[1]
.sym 80124 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 80125 VexRiscv._zz_120_[29]
.sym 80126 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80128 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 80129 VexRiscv._zz_97__SB_LUT4_I2_O[3]
.sym 80131 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[1]
.sym 80133 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[2]
.sym 80134 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 80135 VexRiscv._zz_221_[29]
.sym 80136 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 80139 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[3]
.sym 80141 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 80145 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[1]
.sym 80146 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[2]
.sym 80147 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 80148 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[3]
.sym 80151 VexRiscv._zz_97__SB_LUT4_I2_O[3]
.sym 80152 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 80153 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 80154 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 80157 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 80163 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 80164 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 80165 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 80166 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 80169 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[2]
.sym 80170 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[1]
.sym 80171 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[3]
.sym 80172 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[0]
.sym 80175 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[1]
.sym 80176 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[2]
.sym 80177 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[0]
.sym 80178 VexRiscv.MmuPlugin_ports_0_cache_0_exception_SB_LUT4_I0_O[2]
.sym 80182 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[0]
.sym 80184 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[1]
.sym 80187 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80188 VexRiscv._zz_120_[29]
.sym 80189 VexRiscv._zz_221_[29]
.sym 80191 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 80192 clk12_$glb_clk
.sym 80194 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 80195 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 80196 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[8]
.sym 80197 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[1]
.sym 80198 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[0]
.sym 80199 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[7]
.sym 80200 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[6]
.sym 80201 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[4]
.sym 80208 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 80210 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 80211 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 80212 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 80213 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[8]
.sym 80214 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 80216 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 80218 slave_sel_r[1]
.sym 80219 VexRiscv._zz_105_[5]
.sym 80220 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 80221 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[1]
.sym 80222 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[2]
.sym 80223 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 80224 lxspi_bus_dat_r[28]
.sym 80226 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 80227 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 80228 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[0]
.sym 80229 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 80235 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 80237 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[3]
.sym 80239 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 80240 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O[2]
.sym 80241 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 80242 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 80243 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 80244 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 80245 VexRiscv._zz_221_[28]
.sym 80246 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 80248 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 80249 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[0]
.sym 80250 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 80251 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[2]
.sym 80253 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[2]
.sym 80254 VexRiscv._zz_120_[28]
.sym 80256 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[0]
.sym 80257 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[1]
.sym 80258 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[3]
.sym 80259 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O[3]
.sym 80261 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[1]
.sym 80262 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80263 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 80268 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80269 VexRiscv._zz_120_[28]
.sym 80271 VexRiscv._zz_221_[28]
.sym 80275 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 80276 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 80280 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[1]
.sym 80281 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[3]
.sym 80282 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[2]
.sym 80283 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[0]
.sym 80286 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 80287 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 80288 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[0]
.sym 80289 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[2]
.sym 80292 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 80293 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O[2]
.sym 80294 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 80295 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O[3]
.sym 80298 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[0]
.sym 80299 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 80300 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 80301 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 80307 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 80310 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 80311 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[3]
.sym 80312 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[1]
.sym 80313 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 80314 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 80315 clk12_$glb_clk
.sym 80317 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[1]
.sym 80318 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D
.sym 80319 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_29_I1[1]
.sym 80320 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[3]
.sym 80321 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[9]
.sym 80322 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[0]
.sym 80323 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 80324 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 80328 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 80329 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 80330 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[6]
.sym 80334 VexRiscv.execute_arbitration_isValid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 80335 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 80336 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 80339 grant
.sym 80340 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[8]
.sym 80341 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 80342 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 80343 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 80344 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80345 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 80348 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80349 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[3]
.sym 80350 grant_SB_LUT4_I3_O[1]
.sym 80351 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]
.sym 80358 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 80360 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[5]
.sym 80361 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[5]
.sym 80364 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[6]
.sym 80366 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 80368 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80369 VexRiscv._zz_221_[23]
.sym 80370 basesoc_cpu_dbus_dat_r[25]
.sym 80372 VexRiscv._zz_120_[23]
.sym 80373 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[1]
.sym 80375 VexRiscv.MmuPlugin_shared_vpn_1[0]
.sym 80376 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 80377 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 80379 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[2]
.sym 80383 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 80384 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 80386 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 80388 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 80392 VexRiscv.MmuPlugin_shared_vpn_1[0]
.sym 80397 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 80398 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 80399 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[5]
.sym 80400 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[5]
.sym 80403 VexRiscv._zz_221_[23]
.sym 80404 VexRiscv._zz_120_[23]
.sym 80406 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 80411 basesoc_cpu_dbus_dat_r[25]
.sym 80415 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[1]
.sym 80416 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 80417 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[6]
.sym 80418 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 80423 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 80427 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[6]
.sym 80428 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[2]
.sym 80429 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 80430 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 80433 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 80437 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 80438 clk12_$glb_clk
.sym 80440 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 80441 VexRiscv.MmuPlugin_shared_vpn_1[0]
.sym 80444 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 80446 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 80447 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[2]
.sym 80452 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 80454 grant
.sym 80458 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 80459 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[1]
.sym 80460 memdat_2[22]
.sym 80461 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 80462 slave_sel_r[3]
.sym 80463 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_29_I1[1]
.sym 80465 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 80466 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 80467 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 80469 basesoc_cpu_ibus_adr[27]
.sym 80473 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 80474 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 80475 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 80482 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3[2]
.sym 80484 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 80487 slave_sel_r[2]
.sym 80493 memdat_2[23]
.sym 80494 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 80495 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead_SB_LUT4_I3_O[0]
.sym 80498 VexRiscv.MmuPlugin_shared_vpn_1[0]
.sym 80499 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 80500 basesoc_cpu_dbus_dat_r[25]
.sym 80502 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead_SB_LUT4_I3_O[1]
.sym 80503 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 80504 lxspi_bus_dat_r[23]
.sym 80505 basesoc_cpu_dbus_dat_r[2]
.sym 80508 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 80510 slave_sel_r[3]
.sym 80511 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 80514 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 80515 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3[2]
.sym 80517 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 80520 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead_SB_LUT4_I3_O[1]
.sym 80521 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 80522 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead_SB_LUT4_I3_O[0]
.sym 80529 basesoc_cpu_dbus_dat_r[25]
.sym 80533 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 80534 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 80541 VexRiscv.MmuPlugin_shared_vpn_1[0]
.sym 80544 lxspi_bus_dat_r[23]
.sym 80545 slave_sel_r[2]
.sym 80546 memdat_2[23]
.sym 80547 slave_sel_r[3]
.sym 80553 basesoc_cpu_dbus_dat_r[2]
.sym 80557 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 80560 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 80561 clk12_$glb_clk
.sym 80563 slave_sel_SB_LUT4_O_3_I3[1]
.sym 80564 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 80565 slave_sel_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 80566 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead
.sym 80567 slave_sel_SB_LUT4_O_3_I3[2]
.sym 80568 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead_SB_LUT4_I3_O[1]
.sym 80569 VexRiscv.MmuPlugin_ports_0_cache_1_allowExecute
.sym 80570 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[1]
.sym 80575 memdat_2[21]
.sym 80577 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[3]
.sym 80578 basesoc_load_storage[9]
.sym 80579 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[3]
.sym 80581 lxspi_sr_SB_DFFESR_Q_23_R
.sym 80582 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 80584 $PACKER_VCC_NET
.sym 80585 lxspi_bus_dat_r[11]
.sym 80586 memdat_2[11]
.sym 80587 VexRiscv.MmuPlugin_status_mxr
.sym 80588 basesoc_cpu_dbus_dat_r[3]
.sym 80590 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 80591 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 80593 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 80595 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 80596 basesoc_load_storage[4]
.sym 80597 lxspi_o[0]
.sym 80598 basesoc_load_storage[28]
.sym 80606 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 80607 lxspi_bus_dat_r[10]
.sym 80609 basesoc_cpu_dbus_dat_r[2]
.sym 80611 grant
.sym 80614 basesoc_cpu_dbus_adr[26]
.sym 80615 lxspi_bus_dat_r[15]
.sym 80617 lxspi_bus_dat_r[14]
.sym 80620 memdat_2[10]
.sym 80624 memdat_2[16]
.sym 80626 basesoc_cpu_ibus_adr[26]
.sym 80627 slave_sel_r[2]
.sym 80628 slave_sel_r[3]
.sym 80629 memdat_2[14]
.sym 80632 memdat_2[15]
.sym 80634 lxspi_bus_dat_r[16]
.sym 80635 slave_sel_r[2]
.sym 80637 lxspi_bus_dat_r[15]
.sym 80638 slave_sel_r[3]
.sym 80639 slave_sel_r[2]
.sym 80640 memdat_2[15]
.sym 80650 grant
.sym 80651 basesoc_cpu_ibus_adr[26]
.sym 80652 basesoc_cpu_dbus_adr[26]
.sym 80661 memdat_2[10]
.sym 80662 slave_sel_r[3]
.sym 80663 slave_sel_r[2]
.sym 80664 lxspi_bus_dat_r[10]
.sym 80667 basesoc_cpu_dbus_dat_r[2]
.sym 80673 memdat_2[14]
.sym 80674 slave_sel_r[3]
.sym 80675 lxspi_bus_dat_r[14]
.sym 80676 slave_sel_r[2]
.sym 80679 slave_sel_r[3]
.sym 80680 memdat_2[16]
.sym 80681 lxspi_bus_dat_r[16]
.sym 80682 slave_sel_r[2]
.sym 80683 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 80684 clk12_$glb_clk
.sym 80687 lxspi_o[3]
.sym 80689 lxspi_o[0]
.sym 80690 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[0]
.sym 80691 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead
.sym 80692 VexRiscv.MmuPlugin_ports_0_cache_0_allowExecute
.sym 80693 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead_SB_LUT4_I3_O[1]
.sym 80698 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 80699 lxspi_bus_dat_r[2]
.sym 80700 basesoc_cpu_dbus_adr[26]
.sym 80701 lxspi_bus_dat_r[15]
.sym 80703 lxspi_bus_dat_r[10]
.sym 80704 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 80705 lxspi_bus_dat_r[14]
.sym 80707 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 80708 grant
.sym 80710 slave_sel_r[1]
.sym 80711 usb_outhandler_stall_status[14]
.sym 80714 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[2]
.sym 80715 usb_outhandler_stall_status_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 80716 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 80717 usb_outhandler_stall_status[11]
.sym 80718 basesoc_cpu_dbus_dat_r[1]
.sym 80719 csrbank1_bitbang0_w[3]
.sym 80720 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[1]
.sym 80729 VexRiscv._zz_104_[0]
.sym 80731 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 80733 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 80734 VexRiscv._zz_104_[1]
.sym 80735 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 80736 VexRiscv._zz_104__SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 80738 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 80739 VexRiscv._zz_104__SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 80740 slave_sel_r[3]
.sym 80743 memdat_2[20]
.sym 80744 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 80745 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 80749 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 80750 lxspi_bus_dat_r[20]
.sym 80751 VexRiscv._zz_104_[2]
.sym 80752 VexRiscv.decode_to_execute_IS_SFENCE_VMA
.sym 80753 slave_sel_r[2]
.sym 80755 memdat_2[12]
.sym 80756 lxspi_bus_dat_r[12]
.sym 80757 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 80760 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 80761 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 80767 VexRiscv._zz_104_[0]
.sym 80768 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 80769 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 80772 VexRiscv._zz_104__SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 80773 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 80774 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 80778 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 80779 VexRiscv.decode_to_execute_IS_SFENCE_VMA
.sym 80781 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 80784 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 80785 VexRiscv._zz_104_[1]
.sym 80786 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 80787 VexRiscv._zz_104_[2]
.sym 80790 slave_sel_r[2]
.sym 80791 memdat_2[20]
.sym 80792 lxspi_bus_dat_r[20]
.sym 80793 slave_sel_r[3]
.sym 80796 lxspi_bus_dat_r[12]
.sym 80797 slave_sel_r[2]
.sym 80798 slave_sel_r[3]
.sym 80799 memdat_2[12]
.sym 80803 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 80804 VexRiscv._zz_104__SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 80807 clk12_$glb_clk
.sym 80809 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
.sym 80810 usb_inhandler_transmitted
.sym 80811 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 80812 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[2]
.sym 80813 usb_inhandler_transmitted_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 80814 usb_inhandler_transmitted_SB_LUT4_I2_I1[1]
.sym 80815 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[1]
.sym 80816 usb_inhandler_was_queued
.sym 80821 basesoc_cpu_dbus_dat_r[1]
.sym 80822 lxspi_bus_dat_r[1]
.sym 80823 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[3]
.sym 80824 $PACKER_GND_NET
.sym 80825 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 80826 array_muxed0[8]
.sym 80831 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 80833 csrbank1_bitbang0_w[0]
.sym 80834 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 80838 interface1_bank_bus_dat_r[0]
.sym 80840 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 80841 usb_usb_core_rx_shifter_shift_reg[8]
.sym 80844 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 80851 usb_outhandler_stall_status[11]
.sym 80852 usb_outhandler_stall_status_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 80854 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 80856 usb_outhandler_stall_status[14]
.sym 80859 usb_outhandler_stall_status_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 80862 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 80863 usb_outhandler_stall_status_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 80868 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 80871 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 80875 usb_outhandler_stall_status_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 80879 usb_inhandler_transmitted_SB_LUT4_I2_I1[1]
.sym 80881 usb_outhandler_stall_status[13]
.sym 80883 usb_inhandler_transmitted_SB_LUT4_I2_I1[1]
.sym 80884 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 80889 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 80891 usb_outhandler_stall_status[11]
.sym 80892 usb_outhandler_stall_status_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 80907 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 80908 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 80909 usb_outhandler_stall_status_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 80919 usb_outhandler_stall_status_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 80921 usb_outhandler_stall_status[14]
.sym 80922 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 80926 usb_outhandler_stall_status_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 80927 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 80928 usb_outhandler_stall_status[13]
.sym 80929 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 80930 clk12_$glb_clk
.sym 80931 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 80932 usb_outhandler_enable_status[3]
.sym 80933 usb_inhandler_transmitted_SB_LUT4_I3_O[3]
.sym 80934 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 80935 usb_outhandler_enable_status[2]
.sym 80936 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 80937 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 80938 usb_outhandler_enable_status[14]
.sym 80939 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 80942 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 80950 basesoc_value[26]
.sym 80952 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 80954 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 80957 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 80958 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 80959 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 80960 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 80961 usb_inhandler_transmitted_SB_LUT4_I3_O[0]
.sym 80962 usb_inhandler_ctrl_re
.sym 80964 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 80965 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 80966 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 80967 $PACKER_VCC_NET
.sym 80973 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 80974 usb_inhandler_dtbs[14]
.sym 80978 usb_inhandler_dtbs[10]
.sym 80979 usb_inhandler_dtbs[6]
.sym 80980 usb_outhandler_stall_status[13]
.sym 80982 usb_inhandler_transmitted
.sym 80983 csrbank1_bitbang0_w[0]
.sym 80985 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 80986 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 80987 usb_outhandler_stall_status[9]
.sym 80989 csrbank1_bitbang0_w[3]
.sym 80990 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 80991 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 80993 usb_inhandler_dtbs[2]
.sym 80994 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 80995 usb_usb_core_tok[3]
.sym 80996 lxspi_clk0_SB_LUT4_I2_O[3]
.sym 80997 usb_usb_core_tok[1]
.sym 80998 usb_usb_core_tok[2]
.sym 81000 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 81001 usb_usb_core_tok[0]
.sym 81002 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 81004 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 81006 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 81007 lxspi_clk0_SB_LUT4_I2_O[3]
.sym 81008 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 81009 csrbank1_bitbang0_w[0]
.sym 81012 usb_inhandler_dtbs[14]
.sym 81013 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 81014 usb_inhandler_dtbs[10]
.sym 81015 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 81018 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 81020 csrbank1_bitbang0_w[3]
.sym 81024 usb_usb_core_tok[1]
.sym 81025 usb_usb_core_tok[2]
.sym 81026 usb_usb_core_tok[0]
.sym 81027 usb_usb_core_tok[3]
.sym 81032 usb_inhandler_transmitted
.sym 81033 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 81036 usb_outhandler_stall_status[13]
.sym 81037 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 81038 usb_outhandler_stall_status[9]
.sym 81039 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 81042 usb_inhandler_dtbs[6]
.sym 81043 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 81044 usb_inhandler_dtbs[2]
.sym 81045 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 81048 usb_usb_core_tok[0]
.sym 81049 usb_usb_core_tok[3]
.sym 81050 usb_usb_core_tok[1]
.sym 81051 usb_usb_core_tok[2]
.sym 81053 clk12_$glb_clk
.sym 81054 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 81055 usb_usb_core_tok[1]
.sym 81056 usb_usb_core_tok[2]
.sym 81057 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 81058 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 81059 usb_usb_core_tok[0]
.sym 81060 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 81061 usb_usb_core_tok[3]
.sym 81062 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 81066 csrbank1_bitbang0_w[2]
.sym 81067 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 81068 usb_outhandler_syncfifobuffered_level0[0]
.sym 81069 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 81071 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 81073 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 81074 usb_outhandler_stall_status_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 81075 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 81076 usb_outhandler_syncfifobuffered_level0[3]
.sym 81077 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 81079 usb_inhandler_dtbs[2]
.sym 81080 basesoc_load_storage[4]
.sym 81081 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 81082 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 81083 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 81084 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 81085 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 81086 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 81087 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 81088 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 81089 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 81090 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 81098 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 81099 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 81100 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 81101 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 81102 usb_outhandler_stall_status_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 81103 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 81105 usb_inhandler_transmitted_SB_LUT4_I3_O[3]
.sym 81107 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 81110 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 81111 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 81113 usb_usb_core_tok[2]
.sym 81114 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 81116 usb_usb_core_tok[0]
.sym 81118 usb_usb_core_tok[3]
.sym 81119 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 81120 usb_usb_core_tok[1]
.sym 81121 usb_inhandler_transmitted_SB_LUT4_I3_O[0]
.sym 81122 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 81124 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_I1[3]
.sym 81125 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81126 usb_outhandler_stall_status[9]
.sym 81127 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 81129 usb_usb_core_tok[0]
.sym 81130 usb_usb_core_tok[2]
.sym 81131 usb_usb_core_tok[3]
.sym 81132 usb_usb_core_tok[1]
.sym 81135 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 81136 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 81137 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 81138 usb_inhandler_transmitted_SB_LUT4_I3_O[3]
.sym 81141 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 81142 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_I1[3]
.sym 81143 usb_inhandler_transmitted_SB_LUT4_I3_O[0]
.sym 81144 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 81147 usb_usb_core_tok[2]
.sym 81148 usb_usb_core_tok[0]
.sym 81149 usb_usb_core_tok[1]
.sym 81150 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 81153 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 81155 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 81156 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 81159 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 81160 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 81161 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 81162 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81166 usb_outhandler_stall_status[9]
.sym 81167 usb_outhandler_stall_status_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 81168 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 81171 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 81172 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 81174 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81175 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 81176 clk12_$glb_clk
.sym 81177 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 81178 usb_usb_core_o_pid[2]
.sym 81179 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 81180 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 81181 usb_usb_core_o_pid[3]
.sym 81182 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 81183 usb_usb_core_o_pid_SB_DFFESR_Q_E
.sym 81184 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[0]
.sym 81185 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 81190 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 81191 csrbank7_in_ctrl0_w[0]
.sym 81192 csrbank7_in_ctrl0_w[0]
.sym 81193 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 81194 csrbank7_in_ctrl0_w[3]
.sym 81195 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 81196 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 81197 csrbank7_in_ctrl0_w[0]
.sym 81198 csrbank7_in_ctrl0_w[3]
.sym 81199 csrbank7_in_ctrl0_w[3]
.sym 81200 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 81201 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 81203 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 81204 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 81205 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 81206 csrbank1_bitbang0_w[3]
.sym 81207 memadr_1
.sym 81208 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 81209 $PACKER_VCC_NET
.sym 81210 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 81211 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81212 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 81213 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 81220 usb_outhandler_responding_SB_LUT4_I0_I1[2]
.sym 81221 usb_outhandler_responding_SB_LUT4_I0_I1[3]
.sym 81223 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81224 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 81225 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81226 usb_usb_core_endp4
.sym 81229 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81231 memadr_1
.sym 81232 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 81233 storage_1[1][2]
.sym 81234 storage_1[0][2]
.sym 81237 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 81239 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 81240 memadr_3_SB_LUT4_I3_1_O[1]
.sym 81241 usb_outhandler_responding_SB_LUT4_I0_I1[1]
.sym 81242 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 81246 usb_usb_core_o_endp_SB_DFFESR_Q_E
.sym 81252 storage_1[0][2]
.sym 81253 storage_1[1][2]
.sym 81254 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 81255 memadr_1
.sym 81259 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 81261 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 81264 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81265 memadr_3_SB_LUT4_I3_1_O[1]
.sym 81266 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81267 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81270 usb_usb_core_endp4
.sym 81273 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 81276 usb_outhandler_responding_SB_LUT4_I0_I1[3]
.sym 81277 usb_outhandler_responding_SB_LUT4_I0_I1[2]
.sym 81278 usb_outhandler_responding_SB_LUT4_I0_I1[1]
.sym 81279 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 81283 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 81285 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 81288 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 81291 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 81294 memadr_3_SB_LUT4_I3_1_O[1]
.sym 81295 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81296 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81297 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81298 usb_usb_core_o_endp_SB_DFFESR_Q_E
.sym 81299 clk12_$glb_clk
.sym 81300 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 81301 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 81302 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81303 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 81304 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 81305 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 81306 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 81307 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 81308 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81313 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 81316 array_muxed0[8]
.sym 81320 usb_outhandler_enable_status[0]
.sym 81324 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 81325 usb_usb_core_rx_shifter_shift_reg[8]
.sym 81326 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 81327 triendpointinterface_resetinserter_state_SB_DFFSR_Q_R
.sym 81328 storage_1[1][2]
.sym 81329 csrbank1_bitbang0_w[0]
.sym 81330 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 81331 triendpointinterface_packetheaderdecode_state[1]
.sym 81332 usb_usb_core_o_endp_SB_DFFESR_Q_E
.sym 81333 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[0]
.sym 81334 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 81336 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 81343 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 81344 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81346 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81349 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 81352 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81353 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 81355 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 81356 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 81358 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 81359 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 81360 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 81364 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81368 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 81371 usb_address_reset_SB_LUT4_I3_O[0]
.sym 81372 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81373 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 81375 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 81376 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81377 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 81381 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81382 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81384 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81387 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81388 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 81390 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 81394 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81395 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81396 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81399 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 81401 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81402 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 81406 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 81407 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81412 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 81413 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 81414 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 81417 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 81418 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 81419 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 81420 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 81422 clk12_$glb_clk
.sym 81423 usb_address_reset_SB_LUT4_I3_O[0]
.sym 81424 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]
.sym 81425 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3[2]
.sym 81426 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[1]
.sym 81427 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 81428 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 81429 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 81430 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 81431 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 81434 $PACKER_VCC_NET
.sym 81436 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 81438 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 81440 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 81446 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 81448 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 81449 memadr_1
.sym 81450 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 81451 $PACKER_VCC_NET
.sym 81452 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 81453 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81454 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 81455 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 81456 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 81458 $PACKER_VCC_NET
.sym 81465 triendpointinterface_packetheaderdecode_state[2]
.sym 81467 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81470 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 81471 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]
.sym 81472 triendpointinterface_packetheaderdecode_state[0]
.sym 81475 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 81476 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 81477 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 81478 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 81480 triendpointinterface_packetheaderdecode_state[0]
.sym 81481 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]
.sym 81487 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 81489 triendpointinterface_packetheaderdecode_state[2]
.sym 81491 triendpointinterface_packetheaderdecode_state[1]
.sym 81492 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 81493 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 81494 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 81498 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 81499 triendpointinterface_packetheaderdecode_state[2]
.sym 81500 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 81501 triendpointinterface_packetheaderdecode_state[0]
.sym 81504 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 81505 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 81506 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 81507 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]
.sym 81510 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]
.sym 81512 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]
.sym 81513 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 81516 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 81518 triendpointinterface_packetheaderdecode_state[1]
.sym 81522 triendpointinterface_packetheaderdecode_state[0]
.sym 81524 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 81528 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 81529 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 81531 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 81534 triendpointinterface_packetheaderdecode_state[2]
.sym 81536 triendpointinterface_packetheaderdecode_state[0]
.sym 81537 triendpointinterface_packetheaderdecode_state[1]
.sym 81541 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 81542 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 81543 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 81545 clk12_$glb_clk
.sym 81546 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 81547 usb_usb_core_rx_payloadFifo_asyncfifo_we
.sym 81548 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 81549 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 81550 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2[2]
.sym 81551 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 81552 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[2]
.sym 81553 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[0]
.sym 81554 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[1]
.sym 81561 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 81571 memadr_3_SB_LUT4_I3_1_O[1]
.sym 81573 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 81574 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 81575 memadr_1
.sym 81577 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 81578 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 81579 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 81582 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 81590 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 81594 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 81595 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 81596 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 81597 usb_usb_core_tx_bitstuff_i_data
.sym 81598 triendpointinterface_resetinserter_state[0]
.sym 81599 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 81602 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 81603 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]
.sym 81604 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 81606 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81610 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 81611 memadr_3_SB_LUT4_I3_1_O[0]
.sym 81614 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81617 triendpointinterface_resetinserter_state_SB_DFFSR_Q_R
.sym 81618 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 81619 memadr_3_SB_LUT4_I3_O[1]
.sym 81621 memadr_3_SB_LUT4_I3_O[1]
.sym 81622 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81623 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]
.sym 81627 triendpointinterface_resetinserter_state[0]
.sym 81628 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81629 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 81630 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 81633 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81634 triendpointinterface_resetinserter_state[0]
.sym 81635 usb_usb_core_tx_bitstuff_i_data
.sym 81636 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 81645 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 81646 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 81647 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 81648 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 81651 memadr_3_SB_LUT4_I3_1_O[0]
.sym 81652 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 81653 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81654 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 81657 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81658 triendpointinterface_resetinserter_state[0]
.sym 81659 usb_usb_core_tx_bitstuff_i_data
.sym 81660 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 81663 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 81664 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 81665 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 81666 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 81668 clk12_$glb_clk
.sym 81669 triendpointinterface_resetinserter_state_SB_DFFSR_Q_R
.sym 81670 memadr_1
.sym 81671 multiregimpl5_regs0[0]
.sym 81672 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 81673 multiregimpl5_regs0[1]
.sym 81674 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 81675 multiregimpl5_regs1[0]
.sym 81676 multiregimpl5_regs1[1]
.sym 81677 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 81684 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 81687 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 81690 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 81692 memadr_3_SB_LUT4_I3_1_O[1]
.sym 81693 usb_usb_core_tx_bitstuff_i_data
.sym 81695 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81696 $PACKER_VCC_NET
.sym 81697 memadr_3_SB_LUT4_I3_1_O[0]
.sym 81698 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 81701 $PACKER_VCC_NET
.sym 81702 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 81703 memadr_1
.sym 81704 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 81705 memadr_3_SB_LUT4_I3_O[0]
.sym 81712 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 81713 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 81717 usb_usb_core_rx_shifter_shift_reg[8]
.sym 81718 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2[0]
.sym 81720 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 81722 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 81725 usb_inhandler_data_re
.sym 81727 memadr_1
.sym 81731 storage_1[0][3]
.sym 81738 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 81739 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[1]
.sym 81741 storage_1[1][3]
.sym 81742 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 81744 storage_1[0][3]
.sym 81746 memadr_1
.sym 81747 storage_1[1][3]
.sym 81756 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 81757 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[1]
.sym 81758 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 81765 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 81769 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2[0]
.sym 81771 usb_inhandler_data_re
.sym 81775 usb_usb_core_rx_shifter_shift_reg[8]
.sym 81777 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 81781 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 81790 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 81791 clk48$SB_IO_IN_$glb_clk
.sym 81793 multiregimpl6_regs1[0]
.sym 81794 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 81795 multiregimpl6_regs0[1]
.sym 81796 usb_usb_core_rx_payloadFifo_graycounter0_q_SB_LUT4_I1_O[0]
.sym 81797 multiregimpl6_regs1[1]
.sym 81798 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_E
.sym 81799 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 81800 multiregimpl6_regs0[0]
.sym 81807 $PACKER_VCC_NET
.sym 81808 array_muxed0[0]
.sym 81809 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 81810 $PACKER_VCC_NET
.sym 81811 $PACKER_GND_NET
.sym 81814 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 81815 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 81817 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 81818 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 81819 interface7_bank_bus_dat_r[3]
.sym 81820 storage_1[1][2]
.sym 81821 usb_usb_core_rx_shifter_shift_reg[8]
.sym 81822 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 81825 csrbank1_bitbang0_w[0]
.sym 81826 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[1]
.sym 81827 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 81828 usb_usb_core_rx_last_reset
.sym 81835 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 81836 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 81839 usb_usb_core_rx_shifter_shift_reg_SB_DFFESR_Q_D[1]
.sym 81840 usb_usb_core_rx_shifter_shift_reg[8]
.sym 81841 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 81847 usb_usb_core_rx_bitstuff_o_data
.sym 81851 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 81854 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 81855 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 81863 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 81875 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 81876 usb_usb_core_rx_shifter_shift_reg[8]
.sym 81879 usb_usb_core_rx_shifter_shift_reg[8]
.sym 81881 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 81886 usb_usb_core_rx_bitstuff_o_data
.sym 81892 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 81893 usb_usb_core_rx_shifter_shift_reg[8]
.sym 81897 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 81899 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 81906 usb_usb_core_rx_shifter_shift_reg_SB_DFFESR_Q_D[1]
.sym 81909 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 81911 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 81913 usb_usb_core_rx_reset1_SB_LUT4_I1_O
.sym 81914 clk48$SB_IO_IN_$glb_clk
.sym 81915 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 81916 storage_2[0][1]
.sym 81917 memadr_3_SB_LUT4_I3_1_O[0]
.sym 81918 storage_2[1][1]
.sym 81919 storage_2[1][0]
.sym 81920 storage_2[0][0]
.sym 81921 memadr_3_SB_LUT4_I3_O[0]
.sym 81929 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 81930 memdat_6[4]
.sym 81931 memdat_6[5]
.sym 81932 usb_inhandler_syncfifobuffered_produce[5]
.sym 81933 usb_usb_core_rx_payloadFifo_graycounter0_q[0]
.sym 81941 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 81942 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 81946 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 81947 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I2_O
.sym 81950 $PACKER_VCC_NET
.sym 81951 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 81960 triendpointinterface_rxpipeline_rxbitstuffremover_state[1]
.sym 81961 usb_usb_core_rx_bitstuff_o_data_SB_DFFSR_Q_R
.sym 81964 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 81965 usb_usb_core_rx_last_reset_SB_LUT4_I3_O_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 81966 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 81972 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 81979 triendpointinterface_rxpipeline_rxbitstuffremover_state[2]
.sym 81985 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 81987 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 81988 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 81992 triendpointinterface_rxpipeline_rxbitstuffremover_state[2]
.sym 81993 triendpointinterface_rxpipeline_rxbitstuffremover_state[1]
.sym 81996 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 81998 usb_usb_core_rx_last_reset_SB_LUT4_I3_O_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 81999 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 82003 usb_usb_core_rx_last_reset_SB_LUT4_I3_O_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 82004 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 82005 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 82008 triendpointinterface_rxpipeline_rxbitstuffremover_state[1]
.sym 82009 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 82010 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 82011 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 82015 triendpointinterface_rxpipeline_rxbitstuffremover_state[1]
.sym 82017 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 82023 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 82026 triendpointinterface_rxpipeline_rxbitstuffremover_state[2]
.sym 82027 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 82028 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 82029 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 82032 usb_usb_core_rx_last_reset_SB_LUT4_I3_O_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 82033 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 82034 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 82035 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 82037 clk48$SB_IO_IN_$glb_clk
.sym 82038 usb_usb_core_rx_bitstuff_o_data_SB_DFFSR_Q_R
.sym 82039 storage_2[1]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 82041 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 82043 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 82044 usb_usb_core_rx_last_reset
.sym 82046 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 82053 memdat_6[0]
.sym 82054 memdat_6[1]
.sym 82060 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 82065 multiregimpl0_regs1_SB_LUT4_I3_1_O[1]
.sym 82066 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 82068 usb_usb_core_rx_line_state_valid
.sym 82069 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 82070 memadr_3
.sym 82071 usb_usb_core_rx_detect_i_se0
.sym 82073 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 82080 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 82081 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[2]
.sym 82082 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 82083 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 82085 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 82086 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 82087 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 82088 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[1]
.sym 82089 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[2]
.sym 82090 usb_iobuf_usb_n_t_oe
.sym 82091 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 82092 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 82093 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 82094 usb_usb_core_rx_reset1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82097 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 82098 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[1]
.sym 82100 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[0]
.sym 82102 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[0]
.sym 82103 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 82104 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[1]
.sym 82106 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 82107 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 82111 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 82113 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 82114 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 82115 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 82116 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 82119 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[1]
.sym 82121 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[2]
.sym 82122 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[0]
.sym 82125 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 82126 usb_iobuf_usb_n_t_oe
.sym 82131 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 82132 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 82133 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 82137 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[1]
.sym 82140 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 82143 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 82144 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 82145 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 82149 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 82152 usb_usb_core_rx_reset1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 82156 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[2]
.sym 82157 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[1]
.sym 82158 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[0]
.sym 82160 clk12_$glb_clk
.sym 82161 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 82163 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 82164 usb_usb_core_rx_flagsFifo_graycounter0_q_SB_LUT4_I1_O[1]
.sym 82166 usb_usb_core_rx_flagsFifo_graycounter0_q[0]
.sym 82167 usb_iobuf_usb_n_t_o
.sym 82169 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 82174 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[1]
.sym 82176 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 82178 usb_iobuf_usb_n_t_oe
.sym 82181 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 82182 memdat_6[2]
.sym 82186 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 82188 $PACKER_VCC_NET
.sym 82193 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 82195 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82225 multiregimpl0_regs1_SB_LUT4_I3_1_O[1]
.sym 82228 usb_usb_core_rx_line_state_valid
.sym 82238 multiregimpl0_regs1_SB_LUT4_I3_1_O[1]
.sym 82255 usb_usb_core_rx_line_state_valid
.sym 82283 clk48$SB_IO_IN_$glb_clk
.sym 82284 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 82285 multiregimpl7_regs1[0]
.sym 82286 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 82287 usb_usb_core_rx_flagsFifo_graycounter0_q_SB_LUT4_I1_O[2]
.sym 82288 memadr_3
.sym 82290 multiregimpl7_regs1[1]
.sym 82291 multiregimpl7_regs0[0]
.sym 82292 multiregimpl7_regs0[1]
.sym 82304 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 82311 usb_iobuf_usb_n_t_oe
.sym 82320 multiregimpl2_regs2_SB_LUT4_I2_I1[0]
.sym 82326 usb_usb_core_rx_line_state_dj1
.sym 82330 usb_usb_core_rx_line_state_se01
.sym 82332 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 82334 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 82337 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 82338 usb_usb_core_rx_line_state_valid
.sym 82344 usb_address_reset_SB_DFFESR_Q_E
.sym 82348 usb_usb_core_rx_line_state_dk1
.sym 82356 usb_usb_core_rx_nrzi_last_data
.sym 82359 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 82360 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 82361 usb_usb_core_rx_line_state_se01
.sym 82365 usb_usb_core_rx_nrzi_last_data
.sym 82368 usb_usb_core_rx_line_state_dk1
.sym 82373 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 82374 usb_usb_core_rx_line_state_valid
.sym 82383 usb_usb_core_rx_line_state_dk1
.sym 82385 usb_usb_core_rx_line_state_dj1
.sym 82395 usb_usb_core_rx_line_state_dk1
.sym 82405 usb_address_reset_SB_DFFESR_Q_E
.sym 82406 clk48$SB_IO_IN_$glb_clk
.sym 82407 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 82408 multiregimpl8_regs0[1]
.sym 82409 multiregimpl8_regs1[1]
.sym 82410 multiregimpl8_regs1[0]
.sym 82414 usb_usb_core_rx_line_state_phase_SB_DFFSR_Q_R
.sym 82415 multiregimpl8_regs0[0]
.sym 82420 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 82425 memdat_6[1]
.sym 82429 basesoc_value[5]
.sym 82454 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 82458 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 82460 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 82462 csrbank3_ctrl0_w[5]
.sym 82466 addr_storage[30]
.sym 82467 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[2]
.sym 82468 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[3]
.sym 82469 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 82470 csrbank3_ctrl0_w[3]
.sym 82471 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[3]
.sym 82477 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 82478 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[2]
.sym 82494 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 82495 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 82496 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 82497 addr_storage[30]
.sym 82500 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 82501 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[3]
.sym 82502 csrbank3_ctrl0_w[3]
.sym 82503 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[2]
.sym 82512 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 82513 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[2]
.sym 82514 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[3]
.sym 82515 csrbank3_ctrl0_w[5]
.sym 82529 clk12_$glb_clk
.sym 82530 interface3_bank_bus_dat_r_SB_DFFSR_Q_R
.sym 82531 usb_usb_core_rx_line_state_phase[0]
.sym 82532 usb_usb_core_rx_line_state_phase[1]
.sym 82533 multiregimpl2_regs2_SB_LUT4_I1_O[2]
.sym 82534 multiregimpl3_regs2_SB_LUT4_I1_O[0]
.sym 82536 multiregimpl2_regs2_SB_LUT4_I2_I1[0]
.sym 82537 usb_usb_core_rx_line_state_valid
.sym 82538 multiregimpl2_regs2_SB_LUT4_I2_I1[1]
.sym 82548 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 82560 usb_usb_core_rx_line_state_valid
.sym 82564 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[2]
.sym 82565 usb_iobuf_usb_n_t_oe
.sym 82574 multiregimpl2_regs2_SB_LUT4_I2_I1[3]
.sym 82579 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 82580 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 82587 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 82588 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 82590 triendpointinterface_txnrziencoder_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[0]
.sym 82591 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 82594 multiregimpl3_regs2_SB_LUT4_I1_O[3]
.sym 82598 multiregimpl2_regs2_SB_LUT4_I1_O[2]
.sym 82599 multiregimpl3_regs2_SB_LUT4_I1_O[0]
.sym 82600 multiregimpl3_regs2_SB_LUT4_I1_O[1]
.sym 82602 usb_usb_core_rx_line_state_valid
.sym 82605 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 82606 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 82607 multiregimpl3_regs2_SB_LUT4_I1_O[3]
.sym 82608 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 82611 multiregimpl3_regs2_SB_LUT4_I1_O[1]
.sym 82617 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 82618 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 82619 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 82620 multiregimpl2_regs2_SB_LUT4_I1_O[2]
.sym 82623 multiregimpl3_regs2_SB_LUT4_I1_O[1]
.sym 82624 multiregimpl3_regs2_SB_LUT4_I1_O[3]
.sym 82625 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 82626 multiregimpl3_regs2_SB_LUT4_I1_O[0]
.sym 82629 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 82631 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 82632 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 82635 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 82636 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 82638 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 82641 multiregimpl2_regs2_SB_LUT4_I2_I1[3]
.sym 82642 multiregimpl3_regs2_SB_LUT4_I1_O[1]
.sym 82644 usb_usb_core_rx_line_state_valid
.sym 82648 multiregimpl3_regs2_SB_LUT4_I1_O[3]
.sym 82649 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 82650 triendpointinterface_txnrziencoder_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[0]
.sym 82652 clk48$SB_IO_IN_$glb_clk
.sym 82653 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 82663 $PACKER_VCC_NET
.sym 82732 lxspi_o[3]
.sym 82734 SB_IO_2_OUTPUT_ENABLE
.sym 82735 $PACKER_VCC_NET
.sym 82742 SB_IO_2_OUTPUT_ENABLE
.sym 82743 $PACKER_VCC_NET
.sym 82752 lxspi_o[3]
.sym 82754 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_5_I1[1]
.sym 82755 lxspi_oe
.sym 82756 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_7_I1[1]
.sym 82757 basesoc_wishbone_sel_SB_LUT4_O_I1[2]
.sym 82758 count[6]
.sym 82759 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1]
.sym 82775 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 82776 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 82777 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 82782 lxspi_o[3]
.sym 82786 spram_dataout3[6]
.sym 82787 spram_dataout1[12]
.sym 82788 spram_dataout3[7]
.sym 82789 spram_dataout1[13]
.sym 82796 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 82798 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 82799 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 82800 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 82801 lxspi_dq_oe
.sym 82802 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 82804 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 82806 lxspi_i0[2]
.sym 82807 basesoc_wishbone_sel_SB_LUT4_O_I1[1]
.sym 82809 basesoc_wishbone_sel_SB_LUT4_O_1_I2[2]
.sym 82810 lxspi_i0[3]
.sym 82815 basesoc_wishbone_sel_SB_LUT4_O_I1[2]
.sym 82823 lxspi_dqi_SB_DFFESR_Q_E
.sym 82826 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 82832 lxspi_i0[3]
.sym 82835 basesoc_wishbone_sel_SB_LUT4_O_I1[2]
.sym 82836 basesoc_wishbone_sel_SB_LUT4_O_I1[1]
.sym 82837 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 82838 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 82841 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 82842 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 82843 basesoc_wishbone_sel_SB_LUT4_O_I1[1]
.sym 82844 basesoc_wishbone_sel_SB_LUT4_O_I1[2]
.sym 82848 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 82850 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 82854 lxspi_dq_oe
.sym 82856 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 82859 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 82860 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 82861 basesoc_wishbone_sel_SB_LUT4_O_I1[2]
.sym 82862 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 82865 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 82866 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 82867 basesoc_wishbone_sel_SB_LUT4_O_1_I2[2]
.sym 82868 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 82871 lxspi_i0[2]
.sym 82875 lxspi_dqi_SB_DFFESR_Q_E
.sym 82876 clk12_$glb_clk
.sym 82877 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 82880 lxspi_i0[2]
.sym 82882 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 82883 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 82884 count[9]
.sym 82885 lxspi_dq_oe_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 82886 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 82887 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[1]
.sym 82888 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 82889 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 82893 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 82894 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 82897 spram_dataout1[8]
.sym 82899 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_15_I1[1]
.sym 82900 array_muxed2[3]
.sym 82901 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_I1[1]
.sym 82902 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 82903 spram_dataout3[10]
.sym 82904 array_muxed1[18]
.sym 82914 array_muxed0[2]
.sym 82917 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[1]
.sym 82928 array_muxed2[2]
.sym 82933 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 82934 $PACKER_VCC_NET
.sym 82935 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 82937 lxspi_o[2]
.sym 82938 basesoc_cpu_dbus_dat_r[12]
.sym 82939 grant_SB_LUT4_I3_O[0]
.sym 82942 do_reset
.sym 82944 spram_dataout1[10]
.sym 82945 basesoc_cpu_dbus_dat_r[24]
.sym 82947 VexRiscv._zz_98__SB_LUT4_O_5_I3[2]
.sym 82948 lxspi_dqi[2]
.sym 82967 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_5_I1[1]
.sym 82968 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 82969 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_7_I1[1]
.sym 82971 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_7_I1[3]
.sym 82972 lxspi_dq_oe
.sym 82974 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 82976 slave_sel_r[1]
.sym 82979 lxspi_dq_oe_SB_DFFSR_Q_R
.sym 82982 csrbank1_bitbang0_w[3]
.sym 82984 slave_sel_r[1]
.sym 82986 lxspi_dq_oe_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 82987 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 82989 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 82990 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_5_I1[3]
.sym 82992 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 82993 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_7_I1[3]
.sym 82994 slave_sel_r[1]
.sym 82995 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_7_I1[1]
.sym 82998 csrbank1_bitbang0_w[3]
.sym 82999 lxspi_dq_oe
.sym 83001 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 83016 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 83017 slave_sel_r[1]
.sym 83018 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_5_I1[3]
.sym 83019 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_5_I1[1]
.sym 83023 lxspi_dq_oe
.sym 83024 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 83028 lxspi_dq_oe_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 83031 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 83039 clk12_$glb_clk
.sym 83040 lxspi_dq_oe_SB_DFFSR_Q_R
.sym 83042 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 83043 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 83044 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 83045 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 83046 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 83047 lxspi_counter[0]
.sym 83048 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 83053 basesoc_cpu_dbus_dat_r[24]
.sym 83054 basesoc_cpu_dbus_dat_r[11]
.sym 83056 array_muxed0[9]
.sym 83057 basesoc_cpu_dbus_dat_r[27]
.sym 83059 array_muxed1[27]
.sym 83063 basesoc_cpu_dbus_dat_r[26]
.sym 83064 grant_SB_LUT4_I3_O[1]
.sym 83065 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 83066 array_muxed1[19]
.sym 83067 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 83068 array_muxed1[31]
.sym 83070 array_muxed0[2]
.sym 83071 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 83072 array_muxed0[1]
.sym 83073 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 83074 lxspi_i1
.sym 83075 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 83083 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[1]
.sym 83084 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[1]
.sym 83085 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[5]
.sym 83087 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83090 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 83095 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[1]
.sym 83098 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 83099 basesoc_cpu_dbus_dat_r[10]
.sym 83103 basesoc_cpu_dbus_dat_r[11]
.sym 83104 basesoc_cpu_dbus_dat_r[12]
.sym 83109 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 83111 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[5]
.sym 83112 basesoc_cpu_dbus_dat_r[15]
.sym 83113 basesoc_cpu_dbus_dat_r[14]
.sym 83115 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[1]
.sym 83116 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83117 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[1]
.sym 83121 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83123 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[5]
.sym 83124 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[5]
.sym 83130 basesoc_cpu_dbus_dat_r[11]
.sym 83133 basesoc_cpu_dbus_dat_r[10]
.sym 83139 basesoc_cpu_dbus_dat_r[12]
.sym 83145 basesoc_cpu_dbus_dat_r[15]
.sym 83151 basesoc_cpu_dbus_dat_r[14]
.sym 83157 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[1]
.sym 83158 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 83159 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 83161 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 83162 clk12_$glb_clk
.sym 83164 lxspi_counter_SB_DFFESR_Q_E
.sym 83165 array_muxed1[26]
.sym 83166 array_muxed1[24]
.sym 83167 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 83168 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 83169 array_muxed1[28]
.sym 83170 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 83171 array_muxed1[25]
.sym 83174 array_muxed0[9]
.sym 83178 $PACKER_VCC_NET
.sym 83179 array_muxed0[13]
.sym 83180 $PACKER_VCC_NET
.sym 83181 basesoc_cpu_dbus_dat_r[27]
.sym 83182 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 83184 $PACKER_VCC_NET
.sym 83187 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 83188 basesoc_cpu_dbus_dat_r[19]
.sym 83189 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 83191 array_muxed1[28]
.sym 83192 basesoc_cpu_dbus_dat_r[26]
.sym 83193 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 83194 array_muxed0[8]
.sym 83195 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 83196 array_muxed0[2]
.sym 83197 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[2]
.sym 83199 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 83206 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83215 lxspi_bus_dat_r[24]
.sym 83217 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[2]
.sym 83219 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 83223 lxspi_i1_SB_LUT4_I3_1_O
.sym 83230 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[2]
.sym 83234 lxspi_i1
.sym 83235 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 83256 lxspi_bus_dat_r[24]
.sym 83258 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 83269 lxspi_i1
.sym 83270 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 83280 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[2]
.sym 83282 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83283 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[2]
.sym 83284 lxspi_i1_SB_LUT4_I3_1_O
.sym 83285 clk12_$glb_clk
.sym 83286 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 83287 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 83288 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O[1]
.sym 83289 array_muxed0[2]
.sym 83290 array_muxed0[1]
.sym 83291 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O
.sym 83292 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3[1]
.sym 83293 basesoc_cpu_dbus_dat_r[19]
.sym 83294 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 83297 lxspi_o[3]
.sym 83299 basesoc_cpu_dbus_dat_r[20]
.sym 83300 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83301 array_muxed0[11]
.sym 83303 lxspi_bus_dat_r[24]
.sym 83305 basesoc_cpu_dbus_dat_r[22]
.sym 83307 VexRiscv._zz_98__SB_LUT4_O_6_I3[2]
.sym 83309 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 83310 array_muxed1[24]
.sym 83312 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 83313 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 83314 spram_wren2
.sym 83315 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 83316 array_muxed0[7]
.sym 83317 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 83318 spram_wren0
.sym 83319 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 83320 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[3]
.sym 83321 VexRiscv._zz_104_[2]
.sym 83322 $PACKER_VCC_NET
.sym 83330 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 83331 lxspi_bus_dat_r[28]
.sym 83334 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[0]
.sym 83337 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_15_I1[1]
.sym 83338 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 83339 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_15_I1[3]
.sym 83341 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 83342 slave_sel_r[1]
.sym 83345 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 83346 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 83348 slave_sel_r[2]
.sym 83349 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83350 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[0]
.sym 83351 memdat_2[28]
.sym 83354 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 83357 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 83359 slave_sel_r[3]
.sym 83361 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_15_I1[1]
.sym 83362 slave_sel_r[1]
.sym 83363 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_15_I1[3]
.sym 83364 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 83373 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[0]
.sym 83374 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83375 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[0]
.sym 83380 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 83385 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 83386 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 83387 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 83391 lxspi_bus_dat_r[28]
.sym 83392 slave_sel_r[3]
.sym 83393 memdat_2[28]
.sym 83394 slave_sel_r[2]
.sym 83400 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 83405 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 83407 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 83408 clk12_$glb_clk
.sym 83410 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_DFFSR_Q_D
.sym 83411 basesoc_cpu_dbus_dat_r[17]
.sym 83412 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[2]
.sym 83413 basesoc_cpu_dbus_adr[5]
.sym 83414 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3[1]
.sym 83415 basesoc_cpu_dbus_adr[7]
.sym 83416 basesoc_cpu_dbus_adr[8]
.sym 83417 basesoc_cpu_dbus_adr[6]
.sym 83422 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_DFFSR_Q_R
.sym 83424 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_3_I1[3]
.sym 83426 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 83429 csrbank1_bitbang0_w[3]
.sym 83430 slave_sel_r[1]
.sym 83431 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 83433 array_muxed0[2]
.sym 83434 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 83435 basesoc_cpu_dbus_dat_r[12]
.sym 83436 basesoc_cpu_dbus_dat_r[10]
.sym 83437 slave_sel[3]
.sym 83438 basesoc_cpu_dbus_dat_r[24]
.sym 83439 lxspi_o[2]
.sym 83440 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[3]
.sym 83441 lxspi_dqi[2]
.sym 83442 basesoc_cpu_dbus_dat_r[19]
.sym 83443 grant_SB_LUT4_I3_O[0]
.sym 83444 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 83445 slave_sel_r[3]
.sym 83455 basesoc_cpu_dbus_dat_r[24]
.sym 83456 basesoc_cpu_dbus_dat_r[23]
.sym 83457 basesoc_cpu_dbus_dat_r[19]
.sym 83460 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[3]
.sym 83462 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 83463 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 83467 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[2]
.sym 83468 basesoc_cpu_dbus_dat_r[17]
.sym 83470 slave_sel_r[1]
.sym 83471 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 83474 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 83475 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 83479 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3[1]
.sym 83482 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 83486 basesoc_cpu_dbus_dat_r[19]
.sym 83490 slave_sel_r[1]
.sym 83491 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[2]
.sym 83492 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 83497 basesoc_cpu_dbus_dat_r[23]
.sym 83502 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3[1]
.sym 83504 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 83509 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 83510 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[3]
.sym 83514 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 83515 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 83517 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 83523 basesoc_cpu_dbus_dat_r[17]
.sym 83529 basesoc_cpu_dbus_dat_r[24]
.sym 83530 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 83531 clk12_$glb_clk
.sym 83533 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 83534 array_muxed0[5]
.sym 83535 array_muxed0[7]
.sym 83536 array_muxed0[6]
.sym 83537 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_24_I2[1]
.sym 83538 array_muxed0[8]
.sym 83539 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 83540 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[9]
.sym 83545 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]
.sym 83547 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_22_I1[1]
.sym 83548 array_muxed1[29]
.sym 83551 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 83552 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 83553 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 83554 basesoc_cpu_dbus_dat_r[17]
.sym 83555 VexRiscv._zz_150_
.sym 83556 basesoc_cpu_dbus_dat_r[29]
.sym 83557 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 83558 array_muxed1[19]
.sym 83559 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_23_I2[1]
.sym 83560 array_muxed0[8]
.sym 83562 slave_sel_r[2]
.sym 83563 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 83564 array_muxed1[31]
.sym 83566 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 83567 grant_SB_LUT4_I3_O[1]
.sym 83568 array_muxed0[5]
.sym 83574 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[8]
.sym 83575 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 83576 basesoc_cpu_dbus_dat_r[14]
.sym 83577 basesoc_cpu_dbus_dat_r[16]
.sym 83578 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83581 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3[1]
.sym 83582 basesoc_cpu_dbus_dat_r[18]
.sym 83583 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[3]
.sym 83584 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[2]
.sym 83585 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 83590 basesoc_cpu_dbus_dat_r[15]
.sym 83591 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[8]
.sym 83596 basesoc_cpu_dbus_dat_r[10]
.sym 83598 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[1]
.sym 83600 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3[1]
.sym 83602 VexRiscv._zz_104_[2]
.sym 83604 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 83607 basesoc_cpu_dbus_dat_r[14]
.sym 83608 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3[1]
.sym 83609 basesoc_cpu_dbus_dat_r[15]
.sym 83610 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3[1]
.sym 83613 basesoc_cpu_dbus_dat_r[18]
.sym 83619 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83620 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[8]
.sym 83621 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[8]
.sym 83628 basesoc_cpu_dbus_dat_r[10]
.sym 83631 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[3]
.sym 83632 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[2]
.sym 83633 basesoc_cpu_dbus_dat_r[10]
.sym 83634 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[1]
.sym 83637 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 83639 VexRiscv._zz_104_[2]
.sym 83644 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 83646 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3[1]
.sym 83651 basesoc_cpu_dbus_dat_r[16]
.sym 83653 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 83654 clk12_$glb_clk
.sym 83658 lxspi_o[2]
.sym 83659 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_2_I1[3]
.sym 83660 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[1]
.sym 83661 slave_sel_r[3]
.sym 83662 basesoc_value[4]
.sym 83663 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_23_I2[1]
.sym 83667 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[0]
.sym 83670 VexRiscv._zz_97__SB_LUT4_I3_I1[0]
.sym 83671 array_muxed0[6]
.sym 83672 basesoc_cpu_ibus_adr[6]
.sym 83674 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 83675 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 83677 array_muxed0[5]
.sym 83679 array_muxed0[7]
.sym 83680 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_21_I2[1]
.sym 83681 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 83682 basesoc_cpu_ibus_adr[7]
.sym 83683 slave_sel_r[3]
.sym 83684 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[2]
.sym 83686 array_muxed0[8]
.sym 83687 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 83688 basesoc_en_storage
.sym 83689 basesoc_cpu_dbus_dat_r[26]
.sym 83690 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 83691 basesoc_cpu_ibus_adr[8]
.sym 83697 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 83699 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 83701 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 83702 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 83703 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 83707 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 83711 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 83712 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 83715 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 83721 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83722 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 83731 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 83739 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 83742 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 83751 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 83756 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 83757 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83760 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 83761 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 83762 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 83766 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 83774 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 83776 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 83777 clk12_$glb_clk
.sym 83779 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 83780 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 83781 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 83782 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_26_I1[1]
.sym 83783 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 83784 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 83785 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_21_I2[1]
.sym 83786 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[1]
.sym 83792 basesoc_load_storage[4]
.sym 83793 lxspi_i1_SB_LUT4_I3_1_O
.sym 83795 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 83797 lxspi_i1_SB_LUT4_I3_1_O
.sym 83798 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 83799 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 83801 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 83803 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 83804 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 83805 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 83806 $PACKER_VCC_NET
.sym 83807 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 83808 array_muxed0[8]
.sym 83809 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 83810 spram_wren2
.sym 83811 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 83812 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 83813 VexRiscv._zz_104_[2]
.sym 83814 spram_wren0
.sym 83820 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 83821 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 83822 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 83824 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[1]
.sym 83826 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 83828 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 83829 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 83832 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83833 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 83834 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83837 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O[2]
.sym 83838 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 83840 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 83841 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 83842 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 83845 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 83846 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 83849 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83851 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[1]
.sym 83853 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 83859 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 83860 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 83862 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 83866 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O[2]
.sym 83867 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 83868 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 83872 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 83877 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 83883 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 83885 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 83886 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[1]
.sym 83889 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 83890 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 83891 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 83892 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 83896 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 83897 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 83898 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[1]
.sym 83899 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 83900 clk12_$glb_clk
.sym 83902 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 83903 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 83904 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 83905 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 83906 VexRiscv.MmuPlugin_ports_0_entryToReplace_valueNext_SB_LUT4_O_I2[1]
.sym 83907 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[7]
.sym 83908 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 83909 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 83912 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D
.sym 83917 csrbank1_bitbang0_w[3]
.sym 83918 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 83920 array_muxed1[23]
.sym 83922 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 83923 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 83924 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 83925 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 83926 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 83927 basesoc_cpu_dbus_dat_r[19]
.sym 83928 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 83929 slave_sel[3]
.sym 83930 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 83931 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 83932 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[3]
.sym 83933 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 83934 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 83935 basesoc_cpu_dbus_dat_r[24]
.sym 83936 grant_SB_LUT4_I3_O[0]
.sym 83937 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 83943 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 83944 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 83947 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[0]
.sym 83948 basesoc_cpu_dbus_dat_r[17]
.sym 83952 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 83953 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 83954 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 83955 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 83956 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 83958 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 83961 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 83962 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 83964 VexRiscv._zz_105_[5]
.sym 83965 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 83966 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 83968 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 83973 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 83978 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 83982 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 83983 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 83985 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 83989 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 83994 basesoc_cpu_dbus_dat_r[17]
.sym 84003 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 84006 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 84007 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 84008 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 84009 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[0]
.sym 84014 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 84018 VexRiscv._zz_105_[5]
.sym 84019 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 84020 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 84021 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 84022 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 84023 clk12_$glb_clk
.sym 84025 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[0]
.sym 84026 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[0]
.sym 84027 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[0]
.sym 84028 spram_wren2
.sym 84030 spram_wren0
.sym 84031 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_20_I1[0]
.sym 84032 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[2]
.sym 84036 basesoc_en_storage
.sym 84037 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[0]
.sym 84042 basesoc_cpu_dbus_dat_r[27]
.sym 84044 basesoc_cpu_dbus_dat_r[17]
.sym 84046 basesoc_load_storage[0]
.sym 84048 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 84049 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 84050 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 84051 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 84052 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 84053 array_muxed0[8]
.sym 84054 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 84055 grant_SB_LUT4_I3_O[1]
.sym 84056 array_muxed0[5]
.sym 84057 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 84058 slave_sel_r[2]
.sym 84059 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 84060 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[0]
.sym 84066 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 84068 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 84070 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 84071 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[7]
.sym 84072 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 84073 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 84074 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 84076 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 84080 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 84081 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[4]
.sym 84082 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 84084 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[1]
.sym 84088 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[6]
.sym 84090 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[0]
.sym 84091 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 84092 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 84094 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 84097 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 84099 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 84100 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 84102 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 84105 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 84106 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[6]
.sym 84107 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 84108 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[4]
.sym 84111 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 84117 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 84118 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 84119 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[0]
.sym 84120 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[1]
.sym 84123 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 84126 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[7]
.sym 84130 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 84136 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 84142 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 84145 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 84146 clk12_$glb_clk
.sym 84148 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[1]
.sym 84149 spram_wren2_SB_LUT4_O_I3[0]
.sym 84150 usb_usb_core_tx_shifter_shifter[4]
.sym 84151 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 84152 usb_usb_core_tx_shifter_shifter[5]
.sym 84153 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[1]
.sym 84154 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 84155 array_muxed0[3]
.sym 84158 usb_inhandler_was_queued
.sym 84160 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 84163 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 84166 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 84169 array_muxed0[4]
.sym 84172 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[0]
.sym 84174 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 84175 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[2]
.sym 84176 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 84178 array_muxed0[8]
.sym 84179 basesoc_en_storage
.sym 84180 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 84181 basesoc_cpu_dbus_dat_r[26]
.sym 84182 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 84183 slave_sel_r[3]
.sym 84189 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 84190 VexRiscv.MmuPlugin_shared_vpn_1[0]
.sym 84191 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 84192 memdat_2[22]
.sym 84193 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 84194 slave_sel_r[3]
.sym 84195 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 84198 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 84199 basesoc_cpu_dbus_dat_r[3]
.sym 84202 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 84203 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 84204 lxspi_bus_dat_r[22]
.sym 84206 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D
.sym 84209 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 84214 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 84216 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 84218 slave_sel_r[2]
.sym 84224 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 84228 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 84229 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 84231 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 84234 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 84235 VexRiscv.MmuPlugin_shared_vpn_1[0]
.sym 84236 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 84240 slave_sel_r[3]
.sym 84241 lxspi_bus_dat_r[22]
.sym 84242 memdat_2[22]
.sym 84243 slave_sel_r[2]
.sym 84246 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 84252 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D
.sym 84260 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 84264 basesoc_cpu_dbus_dat_r[3]
.sym 84265 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 84267 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 84268 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 84269 clk12_$glb_clk
.sym 84271 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2]
.sym 84272 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 84274 lxspi_bus_dat_r[17]
.sym 84276 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[3]
.sym 84277 lxspi_sr_SB_DFFESR_Q_23_R
.sym 84284 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 84285 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[0]
.sym 84286 lxspi_o[0]
.sym 84287 basesoc_cpu_dbus_dat_r[3]
.sym 84288 array_muxed0[3]
.sym 84289 array_muxed0[12]
.sym 84290 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 84291 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 84292 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 84294 basesoc_cpu_ibus_adr[3]
.sym 84295 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 84296 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 84297 array_muxed0[1]
.sym 84298 $PACKER_VCC_NET
.sym 84299 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 84300 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 84301 array_muxed0[8]
.sym 84302 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 84304 VexRiscv._zz_104_[2]
.sym 84305 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 84306 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 84314 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 84316 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 84322 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 84324 memdat_2[11]
.sym 84325 lxspi_bus_dat_r[11]
.sym 84330 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 84335 slave_sel_r[2]
.sym 84338 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 84343 slave_sel_r[3]
.sym 84347 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 84351 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 84372 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 84383 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 84387 slave_sel_r[2]
.sym 84388 lxspi_bus_dat_r[11]
.sym 84389 memdat_2[11]
.sym 84390 slave_sel_r[3]
.sym 84391 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 84392 clk12_$glb_clk
.sym 84394 slave_sel_SB_LUT4_O_2_I2[0]
.sym 84395 slave_sel_SB_LUT4_O_I1[1]
.sym 84396 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 84397 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 84398 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[8]
.sym 84399 slave_sel[3]
.sym 84400 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[1]
.sym 84401 slave_sel_SB_LUT4_O_2_I2[1]
.sym 84408 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 84414 slave_sel_r[1]
.sym 84415 VexRiscv.MmuPlugin_ports_0_cache_1_valid
.sym 84419 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 84420 lxspi_bus_dat_r[7]
.sym 84421 slave_sel[3]
.sym 84422 lxspi_bus_dat_r[6]
.sym 84426 basesoc_cpu_dbus_adr[27]
.sym 84428 grant_SB_LUT4_I3_O[0]
.sym 84429 slave_sel_SB_LUT4_O_I1[1]
.sym 84435 grant_SB_LUT4_I3_O[1]
.sym 84436 basesoc_cpu_ibus_adr[28]
.sym 84437 slave_sel_SB_LUT4_O_I1[0]
.sym 84438 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead
.sym 84439 basesoc_cpu_ibus_adr[28]
.sym 84440 grant
.sym 84441 VexRiscv.MmuPlugin_ports_0_cache_1_allowExecute
.sym 84442 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 84444 basesoc_cpu_ibus_adr[27]
.sym 84446 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 84448 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead_SB_LUT4_I3_O[0]
.sym 84450 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead_SB_LUT4_I3_O[1]
.sym 84451 basesoc_cpu_dbus_dat_r[3]
.sym 84452 basesoc_cpu_dbus_adr[27]
.sym 84454 slave_sel_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 84457 basesoc_cpu_dbus_adr[28]
.sym 84459 basesoc_cpu_dbus_dat_r[1]
.sym 84460 VexRiscv.MmuPlugin_status_mxr
.sym 84462 slave_sel_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 84468 slave_sel_SB_LUT4_O_I1[0]
.sym 84469 basesoc_cpu_dbus_adr[27]
.sym 84470 basesoc_cpu_ibus_adr[27]
.sym 84471 grant
.sym 84474 basesoc_cpu_ibus_adr[28]
.sym 84475 basesoc_cpu_dbus_adr[28]
.sym 84476 grant
.sym 84477 slave_sel_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 84480 grant_SB_LUT4_I3_O[1]
.sym 84481 basesoc_cpu_dbus_adr[27]
.sym 84482 basesoc_cpu_ibus_adr[27]
.sym 84483 grant
.sym 84486 basesoc_cpu_dbus_dat_r[1]
.sym 84492 basesoc_cpu_ibus_adr[28]
.sym 84493 grant
.sym 84494 basesoc_cpu_dbus_adr[28]
.sym 84495 slave_sel_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 84498 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead
.sym 84499 VexRiscv.MmuPlugin_ports_0_cache_1_allowExecute
.sym 84501 VexRiscv.MmuPlugin_status_mxr
.sym 84504 basesoc_cpu_dbus_dat_r[3]
.sym 84510 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 84511 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead_SB_LUT4_I3_O[0]
.sym 84513 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead_SB_LUT4_I3_O[1]
.sym 84514 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 84515 clk12_$glb_clk
.sym 84517 lxspi_bus_dat_r[6]
.sym 84518 slave_sel_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 84519 lxspi_bus_dat_r[8]
.sym 84520 lxspi_bus_dat_r[3]
.sym 84521 lxspi_bus_dat_r[4]
.sym 84522 lxspi_bus_dat_r[0]
.sym 84523 lxspi_bus_dat_r[5]
.sym 84524 lxspi_bus_dat_r[7]
.sym 84529 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 84530 basesoc_cpu_ibus_adr[28]
.sym 84533 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 84534 basesoc_cpu_dbus_dat_r[21]
.sym 84535 basesoc_cpu_ibus_adr[28]
.sym 84536 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 84537 basesoc_cpu_dbus_dat_r[28]
.sym 84540 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 84541 array_muxed0[1]
.sym 84542 array_muxed0[7]
.sym 84543 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 84544 lxspi_bus_dat_r[0]
.sym 84545 array_muxed0[8]
.sym 84546 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 84547 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 84548 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 84549 array_muxed0[5]
.sym 84550 array_muxed0[8]
.sym 84562 VexRiscv.MmuPlugin_status_mxr
.sym 84566 basesoc_cpu_dbus_dat_r[1]
.sym 84567 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 84572 VexRiscv.MmuPlugin_ports_0_cache_0_allowExecute
.sym 84576 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 84578 lxspi_bus_dat_r[4]
.sym 84579 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D
.sym 84581 basesoc_cpu_dbus_dat_r[3]
.sym 84586 csrbank1_bitbang0_w[0]
.sym 84587 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead
.sym 84589 lxspi_bus_dat_r[7]
.sym 84598 lxspi_bus_dat_r[7]
.sym 84600 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 84610 lxspi_bus_dat_r[4]
.sym 84611 csrbank1_bitbang0_w[0]
.sym 84612 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 84616 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D
.sym 84623 basesoc_cpu_dbus_dat_r[1]
.sym 84628 basesoc_cpu_dbus_dat_r[3]
.sym 84634 VexRiscv.MmuPlugin_status_mxr
.sym 84635 VexRiscv.MmuPlugin_ports_0_cache_0_allowExecute
.sym 84636 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead
.sym 84637 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 84638 clk12_$glb_clk
.sym 84640 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 84641 reset_delay[1]
.sym 84642 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 84643 reset_delay[2]
.sym 84644 reset_delay[3]
.sym 84645 basesoc_value[15]
.sym 84646 basesoc_value[26]
.sym 84647 basesoc_value[27]
.sym 84653 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 84655 lxspi_bus_dat_r[3]
.sym 84657 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 84658 lxspi_bus_dat_r[12]
.sym 84659 lxspi_bus_dat_r[20]
.sym 84660 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 84662 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[0]
.sym 84663 lxspi_bus_dat_r[8]
.sym 84664 basesoc_load_storage[27]
.sym 84665 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 84666 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 84667 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 84668 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 84669 basesoc_value[26]
.sym 84670 csrbank7_in_ctrl0_w[2]
.sym 84671 basesoc_value[27]
.sym 84672 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[0]
.sym 84673 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]
.sym 84675 basesoc_en_storage
.sym 84682 usb_inhandler_transmitted
.sym 84683 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 84684 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[2]
.sym 84685 usb_inhandler_transmitted_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 84686 usb_inhandler_transmitted_SB_LUT4_I2_I1[1]
.sym 84687 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[1]
.sym 84689 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
.sym 84690 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 84691 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 84692 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 84693 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 84697 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]
.sym 84699 usb_inhandler_ctrl_re
.sym 84700 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 84701 csrbank7_in_ctrl0_w[6]
.sym 84704 usb_inhandler_was_queued
.sym 84707 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 84708 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 84709 csrbank7_in_ctrl0_w[6]
.sym 84712 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 84714 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 84715 csrbank7_in_ctrl0_w[6]
.sym 84716 usb_inhandler_ctrl_re
.sym 84717 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 84720 usb_inhandler_transmitted_SB_LUT4_I2_I1[1]
.sym 84722 usb_inhandler_transmitted
.sym 84723 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 84726 usb_inhandler_ctrl_re
.sym 84728 usb_inhandler_transmitted_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 84729 csrbank7_in_ctrl0_w[6]
.sym 84732 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[2]
.sym 84733 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[1]
.sym 84735 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 84738 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 84739 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 84740 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 84741 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 84744 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 84745 usb_inhandler_ctrl_re
.sym 84747 csrbank7_in_ctrl0_w[6]
.sym 84750 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]
.sym 84751 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 84752 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 84753 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
.sym 84756 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
.sym 84757 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 84758 usb_inhandler_was_queued
.sym 84761 clk12_$glb_clk
.sym 84762 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 84763 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 84764 usb_inhandler_dtbs[15]
.sym 84765 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 84766 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 84767 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 84768 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 84769 usb_inhandler_dtbs[4]
.sym 84770 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 84778 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 84786 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 84787 array_muxed0[6]
.sym 84788 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 84789 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 84790 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 84791 usb_outhandler_enable_status[14]
.sym 84792 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 84793 csrbank7_in_ctrl0_w[0]
.sym 84794 $PACKER_VCC_NET
.sym 84795 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 84796 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 84797 array_muxed0[1]
.sym 84798 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 84804 usb_usb_core_tok[1]
.sym 84805 usb_usb_core_tok[2]
.sym 84806 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 84808 usb_inhandler_transmitted_SB_LUT4_I3_O[1]
.sym 84810 usb_usb_core_tok[3]
.sym 84811 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 84812 usb_outhandler_stall_status_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 84813 usb_inhandler_transmitted_SB_LUT4_I3_O[3]
.sym 84814 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 84815 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 84816 usb_usb_core_tok[0]
.sym 84818 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 84820 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 84821 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 84822 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 84823 usb_outhandler_enable_status[2]
.sym 84828 usb_outhandler_enable_status[3]
.sym 84829 usb_outhandler_stall_status_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 84831 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 84832 usb_inhandler_transmitted_SB_LUT4_I3_O[0]
.sym 84834 usb_outhandler_enable_status[14]
.sym 84838 usb_outhandler_stall_status_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 84839 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 84840 usb_outhandler_enable_status[3]
.sym 84843 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 84845 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 84846 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 84850 usb_outhandler_enable_status[3]
.sym 84851 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 84852 usb_outhandler_enable_status[2]
.sym 84856 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 84857 usb_outhandler_enable_status[2]
.sym 84858 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 84861 usb_inhandler_transmitted_SB_LUT4_I3_O[1]
.sym 84862 usb_inhandler_transmitted_SB_LUT4_I3_O[0]
.sym 84863 usb_inhandler_transmitted_SB_LUT4_I3_O[3]
.sym 84864 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 84867 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 84869 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 84870 usb_inhandler_transmitted_SB_LUT4_I3_O[1]
.sym 84873 usb_outhandler_stall_status_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 84875 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 84876 usb_outhandler_enable_status[14]
.sym 84879 usb_usb_core_tok[2]
.sym 84880 usb_usb_core_tok[1]
.sym 84881 usb_usb_core_tok[0]
.sym 84882 usb_usb_core_tok[3]
.sym 84883 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 84884 clk12_$glb_clk
.sym 84885 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 84886 usb_outhandler_stall_status[7]
.sym 84887 usb_outhandler_stall_status[5]
.sym 84888 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 84889 usb_outhandler_stall_status[6]
.sym 84890 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]
.sym 84891 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 84892 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 84893 usb_usb_core_tok_SB_DFFESR_Q_E
.sym 84900 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 84901 $PACKER_VCC_NET
.sym 84903 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 84910 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 84911 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 84916 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 84917 csrbank7_in_ctrl0_w[6]
.sym 84920 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 84921 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 84930 usb_usb_core_o_pid[3]
.sym 84935 usb_usb_core_o_pid[2]
.sym 84936 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 84938 usb_usb_core_tok_SB_DFFESR_Q_E
.sym 84940 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 84942 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 84944 usb_usb_core_o_endp[2]
.sym 84951 usb_usb_core_o_endp[3]
.sym 84952 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 84954 usb_usb_core_o_endp[0]
.sym 84957 usb_usb_core_o_endp[1]
.sym 84960 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 84962 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 84967 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 84968 usb_usb_core_o_pid[2]
.sym 84972 usb_usb_core_o_endp[0]
.sym 84974 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 84978 usb_usb_core_o_endp[1]
.sym 84979 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 84984 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 84986 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 84990 usb_usb_core_o_endp[3]
.sym 84993 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 84996 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 84999 usb_usb_core_o_pid[3]
.sym 85002 usb_usb_core_o_endp[2]
.sym 85005 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 85006 usb_usb_core_tok_SB_DFFESR_Q_E
.sym 85007 clk12_$glb_clk
.sym 85008 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85009 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[0]
.sym 85010 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 85011 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 85012 usb_inhandler_stall_status[0]
.sym 85013 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 85014 usb_inhandler_stall_status[6]
.sym 85015 usb_inhandler_ctrl_re_SB_LUT4_I2_O[0]
.sym 85016 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 85022 usb_outhandler_stall_status_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 85024 csrbank7_in_ctrl0_w[2]
.sym 85026 usb_usb_core_tok_SB_DFFESR_Q_E
.sym 85027 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85028 usb_outhandler_stall_status_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 85029 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 85031 usb_outhandler_stall_status_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 85032 csrbank7_in_ctrl0_w[1]
.sym 85033 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 85035 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 85036 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 85038 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 85039 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 85040 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 85041 array_muxed0[1]
.sym 85042 array_muxed0[8]
.sym 85043 csrbank7_in_ctrl0_w[3]
.sym 85044 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 85050 memadr_1
.sym 85052 usb_usb_core_o_pid_SB_DFFESR_Q_E
.sym 85056 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 85059 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 85064 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 85065 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 85068 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 85069 usb_usb_core_o_pid[3]
.sym 85070 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 85073 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 85074 usb_usb_core_o_pid[2]
.sym 85076 storage_1[0][2]
.sym 85077 usb_usb_core_o_pid[3]
.sym 85080 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 85081 storage_1[1][2]
.sym 85083 memadr_1
.sym 85084 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 85085 storage_1[1][2]
.sym 85086 storage_1[0][2]
.sym 85089 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 85092 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 85095 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 85096 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 85097 usb_usb_core_o_pid[3]
.sym 85098 usb_usb_core_o_pid[2]
.sym 85103 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 85104 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 85107 usb_usb_core_o_pid[3]
.sym 85108 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 85109 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 85110 usb_usb_core_o_pid[2]
.sym 85113 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 85115 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 85119 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 85120 usb_usb_core_o_pid[2]
.sym 85121 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 85122 usb_usb_core_o_pid[3]
.sym 85125 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 85128 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 85129 usb_usb_core_o_pid_SB_DFFESR_Q_E
.sym 85130 clk12_$glb_clk
.sym 85131 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 85132 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 85133 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 85134 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 85135 usb_usb_core_response_pid[3]
.sym 85136 usb_usb_core_response_pid[1]
.sym 85138 usb_usb_core_response_pid[2]
.sym 85139 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 85144 memadr_1
.sym 85146 usb_usb_core_o_pid_SB_DFFESR_Q_E
.sym 85147 usb_outhandler_stall_status_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 85148 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 85149 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85150 usb_inhandler_transmitted_SB_LUT4_I3_O[0]
.sym 85152 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 85155 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85156 basesoc_load_storage[27]
.sym 85157 basesoc_value[26]
.sym 85159 basesoc_value[27]
.sym 85160 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85162 csrbank7_in_ctrl0_w[2]
.sym 85163 triendpointinterface_packetheaderdecode_state[0]
.sym 85164 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[0]
.sym 85166 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 85167 usb_inhandler_ctrl_re
.sym 85173 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85174 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 85175 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 85177 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85179 triendpointinterface_packetheaderdecode_state[0]
.sym 85180 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 85181 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]
.sym 85182 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 85183 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 85184 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 85185 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 85188 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 85191 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 85193 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 85194 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 85196 triendpointinterface_packetheaderdecode_state[1]
.sym 85197 triendpointinterface_packetheaderdecode_state[2]
.sym 85198 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 85204 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85206 triendpointinterface_packetheaderdecode_state[0]
.sym 85207 triendpointinterface_packetheaderdecode_state[2]
.sym 85209 triendpointinterface_packetheaderdecode_state[1]
.sym 85212 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 85213 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 85214 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 85215 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 85218 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 85219 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 85220 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85221 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 85224 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]
.sym 85225 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 85226 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 85227 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85230 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 85231 triendpointinterface_packetheaderdecode_state[2]
.sym 85232 triendpointinterface_packetheaderdecode_state[0]
.sym 85233 triendpointinterface_packetheaderdecode_state[1]
.sym 85236 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 85237 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 85238 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 85239 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 85242 triendpointinterface_packetheaderdecode_state[0]
.sym 85243 triendpointinterface_packetheaderdecode_state[1]
.sym 85244 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 85245 triendpointinterface_packetheaderdecode_state[2]
.sym 85248 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 85249 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85250 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 85251 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 85255 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85256 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 85257 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 85258 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]
.sym 85259 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 85260 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 85261 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 85262 multiregimpl4_regs_SB_LUT4_I2_O[1]
.sym 85267 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85272 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 85275 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 85276 csrbank7_in_ctrl0_w[0]
.sym 85278 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 85279 array_muxed0[6]
.sym 85280 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 85281 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 85283 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 85284 array_muxed0[2]
.sym 85286 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 85287 array_muxed0[6]
.sym 85290 $PACKER_VCC_NET
.sym 85296 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 85297 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3[2]
.sym 85298 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 85299 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 85301 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 85302 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 85303 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 85304 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85305 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 85308 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 85309 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[2]
.sym 85310 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[0]
.sym 85311 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 85314 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[1]
.sym 85317 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 85318 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 85319 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 85321 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 85324 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 85325 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85326 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 85327 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 85331 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 85332 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85335 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 85336 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 85337 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85341 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 85342 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 85343 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 85344 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 85348 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 85349 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3[2]
.sym 85350 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[2]
.sym 85354 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 85356 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85359 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 85360 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 85361 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 85365 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 85366 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 85367 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 85368 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 85372 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[2]
.sym 85373 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[0]
.sym 85374 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[1]
.sym 85376 clk12_$glb_clk
.sym 85377 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85378 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85379 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 85380 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 85381 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[0]
.sym 85382 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 85383 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I3[0]
.sym 85384 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[0]
.sym 85385 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 85400 $PACKER_VCC_NET
.sym 85405 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 85406 multiregimpl4_regs_SB_LUT4_I0_O[1]
.sym 85407 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 85408 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 85410 usb_usb_core_rx_payloadFifo_asyncfifo_we
.sym 85411 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 85412 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_E
.sym 85413 basesoc_en_storage
.sym 85419 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85421 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 85422 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 85423 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 85424 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 85426 memadr_3_SB_LUT4_I3_O[1]
.sym 85427 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[1]
.sym 85428 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[0]
.sym 85429 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85430 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 85431 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 85432 memadr_3_SB_LUT4_I3_1_O[1]
.sym 85433 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 85434 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 85435 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85437 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 85442 memadr_3_SB_LUT4_I3_1_O[0]
.sym 85444 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 85445 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 85448 usb_usb_core_rx_shifter_shift_reg_SB_DFFESR_Q_D[1]
.sym 85450 memadr_3_SB_LUT4_I3_O[0]
.sym 85453 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 85454 usb_usb_core_rx_shifter_shift_reg_SB_DFFESR_Q_D[1]
.sym 85455 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[1]
.sym 85459 memadr_3_SB_LUT4_I3_O[0]
.sym 85460 memadr_3_SB_LUT4_I3_O[1]
.sym 85464 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[0]
.sym 85465 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 85466 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85467 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 85470 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 85471 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 85472 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 85476 memadr_3_SB_LUT4_I3_1_O[1]
.sym 85478 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 85479 memadr_3_SB_LUT4_I3_1_O[0]
.sym 85483 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 85484 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 85485 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 85488 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 85489 memadr_3_SB_LUT4_I3_1_O[0]
.sym 85490 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 85494 memadr_3_SB_LUT4_I3_O[1]
.sym 85495 memadr_3_SB_LUT4_I3_O[0]
.sym 85496 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 85497 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 85499 clk48$SB_IO_IN_$glb_clk
.sym 85500 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 85501 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 85502 multiregimpl4_regs_SB_LUT4_I0_O[0]
.sym 85503 usb_usb_core_rx_payloadFifo_graycounter1_q_next_binary[0]
.sym 85505 usb_usb_core_rx_payloadFifo_graycounter1_q[0]
.sym 85506 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 85507 usb_usb_core_rx_payloadFifo_graycounter1_q_binary[0]
.sym 85508 basesoc_value[21]
.sym 85515 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 85519 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 85521 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 85523 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[1]
.sym 85525 basesoc_load_storage[21]
.sym 85526 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 85527 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 85528 array_muxed0[2]
.sym 85529 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 85530 array_muxed0[7]
.sym 85532 basesoc_value[21]
.sym 85533 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 85534 array_muxed0[8]
.sym 85535 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 85545 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85551 multiregimpl5_regs0[0]
.sym 85553 multiregimpl5_regs0[1]
.sym 85555 multiregimpl5_regs1[0]
.sym 85556 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 85557 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 85559 usb_usb_core_rx_payloadFifo_graycounter0_q[0]
.sym 85560 usb_usb_core_rx_payloadFifo_graycounter1_q_next_binary[0]
.sym 85562 usb_usb_core_rx_payloadFifo_graycounter1_q[0]
.sym 85565 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 85566 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 85568 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 85571 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 85572 multiregimpl5_regs1[1]
.sym 85573 usb_usb_core_rx_last_reset
.sym 85577 usb_usb_core_rx_payloadFifo_graycounter1_q_next_binary[0]
.sym 85581 usb_usb_core_rx_payloadFifo_graycounter0_q[0]
.sym 85587 multiregimpl5_regs1[0]
.sym 85588 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 85589 usb_usb_core_rx_payloadFifo_graycounter1_q[0]
.sym 85590 multiregimpl5_regs1[1]
.sym 85595 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 85599 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 85600 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 85601 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 85602 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 85606 multiregimpl5_regs0[0]
.sym 85611 multiregimpl5_regs0[1]
.sym 85619 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 85620 usb_usb_core_rx_last_reset
.sym 85622 clk12_$glb_clk
.sym 85625 usb_inhandler_syncfifobuffered_produce[1]
.sym 85626 usb_inhandler_syncfifobuffered_produce[2]
.sym 85627 usb_inhandler_syncfifobuffered_produce[3]
.sym 85628 usb_inhandler_syncfifobuffered_produce[4]
.sym 85629 usb_inhandler_syncfifobuffered_produce[5]
.sym 85630 usb_inhandler_syncfifobuffered_produce[0]
.sym 85631 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 85636 csrbank7_in_status_w[4]
.sym 85642 $PACKER_VCC_NET
.sym 85645 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 85646 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 85648 basesoc_load_storage[27]
.sym 85649 usb_inhandler_syncfifobuffered_produce[4]
.sym 85651 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 85652 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 85653 usb_inhandler_syncfifobuffered_produce[0]
.sym 85655 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 85656 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 85659 usb_inhandler_syncfifobuffered_produce[1]
.sym 85665 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 85666 memadr_3_SB_LUT4_I3_1_O[1]
.sym 85669 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 85673 multiregimpl6_regs1[0]
.sym 85674 memadr_3_SB_LUT4_I3_1_O[0]
.sym 85677 usb_usb_core_rx_payloadFifo_graycounter1_q[0]
.sym 85679 usb_usb_core_rx_payloadFifo_graycounter0_q[0]
.sym 85680 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 85682 usb_usb_core_rx_payloadFifo_asyncfifo_we
.sym 85685 multiregimpl6_regs1[1]
.sym 85691 multiregimpl6_regs0[1]
.sym 85692 usb_usb_core_rx_payloadFifo_graycounter0_q_SB_LUT4_I1_O[0]
.sym 85693 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 85696 multiregimpl6_regs0[0]
.sym 85700 multiregimpl6_regs0[0]
.sym 85706 usb_usb_core_rx_payloadFifo_asyncfifo_we
.sym 85707 usb_usb_core_rx_payloadFifo_graycounter0_q_SB_LUT4_I1_O[0]
.sym 85710 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 85716 multiregimpl6_regs1[0]
.sym 85717 multiregimpl6_regs1[1]
.sym 85718 usb_usb_core_rx_payloadFifo_graycounter0_q[0]
.sym 85719 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 85723 multiregimpl6_regs0[1]
.sym 85729 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 85730 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 85735 memadr_3_SB_LUT4_I3_1_O[1]
.sym 85736 memadr_3_SB_LUT4_I3_1_O[0]
.sym 85742 usb_usb_core_rx_payloadFifo_graycounter1_q[0]
.sym 85745 clk48$SB_IO_IN_$glb_clk
.sym 85748 usb_inhandler_syncfifobuffered_consume[1]
.sym 85749 usb_inhandler_syncfifobuffered_consume[2]
.sym 85750 usb_inhandler_syncfifobuffered_consume[3]
.sym 85751 usb_inhandler_syncfifobuffered_consume[4]
.sym 85752 usb_inhandler_syncfifobuffered_consume[5]
.sym 85753 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I3_O
.sym 85754 usb_inhandler_syncfifobuffered_consume[0]
.sym 85760 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 85761 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 85763 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 85765 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 85771 array_muxed0[6]
.sym 85772 array_muxed0[2]
.sym 85773 array_muxed0[1]
.sym 85774 $PACKER_VCC_NET
.sym 85775 basesoc_value_SB_DFFSR_Q_10_D_SB_LUT4_O_I2[1]
.sym 85779 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 85780 multiregimpl4_regs_SB_LUT4_I0_O[0]
.sym 85788 storage_2[1]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 85790 storage_2[1][1]
.sym 85791 storage_2[1][0]
.sym 85792 storage_2[0][0]
.sym 85800 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 85804 storage_2[0][1]
.sym 85807 memadr_3
.sym 85809 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 85812 storage_2[0][1]
.sym 85819 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 85821 storage_2[0][1]
.sym 85822 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 85824 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 85827 memadr_3
.sym 85828 storage_2[1][1]
.sym 85829 storage_2[0][1]
.sym 85830 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 85833 storage_2[1][1]
.sym 85835 storage_2[1]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 85836 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 85839 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 85840 storage_2[1]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 85841 storage_2[1][0]
.sym 85845 storage_2[0][0]
.sym 85846 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 85848 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 85851 storage_2[1][0]
.sym 85852 storage_2[0][0]
.sym 85853 memadr_3
.sym 85854 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 85868 clk48$SB_IO_IN_$glb_clk
.sym 85870 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 85871 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 85872 triendpointinterface_txpacketsend_next_state[3]
.sym 85873 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 85874 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[3]
.sym 85875 multiregimpl4_regs_SB_LUT4_I0_O[1]
.sym 85876 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 85877 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 85882 usb_outhandler_syncfifobuffered_level0[1]
.sym 85886 memdat_6[4]
.sym 85890 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 85891 usb_inhandler_syncfifobuffered_consume[1]
.sym 85893 memdat_6[4]
.sym 85897 multiregimpl4_regs_SB_LUT4_I0_O[1]
.sym 85899 basesoc_en_storage
.sym 85903 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 85905 multiregimpl4_regs_SB_LUT4_I0_O[2]
.sym 85918 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 85921 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 85925 usb_usb_core_rx_reset1_SB_LUT4_O_I3[2]
.sym 85926 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 85928 usb_usb_core_rx_detect_i_se0
.sym 85938 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 85944 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 85947 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 85956 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 85959 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 85968 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 85969 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 85976 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 85986 usb_usb_core_rx_reset1_SB_LUT4_O_I3[2]
.sym 85987 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 85988 usb_usb_core_rx_detect_i_se0
.sym 85991 clk48$SB_IO_IN_$glb_clk
.sym 85992 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 85993 multiregimpl4_regs_SB_LUT4_I0_I2[3]
.sym 85994 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_2_I3[2]
.sym 85995 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 85996 triendpointinterface_txpacketsend_state[1]
.sym 85997 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 85998 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_I3[1]
.sym 85999 multiregimpl4_regs_SB_LUT4_I0_I2[2]
.sym 86000 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 86007 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 86012 memdat_6[1]
.sym 86013 memdat_6[0]
.sym 86016 memdat_6[0]
.sym 86017 array_muxed0[1]
.sym 86018 array_muxed0[7]
.sym 86019 array_muxed0[6]
.sym 86020 array_muxed0[2]
.sym 86021 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 86027 array_muxed0[8]
.sym 86028 basesoc_load_storage[21]
.sym 86034 storage_2[1]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 86036 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 86044 usb_usb_core_rx_flagsFifo_graycounter0_q_SB_LUT4_I1_O[2]
.sym 86045 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 86051 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 86052 usb_usb_core_rx_flagsFifo_graycounter0_q_SB_LUT4_I1_O[1]
.sym 86055 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 86057 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 86062 usb_usb_core_rx_detect_i_se0
.sym 86064 usb_usb_core_rx_reset1_SB_LUT4_O_I3[2]
.sym 86065 multiregimpl2_regs2_SB_LUT4_I2_I1[0]
.sym 86074 storage_2[1]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 86075 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 86080 usb_usb_core_rx_reset1_SB_LUT4_O_I3[2]
.sym 86081 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 86082 usb_usb_core_rx_detect_i_se0
.sym 86091 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 86092 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 86094 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 86100 multiregimpl2_regs2_SB_LUT4_I2_I1[0]
.sym 86109 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 86111 usb_usb_core_rx_flagsFifo_graycounter0_q_SB_LUT4_I1_O[2]
.sym 86112 usb_usb_core_rx_flagsFifo_graycounter0_q_SB_LUT4_I1_O[1]
.sym 86114 clk48$SB_IO_IN_$glb_clk
.sym 86115 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 86118 usb_usb_core_tx_shifter_pos_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 86120 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 86121 multiregimpl4_regs_SB_LUT4_I0_O[2]
.sym 86122 multiregimpl4_regs
.sym 86129 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 86130 usb_iobuf_usb_n_t_o
.sym 86141 usb_usb_core_rx_line_state_phase_SB_DFFSR_Q_R
.sym 86144 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 86158 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 86159 multiregimpl8_regs1[0]
.sym 86162 multiregimpl7_regs1[1]
.sym 86163 multiregimpl7_regs0[0]
.sym 86166 multiregimpl8_regs1[1]
.sym 86169 usb_usb_core_rx_flagsFifo_graycounter0_q[0]
.sym 86173 multiregimpl7_regs1[0]
.sym 86175 usb_usb_core_rx_flagsFifo_graycounter1_q_next_binary[0]
.sym 86179 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 86180 usb_usb_core_rx_flagsFifo_graycounter1_q[0]
.sym 86188 multiregimpl7_regs0[1]
.sym 86190 multiregimpl7_regs0[0]
.sym 86196 usb_usb_core_rx_flagsFifo_graycounter1_q[0]
.sym 86197 multiregimpl7_regs1[0]
.sym 86198 multiregimpl7_regs1[1]
.sym 86199 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 86202 multiregimpl8_regs1[0]
.sym 86203 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 86204 multiregimpl8_regs1[1]
.sym 86205 usb_usb_core_rx_flagsFifo_graycounter0_q[0]
.sym 86211 usb_usb_core_rx_flagsFifo_graycounter1_q_next_binary[0]
.sym 86223 multiregimpl7_regs0[1]
.sym 86227 usb_usb_core_rx_flagsFifo_graycounter0_q[0]
.sym 86234 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 86237 clk12_$glb_clk
.sym 86239 triendpointinterface_resetinserter_state[0]
.sym 86240 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 86241 usb_usb_core_rx_flagsFifo_graycounter1_q_next_binary[0]
.sym 86242 usb_usb_core_rx_flagsFifo_graycounter1_q_binary[0]
.sym 86244 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 86245 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 86246 usb_usb_core_rx_flagsFifo_graycounter1_q[0]
.sym 86257 usb_iobuf_usb_n_t_oe
.sym 86260 basesoc_value_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
.sym 86289 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 86295 multiregimpl8_regs0[0]
.sym 86296 multiregimpl8_regs0[1]
.sym 86303 usb_usb_core_rx_flagsFifo_graycounter1_q[0]
.sym 86309 multiregimpl1_regs1_SB_LUT4_I0_O[0]
.sym 86310 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 86316 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 86322 multiregimpl8_regs0[1]
.sym 86327 multiregimpl8_regs0[0]
.sym 86349 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 86351 multiregimpl1_regs1_SB_LUT4_I0_O[0]
.sym 86357 usb_usb_core_rx_flagsFifo_graycounter1_q[0]
.sym 86360 clk48$SB_IO_IN_$glb_clk
.sym 86366 multiregimpl2_regs2
.sym 86367 multiregimpl2_regs2_SB_LUT4_I2_I1[3]
.sym 86368 multiregimpl3_regs1
.sym 86369 multiregimpl2_regs1
.sym 86378 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 86385 csrbank4_ctrl0_w[1]
.sym 86410 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 86411 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 86412 usb_usb_core_rx_line_state_phase[1]
.sym 86414 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 86416 multiregimpl2_regs2_SB_LUT4_I2_I1[0]
.sym 86419 usb_usb_core_rx_line_state_phase[0]
.sym 86423 multiregimpl2_regs2
.sym 86424 multiregimpl2_regs2_SB_LUT4_I2_I1[3]
.sym 86426 multiregimpl2_regs2_SB_LUT4_I2_I1[1]
.sym 86432 usb_usb_core_rx_line_state_phase_SB_DFFSR_Q_R
.sym 86438 usb_usb_core_rx_line_state_phase[0]
.sym 86443 usb_usb_core_rx_line_state_phase[0]
.sym 86445 usb_usb_core_rx_line_state_phase[1]
.sym 86448 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 86449 multiregimpl2_regs2_SB_LUT4_I2_I1[3]
.sym 86450 multiregimpl2_regs2
.sym 86451 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 86454 multiregimpl2_regs2_SB_LUT4_I2_I1[1]
.sym 86455 multiregimpl2_regs2
.sym 86456 multiregimpl2_regs2_SB_LUT4_I2_I1[3]
.sym 86457 multiregimpl2_regs2_SB_LUT4_I2_I1[0]
.sym 86466 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 86467 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 86468 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 86472 usb_usb_core_rx_line_state_phase[1]
.sym 86474 usb_usb_core_rx_line_state_phase[0]
.sym 86478 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 86481 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 86483 clk48$SB_IO_IN_$glb_clk
.sym 86484 usb_usb_core_rx_line_state_phase_SB_DFFSR_Q_R
.sym 86559 do_reset
.sym 86563 lxspi_o[2]
.sym 86565 SB_IO_2_OUTPUT_ENABLE
.sym 86566 $PACKER_VCC_NET
.sym 86570 do_reset
.sym 86573 SB_IO_2_OUTPUT_ENABLE
.sym 86574 lxspi_o[2]
.sym 86579 $PACKER_VCC_NET
.sym 86587 count[2]
.sym 86588 count[3]
.sym 86589 count[4]
.sym 86590 count[5]
.sym 86591 count_SB_LUT4_O_5_I3[0]
.sym 86592 count[7]
.sym 86602 VexRiscv._zz_163_[26]
.sym 86607 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 86608 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 86614 lxspi_counter_SB_DFFESR_Q_E
.sym 86617 array_muxed1[24]
.sym 86618 array_muxed0[11]
.sym 86619 array_muxed0[12]
.sym 86620 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[1]
.sym 86629 spram_dataout3[10]
.sym 86633 spram_dataout1[8]
.sym 86638 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 86641 grant_SB_LUT4_I3_O[1]
.sym 86643 spram_dataout1[0]
.sym 86646 spram_dataout1[10]
.sym 86648 spram_dataout3[0]
.sym 86650 grant_SB_LUT4_I3_O[0]
.sym 86652 lxspi_oe
.sym 86656 spram_dataout3[8]
.sym 86657 count_SB_LUT4_O_5_I3[0]
.sym 86658 grant_SB_LUT4_I3_O[0]
.sym 86660 grant_SB_LUT4_I3_O[0]
.sym 86661 spram_dataout1[10]
.sym 86662 spram_dataout3[10]
.sym 86663 grant_SB_LUT4_I3_O[1]
.sym 86669 lxspi_oe
.sym 86672 spram_dataout3[8]
.sym 86673 grant_SB_LUT4_I3_O[0]
.sym 86674 spram_dataout1[8]
.sym 86675 grant_SB_LUT4_I3_O[1]
.sym 86681 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 86685 count_SB_LUT4_O_5_I3[0]
.sym 86690 spram_dataout3[0]
.sym 86691 spram_dataout1[0]
.sym 86692 grant_SB_LUT4_I3_O[1]
.sym 86693 grant_SB_LUT4_I3_O[0]
.sym 86706 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 86707 clk12_$glb_clk
.sym 86709 lxspi_i0[0]
.sym 86711 lxspi_i0[1]
.sym 86713 count[8]
.sym 86714 count_SB_LUT4_O_5_I3[1]
.sym 86715 count[10]
.sym 86716 count[11]
.sym 86717 count[12]
.sym 86718 count[13]
.sym 86719 count_SB_LUT4_O_5_I3[2]
.sym 86720 count[15]
.sym 86723 slave_sel_r[3]
.sym 86725 array_muxed1[19]
.sym 86727 array_muxed1[22]
.sym 86730 array_muxed1[22]
.sym 86732 spiflash4x_cs_n_SB_LUT4_O_I2_SB_DFFSR_Q_R
.sym 86733 grant_SB_LUT4_I3_O[1]
.sym 86734 array_muxed1[31]
.sym 86748 basesoc_cpu_dbus_dat_r[26]
.sym 86751 spram_dataout3[8]
.sym 86754 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 86757 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1]
.sym 86763 spram_dataout1[0]
.sym 86767 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 86772 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 86775 basesoc_cpu_dbus_dat_r[26]
.sym 86777 basesoc_cpu_dbus_dat_r[20]
.sym 86778 VexRiscv._zz_163_[28]
.sym 86779 lxspi_o[1]
.sym 86790 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 86791 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 86792 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 86793 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 86794 basesoc_cpu_dbus_dat_r[11]
.sym 86795 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 86797 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 86799 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 86802 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 86803 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 86804 lxspi_counter[0]
.sym 86807 count_SB_LUT4_O_5_I3[1]
.sym 86808 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 86811 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 86824 lxspi_counter[0]
.sym 86825 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 86826 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 86829 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 86830 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 86831 lxspi_counter[0]
.sym 86832 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 86836 count_SB_LUT4_O_5_I3[1]
.sym 86841 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 86842 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 86843 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 86844 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 86847 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 86848 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 86849 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 86850 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 86854 basesoc_cpu_dbus_dat_r[11]
.sym 86859 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 86860 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 86862 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 86865 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 86867 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 86869 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 86870 clk12_$glb_clk
.sym 86872 count_SB_LUT4_O_5_I3[3]
.sym 86873 count_SB_LUT4_O_I3[3]
.sym 86874 count_SB_LUT4_O_I3[1]
.sym 86875 count_SB_LUT4_O_I3[2]
.sym 86876 count[17]
.sym 86877 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 86878 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 86879 count[18]
.sym 86882 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 86883 basesoc_value[4]
.sym 86884 array_muxed0[8]
.sym 86885 array_muxed0[11]
.sym 86888 array_muxed1[28]
.sym 86890 array_muxed0[10]
.sym 86891 array_muxed0[2]
.sym 86896 basesoc_cpu_dbus_dat_r[22]
.sym 86897 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 86898 basesoc_cpu_dbus_dat_r[23]
.sym 86899 array_muxed1[25]
.sym 86901 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 86903 array_muxed1[26]
.sym 86904 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O
.sym 86905 array_muxed1[24]
.sym 86907 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 86916 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 86924 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 86932 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 86934 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 86935 lxspi_counter[0]
.sym 86938 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 86939 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 86940 lxspi_counter_SB_DFFESR_Q_E
.sym 86941 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 86942 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 86945 $nextpnr_ICESTORM_LC_22$O
.sym 86948 lxspi_counter[0]
.sym 86951 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 86952 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 86953 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 86955 lxspi_counter[0]
.sym 86957 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 86958 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 86959 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 86961 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 86963 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 86964 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 86966 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 86967 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 86969 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 86970 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 86971 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 86973 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 86976 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 86977 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 86979 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 86984 lxspi_counter[0]
.sym 86988 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 86989 lxspi_counter[0]
.sym 86990 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 86991 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 86992 lxspi_counter_SB_DFFESR_Q_E
.sym 86993 clk12_$glb_clk
.sym 86994 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 86996 VexRiscv._zz_149__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 86997 basesoc_cpu_ibus_adr[2]
.sym 86998 basesoc_cpu_ibus_adr[1]
.sym 86999 basesoc_cpu_dbus_dat_r[20]
.sym 87000 lxspi_bus_ack_SB_DFFSR_Q_R
.sym 87001 basesoc_cpu_dbus_dat_r[22]
.sym 87002 basesoc_cpu_dbus_dat_r[23]
.sym 87005 basesoc_cpu_dbus_dat_r[17]
.sym 87006 array_muxed0[2]
.sym 87008 grant_SB_LUT4_I3_O[1]
.sym 87009 $PACKER_VCC_NET
.sym 87010 spram_wren0
.sym 87011 spram_wren2
.sym 87013 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 87014 array_muxed2[2]
.sym 87018 array_muxed0[7]
.sym 87019 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 87021 basesoc_cpu_dbus_dat_r[17]
.sym 87022 VexRiscv._zz_163_[25]
.sym 87023 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 87024 slave_sel_r[1]
.sym 87025 array_muxed1[25]
.sym 87026 array_muxed0[0]
.sym 87027 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[1]
.sym 87028 array_muxed0[7]
.sym 87029 array_muxed1[26]
.sym 87030 array_muxed0[1]
.sym 87039 VexRiscv._zz_98__SB_LUT4_O_5_I3[2]
.sym 87040 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 87041 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 87042 VexRiscv._zz_163_[24]
.sym 87043 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 87046 VexRiscv._zz_163_[25]
.sym 87047 VexRiscv._zz_98__SB_LUT4_O_6_I3[2]
.sym 87048 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 87049 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 87050 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 87051 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 87054 VexRiscv._zz_163_[26]
.sym 87055 VexRiscv._zz_163_[28]
.sym 87061 VexRiscv._zz_98__SB_LUT4_O_3_I3[2]
.sym 87063 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 87067 VexRiscv._zz_98__SB_LUT4_O_7_I3[2]
.sym 87069 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 87071 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 87072 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 87075 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 87076 VexRiscv._zz_163_[26]
.sym 87077 VexRiscv._zz_98__SB_LUT4_O_5_I3[2]
.sym 87081 VexRiscv._zz_163_[24]
.sym 87082 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 87083 VexRiscv._zz_98__SB_LUT4_O_7_I3[2]
.sym 87087 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 87089 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 87090 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 87094 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 87095 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 87096 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 87099 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 87101 VexRiscv._zz_163_[28]
.sym 87102 VexRiscv._zz_98__SB_LUT4_O_3_I3[2]
.sym 87105 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 87106 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 87111 VexRiscv._zz_163_[25]
.sym 87112 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 87114 VexRiscv._zz_98__SB_LUT4_O_6_I3[2]
.sym 87115 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 87116 clk12_$glb_clk
.sym 87118 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 87119 VexRiscv._zz_150__SB_DFFSR_Q_D[0]
.sym 87120 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 87121 lxspi_clk1
.sym 87122 spiflash4x_clk$SB_IO_OUT
.sym 87123 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 87124 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 87125 grant
.sym 87128 array_muxed0[1]
.sym 87131 spram_dataout1[10]
.sym 87132 basesoc_cpu_dbus_dat_r[21]
.sym 87136 do_reset
.sym 87139 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[3]
.sym 87140 basesoc_cpu_dbus_dat_r[29]
.sym 87142 basesoc_cpu_ibus_adr[0]
.sym 87143 array_muxed0[9]
.sym 87144 array_muxed0[5]
.sym 87145 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 87146 basesoc_cpu_dbus_dat_r[20]
.sym 87147 VexRiscv._zz_98__SB_LUT4_O_3_I3[2]
.sym 87148 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 87149 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1]
.sym 87150 basesoc_cpu_dbus_dat_r[22]
.sym 87151 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 87152 array_muxed0[8]
.sym 87159 lxspi_i1
.sym 87160 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 87162 basesoc_cpu_ibus_adr[1]
.sym 87164 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3[1]
.sym 87167 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 87168 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 87169 basesoc_cpu_ibus_adr[2]
.sym 87171 basesoc_cpu_dbus_adr[2]
.sym 87172 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_DFFSR_Q_R
.sym 87175 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 87177 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 87179 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 87180 basesoc_cpu_dbus_cyc
.sym 87181 basesoc_cpu_ibus_adr[0]
.sym 87182 slave_sel[3]
.sym 87183 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2]
.sym 87184 slave_sel_r[1]
.sym 87185 basesoc_cpu_dbus_adr[1]
.sym 87187 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[1]
.sym 87189 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 87190 grant
.sym 87192 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 87193 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 87194 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 87198 basesoc_cpu_ibus_adr[2]
.sym 87199 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 87200 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 87201 basesoc_cpu_ibus_adr[0]
.sym 87205 basesoc_cpu_dbus_adr[2]
.sym 87206 grant
.sym 87207 basesoc_cpu_ibus_adr[2]
.sym 87210 basesoc_cpu_ibus_adr[1]
.sym 87211 grant
.sym 87212 basesoc_cpu_dbus_adr[1]
.sym 87219 basesoc_cpu_dbus_cyc
.sym 87222 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2]
.sym 87223 slave_sel_r[1]
.sym 87224 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[1]
.sym 87229 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3[1]
.sym 87230 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 87234 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 87235 lxspi_i1
.sym 87236 slave_sel[3]
.sym 87239 clk12_$glb_clk
.sym 87240 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_DFFSR_Q_R
.sym 87241 VexRiscv._zz_150_
.sym 87242 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 87243 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 87244 array_muxed0[0]
.sym 87245 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3[1]
.sym 87246 basesoc_cpu_dbus_cyc
.sym 87247 basesoc_cpu_ibus_adr[0]
.sym 87252 array_muxed0[7]
.sym 87258 grant
.sym 87259 basesoc_cpu_dbus_adr[2]
.sym 87261 array_muxed0[1]
.sym 87263 lxspi_i1
.sym 87265 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 87266 array_muxed0[2]
.sym 87267 VexRiscv._zz_163_[28]
.sym 87268 lxspi_i1_SB_LUT4_I3_1_O
.sym 87269 basesoc_cpu_dbus_dat_r[29]
.sym 87270 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 87271 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_2_I1[3]
.sym 87272 basesoc_cpu_dbus_dat_r[26]
.sym 87273 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 87274 basesoc_cpu_dbus_dat_r[19]
.sym 87275 grant
.sym 87276 lxspi_o[1]
.sym 87285 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 87287 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]
.sym 87288 VexRiscv._zz_104_[2]
.sym 87289 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_22_I1[1]
.sym 87290 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 87291 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 87294 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_24_I2[1]
.sym 87295 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3[1]
.sym 87296 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_21_I2[1]
.sym 87297 grant
.sym 87299 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 87302 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3[1]
.sym 87303 VexRiscv._zz_97__SB_LUT4_I3_I1[0]
.sym 87305 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 87306 basesoc_cpu_dbus_dat_r[18]
.sym 87307 slave_sel_r[1]
.sym 87308 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 87309 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1]
.sym 87310 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3[1]
.sym 87311 basesoc_cpu_dbus_cyc
.sym 87312 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_23_I2[1]
.sym 87315 grant
.sym 87316 VexRiscv._zz_97__SB_LUT4_I3_I1[0]
.sym 87317 basesoc_cpu_dbus_cyc
.sym 87318 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 87323 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 87324 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3[1]
.sym 87327 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3[1]
.sym 87328 basesoc_cpu_dbus_dat_r[18]
.sym 87329 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3[1]
.sym 87330 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3[1]
.sym 87333 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_24_I2[1]
.sym 87334 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 87336 VexRiscv._zz_104_[2]
.sym 87339 slave_sel_r[1]
.sym 87340 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]
.sym 87341 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1]
.sym 87345 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_22_I1[1]
.sym 87346 VexRiscv._zz_104_[2]
.sym 87347 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 87351 VexRiscv._zz_104_[2]
.sym 87352 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 87354 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_21_I2[1]
.sym 87357 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_23_I2[1]
.sym 87359 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 87360 VexRiscv._zz_104_[2]
.sym 87361 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 87362 clk12_$glb_clk
.sym 87365 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 87366 basesoc_cpu_dbus_we
.sym 87374 array_muxed0[6]
.sym 87375 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 87379 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 87382 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 87383 VexRiscv._zz_150_
.sym 87384 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_21_I2[1]
.sym 87388 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 87390 array_muxed0[0]
.sym 87391 lxspi_i0[1]
.sym 87392 array_muxed0[3]
.sym 87393 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2]
.sym 87394 lxspi_i1_SB_LUT4_I3_1_O
.sym 87395 basesoc_cpu_dbus_dat_r[23]
.sym 87397 array_muxed0[1]
.sym 87398 lxspi_i1
.sym 87399 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 87408 basesoc_cpu_dbus_adr[5]
.sym 87410 basesoc_cpu_dbus_adr[7]
.sym 87411 basesoc_cpu_dbus_adr[8]
.sym 87412 basesoc_cpu_ibus_adr[6]
.sym 87416 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 87418 basesoc_cpu_dbus_cyc
.sym 87419 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 87420 basesoc_cpu_dbus_adr[6]
.sym 87422 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 87423 basesoc_cpu_dbus_we
.sym 87427 basesoc_cpu_ibus_adr[7]
.sym 87428 basesoc_cpu_ibus_adr[8]
.sym 87430 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 87432 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87434 basesoc_cpu_dbus_dat_r[19]
.sym 87435 grant
.sym 87436 basesoc_cpu_ibus_adr[5]
.sym 87440 basesoc_cpu_dbus_we
.sym 87441 grant
.sym 87444 basesoc_cpu_dbus_adr[5]
.sym 87446 grant
.sym 87447 basesoc_cpu_ibus_adr[5]
.sym 87450 basesoc_cpu_ibus_adr[7]
.sym 87451 grant
.sym 87453 basesoc_cpu_dbus_adr[7]
.sym 87456 basesoc_cpu_ibus_adr[6]
.sym 87457 basesoc_cpu_dbus_adr[6]
.sym 87458 grant
.sym 87462 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 87464 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87465 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 87468 basesoc_cpu_ibus_adr[8]
.sym 87470 grant
.sym 87471 basesoc_cpu_dbus_adr[8]
.sym 87474 basesoc_cpu_dbus_cyc
.sym 87475 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 87476 basesoc_cpu_dbus_we
.sym 87477 grant
.sym 87483 basesoc_cpu_dbus_dat_r[19]
.sym 87484 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 87485 clk12_$glb_clk
.sym 87488 lxspi_i1_SB_LUT4_I3_1_O
.sym 87491 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[9]
.sym 87500 VexRiscv._zz_104_[2]
.sym 87501 array_muxed0[8]
.sym 87511 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 87512 array_muxed0[7]
.sym 87513 slave_sel_r[3]
.sym 87514 array_muxed0[6]
.sym 87515 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 87516 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 87518 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87519 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 87520 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 87521 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 87522 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 87528 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 87529 slave_sel_r[2]
.sym 87530 lxspi_bus_dat_r[29]
.sym 87532 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 87534 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87535 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[9]
.sym 87536 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 87537 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 87538 slave_sel[3]
.sym 87540 basesoc_load_storage[4]
.sym 87541 slave_sel_r[3]
.sym 87542 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 87548 lxspi_bus_dat_r[6]
.sym 87551 memdat_2[29]
.sym 87553 basesoc_en_storage
.sym 87556 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[9]
.sym 87573 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 87575 lxspi_bus_dat_r[6]
.sym 87579 slave_sel_r[2]
.sym 87580 slave_sel_r[3]
.sym 87581 memdat_2[29]
.sym 87582 lxspi_bus_dat_r[29]
.sym 87585 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 87586 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[9]
.sym 87588 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[9]
.sym 87593 slave_sel[3]
.sym 87597 basesoc_en_storage
.sym 87599 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 87600 basesoc_load_storage[4]
.sym 87603 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 87605 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 87606 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87608 clk12_$glb_clk
.sym 87609 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 87610 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87611 VexRiscv.MmuPlugin_ports_0_entryToReplace_value
.sym 87612 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 87613 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[3]
.sym 87614 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 87615 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 87616 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 87617 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 87626 slave_sel[3]
.sym 87634 lxspi_bus_dat_r[6]
.sym 87635 basesoc_cpu_dbus_dat_r[22]
.sym 87636 array_muxed0[6]
.sym 87637 memdat_2[29]
.sym 87638 basesoc_cpu_dbus_dat_r[20]
.sym 87639 array_muxed0[9]
.sym 87640 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 87641 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 87642 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 87643 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 87644 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 87645 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 87651 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 87652 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 87655 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 87656 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 87663 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 87664 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[7]
.sym 87666 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 87669 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 87670 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[7]
.sym 87672 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 87675 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 87678 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87679 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 87680 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 87686 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 87692 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 87699 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 87703 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 87704 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 87705 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87709 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 87715 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 87720 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87722 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 87723 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 87726 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 87728 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[7]
.sym 87729 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[7]
.sym 87730 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I3_O
.sym 87731 clk12_$glb_clk
.sym 87733 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[4]
.sym 87734 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[9]
.sym 87735 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 87736 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87737 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[0]
.sym 87738 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 87739 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[0]
.sym 87740 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 87745 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 87746 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 87747 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 87753 array_muxed1[31]
.sym 87754 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 87756 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 87757 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 87758 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 87759 array_muxed0[2]
.sym 87760 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_26_I1[1]
.sym 87761 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 87762 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 87763 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 87764 basesoc_cpu_dbus_dat_r[26]
.sym 87766 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 87767 grant
.sym 87768 lxspi_o[1]
.sym 87774 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[9]
.sym 87775 VexRiscv.MmuPlugin_ports_0_entryToReplace_value
.sym 87776 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 87778 VexRiscv.MmuPlugin_ports_0_entryToReplace_valueNext_SB_LUT4_O_I2[1]
.sym 87780 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 87782 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87785 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 87786 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 87788 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 87789 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 87791 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[9]
.sym 87792 basesoc_cpu_dbus_dat_r[17]
.sym 87798 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 87800 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 87801 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 87805 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 87807 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 87808 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87809 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 87810 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 87814 VexRiscv.MmuPlugin_ports_0_entryToReplace_valueNext_SB_LUT4_O_I2[1]
.sym 87815 VexRiscv.MmuPlugin_ports_0_entryToReplace_value
.sym 87819 VexRiscv.MmuPlugin_ports_0_entryToReplace_valueNext_SB_LUT4_O_I2[1]
.sym 87820 VexRiscv.MmuPlugin_ports_0_entryToReplace_value
.sym 87828 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 87833 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 87834 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 87838 basesoc_cpu_dbus_dat_r[17]
.sym 87843 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[9]
.sym 87844 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 87845 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 87846 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[9]
.sym 87849 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 87851 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87853 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 87854 clk12_$glb_clk
.sym 87856 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[8]
.sym 87857 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[1]
.sym 87858 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[0]
.sym 87859 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[0]
.sym 87860 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[2]
.sym 87861 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[2]
.sym 87862 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[3]
.sym 87863 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[7]
.sym 87868 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[9]
.sym 87871 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87879 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 87880 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2]
.sym 87881 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 87882 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87883 array_muxed0[3]
.sym 87884 lxspi_i0[1]
.sym 87885 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 87886 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 87887 VexRiscv._zz_104_[2]
.sym 87888 basesoc_cpu_dbus_dat_r[23]
.sym 87889 array_muxed0[1]
.sym 87890 lxspi_i1
.sym 87891 basesoc_load_storage[10]
.sym 87897 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 87899 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 87901 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 87903 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[0]
.sym 87905 basesoc_cpu_dbus_dat_r[22]
.sym 87906 spram_wren2_SB_LUT4_O_I3[0]
.sym 87908 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87909 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 87910 basesoc_cpu_dbus_dat_r[20]
.sym 87911 grant_SB_LUT4_I3_O[0]
.sym 87916 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 87919 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 87920 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[2]
.sym 87921 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[0]
.sym 87926 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[2]
.sym 87932 basesoc_cpu_dbus_dat_r[20]
.sym 87936 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[0]
.sym 87937 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 87938 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 87939 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[0]
.sym 87942 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 87943 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 87944 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[2]
.sym 87945 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[2]
.sym 87949 spram_wren2_SB_LUT4_O_I3[0]
.sym 87950 grant_SB_LUT4_I3_O[0]
.sym 87961 spram_wren2_SB_LUT4_O_I3[0]
.sym 87963 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 87966 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 87968 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 87969 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 87974 basesoc_cpu_dbus_dat_r[22]
.sym 87976 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 87977 clk12_$glb_clk
.sym 87979 basesoc_cpu_dbus_adr[0]
.sym 87981 basesoc_cpu_dbus_adr[27]
.sym 87984 lxspi_o[1]
.sym 87985 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[0]
.sym 87986 basesoc_cpu_dbus_adr[3]
.sym 87996 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 88000 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 88004 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88005 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[1]
.sym 88006 usb_usb_core_tx_shifter_shifter[6]
.sym 88007 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 88008 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[0]
.sym 88009 array_muxed0[3]
.sym 88010 slave_sel_r[3]
.sym 88011 lxspi_bus_dat_r[29]
.sym 88012 array_muxed0[7]
.sym 88013 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88014 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 88020 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 88022 usb_usb_core_tx_shifter_shifter[6]
.sym 88023 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 88024 basesoc_cpu_ibus_adr[3]
.sym 88026 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 88030 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 88031 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 88032 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[2]
.sym 88033 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 88034 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 88037 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 88038 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 88039 grant
.sym 88040 usb_usb_core_tx_shifter_shifter[5]
.sym 88041 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 88042 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88043 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 88044 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 88047 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 88050 lxspi_i1
.sym 88051 basesoc_cpu_dbus_adr[3]
.sym 88053 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 88056 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 88059 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 88061 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 88065 usb_usb_core_tx_shifter_shifter[5]
.sym 88066 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 88067 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 88068 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 88072 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88074 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 88078 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 88079 usb_usb_core_tx_shifter_shifter[6]
.sym 88080 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 88083 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[2]
.sym 88084 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 88086 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 88090 lxspi_i1
.sym 88092 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 88095 grant
.sym 88096 basesoc_cpu_ibus_adr[3]
.sym 88098 basesoc_cpu_dbus_adr[3]
.sym 88099 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 88100 clk12_$glb_clk
.sym 88101 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 88102 rom_bus_ack_SB_LUT4_I3_O[1]
.sym 88103 spram_bus_ack
.sym 88104 rom_bus_ack
.sym 88112 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 88116 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 88117 grant_SB_LUT4_I3_O[0]
.sym 88119 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 88122 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 88125 basesoc_cpu_dbus_adr[27]
.sym 88126 lxspi_bus_dat_r[6]
.sym 88127 usb_usb_core_tx_shifter_shifter[4]
.sym 88128 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 88129 memdat_2[17]
.sym 88130 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 88131 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 88132 lxspi_bus_dat_r[9]
.sym 88134 lxspi_bus_dat_r[22]
.sym 88135 array_muxed0[9]
.sym 88136 array_muxed0[13]
.sym 88137 array_muxed0[3]
.sym 88145 memdat_2[17]
.sym 88146 lxspi_bus_dat_r[17]
.sym 88154 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 88156 slave_sel_r[2]
.sym 88158 grant_SB_LUT4_I3_O[1]
.sym 88159 lxspi_bus_dat_r[21]
.sym 88160 slave_sel_r[3]
.sym 88165 grant_SB_LUT4_I3_O[0]
.sym 88167 memdat_2[21]
.sym 88170 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 88171 lxspi_bus_dat_r[29]
.sym 88172 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 88173 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88176 memdat_2[17]
.sym 88177 slave_sel_r[3]
.sym 88178 slave_sel_r[2]
.sym 88179 lxspi_bus_dat_r[17]
.sym 88183 grant_SB_LUT4_I3_O[1]
.sym 88185 grant_SB_LUT4_I3_O[0]
.sym 88194 lxspi_bus_dat_r[29]
.sym 88196 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88206 memdat_2[21]
.sym 88207 lxspi_bus_dat_r[21]
.sym 88208 slave_sel_r[3]
.sym 88209 slave_sel_r[2]
.sym 88212 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 88215 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88222 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 88223 clk12_$glb_clk
.sym 88224 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 88225 lxspi_bus_dat_r[21]
.sym 88226 lxspi_bus_dat_r[9]
.sym 88227 lxspi_bus_dat_r[2]
.sym 88228 lxspi_bus_dat_r[10]
.sym 88229 lxspi_bus_dat_r[14]
.sym 88230 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[1]
.sym 88231 lxspi_bus_dat_r[11]
.sym 88232 lxspi_bus_dat_r[15]
.sym 88238 basesoc_wishbone_ack
.sym 88242 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 88244 slave_sel_r[2]
.sym 88246 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 88250 lxspi_bus_dat_r[5]
.sym 88251 slave_sel[2]
.sym 88252 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 88255 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 88256 array_muxed0[2]
.sym 88257 basesoc_cpu_dbus_dat_r[26]
.sym 88258 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 88260 lxspi_bus_dat_r[23]
.sym 88266 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 88267 slave_sel_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 88268 slave_sel_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 88269 basesoc_cpu_dbus_dat_r[28]
.sym 88270 slave_sel_SB_LUT4_O_3_I3[2]
.sym 88271 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 88274 slave_sel_SB_LUT4_O_3_I3[1]
.sym 88275 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 88276 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 88277 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 88278 slave_sel_SB_LUT4_O_3_I3[2]
.sym 88280 basesoc_cpu_dbus_dat_r[21]
.sym 88281 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88282 slave_sel_SB_LUT4_O_2_I2[0]
.sym 88289 slave_sel_SB_LUT4_O_2_I2[1]
.sym 88290 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 88293 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 88294 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 88299 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 88300 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 88301 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 88302 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 88305 slave_sel_SB_LUT4_O_3_I3[2]
.sym 88306 slave_sel_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 88307 slave_sel_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 88308 slave_sel_SB_LUT4_O_2_I2[0]
.sym 88311 slave_sel_SB_LUT4_O_2_I2[0]
.sym 88314 slave_sel_SB_LUT4_O_2_I2[1]
.sym 88317 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 88319 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 88324 basesoc_cpu_dbus_dat_r[28]
.sym 88329 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 88330 slave_sel_SB_LUT4_O_3_I3[2]
.sym 88331 slave_sel_SB_LUT4_O_3_I3[1]
.sym 88336 basesoc_cpu_dbus_dat_r[21]
.sym 88341 slave_sel_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 88342 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 88343 slave_sel_SB_LUT4_O_3_I3[1]
.sym 88344 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88345 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 88346 clk12_$glb_clk
.sym 88348 reset_delay[5]
.sym 88349 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[7]
.sym 88351 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[6]
.sym 88352 reset_delay[6]
.sym 88353 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[2]
.sym 88355 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[2]
.sym 88359 basesoc_value[4]
.sym 88361 array_muxed0[8]
.sym 88363 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 88364 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 88367 VexRiscv._zz_104_[2]
.sym 88370 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 88374 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 88376 lxspi_i0[1]
.sym 88377 array_muxed0[1]
.sym 88379 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 88389 lxspi_bus_dat_r[20]
.sym 88391 lxspi_bus_dat_r[2]
.sym 88392 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88394 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88395 grant_SB_LUT4_I3_O[0]
.sym 88398 lxspi_bus_dat_r[12]
.sym 88400 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 88402 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88404 lxspi_bus_dat_r[15]
.sym 88405 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 88410 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 88412 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 88413 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 88414 lxspi_bus_dat_r[1]
.sym 88415 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 88416 lxspi_bus_dat_r[3]
.sym 88417 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 88418 lxspi_bus_dat_r[0]
.sym 88419 array_muxed0[6]
.sym 88422 lxspi_bus_dat_r[2]
.sym 88423 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88424 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88425 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 88428 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 88431 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 88434 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88435 array_muxed0[6]
.sym 88436 lxspi_bus_dat_r[20]
.sym 88437 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88440 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 88441 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88442 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88443 lxspi_bus_dat_r[15]
.sym 88446 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88447 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88448 lxspi_bus_dat_r[0]
.sym 88449 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 88452 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88453 grant_SB_LUT4_I3_O[0]
.sym 88454 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88455 lxspi_bus_dat_r[12]
.sym 88458 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88459 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 88460 lxspi_bus_dat_r[1]
.sym 88461 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88464 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 88465 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 88466 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 88467 lxspi_bus_dat_r[3]
.sym 88468 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 88469 clk12_$glb_clk
.sym 88470 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 88472 reset_delay_SB_LUT4_O_9_I3[0]
.sym 88473 reset_delay_SB_LUT4_O_9_I3[1]
.sym 88474 reset_delay_SB_LUT4_O_9_I3[2]
.sym 88475 reset_delay_SB_LUT4_O_9_I3[3]
.sym 88476 reset_delay_SB_LUT4_O_6_I3[0]
.sym 88477 reset_delay_SB_LUT4_O_6_I3[1]
.sym 88478 reset_delay_SB_LUT4_O_6_I3[2]
.sym 88482 array_muxed0[2]
.sym 88485 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 88493 lxspi_bus_dat_r[4]
.sym 88495 array_muxed0[0]
.sym 88496 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 88497 basesoc_value[15]
.sym 88498 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 88499 por_rst
.sym 88500 csrbank7_in_ctrl0_w[1]
.sym 88501 basesoc_load_storage[15]
.sym 88502 usb_usb_core_tx_shifter_shifter[6]
.sym 88503 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 88504 por_rst
.sym 88505 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[1]
.sym 88506 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 88512 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 88514 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 88519 basesoc_value_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 88522 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 88525 basesoc_load_storage[26]
.sym 88527 basesoc_load_storage[15]
.sym 88529 reset_delay_SB_LUT4_O_9_I3[0]
.sym 88530 basesoc_en_storage
.sym 88532 reset_delay_SB_LUT4_O_9_I3[3]
.sym 88537 basesoc_load_storage[27]
.sym 88538 reset_delay_SB_LUT4_O_9_I3[1]
.sym 88539 reset_delay_SB_LUT4_O_9_I3[2]
.sym 88540 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 88545 reset_delay_SB_LUT4_O_9_I3[3]
.sym 88546 reset_delay_SB_LUT4_O_9_I3[1]
.sym 88547 reset_delay_SB_LUT4_O_9_I3[2]
.sym 88548 reset_delay_SB_LUT4_O_9_I3[0]
.sym 88553 reset_delay_SB_LUT4_O_9_I3[0]
.sym 88557 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 88559 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 88563 reset_delay_SB_LUT4_O_9_I3[1]
.sym 88571 reset_delay_SB_LUT4_O_9_I3[2]
.sym 88575 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 88576 basesoc_load_storage[15]
.sym 88578 basesoc_en_storage
.sym 88581 basesoc_load_storage[26]
.sym 88583 basesoc_en_storage
.sym 88584 basesoc_value_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 88587 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 88588 basesoc_load_storage[27]
.sym 88590 basesoc_en_storage
.sym 88592 clk12_$glb_clk
.sym 88593 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 88594 reset_delay_SB_LUT4_O_6_I3[3]
.sym 88595 reset_delay_SB_LUT4_O_2_I3[0]
.sym 88596 reset_delay_SB_LUT4_O_2_I3[1]
.sym 88597 reset_delay_SB_LUT4_O_2_I3[2]
.sym 88598 reset_delay[9]
.sym 88599 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 88600 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88601 reset_delay_SB_LUT4_O_2_I3[3]
.sym 88604 array_muxed0[1]
.sym 88613 basesoc_load_storage[26]
.sym 88619 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 88620 usb_usb_core_tx_shifter_shifter[4]
.sym 88622 usb_inhandler_ctrl_re_SB_LUT4_I2_O[2]
.sym 88623 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_DFFSR_Q_R
.sym 88624 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 88625 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 88627 csrbank7_in_ctrl0_w[2]
.sym 88628 memdat_2[17]
.sym 88629 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 88635 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 88636 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 88637 csrbank7_in_ctrl0_w[2]
.sym 88638 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 88640 usb_inhandler_ctrl_re_SB_LUT4_I2_O[2]
.sym 88643 usb_inhandler_dtbs[7]
.sym 88644 usb_inhandler_dtbs[15]
.sym 88645 csrbank7_in_ctrl0_w[3]
.sym 88646 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 88651 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 88653 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 88654 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 88656 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 88657 usb_inhandler_dtbs[4]
.sym 88658 csrbank7_in_ctrl0_w[0]
.sym 88659 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 88660 csrbank7_in_ctrl0_w[1]
.sym 88662 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[2]
.sym 88663 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 88664 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 88665 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88666 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 88668 csrbank7_in_ctrl0_w[2]
.sym 88669 csrbank7_in_ctrl0_w[3]
.sym 88670 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 88671 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 88674 usb_inhandler_ctrl_re_SB_LUT4_I2_O[2]
.sym 88675 usb_inhandler_dtbs[15]
.sym 88680 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 88681 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 88682 csrbank7_in_ctrl0_w[1]
.sym 88683 csrbank7_in_ctrl0_w[0]
.sym 88686 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 88687 usb_inhandler_dtbs[15]
.sym 88688 usb_inhandler_dtbs[7]
.sym 88689 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 88692 usb_inhandler_dtbs[4]
.sym 88693 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 88694 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[2]
.sym 88695 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 88698 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 88699 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 88700 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 88701 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 88704 usb_inhandler_dtbs[4]
.sym 88705 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 88711 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 88712 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 88713 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 88714 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 88715 clk12_$glb_clk
.sym 88716 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 88717 usb_inhandler_ctrl_re_SB_LUT4_I2_O[2]
.sym 88718 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 88719 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 88720 usb_outhandler_enable_status[5]
.sym 88721 usb_outhandler_enable_status[7]
.sym 88722 reset_delay[8]
.sym 88723 usb_outhandler_enable_status[6]
.sym 88724 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 88728 array_muxed0[7]
.sym 88729 usb_inhandler_dtbs[7]
.sym 88732 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 88733 csrbank7_in_ctrl0_w[3]
.sym 88747 usb_usb_core_response_pid[3]
.sym 88749 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 88751 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 88752 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 88758 usb_outhandler_stall_status_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 88759 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 88760 usb_outhandler_stall_status_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 88761 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 88762 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 88763 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 88765 csrbank7_in_ctrl0_w[2]
.sym 88767 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 88768 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 88769 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 88770 usb_outhandler_stall_status_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 88771 csrbank7_in_ctrl0_w[1]
.sym 88773 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 88774 usb_outhandler_stall_status[7]
.sym 88775 usb_outhandler_stall_status[5]
.sym 88776 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 88778 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 88779 csrbank7_in_ctrl0_w[0]
.sym 88780 csrbank7_in_ctrl0_w[3]
.sym 88782 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 88783 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 88784 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 88785 usb_outhandler_stall_status[6]
.sym 88791 usb_outhandler_stall_status[7]
.sym 88792 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 88794 usb_outhandler_stall_status_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 88797 usb_outhandler_stall_status[5]
.sym 88798 usb_outhandler_stall_status_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 88799 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 88803 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 88804 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 88805 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 88806 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 88809 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 88810 usb_outhandler_stall_status[6]
.sym 88812 usb_outhandler_stall_status_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 88815 csrbank7_in_ctrl0_w[1]
.sym 88816 csrbank7_in_ctrl0_w[2]
.sym 88817 csrbank7_in_ctrl0_w[3]
.sym 88818 csrbank7_in_ctrl0_w[0]
.sym 88821 usb_outhandler_stall_status[5]
.sym 88822 usb_outhandler_stall_status[7]
.sym 88823 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 88827 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 88828 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 88829 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 88830 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 88834 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 88836 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 88837 usb_outhandler_ctrl_re_SB_LUT4_I3_1_O
.sym 88838 clk12_$glb_clk
.sym 88839 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 88840 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 88841 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 88842 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 88843 usb_outhandler_enable_status[1]
.sym 88844 usb_outhandler_enable_status[0]
.sym 88845 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 88846 usb_inhandler_transmitted_SB_LUT4_I3_O[0]
.sym 88847 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 88850 array_muxed0[6]
.sym 88853 csrbank7_in_ctrl0_w[2]
.sym 88858 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 88861 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 88864 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 88866 usb_outhandler_syncfifobuffered_level0[3]
.sym 88867 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 88868 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 88869 usb_outhandler_syncfifobuffered_level0[1]
.sym 88871 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 88874 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 88882 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 88883 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 88884 usb_inhandler_stall_status[0]
.sym 88885 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]
.sym 88886 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 88887 usb_inhandler_ctrl_re_SB_LUT4_I2_O[0]
.sym 88889 usb_inhandler_ctrl_re_SB_LUT4_I2_O[2]
.sym 88890 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 88892 usb_inhandler_stall_status[0]
.sym 88894 usb_inhandler_stall_status[6]
.sym 88896 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 88898 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 88899 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 88902 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 88904 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 88905 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[0]
.sym 88907 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 88912 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 88915 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 88916 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 88917 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[0]
.sym 88921 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 88922 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 88923 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 88926 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 88927 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 88928 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 88933 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 88934 usb_inhandler_stall_status[0]
.sym 88935 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]
.sym 88938 usb_inhandler_ctrl_re_SB_LUT4_I2_O[0]
.sym 88939 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 88940 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 88941 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 88944 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 88945 usb_inhandler_stall_status[6]
.sym 88947 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 88950 usb_inhandler_ctrl_re_SB_LUT4_I2_O[0]
.sym 88952 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 88953 usb_inhandler_ctrl_re_SB_LUT4_I2_O[2]
.sym 88956 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[0]
.sym 88957 usb_inhandler_stall_status[0]
.sym 88958 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 88959 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 88960 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 88961 clk12_$glb_clk
.sym 88962 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 88963 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 88964 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[0]
.sym 88965 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 88966 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 88967 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 88968 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[0]
.sym 88969 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[0]
.sym 88970 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 88979 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 88982 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 88985 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 88986 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 88987 array_muxed0[0]
.sym 88989 basesoc_value[15]
.sym 88990 usb_outhandler_responding_SB_LUT4_I0_I1[3]
.sym 88991 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 88992 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 88993 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 88994 usb_usb_core_tx_shifter_shifter[6]
.sym 88995 por_rst
.sym 88997 csrbank7_in_ctrl0_w[1]
.sym 88998 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]
.sym 89004 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 89006 usb_outhandler_responding_SB_LUT4_I0_I1[3]
.sym 89007 usb_usb_core_response_pid[3]
.sym 89008 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 89009 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 89010 csrbank7_in_ctrl0_w[3]
.sym 89012 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 89014 csrbank7_in_ctrl0_w[0]
.sym 89016 usb_usb_core_response_pid[1]
.sym 89017 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 89018 csrbank7_in_ctrl0_w[6]
.sym 89020 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 89022 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89023 csrbank7_in_ctrl0_w[1]
.sym 89024 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 89026 usb_usb_core_response_pid[2]
.sym 89030 usb_inhandler_ctrl_re
.sym 89035 csrbank7_in_ctrl0_w[2]
.sym 89037 csrbank7_in_ctrl0_w[3]
.sym 89038 csrbank7_in_ctrl0_w[0]
.sym 89039 csrbank7_in_ctrl0_w[2]
.sym 89040 csrbank7_in_ctrl0_w[1]
.sym 89043 usb_inhandler_ctrl_re
.sym 89045 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 89046 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89049 csrbank7_in_ctrl0_w[3]
.sym 89050 csrbank7_in_ctrl0_w[1]
.sym 89051 csrbank7_in_ctrl0_w[2]
.sym 89052 csrbank7_in_ctrl0_w[0]
.sym 89055 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 89056 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 89057 usb_usb_core_response_pid[3]
.sym 89058 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 89061 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 89062 usb_usb_core_response_pid[1]
.sym 89073 usb_usb_core_response_pid[2]
.sym 89074 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 89075 usb_outhandler_responding_SB_LUT4_I0_I1[3]
.sym 89079 usb_inhandler_ctrl_re
.sym 89080 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 89081 csrbank7_in_ctrl0_w[6]
.sym 89084 clk12_$glb_clk
.sym 89085 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 89088 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[2]
.sym 89089 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 89090 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[4]
.sym 89091 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[5]
.sym 89092 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[6]
.sym 89093 usb_inhandler_syncfifobuffered_level0[5]
.sym 89097 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 89102 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 89111 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 89112 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 89114 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2[0]
.sym 89115 usb_usb_core_response_pid[1]
.sym 89116 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89117 usb_usb_core_tx_shifter_shifter[4]
.sym 89119 usb_usb_core_response_pid[2]
.sym 89120 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 89121 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 89130 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 89133 usb_usb_core_response_pid[2]
.sym 89134 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 89136 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 89138 usb_usb_core_response_pid[3]
.sym 89139 usb_usb_core_response_pid[1]
.sym 89141 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89142 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 89150 multiregimpl4_regs_SB_LUT4_I2_O[1]
.sym 89152 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 89153 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 89161 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 89162 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 89163 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89167 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 89168 multiregimpl4_regs_SB_LUT4_I2_O[1]
.sym 89172 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 89173 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 89175 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 89178 usb_usb_core_response_pid[1]
.sym 89179 usb_usb_core_response_pid[3]
.sym 89181 usb_usb_core_response_pid[2]
.sym 89184 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 89185 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 89186 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 89187 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 89190 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 89191 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 89192 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 89193 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 89196 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 89197 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 89198 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 89199 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 89203 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 89204 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 89209 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2[0]
.sym 89210 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[3]
.sym 89211 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 89212 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 89213 usb_usb_core_txstate_pid[2]
.sym 89214 usb_usb_core_txstate_pid_SB_DFFESR_Q_E
.sym 89215 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 89216 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 89221 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 89235 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 89236 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 89239 usb_usb_core_response_pid[3]
.sym 89240 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 89241 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 89244 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89252 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 89253 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2[2]
.sym 89255 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[2]
.sym 89257 multiregimpl4_regs_SB_LUT4_I2_O[1]
.sym 89259 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 89260 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 89263 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 89265 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[1]
.sym 89267 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 89270 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 89271 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89273 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 89275 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 89277 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 89278 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 89280 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[0]
.sym 89281 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 89283 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 89284 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 89285 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 89289 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[0]
.sym 89290 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[1]
.sym 89295 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 89296 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 89297 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 89298 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 89302 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[1]
.sym 89303 multiregimpl4_regs_SB_LUT4_I2_O[1]
.sym 89309 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 89310 multiregimpl4_regs_SB_LUT4_I2_O[1]
.sym 89313 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2[2]
.sym 89314 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 89315 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[2]
.sym 89319 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 89320 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89321 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 89322 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 89325 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2[2]
.sym 89330 clk12_$glb_clk
.sym 89331 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 89332 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 89333 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 89334 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 89335 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 89336 csrbank7_in_status_w[4]
.sym 89337 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 89338 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 89339 usb_usb_core_txstate_pid_txpacketsend_next_value1[0]
.sym 89347 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 89357 usb_outhandler_syncfifobuffered_level0[3]
.sym 89358 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I3_O
.sym 89359 memdat_6[7]
.sym 89360 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 89362 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 89363 memdat_6[6]
.sym 89364 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 89365 usb_outhandler_syncfifobuffered_level0[1]
.sym 89367 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 89373 multiregimpl4_regs_SB_LUT4_I0_O[1]
.sym 89374 multiregimpl4_regs_SB_LUT4_I0_O[0]
.sym 89375 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 89381 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 89383 basesoc_value_SB_DFFSR_Q_10_D_SB_LUT4_O_I2[1]
.sym 89386 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I3[0]
.sym 89387 usb_usb_core_rx_payloadFifo_graycounter1_q_binary[0]
.sym 89388 basesoc_en_storage
.sym 89392 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 89396 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[1]
.sym 89398 basesoc_load_storage[21]
.sym 89399 usb_usb_core_rx_payloadFifo_graycounter1_q_next_binary[0]
.sym 89402 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 89407 usb_usb_core_rx_payloadFifo_graycounter1_q_binary[0]
.sym 89408 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 89409 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 89413 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I3[0]
.sym 89414 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[1]
.sym 89420 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 89421 usb_usb_core_rx_payloadFifo_graycounter1_q_binary[0]
.sym 89430 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 89431 usb_usb_core_rx_payloadFifo_graycounter1_q_binary[0]
.sym 89433 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 89436 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 89437 multiregimpl4_regs_SB_LUT4_I0_O[1]
.sym 89438 multiregimpl4_regs_SB_LUT4_I0_O[0]
.sym 89439 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 89443 usb_usb_core_rx_payloadFifo_graycounter1_q_next_binary[0]
.sym 89448 basesoc_value_SB_DFFSR_Q_10_D_SB_LUT4_O_I2[1]
.sym 89449 basesoc_en_storage
.sym 89451 basesoc_load_storage[21]
.sym 89453 clk12_$glb_clk
.sym 89454 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 89455 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89456 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 89457 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 89458 usb_usb_core_rx_payloadFifo_graycounter0_q[0]
.sym 89459 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 89460 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D_SB_LUT4_O_1_I1[0]
.sym 89461 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[1]
.sym 89462 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 89467 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 89469 basesoc_value_SB_DFFSR_Q_10_D_SB_LUT4_O_I2[1]
.sym 89471 multiregimpl4_regs_SB_LUT4_I0_O[0]
.sym 89478 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 89479 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 89481 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 89482 memdat_6[3]
.sym 89483 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89485 triendpointinterface_resetinserter_state[0]
.sym 89486 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 89487 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89488 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89489 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 89490 usb_usb_core_tx_shifter_shifter[6]
.sym 89498 usb_inhandler_syncfifobuffered_produce[2]
.sym 89505 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 89507 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_E
.sym 89508 usb_inhandler_syncfifobuffered_produce[4]
.sym 89509 usb_inhandler_syncfifobuffered_produce[5]
.sym 89513 usb_inhandler_syncfifobuffered_produce[1]
.sym 89516 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 89518 usb_inhandler_syncfifobuffered_produce[0]
.sym 89522 memdat_6[4]
.sym 89523 usb_inhandler_syncfifobuffered_produce[3]
.sym 89524 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 89528 $nextpnr_ICESTORM_LC_28$O
.sym 89531 usb_inhandler_syncfifobuffered_produce[0]
.sym 89534 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89537 usb_inhandler_syncfifobuffered_produce[1]
.sym 89538 usb_inhandler_syncfifobuffered_produce[0]
.sym 89540 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 89543 usb_inhandler_syncfifobuffered_produce[2]
.sym 89544 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89546 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 89548 usb_inhandler_syncfifobuffered_produce[3]
.sym 89550 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 89552 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 89554 usb_inhandler_syncfifobuffered_produce[4]
.sym 89556 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 89560 usb_inhandler_syncfifobuffered_produce[5]
.sym 89562 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 89567 usb_inhandler_syncfifobuffered_produce[0]
.sym 89571 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 89573 memdat_6[4]
.sym 89574 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 89575 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_E
.sym 89576 clk12_$glb_clk
.sym 89577 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 89578 usb_outhandler_syncfifobuffered_level0[3]
.sym 89579 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[1]
.sym 89580 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[2]
.sym 89581 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89582 usb_outhandler_syncfifobuffered_level0[1]
.sym 89583 usb_outhandler_syncfifobuffered_level0[0]
.sym 89584 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 89585 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 89598 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 89601 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 89604 usb_usb_core_rx_payloadFifo_graycounter0_q[0]
.sym 89605 csrbank7_in_status_w[4]
.sym 89608 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 89609 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89610 usb_usb_core_tx_shifter_shifter[4]
.sym 89611 triendpointinterface_txpacketsend_next_state[3]
.sym 89612 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 89613 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 89624 usb_inhandler_syncfifobuffered_consume[5]
.sym 89628 usb_inhandler_syncfifobuffered_consume[1]
.sym 89629 usb_inhandler_syncfifobuffered_consume[2]
.sym 89630 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I3_O
.sym 89631 usb_inhandler_syncfifobuffered_consume[4]
.sym 89632 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 89634 usb_inhandler_syncfifobuffered_consume[0]
.sym 89637 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 89638 usb_inhandler_syncfifobuffered_consume[3]
.sym 89642 usb_inhandler_syncfifobuffered_consume[0]
.sym 89651 $nextpnr_ICESTORM_LC_33$O
.sym 89653 usb_inhandler_syncfifobuffered_consume[0]
.sym 89657 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89659 usb_inhandler_syncfifobuffered_consume[1]
.sym 89661 usb_inhandler_syncfifobuffered_consume[0]
.sym 89663 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 89665 usb_inhandler_syncfifobuffered_consume[2]
.sym 89667 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 89669 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 89672 usb_inhandler_syncfifobuffered_consume[3]
.sym 89673 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 89675 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 89677 usb_inhandler_syncfifobuffered_consume[4]
.sym 89679 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 89684 usb_inhandler_syncfifobuffered_consume[5]
.sym 89685 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 89688 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 89690 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 89696 usb_inhandler_syncfifobuffered_consume[0]
.sym 89698 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I3_O
.sym 89699 clk12_$glb_clk
.sym 89700 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 89701 usb_usb_core_tx_shifter_shifter[7]
.sym 89702 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 89703 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 89704 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 89705 usb_usb_core_tx_shifter_shifter[3]
.sym 89706 usb_usb_core_tx_shifter_shifter[6]
.sym 89707 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 89708 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 89724 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 89726 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 89727 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 89729 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 89732 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 89736 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89744 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89745 triendpointinterface_txpacketsend_state[1]
.sym 89747 multiregimpl4_regs_SB_LUT4_I0_O[0]
.sym 89750 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 89752 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 89753 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 89755 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 89757 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 89759 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89760 multiregimpl4_regs_SB_LUT4_I0_O[2]
.sym 89762 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 89763 multiregimpl4_regs_SB_LUT4_I0_O[1]
.sym 89767 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89768 triendpointinterface_txpacketsend_next_state[3]
.sym 89770 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[3]
.sym 89772 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 89776 triendpointinterface_txpacketsend_state[1]
.sym 89778 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 89783 triendpointinterface_txpacketsend_next_state[3]
.sym 89787 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 89789 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 89793 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89794 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 89795 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 89799 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 89800 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 89801 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89805 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 89806 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89807 triendpointinterface_txpacketsend_state[1]
.sym 89808 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 89811 multiregimpl4_regs_SB_LUT4_I0_O[2]
.sym 89812 multiregimpl4_regs_SB_LUT4_I0_O[1]
.sym 89813 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 89814 multiregimpl4_regs_SB_LUT4_I0_O[0]
.sym 89817 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 89818 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 89819 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[3]
.sym 89820 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 89821 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 89822 clk12_$glb_clk
.sym 89823 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 89824 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 89825 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 89826 usb_usb_core_tx_bitstuff_i_data
.sym 89827 usb_usb_core_tx_shifter_shifter[2]
.sym 89828 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 89829 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 89830 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 89831 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 89848 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 89851 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 89866 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_2_I3[2]
.sym 89868 triendpointinterface_txpacketsend_state[1]
.sym 89872 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 89874 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89875 csrbank7_in_status_w[4]
.sym 89876 triendpointinterface_txpacketsend_state[1]
.sym 89877 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 89880 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 89883 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 89885 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 89887 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O[0]
.sym 89891 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 89892 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 89893 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 89894 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_I3[1]
.sym 89896 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 89898 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 89899 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 89901 csrbank7_in_status_w[4]
.sym 89904 triendpointinterface_txpacketsend_state[1]
.sym 89905 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 89906 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 89907 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89910 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_I3[1]
.sym 89912 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89916 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 89917 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 89918 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_2_I3[2]
.sym 89922 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89923 triendpointinterface_txpacketsend_state[1]
.sym 89924 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 89925 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 89928 csrbank7_in_status_w[4]
.sym 89929 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 89930 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 89931 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 89934 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 89935 triendpointinterface_txpacketsend_state[1]
.sym 89936 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O[0]
.sym 89937 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 89940 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 89941 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 89942 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 89943 triendpointinterface_txpacketsend_state[1]
.sym 89944 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 89945 clk12_$glb_clk
.sym 89946 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 89947 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 89949 usb_setuphandler_reset_old_trigger
.sym 89951 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 89952 basesoc_value[5]
.sym 89953 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O[0]
.sym 89961 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 89969 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 89971 usb_usb_core_tx_bitstuff_i_data
.sym 89975 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 89976 triendpointinterface_resetinserter_state[0]
.sym 89978 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 89979 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 89980 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 89988 multiregimpl4_regs_SB_LUT4_I0_I2[3]
.sym 89989 usb_iobuf_usb_n_t_oe
.sym 89996 triendpointinterface_resetinserter_state[0]
.sym 90001 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 90002 multiregimpl4_regs_SB_LUT4_I0_I2[2]
.sym 90010 multiregimpl4_regs
.sym 90011 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 90017 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90018 multiregimpl4_regs
.sym 90033 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 90034 triendpointinterface_resetinserter_state[0]
.sym 90035 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90046 multiregimpl4_regs
.sym 90048 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 90051 multiregimpl4_regs_SB_LUT4_I0_I2[2]
.sym 90052 multiregimpl4_regs_SB_LUT4_I0_I2[3]
.sym 90053 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 90054 multiregimpl4_regs
.sym 90058 usb_iobuf_usb_n_t_oe
.sym 90068 clk12_$glb_clk
.sym 90070 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 90071 usb_usb_core_tx_fit_oe
.sym 90072 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[2]
.sym 90073 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 90074 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[0]
.sym 90075 triendpointinterface_fsm_state[0]
.sym 90076 triendpointinterface_fsm_state[1]
.sym 90077 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3[2]
.sym 90084 basesoc_en_storage
.sym 90093 usb_setuphandler_reset_old_trigger
.sym 90111 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90119 triendpointinterface_resetinserter_state[0]
.sym 90122 usb_usb_core_rx_flagsFifo_graycounter1_q_binary[0]
.sym 90125 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 90126 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 90131 usb_usb_core_tx_bitstuff_i_data
.sym 90132 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 90136 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 90137 usb_usb_core_rx_flagsFifo_graycounter1_q_next_binary[0]
.sym 90139 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90140 triendpointinterface_fsm_state[0]
.sym 90144 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 90145 triendpointinterface_resetinserter_state[0]
.sym 90146 usb_usb_core_tx_bitstuff_i_data
.sym 90147 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90151 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90152 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 90153 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 90156 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 90158 usb_usb_core_rx_flagsFifo_graycounter1_q_binary[0]
.sym 90162 usb_usb_core_rx_flagsFifo_graycounter1_q_next_binary[0]
.sym 90174 triendpointinterface_resetinserter_state[0]
.sym 90175 triendpointinterface_fsm_state[0]
.sym 90177 usb_usb_core_tx_bitstuff_i_data
.sym 90180 usb_usb_core_rx_flagsFifo_graycounter1_q_binary[0]
.sym 90182 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 90183 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 90187 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 90188 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 90189 usb_usb_core_rx_flagsFifo_graycounter1_q_binary[0]
.sym 90191 clk12_$glb_clk
.sym 90192 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 90193 multiregimpl3_regs0
.sym 90197 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 90198 multiregimpl2_regs0
.sym 90199 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 90205 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 90240 multiregimpl3_regs1
.sym 90241 multiregimpl2_regs1
.sym 90250 multiregimpl3_regs0
.sym 90263 multiregimpl2_regs0
.sym 90292 multiregimpl2_regs1
.sym 90298 multiregimpl3_regs1
.sym 90303 multiregimpl3_regs0
.sym 90312 multiregimpl2_regs0
.sym 90314 clk48$SB_IO_IN_$glb_clk
.sym 90390 csrbank3_ctrl0_w[0]
.sym 90391 lxspi_o[0]
.sym 90393 lxspi_oe
.sym 90394 lxspi_o[1]
.sym 90396 lxspi_oe
.sym 90397 $PACKER_VCC_NET
.sym 90401 lxspi_oe
.sym 90402 lxspi_o[0]
.sym 90405 $PACKER_VCC_NET
.sym 90407 lxspi_o[1]
.sym 90409 lxspi_oe
.sym 90414 csrbank3_ctrl0_w[0]
.sym 90416 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 90417 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[1]
.sym 90418 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[1]
.sym 90419 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_15_I1[1]
.sym 90420 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_I1[1]
.sym 90421 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[1]
.sym 90422 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[1]
.sym 90423 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1]
.sym 90431 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 90437 lxspi_i0[1]
.sym 90438 basesoc_cpu_dbus_dat_r[23]
.sym 90439 csrbank3_ctrl0_w[0]
.sym 90440 basesoc_cpu_dbus_adr[0]
.sym 90446 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 90448 array_muxed1[30]
.sym 90449 array_muxed0[3]
.sym 90450 lxspi_o[0]
.sym 90451 spram_dataout3[13]
.sym 90459 count[0]
.sym 90461 count[3]
.sym 90462 count[6]
.sym 90470 $PACKER_VCC_NET
.sym 90471 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 90475 $PACKER_VCC_NET
.sym 90478 count[4]
.sym 90479 count[5]
.sym 90481 count[7]
.sym 90482 count[1]
.sym 90484 count[2]
.sym 90485 $PACKER_VCC_NET
.sym 90487 $PACKER_VCC_NET
.sym 90490 $nextpnr_ICESTORM_LC_32$O
.sym 90492 count[0]
.sym 90496 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 90498 $PACKER_VCC_NET
.sym 90499 count[1]
.sym 90502 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 90504 count[2]
.sym 90505 $PACKER_VCC_NET
.sym 90506 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 90508 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 90510 $PACKER_VCC_NET
.sym 90511 count[3]
.sym 90512 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 90514 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 90516 $PACKER_VCC_NET
.sym 90517 count[4]
.sym 90518 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 90520 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 90522 $PACKER_VCC_NET
.sym 90523 count[5]
.sym 90524 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 90526 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 90528 $PACKER_VCC_NET
.sym 90529 count[6]
.sym 90530 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 90532 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 90534 $PACKER_VCC_NET
.sym 90535 count[7]
.sym 90536 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 90537 $PACKER_VCC_NET
.sym 90538 clk12_$glb_clk
.sym 90539 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 90544 count[1]
.sym 90545 count[14]
.sym 90546 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[1]
.sym 90547 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[1]
.sym 90548 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 90549 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 90550 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 90551 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_3_I1[1]
.sym 90556 spram_dataout3[4]
.sym 90557 array_muxed1[24]
.sym 90558 array_muxed1[30]
.sym 90559 array_muxed1[26]
.sym 90560 spram_dataout3[5]
.sym 90561 array_muxed1[16]
.sym 90563 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 90565 array_muxed1[25]
.sym 90566 array_muxed1[16]
.sym 90567 array_muxed1[27]
.sym 90574 spiflash4x_cs_n$SB_IO_OUT
.sym 90579 $PACKER_VCC_NET
.sym 90580 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[1]
.sym 90581 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[1]
.sym 90582 spram_dataout3[15]
.sym 90585 spram_dataout1[1]
.sym 90589 $PACKER_VCC_NET
.sym 90592 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1]
.sym 90596 count[0]
.sym 90598 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 90599 grant_SB_LUT4_I3_O[0]
.sym 90600 basesoc_cpu_dbus_dat_r[28]
.sym 90605 spram_dataout1[9]
.sym 90606 grant_SB_LUT4_I3_O[0]
.sym 90607 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[1]
.sym 90608 count_SB_LUT4_O_5_I3[0]
.sym 90609 basesoc_cpu_dbus_dat_r[27]
.sym 90611 csrbank3_ctrl0_w[1]
.sym 90615 spiflash4x_clk$SB_IO_OUT
.sym 90616 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 90623 count[9]
.sym 90625 count[12]
.sym 90632 count[11]
.sym 90634 count[13]
.sym 90635 $PACKER_VCC_NET
.sym 90637 count[8]
.sym 90639 count[10]
.sym 90646 count[14]
.sym 90647 $PACKER_VCC_NET
.sym 90648 $PACKER_VCC_NET
.sym 90650 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 90652 count[15]
.sym 90653 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 90655 $PACKER_VCC_NET
.sym 90656 count[8]
.sym 90657 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 90659 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 90661 count[9]
.sym 90662 $PACKER_VCC_NET
.sym 90663 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 90665 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 90667 $PACKER_VCC_NET
.sym 90668 count[10]
.sym 90669 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 90671 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 90673 count[11]
.sym 90674 $PACKER_VCC_NET
.sym 90675 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 90677 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 90679 $PACKER_VCC_NET
.sym 90680 count[12]
.sym 90681 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 90683 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 90685 count[13]
.sym 90686 $PACKER_VCC_NET
.sym 90687 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 90689 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 90691 $PACKER_VCC_NET
.sym 90692 count[14]
.sym 90693 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 90695 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 90697 count[15]
.sym 90698 $PACKER_VCC_NET
.sym 90699 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 90700 $PACKER_VCC_NET
.sym 90701 clk12_$glb_clk
.sym 90702 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 90703 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_2_I1[1]
.sym 90704 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[1]
.sym 90705 count[16]
.sym 90706 basesoc_cpu_dbus_dat_r[27]
.sym 90707 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[1]
.sym 90708 count[0]
.sym 90709 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 90710 basesoc_cpu_dbus_dat_r[28]
.sym 90715 spram_dataout3[12]
.sym 90717 array_muxed0[1]
.sym 90718 array_muxed1[26]
.sym 90720 array_muxed1[25]
.sym 90723 array_muxed0[0]
.sym 90725 spram_dataout3[8]
.sym 90726 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[1]
.sym 90727 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 90728 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[3]
.sym 90729 lxspi_bus_ack
.sym 90730 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[3]
.sym 90731 csrbank3_ctrl0_w[1]
.sym 90732 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 90733 $PACKER_VCC_NET
.sym 90734 $PACKER_VCC_NET
.sym 90735 spiflash4x_clk$SB_IO_OUT
.sym 90736 array_muxed1[17]
.sym 90737 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 90738 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[1]
.sym 90739 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 90746 count_SB_LUT4_O_I3[1]
.sym 90748 count[17]
.sym 90751 $PACKER_VCC_NET
.sym 90753 count_SB_LUT4_O_5_I3[1]
.sym 90755 count_SB_LUT4_O_I3[2]
.sym 90758 count_SB_LUT4_O_5_I3[2]
.sym 90761 count_SB_LUT4_O_I3[3]
.sym 90762 $PACKER_VCC_NET
.sym 90764 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 90765 count[0]
.sym 90766 $PACKER_VCC_NET
.sym 90767 count[18]
.sym 90768 count_SB_LUT4_O_5_I3[3]
.sym 90770 count[16]
.sym 90773 count_SB_LUT4_O_5_I3[0]
.sym 90774 $PACKER_VCC_NET
.sym 90776 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 90778 count[16]
.sym 90779 $PACKER_VCC_NET
.sym 90780 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 90782 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 90784 count[17]
.sym 90785 $PACKER_VCC_NET
.sym 90786 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 90788 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 90790 count[18]
.sym 90791 $PACKER_VCC_NET
.sym 90792 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 90796 count_SB_LUT4_O_I3[2]
.sym 90797 $PACKER_VCC_NET
.sym 90798 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 90802 count_SB_LUT4_O_I3[3]
.sym 90807 count_SB_LUT4_O_5_I3[2]
.sym 90808 count_SB_LUT4_O_5_I3[0]
.sym 90809 count_SB_LUT4_O_5_I3[3]
.sym 90810 count_SB_LUT4_O_5_I3[1]
.sym 90813 count_SB_LUT4_O_I3[1]
.sym 90814 count[0]
.sym 90815 count_SB_LUT4_O_I3[2]
.sym 90816 count_SB_LUT4_O_I3[3]
.sym 90820 count_SB_LUT4_O_I3[1]
.sym 90823 $PACKER_VCC_NET
.sym 90824 clk12_$glb_clk
.sym 90825 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 90826 basesoc_cpu_dbus_dat_r[29]
.sym 90827 basesoc_cpu_dbus_dat_r[21]
.sym 90833 lxspi_bus_ack
.sym 90839 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 90841 array_muxed0[8]
.sym 90843 array_muxed0[5]
.sym 90845 array_muxed0[9]
.sym 90848 spram_dataout1[0]
.sym 90850 basesoc_cpu_dbus_dat_r[20]
.sym 90851 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 90852 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 90853 grant
.sym 90856 basesoc_cpu_dbus_dat_r[23]
.sym 90858 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 90859 basesoc_cpu_dbus_dat_r[29]
.sym 90861 basesoc_cpu_dbus_dat_r[24]
.sym 90869 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 90870 basesoc_cpu_ibus_adr[1]
.sym 90871 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[1]
.sym 90873 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 90876 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[1]
.sym 90877 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[3]
.sym 90880 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 90881 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 90882 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 90884 VexRiscv._zz_149__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 90887 basesoc_cpu_ibus_adr[0]
.sym 90888 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[3]
.sym 90889 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[3]
.sym 90892 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 90893 basesoc_cpu_ibus_adr[2]
.sym 90894 basesoc_cpu_ibus_adr[1]
.sym 90895 slave_sel_r[1]
.sym 90897 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 90898 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[1]
.sym 90899 $nextpnr_ICESTORM_LC_4$O
.sym 90902 basesoc_cpu_ibus_adr[0]
.sym 90905 VexRiscv._zz_149__SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 90907 basesoc_cpu_ibus_adr[1]
.sym 90909 basesoc_cpu_ibus_adr[0]
.sym 90912 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 90913 basesoc_cpu_ibus_adr[2]
.sym 90914 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 90915 VexRiscv._zz_149__SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 90918 basesoc_cpu_ibus_adr[1]
.sym 90919 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 90920 VexRiscv._zz_149__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 90921 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 90924 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[1]
.sym 90925 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 90926 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[3]
.sym 90927 slave_sel_r[1]
.sym 90931 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 90932 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 90933 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 90936 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 90937 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[3]
.sym 90938 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[1]
.sym 90939 slave_sel_r[1]
.sym 90942 slave_sel_r[1]
.sym 90943 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[1]
.sym 90944 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[3]
.sym 90945 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 90947 clk12_$glb_clk
.sym 90948 VexRiscv.reset_$glb_sr
.sym 90949 lxspi_i1
.sym 90952 lxspi_i1_SB_DFFSR_Q_D
.sym 90962 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 90968 basesoc_cpu_dbus_dat_r[29]
.sym 90970 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_2_I1[3]
.sym 90973 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 90975 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[3]
.sym 90976 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1]
.sym 90978 $PACKER_VCC_NET
.sym 90979 grant
.sym 90982 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 90983 csrbank1_bitbang0_w[1]
.sym 90984 array_muxed0[0]
.sym 90993 basesoc_cpu_ibus_adr[1]
.sym 90995 basesoc_cpu_dbus_cyc
.sym 90997 grant
.sym 90999 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O[1]
.sym 91000 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 91001 lxspi_clk1
.sym 91004 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 91008 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 91009 csrbank1_bitbang0_w[1]
.sym 91010 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 91017 lxspi_i1_SB_DFFSR_Q_D
.sym 91019 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 91021 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 91023 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 91024 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 91025 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 91030 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 91031 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 91035 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 91036 grant
.sym 91042 lxspi_i1_SB_DFFSR_Q_D
.sym 91047 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 91049 lxspi_clk1
.sym 91050 csrbank1_bitbang0_w[1]
.sym 91055 basesoc_cpu_ibus_adr[1]
.sym 91056 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O[1]
.sym 91059 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 91060 grant
.sym 91062 basesoc_cpu_dbus_cyc
.sym 91065 basesoc_cpu_dbus_cyc
.sym 91066 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 91067 grant
.sym 91070 clk12_$glb_clk
.sym 91071 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 91082 array_muxed0[0]
.sym 91083 csrbank3_ctrl0_w[1]
.sym 91084 lxspi_i1_SB_LUT4_I3_1_O
.sym 91091 lxspi_i1
.sym 91096 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 91099 basesoc_cpu_dbus_dat_r[21]
.sym 91101 basesoc_cpu_dbus_dat_r[23]
.sym 91102 basesoc_cpu_dbus_dat_r[27]
.sym 91104 VexRiscv._zz_150_
.sym 91105 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 91106 basesoc_cpu_dbus_dat_r[28]
.sym 91107 grant
.sym 91113 VexRiscv._zz_150_
.sym 91114 VexRiscv._zz_150__SB_DFFSR_Q_D[0]
.sym 91120 grant
.sym 91121 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_DFFSR_Q_D
.sym 91122 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 91128 slave_sel_r[1]
.sym 91133 basesoc_cpu_dbus_adr[0]
.sym 91136 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1]
.sym 91138 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2]
.sym 91143 basesoc_cpu_ibus_adr[0]
.sym 91147 VexRiscv._zz_150__SB_DFFSR_Q_D[0]
.sym 91153 VexRiscv._zz_150_
.sym 91155 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 91161 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_DFFSR_Q_D
.sym 91164 basesoc_cpu_ibus_adr[0]
.sym 91165 basesoc_cpu_dbus_adr[0]
.sym 91166 grant
.sym 91170 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2]
.sym 91171 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1]
.sym 91172 slave_sel_r[1]
.sym 91178 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_DFFSR_Q_D
.sym 91183 VexRiscv._zz_150__SB_DFFSR_Q_D[0]
.sym 91185 basesoc_cpu_ibus_adr[0]
.sym 91193 clk12_$glb_clk
.sym 91194 VexRiscv.reset_$glb_sr
.sym 91211 array_muxed0[6]
.sym 91213 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 91214 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 91216 slave_sel_r[1]
.sym 91218 VexRiscv._zz_163_[25]
.sym 91219 rom_bus_ack_SB_LUT4_I3_O[1]
.sym 91220 array_muxed1[17]
.sym 91221 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 91222 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 91224 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[3]
.sym 91226 lxspi_bus_ack
.sym 91229 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[3]
.sym 91230 $PACKER_VCC_NET
.sym 91240 VexRiscv._zz_104_[2]
.sym 91245 rom_bus_ack_SB_LUT4_I3_O[1]
.sym 91256 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 91264 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 91276 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 91278 rom_bus_ack_SB_LUT4_I3_O[1]
.sym 91282 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 91315 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 91316 clk12_$glb_clk
.sym 91317 VexRiscv._zz_104_[2]
.sym 91342 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 91343 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 91345 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 91346 grant
.sym 91347 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91349 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 91350 basesoc_cpu_dbus_dat_r[20]
.sym 91351 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 91352 basesoc_cpu_dbus_dat_r[29]
.sym 91353 basesoc_cpu_dbus_dat_r[24]
.sym 91359 basesoc_cpu_dbus_dat_r[19]
.sym 91373 lxspi_i1
.sym 91381 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 91386 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 91398 lxspi_i1
.sym 91399 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 91416 basesoc_cpu_dbus_dat_r[19]
.sym 91438 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 91439 clk12_$glb_clk
.sym 91461 array_muxed0[2]
.sym 91465 $PACKER_GND_NET
.sym 91466 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[3]
.sym 91467 grant
.sym 91469 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 91470 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 91471 array_muxed0[8]
.sym 91472 array_muxed0[0]
.sym 91473 VexRiscv.execute_arbitration_isValid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 91474 $PACKER_VCC_NET
.sym 91475 csrbank1_bitbang0_w[1]
.sym 91476 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91482 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 91483 VexRiscv.MmuPlugin_ports_0_entryToReplace_value
.sym 91484 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 91485 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91486 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 91488 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 91489 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 91492 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 91493 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[3]
.sym 91494 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 91496 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 91497 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 91498 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91499 VexRiscv.execute_arbitration_isValid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 91502 VexRiscv.MmuPlugin_ports_0_entryToReplace_valueNext_SB_LUT4_O_I2[1]
.sym 91505 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 91506 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91511 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 91513 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 91515 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 91516 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91517 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 91518 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91522 VexRiscv.MmuPlugin_ports_0_entryToReplace_valueNext_SB_LUT4_O_I2[1]
.sym 91523 VexRiscv.MmuPlugin_ports_0_entryToReplace_value
.sym 91527 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 91528 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 91530 VexRiscv.execute_arbitration_isValid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 91533 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91534 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 91536 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 91541 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 91542 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 91545 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 91546 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 91547 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 91548 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91551 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[3]
.sym 91553 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 91554 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 91557 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 91558 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[3]
.sym 91559 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 91560 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 91562 clk12_$glb_clk
.sym 91563 VexRiscv.reset_$glb_sr
.sym 91565 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[4]
.sym 91568 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[9]
.sym 91576 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 91581 basesoc_load_storage[10]
.sym 91588 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 91590 basesoc_cpu_dbus_dat_r[27]
.sym 91592 basesoc_cpu_dbus_dat_r[21]
.sym 91593 basesoc_cpu_dbus_dat_r[23]
.sym 91594 basesoc_cpu_dbus_dat_r[28]
.sym 91597 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 91598 basesoc_cpu_dbus_dat_r[28]
.sym 91599 grant
.sym 91605 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 91607 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 91610 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 91611 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 91612 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 91613 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91615 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 91616 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 91620 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 91621 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[4]
.sym 91622 basesoc_cpu_dbus_dat_r[20]
.sym 91623 basesoc_cpu_dbus_dat_r[24]
.sym 91624 basesoc_cpu_dbus_dat_r[29]
.sym 91629 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 91630 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[4]
.sym 91631 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 91632 VexRiscv._zz_104_[2]
.sym 91635 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 91640 basesoc_cpu_dbus_dat_r[24]
.sym 91644 basesoc_cpu_dbus_dat_r[29]
.sym 91650 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 91651 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91652 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 91656 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 91657 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 91662 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[4]
.sym 91663 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 91664 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[4]
.sym 91665 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 91668 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 91669 VexRiscv._zz_104_[2]
.sym 91670 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 91675 basesoc_cpu_dbus_dat_r[20]
.sym 91680 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 91681 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 91682 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 91683 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 91684 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 91685 clk12_$glb_clk
.sym 91691 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[1]
.sym 91692 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[3]
.sym 91693 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[7]
.sym 91697 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[0]
.sym 91711 rom_bus_ack_SB_LUT4_I3_O[1]
.sym 91712 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 91713 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 91714 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 91716 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[3]
.sym 91717 $PACKER_VCC_NET
.sym 91718 lxspi_bus_ack
.sym 91720 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[3]
.sym 91721 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 91722 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 91729 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[1]
.sym 91730 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 91733 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 91736 basesoc_cpu_dbus_dat_r[22]
.sym 91742 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[3]
.sym 91743 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[7]
.sym 91744 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 91745 basesoc_cpu_dbus_dat_r[23]
.sym 91748 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[1]
.sym 91750 basesoc_cpu_dbus_dat_r[27]
.sym 91752 basesoc_cpu_dbus_dat_r[21]
.sym 91754 basesoc_cpu_dbus_dat_r[28]
.sym 91757 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[3]
.sym 91758 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[7]
.sym 91764 basesoc_cpu_dbus_dat_r[28]
.sym 91769 basesoc_cpu_dbus_dat_r[21]
.sym 91773 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 91774 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 91775 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[7]
.sym 91776 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[7]
.sym 91779 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[1]
.sym 91780 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 91781 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 91782 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[1]
.sym 91785 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 91786 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 91787 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[3]
.sym 91788 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[3]
.sym 91791 basesoc_cpu_dbus_dat_r[22]
.sym 91800 basesoc_cpu_dbus_dat_r[23]
.sym 91806 basesoc_cpu_dbus_dat_r[27]
.sym 91807 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 91808 clk12_$glb_clk
.sym 91813 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[8]
.sym 91814 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[6]
.sym 91821 basesoc_load_storage[10]
.sym 91835 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 91837 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 91841 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 91843 grant
.sym 91851 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[1]
.sym 91853 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[0]
.sym 91854 VexRiscv._zz_104_[2]
.sym 91855 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 91858 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 91859 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[8]
.sym 91861 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_26_I1[1]
.sym 91862 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 91864 lxspi_bus_dat_r[5]
.sym 91866 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 91871 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_29_I1[1]
.sym 91878 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[8]
.sym 91881 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[2]
.sym 91882 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 91884 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 91886 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_29_I1[1]
.sym 91887 VexRiscv._zz_104_[2]
.sym 91896 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[0]
.sym 91897 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[2]
.sym 91898 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[1]
.sym 91899 VexRiscv._zz_104_[2]
.sym 91915 lxspi_bus_dat_r[5]
.sym 91917 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 91920 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[8]
.sym 91921 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 91922 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 91923 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[8]
.sym 91926 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_26_I1[1]
.sym 91928 VexRiscv._zz_104_[2]
.sym 91929 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 91930 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 91931 clk12_$glb_clk
.sym 91938 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[0]
.sym 91940 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[6]
.sym 91943 csrbank3_ctrl0_w[0]
.sym 91948 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 91952 lxspi_bus_dat_r[5]
.sym 91954 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 91957 basesoc_cpu_dbus_dat_r[27]
.sym 91960 array_muxed0[0]
.sym 91961 $PACKER_GND_NET
.sym 91962 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[3]
.sym 91964 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 91966 $PACKER_VCC_NET
.sym 91967 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[2]
.sym 91968 array_muxed0[8]
.sym 91976 rom_bus_ack
.sym 91983 spram_bus_ack
.sym 91986 basesoc_wishbone_ack
.sym 91988 lxspi_bus_ack
.sym 91995 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 92001 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 92004 slave_sel[2]
.sym 92007 spram_bus_ack
.sym 92008 lxspi_bus_ack
.sym 92009 rom_bus_ack
.sym 92010 basesoc_wishbone_ack
.sym 92014 spram_bus_ack
.sym 92016 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 92020 slave_sel[2]
.sym 92021 rom_bus_ack
.sym 92022 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 92054 clk12_$glb_clk
.sym 92055 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 92061 basesoc_cpu_dbus_adr[26]
.sym 92066 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 92073 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 92080 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 92081 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 92085 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 92086 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 92089 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 92091 reset_delay_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 92097 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 92100 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 92101 lxspi_bus_dat_r[22]
.sym 92102 array_muxed0[12]
.sym 92103 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92105 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92107 array_muxed0[7]
.sym 92108 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 92109 array_muxed0[8]
.sym 92110 array_muxed0[9]
.sym 92111 array_muxed0[13]
.sym 92112 array_muxed0[3]
.sym 92115 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 92116 lxspi_bus_dat_r[17]
.sym 92117 lxspi_bus_dat_r[14]
.sym 92118 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 92119 lxspi_bus_dat_r[11]
.sym 92120 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 92121 lxspi_bus_dat_r[21]
.sym 92123 lxspi_bus_dat_r[23]
.sym 92124 lxspi_bus_dat_r[10]
.sym 92130 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 92131 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92132 array_muxed0[3]
.sym 92133 lxspi_bus_dat_r[17]
.sym 92136 lxspi_bus_dat_r[21]
.sym 92137 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92138 array_muxed0[7]
.sym 92139 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 92142 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 92143 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92144 lxspi_bus_dat_r[14]
.sym 92145 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 92148 array_muxed0[8]
.sym 92149 lxspi_bus_dat_r[22]
.sym 92150 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92151 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 92154 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 92155 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92156 lxspi_bus_dat_r[10]
.sym 92157 array_muxed0[12]
.sym 92161 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 92162 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 92166 array_muxed0[9]
.sym 92167 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 92168 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92169 lxspi_bus_dat_r[23]
.sym 92172 array_muxed0[13]
.sym 92173 lxspi_bus_dat_r[11]
.sym 92174 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92175 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 92176 lxspi_sr_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 92177 clk12_$glb_clk
.sym 92178 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 92182 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 92183 VexRiscv.MmuPlugin_ports_0_cache_1_valid
.sym 92195 array_muxed0[7]
.sym 92198 array_muxed0[12]
.sym 92199 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 92204 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 92212 lxspi_bus_dat_r[11]
.sym 92214 reset_delay_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 92223 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[6]
.sym 92226 reset_delay_SB_LUT4_O_6_I3[1]
.sym 92229 basesoc_cpu_dbus_dat_r[27]
.sym 92232 basesoc_cpu_dbus_dat_r[26]
.sym 92233 reset_delay_SB_LUT4_O_6_I3[0]
.sym 92237 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[7]
.sym 92245 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 92247 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 92249 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 92250 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 92253 reset_delay_SB_LUT4_O_6_I3[0]
.sym 92262 basesoc_cpu_dbus_dat_r[27]
.sym 92271 basesoc_cpu_dbus_dat_r[26]
.sym 92279 reset_delay_SB_LUT4_O_6_I3[1]
.sym 92283 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 92284 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 92285 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[7]
.sym 92295 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 92297 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[6]
.sym 92298 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 92299 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 92300 clk12_$glb_clk
.sym 92305 reset_delay[4]
.sym 92306 reset_delay[7]
.sym 92316 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 92325 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_DFFSR_Q_R
.sym 92343 reset_delay[5]
.sym 92346 reset_delay[2]
.sym 92347 reset_delay[6]
.sym 92352 reset_delay[1]
.sym 92355 reset_delay[3]
.sym 92361 reset_delay_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 92362 reset_delay[4]
.sym 92363 $PACKER_VCC_NET
.sym 92365 reset_delay[0]
.sym 92367 $PACKER_VCC_NET
.sym 92371 reset_delay[7]
.sym 92372 por_rst
.sym 92373 reset_delay[0]
.sym 92375 $nextpnr_ICESTORM_LC_9$O
.sym 92377 reset_delay[0]
.sym 92381 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 92383 reset_delay[1]
.sym 92384 $PACKER_VCC_NET
.sym 92385 reset_delay[0]
.sym 92387 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 92389 reset_delay[2]
.sym 92390 $PACKER_VCC_NET
.sym 92391 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 92393 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 92395 $PACKER_VCC_NET
.sym 92396 reset_delay[3]
.sym 92397 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 92399 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 92401 reset_delay[4]
.sym 92402 $PACKER_VCC_NET
.sym 92403 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 92405 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 92407 reset_delay[5]
.sym 92408 $PACKER_VCC_NET
.sym 92409 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 92411 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 92413 $PACKER_VCC_NET
.sym 92414 reset_delay[6]
.sym 92415 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 92417 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 92419 $PACKER_VCC_NET
.sym 92420 reset_delay[7]
.sym 92421 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 92422 reset_delay_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 92423 clk12_$glb_clk
.sym 92424 por_rst
.sym 92427 usb_inhandler_dtbs[10]
.sym 92429 usb_inhandler_dtbs[7]
.sym 92430 reset_delay_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 92431 reset_delay[0]
.sym 92432 reset_delay[10]
.sym 92436 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 92449 $PACKER_VCC_NET
.sym 92450 $PACKER_GND_NET
.sym 92453 $PACKER_VCC_NET
.sym 92456 array_muxed0[8]
.sym 92457 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 92460 array_muxed0[0]
.sym 92461 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 92469 reset_delay_SB_LUT4_O_2_I3[2]
.sym 92471 reset_delay_SB_LUT4_O_6_I3[0]
.sym 92472 reset_delay_SB_LUT4_O_6_I3[1]
.sym 92474 reset_delay_SB_LUT4_O_6_I3[3]
.sym 92475 reset_delay_SB_LUT4_O_2_I3[0]
.sym 92479 por_rst
.sym 92481 reset_delay_SB_LUT4_O_6_I3[2]
.sym 92484 reset_delay_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 92485 $PACKER_VCC_NET
.sym 92488 reset_delay[8]
.sym 92489 reset_delay[10]
.sym 92492 reset_delay_SB_LUT4_O_2_I3[1]
.sym 92493 $PACKER_VCC_NET
.sym 92494 reset_delay[9]
.sym 92496 reset_delay[0]
.sym 92497 reset_delay_SB_LUT4_O_2_I3[3]
.sym 92498 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 92500 $PACKER_VCC_NET
.sym 92501 reset_delay[8]
.sym 92502 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 92504 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 92506 $PACKER_VCC_NET
.sym 92507 reset_delay[9]
.sym 92508 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 92510 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 92512 reset_delay[10]
.sym 92513 $PACKER_VCC_NET
.sym 92514 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 92517 reset_delay_SB_LUT4_O_2_I3[2]
.sym 92518 $PACKER_VCC_NET
.sym 92520 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 92525 reset_delay_SB_LUT4_O_2_I3[0]
.sym 92529 reset_delay_SB_LUT4_O_2_I3[2]
.sym 92530 reset_delay_SB_LUT4_O_2_I3[0]
.sym 92531 reset_delay_SB_LUT4_O_2_I3[1]
.sym 92532 reset_delay_SB_LUT4_O_2_I3[3]
.sym 92535 reset_delay_SB_LUT4_O_6_I3[2]
.sym 92536 reset_delay_SB_LUT4_O_6_I3[3]
.sym 92537 reset_delay_SB_LUT4_O_6_I3[1]
.sym 92538 reset_delay_SB_LUT4_O_6_I3[0]
.sym 92541 reset_delay[0]
.sym 92545 reset_delay_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 92546 clk12_$glb_clk
.sym 92547 por_rst
.sym 92548 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 92550 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 92552 rst1
.sym 92554 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 92555 por_rst
.sym 92558 array_muxed0[0]
.sym 92559 csrbank3_ctrl0_w[1]
.sym 92567 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 92571 usb_inhandler_dtbs[10]
.sym 92574 reset_delay[8]
.sym 92577 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 92578 reset_delay_SB_LUT4_O_I3_SB_DFFESR_Q_E
.sym 92579 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 92581 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 92582 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 92589 reset_delay_SB_LUT4_O_6_I3[3]
.sym 92592 usb_outhandler_enable_status[1]
.sym 92593 csrbank7_in_ctrl0_w[2]
.sym 92594 usb_outhandler_stall_status_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 92595 usb_outhandler_enable_status[6]
.sym 92600 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 92601 usb_outhandler_enable_status[7]
.sym 92603 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 92606 csrbank7_in_ctrl0_w[1]
.sym 92608 csrbank7_in_ctrl0_w[3]
.sym 92609 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92610 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 92611 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 92613 usb_outhandler_stall_status_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 92614 usb_outhandler_stall_status_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 92616 usb_outhandler_enable_status[5]
.sym 92617 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 92619 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 92620 csrbank7_in_ctrl0_w[0]
.sym 92622 csrbank7_in_ctrl0_w[0]
.sym 92623 csrbank7_in_ctrl0_w[3]
.sym 92624 csrbank7_in_ctrl0_w[2]
.sym 92625 csrbank7_in_ctrl0_w[1]
.sym 92628 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 92629 usb_outhandler_enable_status[5]
.sym 92630 usb_outhandler_enable_status[1]
.sym 92631 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92634 usb_outhandler_enable_status[6]
.sym 92635 usb_outhandler_enable_status[7]
.sym 92636 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92640 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 92642 usb_outhandler_stall_status_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 92643 usb_outhandler_enable_status[5]
.sym 92647 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 92648 usb_outhandler_stall_status_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 92649 usb_outhandler_enable_status[7]
.sym 92653 reset_delay_SB_LUT4_O_6_I3[3]
.sym 92658 usb_outhandler_enable_status[6]
.sym 92659 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 92661 usb_outhandler_stall_status_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 92664 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 92666 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 92667 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 92668 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 92669 clk12_$glb_clk
.sym 92670 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 92671 usb_inhandler_stall_status[14]
.sym 92672 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 92675 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[0]
.sym 92677 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 92678 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 92688 por_rst
.sym 92695 usb_outhandler_syncfifobuffered_level0[3]
.sym 92697 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 92701 usb_outhandler_syncfifobuffered_level0[0]
.sym 92712 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 92713 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 92714 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 92716 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 92717 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[0]
.sym 92719 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 92720 csrbank7_in_ctrl0_w[2]
.sym 92721 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 92722 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 92723 usb_outhandler_enable_status[1]
.sym 92724 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 92725 usb_inhandler_stall_status[6]
.sym 92727 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 92728 usb_outhandler_enable_status[0]
.sym 92729 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92730 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 92731 usb_outhandler_stall_status_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 92732 csrbank7_in_ctrl0_w[0]
.sym 92733 csrbank7_in_ctrl0_w[3]
.sym 92734 csrbank7_in_ctrl0_w[1]
.sym 92735 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 92737 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 92738 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 92739 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92740 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 92741 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 92742 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 92743 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 92745 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 92746 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 92747 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 92748 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 92751 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 92752 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 92753 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 92754 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 92757 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 92758 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 92759 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92760 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 92763 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 92764 usb_outhandler_enable_status[1]
.sym 92765 usb_outhandler_stall_status_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 92769 usb_outhandler_enable_status[0]
.sym 92771 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 92772 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 92775 csrbank7_in_ctrl0_w[3]
.sym 92776 csrbank7_in_ctrl0_w[0]
.sym 92777 csrbank7_in_ctrl0_w[2]
.sym 92778 csrbank7_in_ctrl0_w[1]
.sym 92782 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 92783 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 92784 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 92787 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[0]
.sym 92788 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 92789 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92790 usb_inhandler_stall_status[6]
.sym 92791 usb_outhandler_ctrl_re_SB_LUT4_I3_O
.sym 92792 clk12_$glb_clk
.sym 92793 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 92794 usb_inhandler_stall_status[3]
.sym 92799 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 92801 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 92816 usb_outhandler_enable_status[0]
.sym 92818 csrbank7_in_ctrl0_w[0]
.sym 92819 csrbank7_in_ctrl0_w[3]
.sym 92824 csrbank7_in_ctrl0_w[3]
.sym 92825 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 92826 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92827 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 92828 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 92835 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 92837 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 92838 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 92841 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[0]
.sym 92842 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 92843 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 92844 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[0]
.sym 92845 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 92846 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 92850 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 92852 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92853 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 92855 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 92856 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 92857 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 92859 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 92862 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 92864 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[0]
.sym 92869 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 92870 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 92871 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 92874 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 92875 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 92877 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[0]
.sym 92880 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 92882 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 92883 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 92886 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 92887 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 92889 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 92892 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 92893 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92894 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 92895 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 92898 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 92899 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[0]
.sym 92900 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 92905 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 92906 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[0]
.sym 92907 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 92910 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 92911 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[0]
.sym 92912 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 92913 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[0]
.sym 92914 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 92915 clk12_$glb_clk
.sym 92916 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 92918 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 92919 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 92920 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 92921 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 92922 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 92923 usb_inhandler_syncfifobuffered_level0[6]
.sym 92924 usb_inhandler_syncfifobuffered_level0[3]
.sym 92938 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 92943 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 92944 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 92945 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 92946 $PACKER_GND_NET
.sym 92947 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 92948 array_muxed0[0]
.sym 92949 $PACKER_VCC_NET
.sym 92951 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 92952 $PACKER_VCC_NET
.sym 92963 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[5]
.sym 92965 usb_inhandler_syncfifobuffered_level0[5]
.sym 92968 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 92971 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 92974 usb_inhandler_syncfifobuffered_level0[0]
.sym 92976 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 92977 usb_inhandler_syncfifobuffered_level0[2]
.sym 92980 usb_inhandler_syncfifobuffered_level0[6]
.sym 92981 usb_inhandler_syncfifobuffered_level0[3]
.sym 92984 usb_inhandler_syncfifobuffered_level0[4]
.sym 92987 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 92989 usb_inhandler_syncfifobuffered_level0[1]
.sym 92990 $nextpnr_ICESTORM_LC_31$O
.sym 92993 usb_inhandler_syncfifobuffered_level0[0]
.sym 92996 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 92998 usb_inhandler_syncfifobuffered_level0[1]
.sym 93002 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 93004 usb_inhandler_syncfifobuffered_level0[2]
.sym 93006 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 93008 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 93011 usb_inhandler_syncfifobuffered_level0[3]
.sym 93012 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 93014 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 93016 usb_inhandler_syncfifobuffered_level0[4]
.sym 93018 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 93020 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 93023 usb_inhandler_syncfifobuffered_level0[5]
.sym 93024 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 93027 usb_inhandler_syncfifobuffered_level0[6]
.sym 93030 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 93033 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[5]
.sym 93034 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 93035 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 93037 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 93038 clk12_$glb_clk
.sym 93039 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 93040 usb_inhandler_syncfifobuffered_level0[0]
.sym 93042 usb_inhandler_syncfifobuffered_level0[4]
.sym 93043 usb_inhandler_syncfifobuffered_level0[2]
.sym 93044 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93045 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[1]
.sym 93047 usb_inhandler_syncfifobuffered_level0[1]
.sym 93062 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 93064 usb_usb_core_txstate_pid[2]
.sym 93066 usb_usb_core_txstate_pid_SB_DFFESR_Q_E
.sym 93068 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 93069 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 93083 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 93084 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[0]
.sym 93086 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I3[0]
.sym 93087 usb_inhandler_syncfifobuffered_level0[6]
.sym 93088 usb_inhandler_syncfifobuffered_level0[5]
.sym 93090 usb_usb_core_response_pid[1]
.sym 93091 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 93092 usb_usb_core_txstate_pid_SB_DFFESR_Q_E
.sym 93094 usb_usb_core_response_pid[2]
.sym 93096 usb_usb_core_txstate_pid_txpacketsend_next_value1[0]
.sym 93098 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[3]
.sym 93099 usb_inhandler_syncfifobuffered_level0[4]
.sym 93101 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93103 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 93105 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93106 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93107 usb_inhandler_syncfifobuffered_level0[4]
.sym 93109 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93112 usb_usb_core_response_pid[3]
.sym 93114 usb_inhandler_syncfifobuffered_level0[6]
.sym 93115 usb_inhandler_syncfifobuffered_level0[5]
.sym 93116 usb_inhandler_syncfifobuffered_level0[4]
.sym 93117 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93120 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I3[0]
.sym 93121 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 93122 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93123 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 93126 usb_inhandler_syncfifobuffered_level0[6]
.sym 93127 usb_inhandler_syncfifobuffered_level0[5]
.sym 93128 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93129 usb_inhandler_syncfifobuffered_level0[4]
.sym 93132 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93133 usb_usb_core_response_pid[1]
.sym 93134 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[0]
.sym 93135 usb_usb_core_txstate_pid_txpacketsend_next_value1[0]
.sym 93139 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93140 usb_usb_core_response_pid[2]
.sym 93141 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[0]
.sym 93144 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93146 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 93150 usb_usb_core_response_pid[3]
.sym 93151 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[0]
.sym 93152 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93153 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[3]
.sym 93157 usb_usb_core_txstate_pid_txpacketsend_next_value1[0]
.sym 93160 usb_usb_core_txstate_pid_SB_DFFESR_Q_E
.sym 93161 clk12_$glb_clk
.sym 93162 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 93163 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 93164 usb_usb_core_txstate_o_crc[12]
.sym 93165 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93166 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 93167 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 93168 usb_usb_core_txstate_o_crc[11]
.sym 93169 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93170 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93187 usb_outhandler_syncfifobuffered_level0[3]
.sym 93190 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 93194 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 93197 usb_outhandler_syncfifobuffered_level0[0]
.sym 93198 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 93204 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 93205 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 93206 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93207 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93208 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 93212 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 93213 triendpointinterface_txpacketsend_next_state[3]
.sym 93214 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 93215 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 93216 csrbank7_in_status_w[4]
.sym 93217 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93218 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 93222 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 93223 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 93225 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I3[0]
.sym 93227 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93230 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93233 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 93234 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 93235 usb_usb_core_txstate_o_crc[13]
.sym 93237 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 93238 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93239 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93240 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93243 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 93245 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 93249 triendpointinterface_txpacketsend_next_state[3]
.sym 93251 usb_usb_core_txstate_o_crc[13]
.sym 93252 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 93255 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93256 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 93257 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 93258 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 93262 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 93264 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 93267 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 93268 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 93270 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 93274 csrbank7_in_status_w[4]
.sym 93276 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 93279 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I3[0]
.sym 93280 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93282 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 93284 clk12_$glb_clk
.sym 93285 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 93286 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1[0]
.sym 93287 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 93288 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 93289 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_15_D[0]
.sym 93290 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 93291 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 93292 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 93293 usb_usb_core_txstate_o_crc[13]
.sym 93299 triendpointinterface_txpacketsend_next_state[3]
.sym 93303 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93308 csrbank7_in_status_w[4]
.sym 93311 memdat_6[2]
.sym 93312 usb_usb_core_tx_bitstuff_i_data
.sym 93317 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 93318 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93319 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93320 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93321 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 93328 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 93329 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 93330 memdat_6[6]
.sym 93337 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93338 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 93339 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93342 memdat_6[7]
.sym 93345 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93347 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 93349 memdat_6[5]
.sym 93353 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 93356 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D_SB_LUT4_O_1_I1[0]
.sym 93357 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 93360 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93361 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93362 memdat_6[5]
.sym 93366 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 93368 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 93372 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 93374 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 93378 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 93380 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 93381 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 93384 memdat_6[7]
.sym 93386 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93387 memdat_6[6]
.sym 93391 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93392 memdat_6[6]
.sym 93393 memdat_6[5]
.sym 93396 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D_SB_LUT4_O_1_I1[0]
.sym 93398 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 93399 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93402 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93403 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93404 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 93405 memdat_6[7]
.sym 93407 clk48$SB_IO_IN_$glb_clk
.sym 93408 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 93409 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 93410 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[3]
.sym 93411 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.sym 93412 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 93413 usb_usb_core_txstate_o_crc[8]
.sym 93414 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[0]
.sym 93415 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 93416 usb_usb_core_txstate_o_crc[10]
.sym 93425 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 93433 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 93435 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 93436 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93437 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 93439 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 93440 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 93441 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 93442 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[1]
.sym 93443 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93444 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 93450 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93451 memdat_6[6]
.sym 93455 usb_outhandler_syncfifobuffered_level0[0]
.sym 93457 memdat_6[3]
.sym 93459 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93462 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 93464 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 93465 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 93466 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 93467 memdat_6[4]
.sym 93468 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 93470 usb_outhandler_syncfifobuffered_level0[1]
.sym 93475 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[1]
.sym 93477 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 93478 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93479 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93480 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93483 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 93485 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 93486 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 93491 usb_outhandler_syncfifobuffered_level0[0]
.sym 93492 usb_outhandler_syncfifobuffered_level0[1]
.sym 93495 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93496 memdat_6[4]
.sym 93498 memdat_6[3]
.sym 93501 memdat_6[3]
.sym 93502 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93504 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93507 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[1]
.sym 93508 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 93510 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 93515 usb_outhandler_syncfifobuffered_level0[0]
.sym 93519 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93520 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93521 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 93522 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93526 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93527 memdat_6[6]
.sym 93528 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93529 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_E
.sym 93530 clk12_$glb_clk
.sym 93531 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]_$glb_sr
.sym 93532 usb_usb_core_txstate_o_crc[14]
.sym 93533 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[2]
.sym 93534 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 93535 usb_usb_core_txstate_o_crc[9]
.sym 93536 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 93537 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 93538 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 93539 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 93545 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93555 memdat_6[6]
.sym 93556 usb_usb_core_txstate_pid[2]
.sym 93558 memdat_6[1]
.sym 93559 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93561 usb_usb_core_txstate_pid[2]
.sym 93565 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 93566 usb_usb_core_txstate_o_crc[10]
.sym 93575 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 93577 usb_usb_core_tx_shifter_shifter[4]
.sym 93578 memdat_6[3]
.sym 93579 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 93580 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 93581 usb_usb_core_tx_shifter_shifter[7]
.sym 93582 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 93583 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93584 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 93586 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93587 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 93588 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 93589 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93590 memdat_6[0]
.sym 93591 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 93592 memdat_6[2]
.sym 93593 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93595 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 93596 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93597 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93599 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 93600 triendpointinterface_txpacketsend_state[1]
.sym 93601 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 93602 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 93603 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 93604 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 93606 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 93609 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93612 memdat_6[2]
.sym 93614 memdat_6[3]
.sym 93615 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93618 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93619 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 93620 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 93621 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 93624 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93625 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 93626 memdat_6[0]
.sym 93627 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93630 usb_usb_core_tx_shifter_shifter[4]
.sym 93631 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93633 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 93636 usb_usb_core_tx_shifter_shifter[7]
.sym 93637 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 93638 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93639 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 93642 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 93644 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 93645 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 93648 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 93649 triendpointinterface_txpacketsend_state[1]
.sym 93650 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 93651 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 93652 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 93653 clk12_$glb_clk
.sym 93654 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 93655 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 93656 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 93657 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 93658 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 93659 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 93660 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93662 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 93671 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 93674 memdat_6[3]
.sym 93683 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 93685 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 93688 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 93689 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 93690 usb_usb_core_tx_i_oe_SB_LUT4_I1_O
.sym 93698 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 93699 triendpointinterface_txpacketsend_state[1]
.sym 93700 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93702 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O[0]
.sym 93703 memdat_6[2]
.sym 93704 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 93707 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 93708 usb_usb_core_tx_shifter_shifter[3]
.sym 93710 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 93711 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 93713 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93715 usb_usb_core_tx_shifter_shifter[2]
.sym 93716 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 93721 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93723 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 93725 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 93726 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 93727 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 93730 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 93731 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93732 memdat_6[2]
.sym 93736 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O[0]
.sym 93738 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93741 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93742 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 93743 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 93747 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 93748 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 93749 usb_usb_core_tx_shifter_shifter[3]
.sym 93750 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93753 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 93754 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 93755 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 93756 triendpointinterface_txpacketsend_state[1]
.sym 93759 triendpointinterface_txpacketsend_state[1]
.sym 93760 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 93761 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 93762 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 93765 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93766 usb_usb_core_tx_shifter_shifter[2]
.sym 93767 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 93771 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 93772 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 93773 triendpointinterface_txpacketsend_state[1]
.sym 93774 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 93775 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 93776 clk12_$glb_clk
.sym 93777 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 93778 usb_usb_core_tx_shifter_pos[3]
.sym 93779 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93780 usb_usb_core_tx_shifter_pos[5]
.sym 93781 usb_usb_core_tx_shifter_pos[2]
.sym 93782 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[2]
.sym 93783 usb_usb_core_tx_shifter_pos[4]
.sym 93784 usb_usb_core_tx_shifter_pos[1]
.sym 93785 usb_usb_core_tx_shifter_pos[6]
.sym 93799 memdat_6[2]
.sym 93803 usb_usb_core_tx_bitstuff_i_data
.sym 93809 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 93821 usb_usb_core_tx_shifter_pos_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 93826 basesoc_en_storage
.sym 93831 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[0]
.sym 93832 basesoc_load_storage[5]
.sym 93836 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93839 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 93841 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 93842 basesoc_value_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
.sym 93844 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[3]
.sym 93847 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[2]
.sym 93848 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 93852 usb_usb_core_tx_shifter_pos_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 93854 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 93864 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 93878 usb_usb_core_tx_shifter_pos_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 93879 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 93882 basesoc_value_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
.sym 93883 basesoc_load_storage[5]
.sym 93884 basesoc_en_storage
.sym 93888 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[3]
.sym 93889 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[2]
.sym 93890 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 93891 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[0]
.sym 93899 clk12_$glb_clk
.sym 93900 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 93901 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 93902 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[3]
.sym 93904 usb_usb_core_tx_sp_bit
.sym 93905 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 93906 usb_usb_core_tx_i_oe_SB_LUT4_I1_O
.sym 93907 usb_usb_core_tx_sync_pulse[7]
.sym 93908 usb_usb_core_tx_sync_pulse[6]
.sym 93915 basesoc_value[5]
.sym 93920 basesoc_load_storage[5]
.sym 93921 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 93931 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 93943 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 93945 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 93946 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 93947 triendpointinterface_fsm_state[0]
.sym 93948 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 93949 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3[2]
.sym 93950 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 93951 usb_usb_core_tx_fit_oe
.sym 93953 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 93954 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 93958 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 93960 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[2]
.sym 93964 triendpointinterface_fsm_state[1]
.sym 93966 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 93968 usb_usb_core_tx_shifter_pos_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 93975 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 93976 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 93977 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[2]
.sym 93978 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 93981 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3[2]
.sym 93982 usb_usb_core_tx_fit_oe
.sym 93983 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 93987 triendpointinterface_fsm_state[1]
.sym 93988 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 93989 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 93990 triendpointinterface_fsm_state[0]
.sym 93994 triendpointinterface_fsm_state[1]
.sym 93995 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 93999 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 94000 usb_usb_core_tx_shifter_pos_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 94001 usb_usb_core_tx_fit_oe
.sym 94005 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 94006 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[2]
.sym 94007 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 94011 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 94013 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[2]
.sym 94017 triendpointinterface_fsm_state[0]
.sym 94018 triendpointinterface_fsm_state[1]
.sym 94019 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 94020 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 94022 clk12_$glb_clk
.sym 94023 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 94024 usb_usb_core_tx_shifter_reset
.sym 94025 usb_usb_core_tx_sync_pulse[3]
.sym 94027 usb_usb_core_tx_sync_pulse[2]
.sym 94029 usb_usb_core_tx_sync_pulse[4]
.sym 94052 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 94070 triendpointinterface_fsm_state[0]
.sym 94071 triendpointinterface_fsm_state[1]
.sym 94073 usb_usb_core_tx_bitstuff_i_data
.sym 94074 usb_usb_core_tx_fit_oe
.sym 94076 usb_usb_core_tx_sp_bit
.sym 94077 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[0]
.sym 94082 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 94100 usb_usb_core_tx_fit_oe
.sym 94122 triendpointinterface_fsm_state[1]
.sym 94123 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 94124 usb_usb_core_tx_sp_bit
.sym 94125 triendpointinterface_fsm_state[0]
.sym 94128 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[0]
.sym 94129 usb_usb_core_tx_sp_bit
.sym 94130 usb_usb_core_tx_bitstuff_i_data
.sym 94134 triendpointinterface_fsm_state[1]
.sym 94135 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 94136 usb_usb_core_tx_sp_bit
.sym 94137 triendpointinterface_fsm_state[0]
.sym 94145 clk48$SB_IO_IN_$glb_clk
.sym 94174 usb_usb_core_tx_i_oe_SB_LUT4_I1_O
.sym 94221 csrbank3_ctrl0_w[1]
.sym 94222 spiflash4x_clk$SB_IO_OUT
.sym 94225 spiflash4x_cs_n$SB_IO_OUT
.sym 94236 csrbank3_ctrl0_w[1]
.sym 94240 spiflash4x_clk$SB_IO_OUT
.sym 94245 spiflash4x_cs_n$SB_IO_OUT
.sym 94263 basesoc_cpu_dbus_dat_r[29]
.sym 94271 spram_dataout1[4]
.sym 94272 array_muxed0[5]
.sym 94273 spram_dataout1[5]
.sym 94274 $PACKER_VCC_NET
.sym 94282 spram_dataout3[2]
.sym 94283 count[2]
.sym 94284 count[3]
.sym 94285 count[4]
.sym 94286 spram_dataout3[4]
.sym 94288 spram_dataout3[5]
.sym 94289 count[1]
.sym 94290 spram_dataout3[14]
.sym 94293 spram_dataout1[2]
.sym 94294 spram_dataout3[15]
.sym 94296 spram_dataout3[1]
.sym 94297 spram_dataout1[4]
.sym 94299 spram_dataout1[5]
.sym 94300 grant_SB_LUT4_I3_O[0]
.sym 94302 spram_dataout1[14]
.sym 94303 grant_SB_LUT4_I3_O[1]
.sym 94304 spram_dataout3[9]
.sym 94305 spram_dataout1[1]
.sym 94307 spram_dataout1[9]
.sym 94308 grant_SB_LUT4_I3_O[0]
.sym 94309 spram_dataout1[15]
.sym 94310 grant_SB_LUT4_I3_O[0]
.sym 94311 grant_SB_LUT4_I3_O[1]
.sym 94314 count[4]
.sym 94315 count[1]
.sym 94316 count[2]
.sym 94317 count[3]
.sym 94320 spram_dataout3[4]
.sym 94321 grant_SB_LUT4_I3_O[0]
.sym 94322 grant_SB_LUT4_I3_O[1]
.sym 94323 spram_dataout1[4]
.sym 94326 grant_SB_LUT4_I3_O[1]
.sym 94327 spram_dataout3[9]
.sym 94328 grant_SB_LUT4_I3_O[0]
.sym 94329 spram_dataout1[9]
.sym 94332 spram_dataout3[2]
.sym 94333 grant_SB_LUT4_I3_O[1]
.sym 94334 spram_dataout1[2]
.sym 94335 grant_SB_LUT4_I3_O[0]
.sym 94338 grant_SB_LUT4_I3_O[0]
.sym 94339 spram_dataout1[15]
.sym 94340 spram_dataout3[15]
.sym 94341 grant_SB_LUT4_I3_O[1]
.sym 94344 spram_dataout1[14]
.sym 94345 grant_SB_LUT4_I3_O[1]
.sym 94346 grant_SB_LUT4_I3_O[0]
.sym 94347 spram_dataout3[14]
.sym 94350 grant_SB_LUT4_I3_O[0]
.sym 94351 spram_dataout3[5]
.sym 94352 spram_dataout1[5]
.sym 94353 grant_SB_LUT4_I3_O[1]
.sym 94356 grant_SB_LUT4_I3_O[0]
.sym 94357 grant_SB_LUT4_I3_O[1]
.sym 94358 spram_dataout1[1]
.sym 94359 spram_dataout3[1]
.sym 94389 basesoc_cpu_dbus_dat_r[21]
.sym 94392 array_muxed1[17]
.sym 94398 spram_dataout3[0]
.sym 94400 spram_dataout3[1]
.sym 94402 spram_dataout3[2]
.sym 94408 spram_dataout1[14]
.sym 94410 spram_dataout3[9]
.sym 94411 array_muxed1[29]
.sym 94416 spram_dataout1[15]
.sym 94418 spram_dataout3[3]
.sym 94420 array_muxed0[7]
.sym 94421 spram_dataout3[14]
.sym 94422 array_muxed0[6]
.sym 94423 array_muxed0[4]
.sym 94424 spram_dataout1[2]
.sym 94425 array_muxed0[13]
.sym 94427 spram_dataout1[3]
.sym 94440 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 94442 count[10]
.sym 94443 count[11]
.sym 94444 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 94445 spram_dataout3[12]
.sym 94446 count_SB_LUT4_O_5_I3[2]
.sym 94447 count[0]
.sym 94448 count[8]
.sym 94449 $PACKER_VCC_NET
.sym 94451 spram_dataout3[11]
.sym 94452 count[12]
.sym 94453 count[13]
.sym 94455 count[15]
.sym 94456 spram_dataout1[12]
.sym 94458 $PACKER_VCC_NET
.sym 94459 spram_dataout3[3]
.sym 94460 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 94461 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 94462 grant_SB_LUT4_I3_O[0]
.sym 94463 count[7]
.sym 94464 count[1]
.sym 94467 spram_dataout1[3]
.sym 94468 grant_SB_LUT4_I3_O[1]
.sym 94469 count[5]
.sym 94470 spram_dataout1[11]
.sym 94473 $PACKER_VCC_NET
.sym 94474 count[0]
.sym 94476 count[1]
.sym 94480 count_SB_LUT4_O_5_I3[2]
.sym 94485 grant_SB_LUT4_I3_O[0]
.sym 94486 grant_SB_LUT4_I3_O[1]
.sym 94487 spram_dataout1[3]
.sym 94488 spram_dataout3[3]
.sym 94491 spram_dataout1[11]
.sym 94492 spram_dataout3[11]
.sym 94493 grant_SB_LUT4_I3_O[1]
.sym 94494 grant_SB_LUT4_I3_O[0]
.sym 94497 count[15]
.sym 94498 count[11]
.sym 94499 count[13]
.sym 94500 count[12]
.sym 94503 count[7]
.sym 94504 count[10]
.sym 94505 count[8]
.sym 94506 count[5]
.sym 94509 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 94510 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 94511 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 94515 grant_SB_LUT4_I3_O[1]
.sym 94516 spram_dataout1[12]
.sym 94517 spram_dataout3[12]
.sym 94518 grant_SB_LUT4_I3_O[0]
.sym 94519 $PACKER_VCC_NET
.sym 94520 clk12_$glb_clk
.sym 94521 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 94548 basesoc_cpu_dbus_dat_r[27]
.sym 94553 spram_dataout3[11]
.sym 94555 spram_dataout3[15]
.sym 94562 spram_dataout3[10]
.sym 94563 slave_sel_r[1]
.sym 94566 spram_dataout1[8]
.sym 94567 array_muxed2[3]
.sym 94568 array_muxed2[3]
.sym 94569 array_muxed1[23]
.sym 94570 array_muxed0[2]
.sym 94571 slave_sel_r[1]
.sym 94572 spram_dataout1[11]
.sym 94573 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_3_I1[3]
.sym 94579 count_SB_LUT4_O_5_I3[3]
.sym 94580 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_3_I1[3]
.sym 94582 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[1]
.sym 94583 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 94584 grant_SB_LUT4_I3_O[0]
.sym 94585 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 94586 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_3_I1[1]
.sym 94587 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[3]
.sym 94588 spram_dataout1[6]
.sym 94590 spram_dataout1[7]
.sym 94592 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 94593 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 94595 slave_sel_r[1]
.sym 94600 count[0]
.sym 94601 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 94602 spram_dataout3[13]
.sym 94604 grant_SB_LUT4_I3_O[1]
.sym 94606 $PACKER_VCC_NET
.sym 94607 spram_dataout3[6]
.sym 94609 spram_dataout3[7]
.sym 94610 spram_dataout1[13]
.sym 94612 spram_dataout1[13]
.sym 94613 spram_dataout3[13]
.sym 94614 grant_SB_LUT4_I3_O[1]
.sym 94615 grant_SB_LUT4_I3_O[0]
.sym 94618 spram_dataout3[7]
.sym 94619 grant_SB_LUT4_I3_O[1]
.sym 94620 grant_SB_LUT4_I3_O[0]
.sym 94621 spram_dataout1[7]
.sym 94626 count_SB_LUT4_O_5_I3[3]
.sym 94630 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[3]
.sym 94631 slave_sel_r[1]
.sym 94632 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[1]
.sym 94633 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 94636 spram_dataout1[6]
.sym 94637 spram_dataout3[6]
.sym 94638 grant_SB_LUT4_I3_O[1]
.sym 94639 grant_SB_LUT4_I3_O[0]
.sym 94644 count[0]
.sym 94648 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 94649 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 94650 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 94654 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_3_I1[3]
.sym 94655 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 94656 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_3_I1[1]
.sym 94657 slave_sel_r[1]
.sym 94658 $PACKER_VCC_NET
.sym 94659 clk12_$glb_clk
.sym 94660 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0_SB_LUT4_I3_O
.sym 94685 array_muxed0[13]
.sym 94689 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[3]
.sym 94690 spram_dataout1[6]
.sym 94694 spram_dataout1[7]
.sym 94698 spram_dataout1[1]
.sym 94701 basesoc_cpu_dbus_dat_r[26]
.sym 94704 basesoc_cpu_dbus_dat_r[27]
.sym 94705 array_muxed1[29]
.sym 94706 spram_dataout1[14]
.sym 94708 spram_dataout1[15]
.sym 94709 basesoc_cpu_dbus_dat_r[29]
.sym 94710 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 94711 basesoc_cpu_dbus_dat_r[21]
.sym 94712 basesoc_cpu_dbus_dat_r[28]
.sym 94720 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_2_I1[3]
.sym 94724 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 94725 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[3]
.sym 94726 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_2_I1[1]
.sym 94727 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[1]
.sym 94730 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 94731 lxspi_bus_ack_SB_DFFSR_Q_R
.sym 94733 lxspi_bus_ack
.sym 94739 slave_sel_r[1]
.sym 94751 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 94752 slave_sel_r[1]
.sym 94753 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_2_I1[3]
.sym 94754 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_2_I1[1]
.sym 94757 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[3]
.sym 94758 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[1]
.sym 94759 slave_sel_r[1]
.sym 94760 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 94793 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 94796 lxspi_bus_ack
.sym 94798 clk12_$glb_clk
.sym 94799 lxspi_bus_ack_SB_DFFSR_Q_R
.sym 94832 basesoc_cpu_dbus_dat_r[21]
.sym 94837 spram_dataout1[9]
.sym 94840 array_muxed0[5]
.sym 94841 $PACKER_VCC_NET
.sym 94845 $PACKER_VCC_NET
.sym 94846 array_muxed0[4]
.sym 94848 array_muxed0[7]
.sym 94849 $PACKER_VCC_NET
.sym 94850 array_muxed0[6]
.sym 94851 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 94870 lxspi_i1_SB_LUT4_I3_1_O
.sym 94873 lxspi_i1
.sym 94884 lxspi_i1_SB_DFFSR_Q_D
.sym 94892 lxspi_i1_SB_DFFSR_Q_D
.sym 94909 lxspi_i1
.sym 94937 clk12_$glb_clk
.sym 94938 lxspi_i1_SB_LUT4_I3_1_O
.sym 94984 array_muxed0[12]
.sym 94985 lxspi_o[0]
.sym 94987 array_muxed0[3]
.sym 95118 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 95127 slave_sel_r[1]
.sym 95128 csrbank1_bitbang0_w[3]
.sym 95129 array_muxed1[23]
.sym 95249 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 95253 $PACKER_GND_NET
.sym 95257 basesoc_cpu_dbus_dat_r[28]
.sym 95258 basesoc_cpu_dbus_dat_r[17]
.sym 95259 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 95260 basesoc_cpu_dbus_dat_r[21]
.sym 95262 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 95265 basesoc_cpu_dbus_dat_r[26]
.sym 95268 basesoc_cpu_dbus_dat_r[27]
.sym 95382 csrbank1_bitbang0_w[1]
.sym 95397 $PACKER_VCC_NET
.sym 95401 $PACKER_VCC_NET
.sym 95402 array_muxed0[4]
.sym 95407 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 95540 array_muxed0[12]
.sym 95543 array_muxed0[3]
.sym 95545 lxspi_o[0]
.sym 95554 basesoc_cpu_dbus_dat_r[24]
.sym 95563 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 95572 basesoc_cpu_dbus_dat_r[29]
.sym 95592 basesoc_cpu_dbus_dat_r[24]
.sym 95609 basesoc_cpu_dbus_dat_r[29]
.sym 95631 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 95632 clk12_$glb_clk
.sym 95670 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 95675 slave_sel_r[1]
.sym 95678 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 95692 basesoc_cpu_dbus_dat_r[23]
.sym 95718 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 95720 basesoc_cpu_dbus_dat_r[21]
.sym 95721 basesoc_cpu_dbus_dat_r[27]
.sym 95748 basesoc_cpu_dbus_dat_r[21]
.sym 95756 basesoc_cpu_dbus_dat_r[23]
.sym 95763 basesoc_cpu_dbus_dat_r[27]
.sym 95770 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 95771 clk12_$glb_clk
.sym 95813 basesoc_cpu_dbus_dat_r[28]
.sym 95814 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 95816 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 95821 basesoc_cpu_dbus_dat_r[26]
.sym 95824 basesoc_cpu_dbus_dat_r[21]
.sym 95832 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 95841 basesoc_cpu_dbus_dat_r[28]
.sym 95847 basesoc_cpu_dbus_dat_r[26]
.sym 95884 basesoc_cpu_dbus_dat_r[28]
.sym 95890 basesoc_cpu_dbus_dat_r[26]
.sym 95909 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 95910 clk12_$glb_clk
.sym 95952 $PACKER_VCC_NET
.sym 95957 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 95960 $PACKER_VCC_NET
.sym 95973 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[6]
.sym 95974 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 95980 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 95992 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[6]
.sym 95996 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 95997 basesoc_cpu_dbus_dat_r[26]
.sym 96032 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 96033 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[6]
.sym 96034 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[6]
.sym 96035 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 96046 basesoc_cpu_dbus_dat_r[26]
.sym 96048 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 96049 clk12_$glb_clk
.sym 96086 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 96102 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[0]
.sym 96113 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[1]
.sym 96121 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[0]
.sym 96129 VexRiscv._zz_104_[2]
.sym 96139 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[2]
.sym 96171 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[1]
.sym 96172 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[0]
.sym 96173 VexRiscv._zz_104_[2]
.sym 96174 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[2]
.sym 96187 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_LUT4_I3_O_$glb_ce
.sym 96188 clk12_$glb_clk
.sym 96220 basesoc_cpu_dbus_adr[26]
.sym 96230 VexRiscv.MmuPlugin_ports_0_cache_1_valid
.sym 96238 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 96251 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_DFFSR_Q_R
.sym 96259 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 96262 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 96265 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 96268 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[0]
.sym 96274 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 96275 VexRiscv.MmuPlugin_ports_0_cache_1_valid
.sym 96278 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[0]
.sym 96298 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 96299 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 96300 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[0]
.sym 96301 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 96304 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[0]
.sym 96305 VexRiscv.MmuPlugin_ports_0_cache_1_valid
.sym 96306 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 96307 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 96327 clk12_$glb_clk
.sym 96328 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_DFFSR_Q_R
.sym 96390 reset_delay_SB_LUT4_O_9_I3[3]
.sym 96393 reset_delay_SB_LUT4_O_6_I3[2]
.sym 96438 reset_delay_SB_LUT4_O_9_I3[3]
.sym 96446 reset_delay_SB_LUT4_O_6_I3[2]
.sym 96508 $PACKER_VCC_NET
.sym 96509 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 96527 reset_delay_SB_LUT4_O_2_I3[1]
.sym 96529 usb_inhandler_dtbs[7]
.sym 96532 por_rst
.sym 96533 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 96535 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 96540 reset_delay_SB_LUT4_O_2_I3[3]
.sym 96543 usb_inhandler_dtbs[10]
.sym 96552 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 96555 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 96570 usb_inhandler_dtbs[10]
.sym 96571 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 96582 usb_inhandler_dtbs[7]
.sym 96583 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 96588 por_rst
.sym 96590 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 96596 reset_delay_SB_LUT4_O_2_I3[3]
.sym 96603 reset_delay_SB_LUT4_O_2_I3[1]
.sym 96604 usb_inhandler_dtbs_SB_DFFESR_Q_E
.sym 96605 clk12_$glb_clk
.sym 96606 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 96633 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 96655 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 96668 rst1
.sym 96669 csrbank7_in_ctrl0_w[3]
.sym 96670 csrbank7_in_ctrl0_w[0]
.sym 96671 csrbank7_in_ctrl0_w[3]
.sym 96677 $PACKER_GND_NET
.sym 96689 csrbank7_in_ctrl0_w[2]
.sym 96692 csrbank7_in_ctrl0_w[1]
.sym 96697 csrbank7_in_ctrl0_w[2]
.sym 96698 csrbank7_in_ctrl0_w[3]
.sym 96699 csrbank7_in_ctrl0_w[0]
.sym 96700 csrbank7_in_ctrl0_w[1]
.sym 96709 csrbank7_in_ctrl0_w[0]
.sym 96710 csrbank7_in_ctrl0_w[3]
.sym 96711 csrbank7_in_ctrl0_w[2]
.sym 96712 csrbank7_in_ctrl0_w[1]
.sym 96723 $PACKER_GND_NET
.sym 96733 csrbank7_in_ctrl0_w[2]
.sym 96734 csrbank7_in_ctrl0_w[1]
.sym 96735 csrbank7_in_ctrl0_w[0]
.sym 96736 csrbank7_in_ctrl0_w[3]
.sym 96740 rst1
.sym 96744 clk12_$glb_clk
.sym 96745 $PACKER_GND_NET
.sym 96781 csrbank7_in_ctrl0_w[3]
.sym 96782 csrbank7_in_ctrl0_w[0]
.sym 96783 csrbank7_in_ctrl0_w[3]
.sym 96788 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 96797 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 96803 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 96809 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 96811 usb_inhandler_stall_status[3]
.sym 96813 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 96814 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 96817 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 96819 usb_inhandler_stall_status[14]
.sym 96823 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[0]
.sym 96827 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 96831 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 96832 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 96833 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 96836 usb_inhandler_stall_status[14]
.sym 96837 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 96839 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 96842 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 96843 usb_inhandler_stall_status[14]
.sym 96844 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 96845 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 96860 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[0]
.sym 96861 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 96862 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 96873 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 96874 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 96875 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 96878 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 96879 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 96880 usb_inhandler_stall_status[3]
.sym 96881 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[0]
.sym 96882 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 96883 clk12_$glb_clk
.sym 96884 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 96925 usb_inhandler_syncfifobuffered_level0[0]
.sym 96930 csrbank7_in_ctrl0_w[2]
.sym 96933 csrbank7_in_ctrl0_w[1]
.sym 96946 csrbank7_in_ctrl0_w[2]
.sym 96950 usb_inhandler_stall_status[3]
.sym 96959 csrbank7_in_ctrl0_w[1]
.sym 96960 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 96965 csrbank7_in_ctrl0_w[3]
.sym 96967 csrbank7_in_ctrl0_w[0]
.sym 96972 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 96973 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 96976 usb_inhandler_stall_status[3]
.sym 96977 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 96978 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 97005 csrbank7_in_ctrl0_w[3]
.sym 97006 csrbank7_in_ctrl0_w[0]
.sym 97007 csrbank7_in_ctrl0_w[1]
.sym 97008 csrbank7_in_ctrl0_w[2]
.sym 97017 csrbank7_in_ctrl0_w[3]
.sym 97018 csrbank7_in_ctrl0_w[2]
.sym 97019 csrbank7_in_ctrl0_w[1]
.sym 97020 csrbank7_in_ctrl0_w[0]
.sym 97021 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 97022 clk12_$glb_clk
.sym 97023 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]_$glb_sr
.sym 97053 usb_inhandler_ctrl_re_SB_LUT4_I3_O
.sym 97064 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97075 $PACKER_VCC_NET
.sym 97081 usb_inhandler_syncfifobuffered_level0[0]
.sym 97082 $PACKER_VCC_NET
.sym 97084 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 97087 usb_inhandler_syncfifobuffered_level0[6]
.sym 97088 usb_inhandler_syncfifobuffered_level0[1]
.sym 97091 usb_inhandler_syncfifobuffered_level0[4]
.sym 97092 usb_inhandler_syncfifobuffered_level0[2]
.sym 97094 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 97095 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[6]
.sym 97096 usb_inhandler_syncfifobuffered_level0[5]
.sym 97098 $PACKER_VCC_NET
.sym 97099 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 97100 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 97101 usb_inhandler_syncfifobuffered_level0[0]
.sym 97104 usb_inhandler_syncfifobuffered_level0[3]
.sym 97106 $PACKER_VCC_NET
.sym 97108 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 97110 $PACKER_VCC_NET
.sym 97113 $nextpnr_ICESTORM_LC_30$O
.sym 97116 usb_inhandler_syncfifobuffered_level0[0]
.sym 97119 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 97121 $PACKER_VCC_NET
.sym 97122 usb_inhandler_syncfifobuffered_level0[1]
.sym 97123 usb_inhandler_syncfifobuffered_level0[0]
.sym 97125 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 97127 $PACKER_VCC_NET
.sym 97128 usb_inhandler_syncfifobuffered_level0[2]
.sym 97129 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 97131 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 97133 $PACKER_VCC_NET
.sym 97134 usb_inhandler_syncfifobuffered_level0[3]
.sym 97135 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 97137 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 97139 usb_inhandler_syncfifobuffered_level0[4]
.sym 97140 $PACKER_VCC_NET
.sym 97141 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 97143 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 97145 usb_inhandler_syncfifobuffered_level0[5]
.sym 97146 $PACKER_VCC_NET
.sym 97147 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 97150 usb_inhandler_syncfifobuffered_level0[6]
.sym 97151 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[6]
.sym 97152 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 97153 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 97156 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 97158 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 97159 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 97160 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 97161 clk12_$glb_clk
.sym 97162 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 97189 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97210 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97224 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 97227 usb_inhandler_syncfifobuffered_level0[3]
.sym 97229 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 97230 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 97231 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 97235 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 97240 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 97241 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[1]
.sym 97244 usb_inhandler_syncfifobuffered_level0[0]
.sym 97246 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[2]
.sym 97247 usb_inhandler_syncfifobuffered_level0[2]
.sym 97248 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[4]
.sym 97251 usb_inhandler_syncfifobuffered_level0[1]
.sym 97256 usb_inhandler_syncfifobuffered_level0[0]
.sym 97265 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 97266 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[4]
.sym 97267 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 97271 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 97273 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[2]
.sym 97274 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 97277 usb_inhandler_syncfifobuffered_level0[2]
.sym 97278 usb_inhandler_syncfifobuffered_level0[3]
.sym 97279 usb_inhandler_syncfifobuffered_level0[1]
.sym 97280 usb_inhandler_syncfifobuffered_level0[0]
.sym 97283 usb_inhandler_syncfifobuffered_level0[0]
.sym 97286 usb_inhandler_syncfifobuffered_level0[1]
.sym 97296 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 97297 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[1]
.sym 97298 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 97299 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 97300 clk12_$glb_clk
.sym 97301 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 97333 usb_inhandler_syncfifobuffered_do_read_SB_LUT4_I2_O
.sym 97342 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 97344 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 97350 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97351 memdat_6[4]
.sym 97352 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 97359 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97361 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97364 usb_usb_core_txstate_o_crc[11]
.sym 97367 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1[0]
.sym 97370 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 97374 usb_usb_core_txstate_o_crc[13]
.sym 97377 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97378 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 97381 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 97382 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 97384 usb_usb_core_txstate_o_crc[12]
.sym 97385 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97386 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97388 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97389 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[1]
.sym 97392 usb_usb_core_txstate_o_crc[12]
.sym 97398 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[1]
.sym 97404 usb_usb_core_txstate_o_crc[13]
.sym 97410 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 97411 usb_usb_core_txstate_o_crc[12]
.sym 97412 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97413 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97416 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97418 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 97419 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 97422 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1[0]
.sym 97423 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97425 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97431 usb_usb_core_txstate_o_crc[11]
.sym 97434 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97435 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97436 usb_usb_core_txstate_o_crc[11]
.sym 97437 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 97438 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97439 clk12_$glb_clk
.sym 97440 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97472 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 97473 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97485 memdat_6[1]
.sym 97488 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 97489 memdat_6[0]
.sym 97490 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97500 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97501 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 97502 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 97503 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 97504 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97506 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 97508 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 97509 memdat_6[5]
.sym 97510 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 97511 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[0]
.sym 97513 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97515 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97516 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97517 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_15_D[0]
.sym 97518 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97519 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 97520 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 97522 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97523 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 97526 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97527 memdat_6[4]
.sym 97528 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97531 memdat_6[5]
.sym 97533 memdat_6[4]
.sym 97534 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97537 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_15_D[0]
.sym 97543 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97544 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97545 memdat_6[5]
.sym 97546 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 97549 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 97550 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[0]
.sym 97551 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 97555 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97556 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97557 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 97558 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 97561 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97562 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 97563 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97564 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97568 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 97569 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 97570 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 97573 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 97574 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 97575 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97577 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97578 clk12_$glb_clk
.sym 97579 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97611 memdat_6[5]
.sym 97623 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97625 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97626 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97629 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97630 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97637 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97638 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 97641 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97642 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97643 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 97646 memdat_6[0]
.sym 97647 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[2]
.sym 97648 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_15_D[0]
.sym 97649 usb_usb_core_txstate_o_crc[8]
.sym 97650 memdat_6[2]
.sym 97652 memdat_6[1]
.sym 97654 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97655 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.sym 97656 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 97659 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97661 memdat_6[1]
.sym 97662 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[3]
.sym 97664 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97665 memdat_6[0]
.sym 97666 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97667 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97670 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97671 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97672 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 97673 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 97676 memdat_6[1]
.sym 97678 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97679 memdat_6[2]
.sym 97682 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 97683 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 97684 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97688 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97689 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.sym 97690 memdat_6[0]
.sym 97691 memdat_6[1]
.sym 97694 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97696 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[3]
.sym 97697 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97700 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[2]
.sym 97701 memdat_6[0]
.sym 97702 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97703 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[3]
.sym 97706 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_15_D[0]
.sym 97707 usb_usb_core_txstate_o_crc[8]
.sym 97712 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97714 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[2]
.sym 97715 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97716 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97717 clk12_$glb_clk
.sym 97718 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97748 memdat_6[0]
.sym 97753 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97756 memdat_6[1]
.sym 97761 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97765 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97767 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97776 usb_usb_core_txstate_o_crc[14]
.sym 97777 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[2]
.sym 97778 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97779 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97780 usb_usb_core_txstate_o_crc[8]
.sym 97781 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[0]
.sym 97782 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 97784 usb_usb_core_txstate_o_crc[14]
.sym 97785 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 97789 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[1]
.sym 97790 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 97791 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 97792 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97793 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 97795 memdat_6[0]
.sym 97796 usb_usb_core_txstate_pid[2]
.sym 97799 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97801 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97802 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97804 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97805 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97806 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97807 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97809 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[1]
.sym 97810 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[2]
.sym 97811 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 97812 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[0]
.sym 97815 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97816 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97817 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97818 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97821 usb_usb_core_txstate_pid[2]
.sym 97822 usb_usb_core_txstate_o_crc[14]
.sym 97823 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97824 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97827 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97828 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97830 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 97833 usb_usb_core_txstate_o_crc[8]
.sym 97834 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97835 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97836 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 97839 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97841 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 97845 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 97846 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97847 usb_usb_core_txstate_o_crc[14]
.sym 97848 memdat_6[0]
.sym 97853 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97854 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 97855 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97856 clk12_$glb_clk
.sym 97857 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97888 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97900 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 97905 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97908 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 97915 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 97918 usb_usb_core_txstate_o_crc[9]
.sym 97919 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97920 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 97921 memdat_6[1]
.sym 97922 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 97926 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97927 usb_usb_core_txstate_pid[2]
.sym 97928 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97929 usb_usb_core_txstate_o_crc[10]
.sym 97930 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97931 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 97936 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 97941 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 97942 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97943 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97944 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 97948 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97949 usb_usb_core_txstate_o_crc[9]
.sym 97950 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97951 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 97954 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 97955 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 97956 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 97957 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 97960 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 97961 usb_usb_core_txstate_pid[2]
.sym 97962 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 97963 usb_usb_core_txstate_o_crc[10]
.sym 97966 usb_usb_core_txstate_o_crc[10]
.sym 97972 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 97973 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 97975 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 97978 usb_usb_core_txstate_o_crc[9]
.sym 97991 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 97992 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 97993 memdat_6[1]
.sym 97994 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_E
.sym 97995 clk12_$glb_clk
.sym 97996 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 98058 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 98065 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 98067 usb_usb_core_tx_shifter_pos[4]
.sym 98072 usb_usb_core_tx_shifter_pos[5]
.sym 98073 usb_usb_core_tx_shifter_pos[2]
.sym 98077 usb_usb_core_tx_shifter_pos[6]
.sym 98078 usb_usb_core_tx_shifter_pos[3]
.sym 98079 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 98082 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[2]
.sym 98084 usb_usb_core_tx_shifter_pos[1]
.sym 98087 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 98089 usb_usb_core_tx_shifter_pos[4]
.sym 98093 usb_usb_core_tx_shifter_pos[1]
.sym 98096 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 98099 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 98100 usb_usb_core_tx_shifter_pos[6]
.sym 98105 usb_usb_core_tx_shifter_pos[3]
.sym 98108 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 98111 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 98118 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 98120 usb_usb_core_tx_shifter_pos[5]
.sym 98124 usb_usb_core_tx_shifter_pos[2]
.sym 98125 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 98129 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[2]
.sym 98130 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 98133 usb_usb_core_tx_shifter_pos_SB_DFFESR_Q_E
.sym 98134 clk12_$glb_clk
.sym 98135 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 98187 usb_usb_core_tx_i_oe_SB_LUT4_I1_O
.sym 98188 usb_usb_core_tx_sp_bit
.sym 98190 triendpointinterface_fsm_state[0]
.sym 98193 usb_usb_core_tx_shifter_reset
.sym 98196 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 98198 triendpointinterface_fsm_state[0]
.sym 98199 triendpointinterface_fsm_state[1]
.sym 98200 usb_usb_core_tx_sync_pulse[6]
.sym 98204 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 98215 usb_usb_core_tx_sync_pulse[7]
.sym 98216 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 98218 triendpointinterface_fsm_state[0]
.sym 98219 usb_usb_core_tx_sp_bit
.sym 98220 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 98221 triendpointinterface_fsm_state[1]
.sym 98224 triendpointinterface_fsm_state[1]
.sym 98225 usb_usb_core_tx_sync_pulse[6]
.sym 98226 triendpointinterface_fsm_state[0]
.sym 98236 usb_usb_core_tx_shifter_reset
.sym 98238 triendpointinterface_fsm_state[1]
.sym 98239 triendpointinterface_fsm_state[0]
.sym 98243 usb_usb_core_tx_shifter_reset
.sym 98245 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 98248 triendpointinterface_fsm_state[0]
.sym 98249 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 98250 triendpointinterface_fsm_state[1]
.sym 98251 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 98254 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 98255 triendpointinterface_fsm_state[1]
.sym 98257 triendpointinterface_fsm_state[0]
.sym 98260 usb_usb_core_tx_sync_pulse[7]
.sym 98261 triendpointinterface_fsm_state[0]
.sym 98262 triendpointinterface_fsm_state[1]
.sym 98264 usb_usb_core_tx_i_oe_SB_LUT4_I1_O
.sym 98265 clk12_$glb_clk
.sym 98266 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 98297 usb_usb_core_tx_i_oe_SB_LUT4_I1_O
.sym 98329 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[3]
.sym 98331 usb_usb_core_tx_sync_pulse[2]
.sym 98341 triendpointinterface_fsm_state[0]
.sym 98345 usb_usb_core_tx_sync_pulse[3]
.sym 98347 usb_usb_core_tx_i_oe_SB_LUT4_I1_O
.sym 98349 usb_usb_core_tx_sync_pulse[4]
.sym 98350 triendpointinterface_fsm_state[1]
.sym 98354 triendpointinterface_fsm_state[1]
.sym 98355 usb_usb_core_tx_sync_pulse[2]
.sym 98356 triendpointinterface_fsm_state[0]
.sym 98359 triendpointinterface_fsm_state[1]
.sym 98360 usb_usb_core_tx_sync_pulse[4]
.sym 98361 triendpointinterface_fsm_state[0]
.sym 98371 triendpointinterface_fsm_state[0]
.sym 98372 usb_usb_core_tx_sync_pulse[3]
.sym 98373 triendpointinterface_fsm_state[1]
.sym 98383 triendpointinterface_fsm_state[0]
.sym 98384 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[3]
.sym 98385 triendpointinterface_fsm_state[1]
.sym 98399 usb_usb_core_tx_i_oe_SB_LUT4_I1_O
.sym 98400 clk12_$glb_clk
.sym 98401 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 98492 clk12_$glb_clk
.sym 98497 array_muxed1[29]
.sym 98498 array_muxed1[21]
.sym 98499 array_muxed1[20]
.sym 98500 array_muxed1[18]
.sym 98501 array_muxed1[17]
.sym 98503 array_muxed1[23]
.sym 98506 array_muxed1[21]
.sym 98507 array_muxed1[20]
.sym 98508 array_muxed1[18]
.sym 98509 array_muxed1[17]
.sym 98511 array_muxed1[23]
.sym 98514 array_muxed1[24]
.sym 98515 array_muxed1[31]
.sym 98516 array_muxed1[26]
.sym 98518 array_muxed1[19]
.sym 98519 array_muxed1[22]
.sym 98520 array_muxed1[22]
.sym 98521 array_muxed1[16]
.sym 98522 array_muxed1[27]
.sym 98523 array_muxed1[30]
.sym 98524 array_muxed1[16]
.sym 98526 array_muxed1[19]
.sym 98527 array_muxed1[28]
.sym 98528 array_muxed1[25]
.sym 98529 array_muxed1[16]
.sym 98530 array_muxed1[24]
.sym 98531 array_muxed1[16]
.sym 98532 array_muxed1[17]
.sym 98533 array_muxed1[25]
.sym 98534 array_muxed1[17]
.sym 98535 array_muxed1[18]
.sym 98536 array_muxed1[26]
.sym 98537 array_muxed1[18]
.sym 98538 array_muxed1[19]
.sym 98539 array_muxed1[27]
.sym 98540 array_muxed1[19]
.sym 98541 array_muxed1[20]
.sym 98542 array_muxed1[28]
.sym 98543 array_muxed1[20]
.sym 98544 array_muxed1[21]
.sym 98545 array_muxed1[29]
.sym 98546 array_muxed1[21]
.sym 98547 array_muxed1[22]
.sym 98548 array_muxed1[30]
.sym 98549 array_muxed1[22]
.sym 98550 array_muxed1[23]
.sym 98551 array_muxed1[31]
.sym 98552 array_muxed1[23]
.sym 98600 spram_dataout3[0]
.sym 98601 spram_dataout3[1]
.sym 98602 spram_dataout3[2]
.sym 98603 spram_dataout3[3]
.sym 98604 spram_dataout3[4]
.sym 98605 spram_dataout3[5]
.sym 98606 spram_dataout3[6]
.sym 98607 spram_dataout3[7]
.sym 98618 $PACKER_GND_NET
.sym 98630 array_muxed1[28]
.sym 98639 array_muxed1[18]
.sym 98644 array_muxed1[23]
.sym 98645 array_muxed2[3]
.sym 98696 clk12_$glb_clk
.sym 98703 array_muxed1[29]
.sym 98705 array_muxed0[5]
.sym 98707 array_muxed1[31]
.sym 98708 array_muxed0[6]
.sym 98709 array_muxed0[13]
.sym 98711 array_muxed0[9]
.sym 98714 array_muxed0[7]
.sym 98715 array_muxed0[4]
.sym 98716 array_muxed1[27]
.sym 98717 array_muxed0[3]
.sym 98718 array_muxed1[30]
.sym 98719 array_muxed0[1]
.sym 98720 array_muxed1[26]
.sym 98722 array_muxed1[24]
.sym 98723 array_muxed0[0]
.sym 98724 array_muxed1[28]
.sym 98725 array_muxed0[2]
.sym 98726 array_muxed0[10]
.sym 98727 array_muxed0[1]
.sym 98728 array_muxed1[25]
.sym 98729 array_muxed0[11]
.sym 98730 array_muxed0[8]
.sym 98731 array_muxed0[0]
.sym 98732 array_muxed0[12]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 array_muxed1[24]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 array_muxed1[25]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 array_muxed1[26]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 array_muxed1[27]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 array_muxed1[28]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 array_muxed1[29]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 array_muxed1[30]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 array_muxed1[31]
.sym 98796 spram_dataout3[8]
.sym 98797 spram_dataout3[9]
.sym 98798 spram_dataout3[10]
.sym 98799 spram_dataout3[11]
.sym 98800 spram_dataout3[12]
.sym 98801 spram_dataout3[13]
.sym 98802 spram_dataout3[14]
.sym 98803 spram_dataout3[15]
.sym 98810 array_muxed1[29]
.sym 98812 array_muxed0[9]
.sym 98817 array_muxed1[27]
.sym 98876 array_muxed0[6]
.sym 98877 $PACKER_VCC_NET
.sym 98881 array_muxed0[4]
.sym 98882 array_muxed0[11]
.sym 98883 array_muxed0[12]
.sym 98884 array_muxed0[13]
.sym 98885 $PACKER_VCC_NET
.sym 98886 array_muxed0[3]
.sym 98887 array_muxed0[10]
.sym 98889 array_muxed2[2]
.sym 98890 array_muxed0[2]
.sym 98892 array_muxed0[8]
.sym 98893 array_muxed0[7]
.sym 98895 spram_wren0
.sym 98896 spram_wren2
.sym 98897 array_muxed2[2]
.sym 98900 array_muxed0[5]
.sym 98901 array_muxed2[3]
.sym 98902 array_muxed0[9]
.sym 98904 array_muxed2[3]
.sym 98905 array_muxed2[2]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 array_muxed2[2]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 array_muxed2[3]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 array_muxed2[3]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 array_muxed2[2]
.sym 98918 spram_wren2
.sym 98919 array_muxed0[6]
.sym 98920 array_muxed2[2]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 array_muxed2[3]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 array_muxed2[3]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout1[0]
.sym 98969 spram_dataout1[1]
.sym 98970 spram_dataout1[2]
.sym 98971 spram_dataout1[3]
.sym 98972 spram_dataout1[4]
.sym 98973 spram_dataout1[5]
.sym 98974 spram_dataout1[6]
.sym 98975 spram_dataout1[7]
.sym 98980 array_muxed0[4]
.sym 98983 array_muxed0[6]
.sym 98986 $PACKER_VCC_NET
.sym 99064 $PACKER_GND_NET
.sym 99066 $PACKER_VCC_NET
.sym 99072 $PACKER_GND_NET
.sym 99074 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout1[8]
.sym 99141 spram_dataout1[9]
.sym 99142 spram_dataout1[10]
.sym 99143 spram_dataout1[11]
.sym 99144 spram_dataout1[12]
.sym 99145 spram_dataout1[13]
.sym 99146 spram_dataout1[14]
.sym 99147 spram_dataout1[15]
.sym 99152 array_muxed1[24]
.sym 99931 $PACKER_GND_NET
.sym 102798 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 103030 csrbank4_ctrl0_w[1]
.sym 103077 csrbank4_ctrl0_w[1]
.sym 103139 csrbank4_ctrl0_w[1]
.sym 103393 spram_dataout2[10]
.sym 103394 spram_dataout0[10]
.sym 103395 grant_SB_LUT4_I3_O[0]
.sym 103396 grant_SB_LUT4_I3_O[1]
.sym 103397 spram_dataout2[11]
.sym 103398 spram_dataout0[11]
.sym 103399 grant_SB_LUT4_I3_O[0]
.sym 103400 grant_SB_LUT4_I3_O[1]
.sym 103401 spram_dataout2[15]
.sym 103402 spram_dataout0[15]
.sym 103403 grant_SB_LUT4_I3_O[0]
.sym 103404 grant_SB_LUT4_I3_O[1]
.sym 103405 spram_dataout2[6]
.sym 103406 spram_dataout0[6]
.sym 103407 grant_SB_LUT4_I3_O[0]
.sym 103408 grant_SB_LUT4_I3_O[1]
.sym 103409 spram_dataout2[2]
.sym 103410 spram_dataout0[2]
.sym 103411 grant_SB_LUT4_I3_O[0]
.sym 103412 grant_SB_LUT4_I3_O[1]
.sym 103413 spram_dataout2[1]
.sym 103414 spram_dataout0[1]
.sym 103415 grant_SB_LUT4_I3_O[0]
.sym 103416 grant_SB_LUT4_I3_O[1]
.sym 103417 spram_dataout2[14]
.sym 103418 spram_dataout0[14]
.sym 103419 grant_SB_LUT4_I3_O[0]
.sym 103420 grant_SB_LUT4_I3_O[1]
.sym 103421 spram_dataout2[0]
.sym 103422 spram_dataout0[0]
.sym 103423 grant_SB_LUT4_I3_O[0]
.sym 103424 grant_SB_LUT4_I3_O[1]
.sym 103433 spram_dataout2[5]
.sym 103434 spram_dataout0[5]
.sym 103435 grant_SB_LUT4_I3_O[0]
.sym 103436 grant_SB_LUT4_I3_O[1]
.sym 103441 spram_dataout2[8]
.sym 103442 spram_dataout0[8]
.sym 103443 grant_SB_LUT4_I3_O[0]
.sym 103444 grant_SB_LUT4_I3_O[1]
.sym 103445 spram_dataout2[3]
.sym 103446 spram_dataout0[3]
.sym 103447 grant_SB_LUT4_I3_O[0]
.sym 103448 grant_SB_LUT4_I3_O[1]
.sym 103453 spram_dataout2[7]
.sym 103454 spram_dataout0[7]
.sym 103455 grant_SB_LUT4_I3_O[0]
.sym 103456 grant_SB_LUT4_I3_O[1]
.sym 103497 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 103501 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 103505 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 103514 VexRiscv.CsrPlugin_mcycle[6]
.sym 103515 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 103516 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 103529 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]
.sym 103553 VexRiscv.CsrPlugin_mcause_exceptionCode[1]
.sym 103554 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 103555 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[2]
.sym 103556 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[3]
.sym 103557 VexRiscv.CsrPlugin_mcycle[1]
.sym 103558 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 103559 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 103560 VexRiscv.CsrPlugin_minstret[1]
.sym 103561 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 103562 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1]
.sym 103563 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 103564 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[3]
.sym 103565 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]
.sym 103575 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 103576 VexRiscv.CsrPlugin_minstret[33]
.sym 103586 VexRiscv.CsrPlugin_mcycle[0]
.sym 103591 VexRiscv.CsrPlugin_mcycle[1]
.sym 103592 VexRiscv.CsrPlugin_mcycle[0]
.sym 103595 VexRiscv.CsrPlugin_mcycle[2]
.sym 103596 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 103599 VexRiscv.CsrPlugin_mcycle[3]
.sym 103600 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 103603 VexRiscv.CsrPlugin_mcycle[4]
.sym 103604 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 103607 VexRiscv.CsrPlugin_mcycle[5]
.sym 103608 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 103611 VexRiscv.CsrPlugin_mcycle[6]
.sym 103612 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 103615 VexRiscv.CsrPlugin_mcycle[7]
.sym 103616 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 103619 VexRiscv.CsrPlugin_mcycle[8]
.sym 103620 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 103623 VexRiscv.CsrPlugin_mcycle[9]
.sym 103624 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 103627 VexRiscv.CsrPlugin_mcycle[10]
.sym 103628 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 103631 VexRiscv.CsrPlugin_mcycle[11]
.sym 103632 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 103635 VexRiscv.CsrPlugin_mcycle[12]
.sym 103636 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 103639 VexRiscv.CsrPlugin_mcycle[13]
.sym 103640 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 103643 VexRiscv.CsrPlugin_mcycle[14]
.sym 103644 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 103647 VexRiscv.CsrPlugin_mcycle[15]
.sym 103648 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 103651 VexRiscv.CsrPlugin_mcycle[16]
.sym 103652 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 103655 VexRiscv.CsrPlugin_mcycle[17]
.sym 103656 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 103659 VexRiscv.CsrPlugin_mcycle[18]
.sym 103660 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 103663 VexRiscv.CsrPlugin_mcycle[19]
.sym 103664 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 103667 VexRiscv.CsrPlugin_mcycle[20]
.sym 103668 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 103671 VexRiscv.CsrPlugin_mcycle[21]
.sym 103672 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[21]
.sym 103675 VexRiscv.CsrPlugin_mcycle[22]
.sym 103676 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[22]
.sym 103679 VexRiscv.CsrPlugin_mcycle[23]
.sym 103680 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[23]
.sym 103683 VexRiscv.CsrPlugin_mcycle[24]
.sym 103684 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[24]
.sym 103687 VexRiscv.CsrPlugin_mcycle[25]
.sym 103688 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[25]
.sym 103691 VexRiscv.CsrPlugin_mcycle[26]
.sym 103692 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[26]
.sym 103695 VexRiscv.CsrPlugin_mcycle[27]
.sym 103696 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[27]
.sym 103699 VexRiscv.CsrPlugin_mcycle[28]
.sym 103700 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[28]
.sym 103703 VexRiscv.CsrPlugin_mcycle[29]
.sym 103704 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[29]
.sym 103707 VexRiscv.CsrPlugin_mcycle[30]
.sym 103708 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[30]
.sym 103711 VexRiscv.CsrPlugin_mcycle[31]
.sym 103712 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[31]
.sym 103715 VexRiscv.CsrPlugin_mcycle[32]
.sym 103716 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[32]
.sym 103719 VexRiscv.CsrPlugin_mcycle[33]
.sym 103720 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[33]
.sym 103723 VexRiscv.CsrPlugin_mcycle[34]
.sym 103724 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[34]
.sym 103727 VexRiscv.CsrPlugin_mcycle[35]
.sym 103728 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[35]
.sym 103731 VexRiscv.CsrPlugin_mcycle[36]
.sym 103732 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[36]
.sym 103735 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[3]
.sym 103736 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[37]
.sym 103739 VexRiscv.CsrPlugin_mcycle[38]
.sym 103740 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[38]
.sym 103743 VexRiscv.CsrPlugin_mcycle[39]
.sym 103744 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[39]
.sym 103747 VexRiscv.CsrPlugin_mcycle[40]
.sym 103748 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[40]
.sym 103751 VexRiscv.CsrPlugin_mcycle[41]
.sym 103752 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[41]
.sym 103755 VexRiscv.CsrPlugin_mcycle[42]
.sym 103756 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[42]
.sym 103759 VexRiscv.CsrPlugin_mcycle[43]
.sym 103760 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[43]
.sym 103763 VexRiscv.CsrPlugin_mcycle[44]
.sym 103764 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[44]
.sym 103767 VexRiscv.CsrPlugin_mcycle[45]
.sym 103768 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[45]
.sym 103771 VexRiscv.CsrPlugin_mcycle[46]
.sym 103772 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[46]
.sym 103775 VexRiscv.CsrPlugin_mcycle[47]
.sym 103776 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[47]
.sym 103779 VexRiscv.CsrPlugin_mcycle[48]
.sym 103780 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[48]
.sym 103783 VexRiscv.CsrPlugin_mcycle[49]
.sym 103784 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[49]
.sym 103787 VexRiscv.CsrPlugin_mcycle[50]
.sym 103788 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[50]
.sym 103791 VexRiscv.CsrPlugin_mcycle[51]
.sym 103792 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[51]
.sym 103795 VexRiscv.CsrPlugin_mcycle[52]
.sym 103796 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[52]
.sym 103799 VexRiscv.CsrPlugin_mcycle[53]
.sym 103800 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[53]
.sym 103803 VexRiscv.CsrPlugin_mcycle[54]
.sym 103804 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[54]
.sym 103807 VexRiscv.CsrPlugin_mcycle[55]
.sym 103808 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[55]
.sym 103811 VexRiscv.CsrPlugin_mcycle[56]
.sym 103812 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[56]
.sym 103815 VexRiscv.CsrPlugin_mcycle[57]
.sym 103816 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[57]
.sym 103819 VexRiscv.CsrPlugin_mcycle[58]
.sym 103820 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[58]
.sym 103823 VexRiscv.CsrPlugin_mcycle[59]
.sym 103824 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[59]
.sym 103827 VexRiscv.CsrPlugin_mcycle[60]
.sym 103828 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[60]
.sym 103831 VexRiscv.CsrPlugin_mcycle[61]
.sym 103832 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[61]
.sym 103835 VexRiscv.CsrPlugin_mcycle[62]
.sym 103836 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[62]
.sym 103839 VexRiscv.CsrPlugin_mcycle[63]
.sym 103840 VexRiscv.CsrPlugin_mcycle_SB_DFF_Q_D_SB_LUT4_O_I3[63]
.sym 103845 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 103853 VexRiscv.CsrPlugin_mcycle[25]
.sym 103854 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 103855 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 103856 VexRiscv.CsrPlugin_mcycle[57]
.sym 103861 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 103862 VexRiscv.CsrPlugin_mcycle[20]
.sym 103863 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 103864 VexRiscv.CsrPlugin_mcycle[52]
.sym 103874 basesoc_soccontroller_bus_errors[0]
.sym 103879 basesoc_soccontroller_bus_errors[1]
.sym 103883 basesoc_soccontroller_bus_errors[2]
.sym 103884 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 103887 basesoc_soccontroller_bus_errors[3]
.sym 103888 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 103891 basesoc_soccontroller_bus_errors[4]
.sym 103892 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 103895 basesoc_soccontroller_bus_errors[5]
.sym 103896 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 103899 basesoc_soccontroller_bus_errors[6]
.sym 103900 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 103903 basesoc_soccontroller_bus_errors[7]
.sym 103904 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 103907 basesoc_soccontroller_bus_errors[8]
.sym 103908 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 103911 basesoc_soccontroller_bus_errors[9]
.sym 103912 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 103915 basesoc_soccontroller_bus_errors[10]
.sym 103916 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 103919 basesoc_soccontroller_bus_errors[11]
.sym 103920 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 103923 basesoc_soccontroller_bus_errors[12]
.sym 103924 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 103927 basesoc_soccontroller_bus_errors[13]
.sym 103928 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 103931 basesoc_soccontroller_bus_errors[14]
.sym 103932 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 103935 basesoc_soccontroller_bus_errors[15]
.sym 103936 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 103939 basesoc_soccontroller_bus_errors[16]
.sym 103940 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 103943 basesoc_soccontroller_bus_errors[17]
.sym 103944 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 103947 basesoc_soccontroller_bus_errors[18]
.sym 103948 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 103951 basesoc_soccontroller_bus_errors[19]
.sym 103952 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 103955 basesoc_soccontroller_bus_errors[20]
.sym 103956 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 103959 basesoc_soccontroller_bus_errors[21]
.sym 103960 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 103963 basesoc_soccontroller_bus_errors[22]
.sym 103964 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 103967 basesoc_soccontroller_bus_errors[23]
.sym 103968 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 103971 basesoc_soccontroller_bus_errors[24]
.sym 103972 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 103975 basesoc_soccontroller_bus_errors[25]
.sym 103976 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 103979 basesoc_soccontroller_bus_errors[26]
.sym 103980 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 103983 basesoc_soccontroller_bus_errors[27]
.sym 103984 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 103987 basesoc_soccontroller_bus_errors[28]
.sym 103988 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 103991 basesoc_soccontroller_bus_errors[29]
.sym 103992 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 103995 basesoc_soccontroller_bus_errors[30]
.sym 103996 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 103999 basesoc_soccontroller_bus_errors[31]
.sym 104000 basesoc_soccontroller_bus_errors_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 104001 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 104002 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104003 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 104004 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 104005 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 104006 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104007 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 104008 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 104009 array_muxed1[6]
.sym 104013 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFESR_Q_D
.sym 104017 array_muxed1[7]
.sym 104021 array_muxed1[0]
.sym 104028 array_muxed1[5]
.sym 104029 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 104049 array_muxed1[1]
.sym 104053 array_muxed1[3]
.sym 104057 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_DFFESR_Q_D
.sym 104109 array_muxed1[6]
.sym 104113 array_muxed1[0]
.sym 104117 array_muxed1[1]
.sym 104125 array_muxed1[4]
.sym 104129 array_muxed1[5]
.sym 104133 array_muxed1[7]
.sym 104141 array_muxed1[3]
.sym 104157 array_muxed1[2]
.sym 104161 basesoc_value[7]
.sym 104165 basesoc_value_status[20]
.sym 104166 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 104167 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 104168 basesoc_value_status[4]
.sym 104169 basesoc_value[4]
.sym 104173 basesoc_value[18]
.sym 104177 basesoc_value[2]
.sym 104181 basesoc_value[4]
.sym 104182 basesoc_value[7]
.sym 104183 basesoc_value[1]
.sym 104184 basesoc_value[2]
.sym 104186 basesoc_value_status[18]
.sym 104187 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 104188 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[2]
.sym 104189 basesoc_value[1]
.sym 104193 basesoc_value[20]
.sym 104197 basesoc_value_status[6]
.sym 104198 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 104199 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 104200 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 104217 basesoc_value[6]
.sym 104223 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 104224 basesoc_reload_storage[14]
.sym 104257 array_muxed1[3]
.sym 104261 array_muxed1[0]
.sym 104265 csrbank4_ctrl0_w[2]
.sym 104266 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 104267 fifo_readable_SB_LUT4_I3_I1[2]
.sym 104268 csrbank4_addr0_w[2]
.sym 104269 array_muxed1[2]
.sym 104273 csrbank4_ctrl0_w[3]
.sym 104274 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 104275 fifo_readable_SB_LUT4_I3_I1[2]
.sym 104276 csrbank4_addr0_w[3]
.sym 104277 csrbank4_ctrl0_w[1]
.sym 104278 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 104279 fifo_readable_SB_LUT4_I3_I1[2]
.sym 104280 csrbank4_addr0_w[1]
.sym 104282 fifo_readable_SB_LUT4_I3_I1[2]
.sym 104283 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 104284 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 104285 array_muxed1[1]
.sym 104289 array_muxed1[0]
.sym 104294 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 104295 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 104296 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 104297 array_muxed1[1]
.sym 104301 array_muxed1[3]
.sym 104305 array_muxed1[2]
.sym 104309 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 104310 csrbank4_dat0_w[0]
.sym 104311 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 104312 csrbank4_ctrl0_w[0]
.sym 104318 sbled_ledd_value[0]
.sym 104319 csrbank4_raw0_w[0]
.sym 104320 csrbank4_ctrl0_w[3]
.sym 104321 array_muxed1[2]
.sym 104325 array_muxed1[6]
.sym 104329 array_muxed1[1]
.sym 104333 array_muxed1[0]
.sym 104337 array_muxed1[7]
.sym 104341 array_muxed1[5]
.sym 104345 array_muxed1[3]
.sym 104349 array_muxed1[4]
.sym 104365 spram_dataout2[4]
.sym 104366 spram_dataout0[4]
.sym 104367 grant_SB_LUT4_I3_O[0]
.sym 104368 grant_SB_LUT4_I3_O[1]
.sym 104429 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 104433 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 104449 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 104450 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]
.sym 104451 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 104452 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]
.sym 104453 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 104454 VexRiscv.CsrPlugin_mscratch[4]
.sym 104455 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104456 VexRiscv.CsrPlugin_mcycle[4]
.sym 104457 VexRiscv.CsrPlugin_minstret[6]
.sym 104458 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104459 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 104460 VexRiscv._zz_147_[6]
.sym 104461 VexRiscv.CsrPlugin_minstret[4]
.sym 104462 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104463 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 104464 VexRiscv._zz_147_[4]
.sym 104465 VexRiscv._zz_147_[5]
.sym 104466 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 104467 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 104468 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 104469 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]
.sym 104474 VexRiscv.CsrPlugin_mtval[5]
.sym 104475 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 104476 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I1[2]
.sym 104477 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104478 VexRiscv.CsrPlugin_mcycle[5]
.sym 104479 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 104480 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 104482 VexRiscv.CsrPlugin_minstret[0]
.sym 104487 VexRiscv.CsrPlugin_minstret[1]
.sym 104488 VexRiscv.CsrPlugin_minstret[0]
.sym 104491 VexRiscv.CsrPlugin_minstret[2]
.sym 104492 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 104495 VexRiscv.CsrPlugin_minstret[3]
.sym 104496 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 104499 VexRiscv.CsrPlugin_minstret[4]
.sym 104500 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 104503 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[0]
.sym 104504 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 104507 VexRiscv.CsrPlugin_minstret[6]
.sym 104508 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 104511 VexRiscv.CsrPlugin_minstret[7]
.sym 104512 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 104515 VexRiscv.CsrPlugin_minstret[8]
.sym 104516 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 104519 VexRiscv.CsrPlugin_minstret[9]
.sym 104520 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 104523 VexRiscv.CsrPlugin_minstret[10]
.sym 104524 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 104527 VexRiscv.CsrPlugin_minstret[11]
.sym 104528 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 104531 VexRiscv.CsrPlugin_minstret[12]
.sym 104532 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 104535 VexRiscv.CsrPlugin_minstret[13]
.sym 104536 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 104539 VexRiscv.CsrPlugin_minstret[14]
.sym 104540 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 104543 VexRiscv.CsrPlugin_minstret[15]
.sym 104544 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 104547 VexRiscv.CsrPlugin_minstret[16]
.sym 104548 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 104551 VexRiscv.CsrPlugin_minstret[17]
.sym 104552 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 104555 VexRiscv.CsrPlugin_minstret[18]
.sym 104556 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 104559 VexRiscv.CsrPlugin_minstret[19]
.sym 104560 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 104563 VexRiscv.CsrPlugin_minstret[20]
.sym 104564 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 104567 VexRiscv.CsrPlugin_minstret[21]
.sym 104568 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 104571 VexRiscv.CsrPlugin_minstret[22]
.sym 104572 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 104575 VexRiscv.CsrPlugin_minstret[23]
.sym 104576 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 104579 VexRiscv.CsrPlugin_minstret[24]
.sym 104580 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 104583 VexRiscv.CsrPlugin_minstret[25]
.sym 104584 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 104587 VexRiscv.CsrPlugin_minstret[26]
.sym 104588 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 104591 VexRiscv.CsrPlugin_minstret[27]
.sym 104592 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 104595 VexRiscv.CsrPlugin_minstret[28]
.sym 104596 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 104599 VexRiscv.CsrPlugin_minstret[29]
.sym 104600 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 104603 VexRiscv.CsrPlugin_minstret[30]
.sym 104604 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 104607 VexRiscv.CsrPlugin_minstret[31]
.sym 104608 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[31]
.sym 104611 VexRiscv.CsrPlugin_minstret[32]
.sym 104612 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[32]
.sym 104615 VexRiscv.CsrPlugin_minstret[33]
.sym 104616 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[33]
.sym 104619 VexRiscv.CsrPlugin_minstret[34]
.sym 104620 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[34]
.sym 104623 VexRiscv.CsrPlugin_minstret[35]
.sym 104624 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[35]
.sym 104627 VexRiscv.CsrPlugin_minstret[36]
.sym 104628 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[36]
.sym 104631 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[1]
.sym 104632 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[37]
.sym 104635 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]
.sym 104636 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[38]
.sym 104639 VexRiscv.CsrPlugin_minstret[39]
.sym 104640 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[39]
.sym 104643 VexRiscv.CsrPlugin_minstret[40]
.sym 104644 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[40]
.sym 104647 VexRiscv.CsrPlugin_minstret[41]
.sym 104648 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[41]
.sym 104651 VexRiscv.CsrPlugin_minstret[42]
.sym 104652 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[42]
.sym 104655 VexRiscv.CsrPlugin_minstret[43]
.sym 104656 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[43]
.sym 104659 VexRiscv.CsrPlugin_minstret[44]
.sym 104660 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[44]
.sym 104663 VexRiscv.CsrPlugin_minstret[45]
.sym 104664 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[45]
.sym 104667 VexRiscv.CsrPlugin_minstret[46]
.sym 104668 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[46]
.sym 104671 VexRiscv.CsrPlugin_minstret[47]
.sym 104672 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[47]
.sym 104675 VexRiscv.CsrPlugin_minstret[48]
.sym 104676 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[48]
.sym 104679 VexRiscv.CsrPlugin_minstret[49]
.sym 104680 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[49]
.sym 104683 VexRiscv.CsrPlugin_minstret[50]
.sym 104684 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[50]
.sym 104687 VexRiscv.CsrPlugin_minstret[51]
.sym 104688 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[51]
.sym 104691 VexRiscv.CsrPlugin_minstret[52]
.sym 104692 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[52]
.sym 104695 VexRiscv.CsrPlugin_minstret[53]
.sym 104696 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[53]
.sym 104699 VexRiscv.CsrPlugin_minstret[54]
.sym 104700 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[54]
.sym 104703 VexRiscv.CsrPlugin_minstret[55]
.sym 104704 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[55]
.sym 104707 VexRiscv.CsrPlugin_minstret[56]
.sym 104708 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[56]
.sym 104711 VexRiscv.CsrPlugin_minstret[57]
.sym 104712 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[57]
.sym 104715 VexRiscv.CsrPlugin_minstret[58]
.sym 104716 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[58]
.sym 104719 VexRiscv.CsrPlugin_minstret[59]
.sym 104720 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[59]
.sym 104723 VexRiscv.CsrPlugin_minstret[60]
.sym 104724 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[60]
.sym 104727 VexRiscv.CsrPlugin_minstret[61]
.sym 104728 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[61]
.sym 104731 VexRiscv.CsrPlugin_minstret[62]
.sym 104732 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[62]
.sym 104735 VexRiscv.CsrPlugin_minstret[63]
.sym 104736 VexRiscv.CsrPlugin_minstret_SB_DFFE_Q_D_SB_LUT4_O_I3[63]
.sym 104737 VexRiscv.CsrPlugin_minstret[19]
.sym 104738 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104739 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 104740 VexRiscv.CsrPlugin_mcycle[51]
.sym 104741 VexRiscv.CsrPlugin_minstret[17]
.sym 104742 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104743 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 104744 VexRiscv.CsrPlugin_mcycle[49]
.sym 104745 VexRiscv.CsrPlugin_mcycle[26]
.sym 104746 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104747 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104748 VexRiscv.CsrPlugin_minstret[26]
.sym 104749 VexRiscv.CsrPlugin_minstret[3]
.sym 104750 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104751 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 104752 VexRiscv.CsrPlugin_mcycle[35]
.sym 104753 VexRiscv.CsrPlugin_minstret[48]
.sym 104754 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 104755 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104756 VexRiscv.CsrPlugin_mcycle[16]
.sym 104757 VexRiscv.CsrPlugin_minstret[22]
.sym 104758 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104759 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 104760 VexRiscv.CsrPlugin_mcycle[54]
.sym 104761 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104762 VexRiscv.CsrPlugin_minstret[16]
.sym 104763 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 104764 VexRiscv.CsrPlugin_mcycle[48]
.sym 104765 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 104766 VexRiscv.CsrPlugin_minstret[63]
.sym 104767 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104768 VexRiscv.CsrPlugin_mcycle[31]
.sym 104769 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104770 VexRiscv.CsrPlugin_mcycle[24]
.sym 104771 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 104772 VexRiscv.CsrPlugin_mcycle[56]
.sym 104773 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 104777 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104778 VexRiscv.CsrPlugin_minstret[27]
.sym 104779 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 104780 VexRiscv.CsrPlugin_mcycle[59]
.sym 104781 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104782 VexRiscv.CsrPlugin_minstret[31]
.sym 104783 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 104784 VexRiscv.CsrPlugin_mcycle[63]
.sym 104786 VexRiscv.CsrPlugin_minstret[24]
.sym 104787 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104788 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 104789 VexRiscv.CsrPlugin_minstret[12]
.sym 104790 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104791 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104792 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 104793 VexRiscv.CsrPlugin_mscratch[12]
.sym 104794 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 104795 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 104796 VexRiscv.CsrPlugin_minstret[44]
.sym 104797 VexRiscv.CsrPlugin_minstret[61]
.sym 104798 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 104799 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 104800 VexRiscv.CsrPlugin_mcycle[61]
.sym 104801 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 104802 VexRiscv.CsrPlugin_minstret[55]
.sym 104803 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104804 VexRiscv.CsrPlugin_mcycle[23]
.sym 104805 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 104806 VexRiscv.CsrPlugin_minstret[57]
.sym 104807 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 104808 VexRiscv.CsrPlugin_minstret[25]
.sym 104810 basesoc_load_storage[2]
.sym 104811 basesoc_value_SB_DFFSR_Q_29_D_SB_LUT4_O_I2[1]
.sym 104812 basesoc_en_storage
.sym 104813 VexRiscv.CsrPlugin_mepc[16]
.sym 104814 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 104815 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 104816 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104819 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 104820 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 104823 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 104824 basesoc_cpu_reset
.sym 104826 basesoc_soccontroller_reset_storage
.sym 104827 array_muxed1[0]
.sym 104828 csrbank0_reset0_re
.sym 104829 csrbank0_reset0_re
.sym 104845 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 104846 basesoc_soccontroller_bus_errors[5]
.sym 104847 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 104848 basesoc_soccontroller_bus_errors[21]
.sym 104857 basesoc_soccontroller_bus_errors[13]
.sym 104858 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 104859 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 104860 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 104861 basesoc_soccontroller_bus_errors[25]
.sym 104862 basesoc_soccontroller_bus_errors[1]
.sym 104863 basesoc_soccontroller_bus_errors[2]
.sym 104864 basesoc_soccontroller_bus_errors[3]
.sym 104865 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0[0]
.sym 104866 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0[1]
.sym 104867 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 104868 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 104869 array_muxed1[0]
.sym 104873 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 104877 basesoc_soccontroller_bus_errors[9]
.sym 104878 basesoc_soccontroller_bus_errors[10]
.sym 104879 basesoc_soccontroller_bus_errors[11]
.sym 104880 basesoc_soccontroller_bus_errors[12]
.sym 104881 basesoc_soccontroller_bus_errors[4]
.sym 104882 basesoc_soccontroller_bus_errors[6]
.sym 104883 basesoc_soccontroller_bus_errors[7]
.sym 104884 basesoc_soccontroller_bus_errors[8]
.sym 104885 basesoc_soccontroller_bus_errors[21]
.sym 104886 basesoc_soccontroller_bus_errors[13]
.sym 104887 basesoc_soccontroller_bus_errors[14]
.sym 104888 basesoc_soccontroller_bus_errors[15]
.sym 104889 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[0]
.sym 104890 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[1]
.sym 104891 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[2]
.sym 104892 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_1_I0[3]
.sym 104893 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 104894 basesoc_soccontroller_bus_errors[3]
.sym 104895 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 104896 basesoc_soccontroller_bus_errors[19]
.sym 104897 basesoc_soccontroller_bus_errors[27]
.sym 104898 basesoc_soccontroller_bus_errors[16]
.sym 104899 basesoc_soccontroller_bus_errors[31]
.sym 104900 basesoc_soccontroller_bus_errors[5]
.sym 104901 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 104902 basesoc_soccontroller_scratch_storage[24]
.sym 104903 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104904 basesoc_soccontroller_scratch_storage[0]
.sym 104905 basesoc_soccontroller_bus_errors[0]
.sym 104906 basesoc_soccontroller_bus_errors[18]
.sym 104907 basesoc_soccontroller_bus_errors[19]
.sym 104908 basesoc_soccontroller_bus_errors[20]
.sym 104909 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 104910 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 104911 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 104912 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 104913 basesoc_soccontroller_bus_errors[17]
.sym 104914 basesoc_soccontroller_bus_errors[26]
.sym 104915 basesoc_soccontroller_bus_errors[28]
.sym 104916 basesoc_soccontroller_bus_errors[29]
.sym 104917 array_muxed1[0]
.sym 104921 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104922 basesoc_soccontroller_scratch_storage[16]
.sym 104923 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 104924 basesoc_soccontroller_bus_errors[16]
.sym 104925 basesoc_soccontroller_bus_errors[30]
.sym 104926 basesoc_soccontroller_bus_errors[22]
.sym 104927 basesoc_soccontroller_bus_errors[23]
.sym 104928 basesoc_soccontroller_bus_errors[24]
.sym 104929 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104930 basesoc_soccontroller_scratch_storage[2]
.sym 104931 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 104932 basesoc_soccontroller_bus_errors[26]
.sym 104933 array_muxed1[2]
.sym 104937 array_muxed1[7]
.sym 104941 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFESR_Q_D
.sym 104948 array_muxed1[3]
.sym 104949 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 104950 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104951 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 104952 basesoc_soccontroller_bus_errors[27]
.sym 104953 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 104954 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104955 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 104956 basesoc_soccontroller_bus_errors[29]
.sym 104957 basesoc_soccontroller_bus_errors[15]
.sym 104958 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 104959 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 104960 basesoc_soccontroller_scratch_storage[7]
.sym 104961 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 104965 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 104966 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 104967 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 104968 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 104969 array_muxed1[2]
.sym 104973 array_muxed1[7]
.sym 104977 array_muxed1[5]
.sym 104981 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 104982 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104983 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[2]
.sym 104984 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 104985 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 104986 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 104987 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 104988 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 104989 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 104990 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104991 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 104992 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 104993 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_DFFESR_Q_D
.sym 104998 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 104999 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 105000 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 105001 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 105005 basesoc_soccontroller_scratch_storage[15]
.sym 105006 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 105007 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 105008 basesoc_soccontroller_scratch_storage[31]
.sym 105009 array_muxed1[5]
.sym 105016 array_muxed1[2]
.sym 105020 array_muxed1[6]
.sym 105021 array_muxed1[7]
.sym 105025 array_muxed1[2]
.sym 105029 array_muxed1[3]
.sym 105033 array_muxed1[0]
.sym 105041 array_muxed1[1]
.sym 105059 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 105060 basesoc_reload_storage[10]
.sym 105061 basesoc_reload_storage[1]
.sym 105062 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 105063 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 105064 basesoc_reload_storage[9]
.sym 105065 array_muxed1[4]
.sym 105070 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 105071 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 105072 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 105073 basesoc_value_status[10]
.sym 105074 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 105075 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]
.sym 105076 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3]
.sym 105079 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[0]
.sym 105080 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_1_I2[1]
.sym 105082 basesoc_value_status[14]
.sym 105083 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 105084 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 105085 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 105086 basesoc_reload_storage[6]
.sym 105087 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 105088 basesoc_reload_storage[22]
.sym 105089 array_muxed1[7]
.sym 105094 basesoc_reload_storage[14]
.sym 105095 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[14]
.sym 105096 basesoc_eventmanager_status_w
.sym 105097 array_muxed1[5]
.sym 105102 basesoc_reload_storage[7]
.sym 105103 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 105104 basesoc_eventmanager_status_w
.sym 105105 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 105106 basesoc_reload_storage[5]
.sym 105107 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 105108 basesoc_reload_storage[13]
.sym 105110 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 105111 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 105112 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 105113 array_muxed1[6]
.sym 105119 array_muxed0[4]
.sym 105120 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 105121 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 105122 basesoc_value_status[7]
.sym 105123 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 105124 basesoc_reload_storage[7]
.sym 105125 basesoc_value[14]
.sym 105130 basesoc_reload_storage[3]
.sym 105131 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105132 basesoc_eventmanager_status_w
.sym 105133 basesoc_value[10]
.sym 105137 basesoc_reload_storage[26]
.sym 105138 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 105139 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 105140 basesoc_reload_storage[2]
.sym 105141 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 105142 basesoc_value_status[1]
.sym 105143 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 105144 basesoc_reload_storage[17]
.sym 105146 basesoc_reload_storage[2]
.sym 105147 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105148 basesoc_eventmanager_status_w
.sym 105149 basesoc_value_status[2]
.sym 105150 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 105151 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 105152 basesoc_reload_storage[18]
.sym 105153 basesoc_value[3]
.sym 105157 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105158 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 105159 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105160 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105161 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 105162 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 105163 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 105164 basesoc_zero_trigger_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 105165 basesoc_value_status[3]
.sym 105166 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 105167 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 105168 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]
.sym 105169 basesoc_value_status[19]
.sym 105170 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 105171 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 105172 basesoc_reload_storage[3]
.sym 105175 basesoc_zero_trigger_SB_LUT4_O_I2[0]
.sym 105176 basesoc_zero_trigger_SB_LUT4_O_I2[1]
.sym 105177 basesoc_value[12]
.sym 105181 basesoc_value[27]
.sym 105182 basesoc_value[5]
.sym 105183 basesoc_value[6]
.sym 105184 basesoc_value[3]
.sym 105185 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 105186 basesoc_value_status[22]
.sym 105187 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 105188 basesoc_reload_storage[30]
.sym 105189 basesoc_value[30]
.sym 105193 basesoc_value[21]
.sym 105194 basesoc_value[22]
.sym 105195 basesoc_value[16]
.sym 105196 basesoc_value[19]
.sym 105197 basesoc_value[5]
.sym 105201 basesoc_value[24]
.sym 105205 basesoc_value[19]
.sym 105209 basesoc_value[22]
.sym 105213 basesoc_value[16]
.sym 105218 basesoc_load_storage[30]
.sym 105219 basesoc_value_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 105220 basesoc_en_storage
.sym 105226 basesoc_reload_storage[30]
.sym 105227 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[30]
.sym 105228 basesoc_eventmanager_status_w
.sym 105231 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 105232 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 105233 basesoc_value[18]
.sym 105234 basesoc_value[29]
.sym 105235 basesoc_value[30]
.sym 105236 basesoc_value[24]
.sym 105243 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 105244 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 105261 array_muxed1[6]
.sym 105273 array_muxed1[0]
.sym 105278 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 105279 csrbank4_dat0_re_SB_LUT4_O_I2[0]
.sym 105280 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 105282 sbled_ledd_value[2]
.sym 105283 csrbank4_raw0_w[2]
.sym 105284 csrbank4_ctrl0_w[5]
.sym 105290 sbled_ledd_value[1]
.sym 105291 csrbank4_raw0_w[1]
.sym 105292 csrbank4_ctrl0_w[4]
.sym 105297 array_muxed1[4]
.sym 105301 array_muxed1[5]
.sym 105365 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 105381 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 105385 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 105397 VexRiscv.CsrPlugin_mscratch[13]
.sym 105398 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 105399 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2[2]
.sym 105400 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2[3]
.sym 105409 VexRiscv.CsrPlugin_mcause_exceptionCode[0]
.sym 105410 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105411 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 105412 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 105415 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105416 VexRiscv.CsrPlugin_mcycle[0]
.sym 105417 VexRiscv.CsrPlugin_minstret[32]
.sym 105418 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105419 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2[2]
.sym 105420 VexRiscv._zz_61__SB_LUT4_O_31_I2_SB_LUT4_O_I2[3]
.sym 105421 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 105425 VexRiscv.CsrPlugin_minstret[0]
.sym 105426 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 105427 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 105428 VexRiscv.CsrPlugin_mscratch[0]
.sym 105429 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 105430 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105431 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 105432 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 105433 VexRiscv._zz_147_[13]
.sym 105434 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105435 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105436 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105437 VexRiscv.CsrPlugin_mcycle[32]
.sym 105438 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105439 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105440 VexRiscv._zz_147_[0]
.sym 105441 VexRiscv.CsrPlugin_mcause_exceptionCode[2]
.sym 105442 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105443 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105444 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105445 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 105446 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105447 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105448 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105449 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 105453 VexRiscv.CsrPlugin_minstret[2]
.sym 105454 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 105455 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2[2]
.sym 105456 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2[3]
.sym 105457 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 105462 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 105463 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 105464 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 105465 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 105469 VexRiscv.CsrPlugin_mcycle[2]
.sym 105470 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105471 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 105472 VexRiscv.CsrPlugin_mscratch[2]
.sym 105473 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 105474 VexRiscv.CsrPlugin_minstret[15]
.sym 105475 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105476 VexRiscv._zz_147_[15]
.sym 105477 VexRiscv.CsrPlugin_minstret[13]
.sym 105478 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 105479 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 105480 VexRiscv.CsrPlugin_mepc[13]
.sym 105481 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 105485 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 105489 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 105490 VexRiscv.CsrPlugin_minstret[10]
.sym 105491 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105492 VexRiscv._zz_147_[10]
.sym 105493 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 105497 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 105501 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 105507 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105508 VexRiscv.CsrPlugin_mcycle[34]
.sym 105509 VexRiscv.CsrPlugin_minstret[14]
.sym 105510 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 105511 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105512 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105513 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 105522 VexRiscv.CsrPlugin_mscratch[14]
.sym 105523 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 105524 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 105525 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 105529 VexRiscv.CsrPlugin_mcycle[13]
.sym 105530 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105531 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 105532 VexRiscv.MmuPlugin_satp_ppn[13]
.sym 105533 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 105534 VexRiscv.CsrPlugin_mscratch[7]
.sym 105535 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105536 VexRiscv.CsrPlugin_mcycle[7]
.sym 105537 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 105541 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105542 VexRiscv.CsrPlugin_mcycle[14]
.sym 105543 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 105544 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 105546 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 105547 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 105548 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 105549 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 105553 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 105557 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 105558 VexRiscv.CsrPlugin_minstret[7]
.sym 105559 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105560 VexRiscv.CsrPlugin_mcycle[39]
.sym 105571 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105572 VexRiscv.CsrPlugin_minstret[41]
.sym 105573 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 105577 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 105578 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 105579 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105580 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105582 VexRiscv.CsrPlugin_mtval[13]
.sym 105583 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 105584 VexRiscv._zz_61__SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 105585 VexRiscv.CsrPlugin_minstret[39]
.sym 105586 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105587 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 105588 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 105591 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 105592 VexRiscv.CsrPlugin_minstret[9]
.sym 105593 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105594 VexRiscv.CsrPlugin_minstret[34]
.sym 105595 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105596 VexRiscv._zz_147_[2]
.sym 105601 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105602 VexRiscv.CsrPlugin_minstret[40]
.sym 105603 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105604 VexRiscv.CsrPlugin_mcycle[40]
.sym 105605 VexRiscv.CsrPlugin_minstret[62]
.sym 105606 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105607 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 105608 VexRiscv.CsrPlugin_minstret[30]
.sym 105609 VexRiscv.CsrPlugin_mepc[9]
.sym 105610 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 105611 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105612 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105613 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 105617 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105618 VexRiscv.CsrPlugin_minstret[42]
.sym 105619 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105620 VexRiscv.CsrPlugin_mcycle[42]
.sym 105621 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105622 VexRiscv.CsrPlugin_minstret[45]
.sym 105623 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105624 VexRiscv.CsrPlugin_mcycle[45]
.sym 105625 VexRiscv.CsrPlugin_minstret[47]
.sym 105626 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105627 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105628 VexRiscv.CsrPlugin_mcycle[47]
.sym 105629 VexRiscv.CsrPlugin_mscratch[9]
.sym 105630 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 105631 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105632 VexRiscv.CsrPlugin_mcycle[9]
.sym 105633 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 105637 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 105638 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 105639 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 105640 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 105645 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 105649 VexRiscv.CsrPlugin_mcycle[12]
.sym 105650 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105651 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105652 VexRiscv._zz_147_[12]
.sym 105653 VexRiscv.CsrPlugin_mcycle[41]
.sym 105654 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105655 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105656 VexRiscv._zz_147_[9]
.sym 105657 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105658 VexRiscv.CsrPlugin_minstret[46]
.sym 105659 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105660 VexRiscv.CsrPlugin_mcycle[46]
.sym 105661 VexRiscv.CsrPlugin_mepc[12]
.sym 105662 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 105663 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105664 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105666 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[0]
.sym 105667 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 105668 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 105670 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[0]
.sym 105671 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 105672 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 105674 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 105675 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 105676 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 105678 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 105679 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 105680 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 105682 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 105683 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 105684 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 105686 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 105687 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 105688 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 105689 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 105694 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 105695 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 105696 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 105697 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105698 VexRiscv.CsrPlugin_mcycle[44]
.sym 105699 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 105700 VexRiscv.MmuPlugin_satp_ppn[12]
.sym 105703 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[0]
.sym 105704 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 105707 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 105708 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 105710 VexRiscv.CsrPlugin_mcycle[22]
.sym 105711 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105712 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 105713 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 105714 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 105715 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 105716 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 105717 VexRiscv._zz_206__SB_LUT4_I3_I0[2]
.sym 105718 VexRiscv._zz_206__SB_LUT4_I3_I1[1]
.sym 105719 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 105720 VexRiscv._zz_105_[0]
.sym 105721 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 105725 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 105726 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 105727 VexRiscv._zz_206__SB_LUT4_I3_O[2]
.sym 105728 VexRiscv._zz_206__SB_LUT4_I3_O[3]
.sym 105730 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 105731 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 105732 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 105733 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 105737 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 105738 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 105739 VexRiscv._zz_206__SB_LUT4_I3_I0[1]
.sym 105740 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 105741 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 105742 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 105743 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 105744 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 105745 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 105746 VexRiscv._zz_206__SB_LUT4_I3_I0[1]
.sym 105747 VexRiscv._zz_206__SB_LUT4_I3_I0[2]
.sym 105748 VexRiscv._zz_206__SB_LUT4_I3_I0[3]
.sym 105751 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 105752 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 105755 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 105756 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 105757 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 105758 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 105759 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 105760 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 105761 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 105762 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 105763 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 105764 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 105765 VexRiscv.IBusCachedPlugin_cache._zz_11_[29]
.sym 105769 VexRiscv.IBusCachedPlugin_cache._zz_11_[22]
.sym 105775 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 105776 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 105778 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 105779 VexRiscv._zz_147_[2]
.sym 105780 VexRiscv.externalInterruptArray_regNext[2]
.sym 105781 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 105782 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 105783 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 105784 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 105787 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 105788 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105789 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 105790 VexRiscv._zz_105__SB_LUT4_O_I3[2]
.sym 105791 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 105792 VexRiscv._zz_23__SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 105797 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105798 basesoc_soccontroller_bus_errors[1]
.sym 105799 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 105800 basesoc_soccontroller_bus_errors[17]
.sym 105803 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 105804 VexRiscv.CsrPlugin_minstret[50]
.sym 105805 VexRiscv._zz_147_[2]
.sym 105806 VexRiscv.externalInterruptArray_regNext[2]
.sym 105807 VexRiscv._zz_147_[3]
.sym 105808 VexRiscv.externalInterruptArray_regNext[3]
.sym 105809 VexRiscv.CsrPlugin_mcycle[55]
.sym 105810 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 105811 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105812 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105817 VexRiscv.CsrPlugin_mscratch[25]
.sym 105818 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 105819 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 105820 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105821 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 105822 VexRiscv.CsrPlugin_minstret[23]
.sym 105823 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 105824 VexRiscv._zz_147_[23]
.sym 105827 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 105828 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 105829 basesoc_soccontroller_bus_errors[10]
.sym 105830 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 105831 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2[2]
.sym 105832 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_5_I2[3]
.sym 105833 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105834 basesoc_soccontroller_bus_errors[7]
.sym 105835 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 105836 basesoc_soccontroller_bus_errors[31]
.sym 105837 basesoc_soccontroller_bus_errors[11]
.sym 105838 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 105839 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[2]
.sym 105840 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2[3]
.sym 105841 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105842 basesoc_soccontroller_bus_errors[2]
.sym 105843 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 105844 basesoc_soccontroller_bus_errors[18]
.sym 105845 basesoc_soccontroller_bus_errors[6]
.sym 105846 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105847 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 105848 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 105849 basesoc_soccontroller_bus_errors[12]
.sym 105850 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 105851 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2[2]
.sym 105852 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 105853 basesoc_soccontroller_bus_errors[23]
.sym 105854 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 105855 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 105856 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 105858 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[0]
.sym 105859 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[1]
.sym 105860 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O[2]
.sym 105861 basesoc_soccontroller_reset_storage
.sym 105862 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[1]
.sym 105863 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[2]
.sym 105864 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[3]
.sym 105865 basesoc_soccontroller_bus_errors[0]
.sym 105866 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105867 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 105868 basesoc_soccontroller_bus_errors[24]
.sym 105871 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 105872 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 105873 basesoc_soccontroller_bus_errors[14]
.sym 105874 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 105875 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 105876 basesoc_soccontroller_bus_errors[22]
.sym 105877 basesoc_soccontroller_bus_errors[30]
.sym 105878 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 105879 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 105880 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 105881 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[0]
.sym 105882 basesoc_soccontroller_bus_errors[4]
.sym 105883 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 105884 basesoc_soccontroller_bus_errors[28]
.sym 105885 basesoc_soccontroller_bus_errors[20]
.sym 105886 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2_SB_LUT4_O_I2[2]
.sym 105887 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 105888 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 105889 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 105890 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 105891 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 105892 basesoc_soccontroller_bus_errors[8]
.sym 105894 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 105895 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 105896 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 105897 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 105903 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 105904 basesoc_soccontroller_reset_storage_SB_LUT4_I0_I2[1]
.sym 105905 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 105906 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105907 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 105908 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 105909 array_muxed1[1]
.sym 105913 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 105914 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 105915 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[2]
.sym 105916 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 105917 basesoc_soccontroller_bus_errors[9]
.sym 105918 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 105919 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]
.sym 105920 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 105921 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_DFFESR_E_D
.sym 105925 array_muxed1[6]
.sym 105929 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[0]
.sym 105930 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 105931 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[2]
.sym 105932 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2[3]
.sym 105936 array_muxed1[1]
.sym 105938 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 105939 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 105940 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 105941 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 105942 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 105943 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 105944 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 105945 array_muxed1[3]
.sym 105949 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 105950 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 105951 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 105952 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 105953 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_DFFESR_Q_D
.sym 105957 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFESR_E_Q[0]
.sym 105958 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 105959 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105960 basesoc_soccontroller_scratch_storage[17]
.sym 105961 array_muxed1[0]
.sym 105965 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 105966 basesoc_soccontroller_scratch_storage[11]
.sym 105967 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 105968 basesoc_soccontroller_scratch_storage[19]
.sym 105969 array_muxed1[3]
.sym 105975 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 105976 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 105977 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_3_O_SB_DFFESR_E_D
.sym 105982 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 105983 csrbank0_reset0_re_SB_LUT4_O_I3[0]
.sym 105984 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 105986 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 105987 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 105988 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 105990 basesoc_reload_storage[10]
.sym 105991 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[10]
.sym 105992 basesoc_eventmanager_status_w
.sym 105993 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[0]
.sym 105994 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[1]
.sym 105995 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[2]
.sym 105996 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0[3]
.sym 105998 basesoc_reload_storage[9]
.sym 105999 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 106000 basesoc_eventmanager_status_w
.sym 106001 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 106002 basesoc_load_storage[2]
.sym 106003 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 106004 basesoc_load_storage[10]
.sym 106005 basesoc_load_storage[14]
.sym 106006 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 106007 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 106008 basesoc_load_storage[22]
.sym 106009 basesoc_load_storage[4]
.sym 106010 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 106011 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 106012 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 106014 basesoc_reload_storage[1]
.sym 106015 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 106016 basesoc_eventmanager_status_w
.sym 106017 array_muxed1[2]
.sym 106021 basesoc_load_storage[12]
.sym 106022 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 106023 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 106024 basesoc_reload_storage[4]
.sym 106025 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 106026 basesoc_reload_storage[24]
.sym 106027 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 106028 basesoc_reload_storage[0]
.sym 106029 basesoc_value_status[28]
.sym 106030 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 106031 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 106032 basesoc_reload_storage[12]
.sym 106033 array_muxed1[0]
.sym 106037 array_muxed1[1]
.sym 106042 array_muxed0[4]
.sym 106043 array_muxed0[3]
.sym 106044 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 106045 array_muxed1[3]
.sym 106050 basesoc_load_storage[13]
.sym 106051 basesoc_value_SB_DFFSR_Q_18_D_SB_LUT4_O_I2[1]
.sym 106052 basesoc_en_storage
.sym 106054 basesoc_load_storage[22]
.sym 106055 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 106056 basesoc_en_storage
.sym 106058 basesoc_load_storage[7]
.sym 106059 basesoc_value_SB_DFFSR_Q_24_D_SB_LUT4_O_I2[1]
.sym 106060 basesoc_en_storage
.sym 106062 basesoc_load_storage[14]
.sym 106063 basesoc_value_SB_DFFSR_Q_17_D_SB_LUT4_O_I2[1]
.sym 106064 basesoc_en_storage
.sym 106066 basesoc_reload_storage[13]
.sym 106067 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[13]
.sym 106068 basesoc_eventmanager_status_w
.sym 106070 basesoc_load_storage[13]
.sym 106071 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 106072 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 106074 basesoc_reload_storage[12]
.sym 106075 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[12]
.sym 106076 basesoc_eventmanager_status_w
.sym 106078 basesoc_load_storage[12]
.sym 106079 basesoc_value_SB_DFFSR_Q_19_D_SB_LUT4_O_I2[1]
.sym 106080 basesoc_en_storage
.sym 106082 basesoc_reload_storage[17]
.sym 106083 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[17]
.sym 106084 basesoc_eventmanager_status_w
.sym 106085 array_muxed1[6]
.sym 106090 basesoc_reload_storage[18]
.sym 106091 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[18]
.sym 106092 basesoc_eventmanager_status_w
.sym 106093 array_muxed1[0]
.sym 106098 basesoc_reload_storage[22]
.sym 106099 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[22]
.sym 106100 basesoc_eventmanager_status_w
.sym 106101 array_muxed1[1]
.sym 106106 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 106107 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 106108 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 106109 array_muxed1[2]
.sym 106113 array_muxed1[4]
.sym 106117 basesoc_value[13]
.sym 106118 basesoc_value[14]
.sym 106119 basesoc_value[8]
.sym 106120 basesoc_value[11]
.sym 106121 array_muxed1[7]
.sym 106125 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 106126 basesoc_value_status[12]
.sym 106127 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 106128 basesoc_load_storage[20]
.sym 106129 basesoc_value[0]
.sym 106130 basesoc_value[20]
.sym 106131 basesoc_value[23]
.sym 106132 basesoc_value[17]
.sym 106133 basesoc_value[9]
.sym 106134 basesoc_value[10]
.sym 106135 basesoc_value[12]
.sym 106136 basesoc_value[15]
.sym 106137 array_muxed1[6]
.sym 106141 array_muxed1[5]
.sym 106145 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 106146 basesoc_value_status[5]
.sym 106147 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 106148 basesoc_reload_storage[29]
.sym 106150 basesoc_reload_storage[16]
.sym 106151 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[16]
.sym 106152 basesoc_eventmanager_status_w
.sym 106153 basesoc_load_storage[29]
.sym 106154 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 106155 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 106156 basesoc_load_storage[5]
.sym 106157 basesoc_value[0]
.sym 106161 basesoc_value_status[0]
.sym 106162 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 106163 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 106164 basesoc_reload_storage[16]
.sym 106165 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 106166 basesoc_value_status[16]
.sym 106167 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 106168 basesoc_update_value_storage
.sym 106169 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 106170 basesoc_value_status[30]
.sym 106171 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 106172 basesoc_load_storage[30]
.sym 106173 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 106174 basesoc_load_storage[24]
.sym 106175 basesoc_update_value_storage_SB_LUT4_I3_O[2]
.sym 106176 basesoc_update_value_storage_SB_LUT4_I3_O[3]
.sym 106178 basesoc_reload_storage[29]
.sym 106179 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[29]
.sym 106180 basesoc_eventmanager_status_w
.sym 106182 basesoc_load_storage[25]
.sym 106183 basesoc_value_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[1]
.sym 106184 basesoc_en_storage
.sym 106186 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 106187 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 106188 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 106190 basesoc_reload_storage[24]
.sym 106191 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[24]
.sym 106192 basesoc_eventmanager_status_w
.sym 106194 basesoc_reload_storage[26]
.sym 106195 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[26]
.sym 106196 basesoc_eventmanager_status_w
.sym 106198 basesoc_load_storage[29]
.sym 106199 basesoc_value_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[1]
.sym 106200 basesoc_en_storage
.sym 106202 basesoc_load_storage[24]
.sym 106203 basesoc_value_SB_DFFSR_Q_7_D_SB_LUT4_O_I2[1]
.sym 106204 basesoc_en_storage
.sym 106206 basesoc_load_storage[16]
.sym 106207 basesoc_value_SB_DFFSR_Q_15_D_SB_LUT4_O_I2[1]
.sym 106208 basesoc_en_storage
.sym 106209 array_muxed1[5]
.sym 106213 array_muxed1[2]
.sym 106217 array_muxed1[6]
.sym 106221 array_muxed1[1]
.sym 106225 array_muxed1[7]
.sym 106229 array_muxed1[0]
.sym 106233 array_muxed1[4]
.sym 106237 array_muxed1[3]
.sym 106269 array_muxed1[0]
.sym 106296 csrbank6_o0_w[2]
.sym 106329 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 106341 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 106345 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 106357 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 106369 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 106373 VexRiscv.MmuPlugin_satp_ppn[4]
.sym 106374 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 106375 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106376 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 106377 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 106382 VexRiscv.CsrPlugin_mscratch[15]
.sym 106383 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 106384 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 106385 VexRiscv.CsrPlugin_mcycle[38]
.sym 106386 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 106387 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 106388 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 106390 VexRiscv.CsrPlugin_mepc[4]
.sym 106391 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 106392 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 106393 VexRiscv.CsrPlugin_mepc[6]
.sym 106394 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 106395 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 106396 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 106397 VexRiscv.CsrPlugin_minstret[36]
.sym 106398 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 106399 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2[2]
.sym 106400 VexRiscv._zz_61__SB_LUT4_O_27_I2_SB_LUT4_O_I2[3]
.sym 106401 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 106405 VexRiscv.CsrPlugin_mcycle[8]
.sym 106406 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106407 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 106408 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 106409 VexRiscv._zz_147_[8]
.sym 106410 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 106411 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106412 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 106413 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 106417 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 106426 VexRiscv.CsrPlugin_mscratch[8]
.sym 106427 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 106428 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 106429 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 106433 VexRiscv.CsrPlugin_mtval[2]
.sym 106434 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 106435 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 106436 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 106437 VexRiscv.CsrPlugin_mtval[14]
.sym 106438 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 106439 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2[2]
.sym 106440 VexRiscv._zz_61__SB_LUT4_O_17_I1_SB_LUT4_O_I2[3]
.sym 106441 VexRiscv.CsrPlugin_mepc[15]
.sym 106442 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 106443 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106444 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 106445 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 106446 VexRiscv.CsrPlugin_mepc[14]
.sym 106447 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 106448 VexRiscv._zz_147_[14]
.sym 106449 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 106453 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 106457 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 106458 VexRiscv.CsrPlugin_mcycle[33]
.sym 106459 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 106460 VexRiscv._zz_147_[1]
.sym 106461 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 106465 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 106469 VexRiscv.CsrPlugin_mcycle[15]
.sym 106470 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106471 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 106472 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 106474 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 106475 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 106476 VexRiscv._zz_23__SB_LUT4_O_I3[3]
.sym 106482 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 106483 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 106484 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 106485 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 106489 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 106493 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 106497 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 106498 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 106499 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106500 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 106501 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 106505 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 106506 VexRiscv.CsrPlugin_mcycle[10]
.sym 106507 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 106508 VexRiscv.MmuPlugin_satp_ppn[10]
.sym 106509 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 106510 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 106511 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 106512 VexRiscv._zz_23__SB_LUT4_O_I3[3]
.sym 106513 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[2]
.sym 106514 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[3]
.sym 106515 VexRiscv.decode_to_execute_CSR_READ_OPCODE
.sym 106516 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_O[3]
.sym 106521 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 106522 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 106523 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 106524 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 106525 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[0]
.sym 106526 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 106527 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 106528 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O_SB_LUT4_O_I2[3]
.sym 106531 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 106532 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE
.sym 106533 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 106534 VexRiscv.CsrPlugin_mtval[4]
.sym 106535 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 106536 VexRiscv.CsrPlugin_mcycle[36]
.sym 106537 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 106541 VexRiscv._zz_105_[1]
.sym 106547 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 106548 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 106549 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[0]
.sym 106550 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 106551 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[2]
.sym 106552 VexRiscv.CsrPlugin_mstatus_MPIE_SB_LUT4_I3_O[3]
.sym 106553 VexRiscv.CsrPlugin_mtval[9]
.sym 106554 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 106555 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2[2]
.sym 106556 VexRiscv._zz_61__SB_LUT4_O_22_I1_SB_LUT4_O_I2[3]
.sym 106558 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 106559 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 106560 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 106563 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 106564 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 106567 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106568 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 106569 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 106570 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 106571 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 106572 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 106573 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 106574 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 106575 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 106576 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 106578 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 106579 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 106580 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 106581 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 106585 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 106586 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 106587 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 106588 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 106589 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 106590 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 106591 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 106592 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 106595 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 106596 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 106597 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 106598 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 106599 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 106600 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 106601 VexRiscv.IBusCachedPlugin_cache._zz_11_[27]
.sym 106605 VexRiscv.IBusCachedPlugin_cache._zz_11_[28]
.sym 106611 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 106612 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 106615 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[0]
.sym 106616 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[1]
.sym 106617 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 106618 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 106619 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 106620 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 106621 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 106622 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 106623 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 106624 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 106626 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 106627 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 106628 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106629 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 106630 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 106631 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 106632 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 106635 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 106636 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[1]
.sym 106637 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 106642 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 106643 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2[2]
.sym 106644 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106647 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 106648 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 106649 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 106650 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 106651 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 106652 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 106655 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 106656 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 106657 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 106658 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 106659 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 106660 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 106663 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 106664 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 106665 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 106666 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 106667 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 106668 VexRiscv._zz_105_[1]
.sym 106671 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 106672 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 106674 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 106675 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 106676 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 106677 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106678 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106679 VexRiscv._zz_105__SB_LUT4_O_1_I3[0]
.sym 106680 VexRiscv._zz_369__SB_LUT4_I3_O[3]
.sym 106681 VexRiscv.IBusCachedPlugin_cache._zz_11_[6]
.sym 106687 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 106688 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 106689 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 106690 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 106691 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 106692 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 106693 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 106694 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 106695 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 106696 VexRiscv._zz_206__SB_LUT4_I3_I0[3]
.sym 106697 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 106698 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 106699 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 106700 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 106702 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 106703 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 106704 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 106705 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 106706 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 106707 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 106708 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 106709 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 106710 VexRiscv._zz_22__SB_LUT4_O_I2[1]
.sym 106711 VexRiscv._zz_22__SB_LUT4_O_I2[2]
.sym 106712 VexRiscv._zz_22__SB_LUT4_O_I2[3]
.sym 106713 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 106714 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 106715 VexRiscv._zz_206__SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 106716 VexRiscv._zz_206__SB_LUT4_I3_I0[3]
.sym 106717 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 106718 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 106719 VexRiscv._zz_105__SB_LUT4_O_I3[2]
.sym 106720 VexRiscv._zz_105__SB_LUT4_O_I3[3]
.sym 106722 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106723 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 106724 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 106726 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 106727 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 106728 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106729 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 106733 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 106734 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 106735 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 106736 VexRiscv.CsrPlugin_minstret[43]
.sym 106737 VexRiscv.externalInterruptArray_regNext[3]
.sym 106738 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 106739 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 106740 VexRiscv._zz_147_[3]
.sym 106741 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 106746 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106747 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 106748 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 106751 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 106752 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 106753 array_muxed1[0]
.sym 106758 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 106759 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 106760 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 106763 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 106764 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 106766 VexRiscv.CsrPlugin_minstret[11]
.sym 106767 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 106768 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 106770 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106771 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 106772 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106776 array_muxed1[2]
.sym 106777 array_muxed1[3]
.sym 106782 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 106783 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 106784 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 106791 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 106792 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 106809 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 106817 VexRiscv.CsrPlugin_minstret[28]
.sym 106818 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 106819 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 106820 VexRiscv._zz_147_[28]
.sym 106821 array_muxed1[2]
.sym 106827 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 106828 VexRiscv.CsrPlugin_minstret[52]
.sym 106833 array_muxed1[1]
.sym 106838 VexRiscv.CsrPlugin_minstret[60]
.sym 106839 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 106840 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 106842 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 106843 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 106844 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 106847 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 106848 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 106849 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 106853 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 106871 fifo_readable_SB_LUT4_I3_I1[2]
.sym 106872 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 106877 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 106908 array_muxed1[4]
.sym 106911 basesoc_eventmanager_pending_w
.sym 106912 basesoc_eventmanager_storage
.sym 106926 basesoc_load_storage[8]
.sym 106927 basesoc_value_SB_DFFSR_Q_23_D_SB_LUT4_O_I2[1]
.sym 106928 basesoc_en_storage
.sym 106934 basesoc_reload_storage[11]
.sym 106935 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[11]
.sym 106936 basesoc_eventmanager_status_w
.sym 106938 basesoc_load_storage[1]
.sym 106939 basesoc_value_SB_DFFSR_Q_30_D_SB_LUT4_O_I2[1]
.sym 106940 basesoc_en_storage
.sym 106942 basesoc_load_storage[6]
.sym 106943 basesoc_value_SB_DFFSR_Q_25_D_SB_LUT4_O_I2[1]
.sym 106944 basesoc_en_storage
.sym 106945 array_muxed1[0]
.sym 106949 array_muxed1[4]
.sym 106953 array_muxed1[2]
.sym 106958 basesoc_reload_storage[6]
.sym 106959 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 106960 basesoc_eventmanager_status_w
.sym 106961 array_muxed1[6]
.sym 106966 basesoc_load_storage[6]
.sym 106967 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 106968 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 106969 array_muxed1[1]
.sym 106974 basesoc_reload_storage[8]
.sym 106975 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 106976 basesoc_eventmanager_status_w
.sym 106977 basesoc_load_storage[16]
.sym 106978 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 106979 basesoc_zero_pending_SB_LUT4_I0_O[2]
.sym 106980 basesoc_zero_pending_SB_LUT4_I0_O[3]
.sym 106981 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 106982 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 106983 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 106984 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 106985 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[0]
.sym 106986 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[1]
.sym 106987 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[2]
.sym 106988 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0[3]
.sym 106990 basesoc_value_status[13]
.sym 106991 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 106992 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 106993 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 106994 basesoc_load_storage[25]
.sym 106995 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 106996 basesoc_load_storage[9]
.sym 106997 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 106998 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 106999 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 107000 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 107002 basesoc_reload_storage[4]
.sym 107003 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 107004 basesoc_eventmanager_status_w
.sym 107005 basesoc_load_storage[28]
.sym 107006 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 107007 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 107008 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 107009 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107010 basesoc_eventmanager_status_w
.sym 107011 basesoc_value_status[8]
.sym 107012 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 107013 basesoc_value_status[24]
.sym 107014 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 107015 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107016 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 107017 basesoc_value_status[9]
.sym 107018 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 107019 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[2]
.sym 107020 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_2_I1[3]
.sym 107021 basesoc_value[28]
.sym 107025 basesoc_value[9]
.sym 107029 basesoc_value[13]
.sym 107035 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 107036 basesoc_value_status[17]
.sym 107037 basesoc_value[8]
.sym 107042 basesoc_value[0]
.sym 107046 basesoc_value[1]
.sym 107047 $PACKER_VCC_NET
.sym 107048 basesoc_value[0]
.sym 107050 basesoc_value[2]
.sym 107051 $PACKER_VCC_NET
.sym 107052 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 107054 basesoc_value[3]
.sym 107055 $PACKER_VCC_NET
.sym 107056 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 107058 basesoc_value[4]
.sym 107059 $PACKER_VCC_NET
.sym 107060 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 107062 basesoc_value[5]
.sym 107063 $PACKER_VCC_NET
.sym 107064 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 107066 basesoc_value[6]
.sym 107067 $PACKER_VCC_NET
.sym 107068 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 107070 basesoc_value[7]
.sym 107071 $PACKER_VCC_NET
.sym 107072 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 107074 basesoc_value[8]
.sym 107075 $PACKER_VCC_NET
.sym 107076 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 107078 basesoc_value[9]
.sym 107079 $PACKER_VCC_NET
.sym 107080 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 107082 basesoc_value[10]
.sym 107083 $PACKER_VCC_NET
.sym 107084 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 107086 basesoc_value[11]
.sym 107087 $PACKER_VCC_NET
.sym 107088 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 107090 basesoc_value[12]
.sym 107091 $PACKER_VCC_NET
.sym 107092 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 107094 basesoc_value[13]
.sym 107095 $PACKER_VCC_NET
.sym 107096 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 107098 basesoc_value[14]
.sym 107099 $PACKER_VCC_NET
.sym 107100 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 107102 basesoc_value[15]
.sym 107103 $PACKER_VCC_NET
.sym 107104 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 107106 basesoc_value[16]
.sym 107107 $PACKER_VCC_NET
.sym 107108 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 107110 basesoc_value[17]
.sym 107111 $PACKER_VCC_NET
.sym 107112 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 107114 basesoc_value[18]
.sym 107115 $PACKER_VCC_NET
.sym 107116 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 107118 basesoc_value[19]
.sym 107119 $PACKER_VCC_NET
.sym 107120 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 107122 basesoc_value[20]
.sym 107123 $PACKER_VCC_NET
.sym 107124 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 107126 basesoc_value[21]
.sym 107127 $PACKER_VCC_NET
.sym 107128 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 107130 basesoc_value[22]
.sym 107131 $PACKER_VCC_NET
.sym 107132 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 107134 basesoc_value[23]
.sym 107135 $PACKER_VCC_NET
.sym 107136 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 107138 basesoc_value[24]
.sym 107139 $PACKER_VCC_NET
.sym 107140 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 107142 basesoc_value[25]
.sym 107143 $PACKER_VCC_NET
.sym 107144 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 107146 basesoc_value[26]
.sym 107147 $PACKER_VCC_NET
.sym 107148 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 107150 basesoc_value[27]
.sym 107151 $PACKER_VCC_NET
.sym 107152 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 107154 basesoc_value[28]
.sym 107155 $PACKER_VCC_NET
.sym 107156 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 107158 basesoc_value[29]
.sym 107159 $PACKER_VCC_NET
.sym 107160 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 107162 basesoc_value[30]
.sym 107163 $PACKER_VCC_NET
.sym 107164 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 107165 basesoc_reload_storage[31]
.sym 107166 basesoc_value[31]
.sym 107167 basesoc_eventmanager_status_w
.sym 107168 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 107170 basesoc_reload_storage[25]
.sym 107171 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[25]
.sym 107172 basesoc_eventmanager_status_w
.sym 107173 array_muxed1[6]
.sym 107179 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 107180 basesoc_reload_storage[25]
.sym 107181 array_muxed1[2]
.sym 107185 array_muxed1[1]
.sym 107189 array_muxed1[5]
.sym 107194 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 107195 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 107196 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 107198 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 107199 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 107200 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 107213 array_muxed1[1]
.sym 107229 array_muxed1[5]
.sym 107240 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 107265 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]
.sym 107269 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]
.sym 107273 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]
.sym 107277 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]
.sym 107281 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]
.sym 107285 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]
.sym 107289 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]
.sym 107298 VexRiscv.CsrPlugin_mscratch[10]
.sym 107299 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 107300 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 107301 VexRiscv.CsrPlugin_mtval[6]
.sym 107302 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 107303 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 107304 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 107305 VexRiscv.CsrPlugin_mtval[10]
.sym 107306 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 107307 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 107308 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 107309 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 107317 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 107321 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 107329 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 107330 VexRiscv.CsrPlugin_mscratch[1]
.sym 107331 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 107332 VexRiscv.MmuPlugin_satp_ppn[1]
.sym 107333 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 107334 VexRiscv.CsrPlugin_mtval[0]
.sym 107335 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 107336 VexRiscv.CsrPlugin_mepc[0]
.sym 107337 VexRiscv.CsrPlugin_mtval[15]
.sym 107338 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 107339 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2[2]
.sym 107340 VexRiscv._zz_61__SB_LUT4_O_16_I1_SB_LUT4_O_I2[3]
.sym 107345 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]
.sym 107349 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]
.sym 107353 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[0]
.sym 107354 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 107355 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[2]
.sym 107356 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[3]
.sym 107357 VexRiscv.CsrPlugin_mscratch[5]
.sym 107358 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 107359 VexRiscv._zz_61__SB_LUT4_O_26_I2_SB_LUT4_O_I2[2]
.sym 107360 VexRiscv._zz_61__SB_LUT4_O_26_I2_SB_LUT4_O_I2[3]
.sym 107361 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[0]
.sym 107362 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 107363 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 107364 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 107365 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 107366 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 107367 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 107368 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 107372 VexRiscv.CsrPlugin_hadException
.sym 107373 VexRiscv.CsrPlugin_mtval[8]
.sym 107374 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 107375 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 107376 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 107377 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 107386 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 107387 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 107388 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 107389 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 107393 VexRiscv.IBusCachedPlugin_cache._zz_11_[18]
.sym 107397 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 107398 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 107399 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 107400 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 107401 VexRiscv.IBusCachedPlugin_cache._zz_11_[17]
.sym 107413 VexRiscv.IBusCachedPlugin_cache._zz_11_[19]
.sym 107417 VexRiscv.IBusCachedPlugin_cache._zz_11_[16]
.sym 107421 VexRiscv.CsrPlugin_minstret[8]
.sym 107422 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 107423 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 107424 VexRiscv.CsrPlugin_mepc[8]
.sym 107425 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 107426 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 107427 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 107428 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 107432 VexRiscv.iBusWishbone_DAT_MISO_regNext[18]
.sym 107433 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 107434 VexRiscv.CsrPlugin_mcause_exceptionCode[3]
.sym 107435 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 107436 VexRiscv.CsrPlugin_mcycle[3]
.sym 107442 VexRiscv.CsrPlugin_mtvec_base[4]
.sym 107443 VexRiscv.CsrPlugin_mepc[6]
.sym 107444 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 107447 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 107448 VexRiscv.CsrPlugin_mepc[2]
.sym 107451 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 107452 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 107453 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107457 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[0]
.sym 107458 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[1]
.sym 107459 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[2]
.sym 107460 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O[3]
.sym 107461 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[0]
.sym 107462 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[1]
.sym 107463 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 107464 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[3]
.sym 107466 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 107467 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 107468 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 107469 VexRiscv.IBusCachedPlugin_cache._zz_11_[15]
.sym 107474 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[0]
.sym 107475 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[1]
.sym 107476 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_O[2]
.sym 107477 VexRiscv.CsrPlugin_mepc[10]
.sym 107478 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 107479 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107480 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 107481 VexRiscv.IBusCachedPlugin_cache._zz_11_[21]
.sym 107485 VexRiscv.IBusCachedPlugin_cache._zz_11_[23]
.sym 107489 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]
.sym 107493 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]
.sym 107497 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 107498 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 107499 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 107500 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 107501 VexRiscv.CsrPlugin_mtval[3]
.sym 107502 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 107503 VexRiscv.CsrPlugin_minstret[35]
.sym 107504 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 107507 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 107508 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 107511 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 107512 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 107513 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]
.sym 107517 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]
.sym 107522 VexRiscv.CsrPlugin_mtvec_base[0]
.sym 107523 VexRiscv.CsrPlugin_mepc[2]
.sym 107524 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 107526 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 107527 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 107528 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 107529 VexRiscv.IBusCachedPlugin_cache._zz_11_[13]
.sym 107533 VexRiscv.IBusCachedPlugin_cache._zz_11_[24]
.sym 107537 VexRiscv.IBusCachedPlugin_cache._zz_11_[25]
.sym 107541 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 107545 VexRiscv.IBusCachedPlugin_cache._zz_11_[30]
.sym 107549 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 107553 VexRiscv.CsrPlugin_mtval[12]
.sym 107554 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 107555 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 107556 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 107557 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[8]
.sym 107561 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[9]
.sym 107565 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[10]
.sym 107570 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 107571 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 107572 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2[0]
.sym 107573 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[2]
.sym 107577 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[13]
.sym 107581 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107582 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 107583 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 107584 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 107585 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_I0[0]
.sym 107586 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 107587 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 107588 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 107590 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 107591 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 107592 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 107594 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 107595 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 107596 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 107597 VexRiscv._zz_105_[0]
.sym 107603 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 107604 VexRiscv.decode_to_execute_IS_CSR
.sym 107605 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 107610 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 107611 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 107612 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 107614 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 107615 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 107616 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2[2]
.sym 107617 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 107618 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 107619 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 107620 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 107621 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 107622 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 107623 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[2]
.sym 107624 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2[3]
.sym 107626 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107627 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 107628 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 107631 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 107632 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 107633 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 107634 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 107635 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 107636 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]
.sym 107639 VexRiscv._zz_270__SB_LUT4_O_I2[0]
.sym 107640 VexRiscv._zz_268__SB_LUT4_O_I3[1]
.sym 107643 VexRiscv._zz_268__SB_LUT4_O_I3[1]
.sym 107644 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 107647 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 107648 VexRiscv._zz_268__SB_LUT4_O_I3[1]
.sym 107649 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 107650 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 107651 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 107652 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 107654 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[0]
.sym 107655 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[1]
.sym 107656 VexRiscv.CsrPlugin_mip_MSIP_SB_LUT4_I3_O[2]
.sym 107657 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 107658 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 107659 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 107660 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 107661 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107662 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 107663 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 107664 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 107665 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 107666 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 107667 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 107668 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 107671 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 107672 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 107673 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 107674 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 107675 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 107676 VexRiscv._zz_342__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 107677 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 107681 VexRiscv.CsrPlugin_mcycle[43]
.sym 107682 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 107683 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 107684 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 107685 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 107689 VexRiscv.CsrPlugin_mscratch[11]
.sym 107690 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 107691 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 107692 VexRiscv.CsrPlugin_mcycle[11]
.sym 107693 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[0]
.sym 107694 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 107695 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[2]
.sym 107696 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[3]
.sym 107697 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 107698 VexRiscv.CsrPlugin_mscratch[3]
.sym 107699 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 107700 VexRiscv.CsrPlugin_mip_MSIP
.sym 107702 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 107703 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 107704 VexRiscv._zz_176_
.sym 107705 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 107711 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 107712 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 107714 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 107715 basesoc_cpu_ibus_adr[6]
.sym 107716 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107717 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 107718 VexRiscv.CsrPlugin_minstret[49]
.sym 107719 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 107720 VexRiscv.MmuPlugin_status_mprv
.sym 107722 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 107723 basesoc_cpu_ibus_adr[4]
.sym 107724 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107726 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 107727 basesoc_cpu_ibus_adr[7]
.sym 107728 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107729 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 107733 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 107737 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 107741 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 107747 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O[0]
.sym 107748 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O[1]
.sym 107750 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 107751 basesoc_cpu_ibus_adr[8]
.sym 107752 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107753 array_muxed1[1]
.sym 107757 array_muxed1[0]
.sym 107761 array_muxed1[3]
.sym 107766 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 107767 basesoc_cpu_ibus_adr[5]
.sym 107768 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107769 array_muxed1[2]
.sym 107773 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 107774 VexRiscv.CsrPlugin_mcycle[17]
.sym 107775 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 107776 VexRiscv._zz_147_[17]
.sym 107778 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 107783 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[1]
.sym 107784 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 107787 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[2]
.sym 107788 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 107791 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[3]
.sym 107792 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 107795 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[4]
.sym 107796 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 107799 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[5]
.sym 107800 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 107804 $nextpnr_ICESTORM_LC_20$I3
.sym 107806 fifo_readable_SB_LUT4_I3_I1[2]
.sym 107807 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 107808 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 107809 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 107823 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_2_O[0]
.sym 107824 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 107835 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 107836 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 107837 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107838 csrbank6_i_w[2]
.sym 107839 fifo_readable_SB_LUT4_I3_I1[2]
.sym 107840 csrbank6_oe0_w[2]
.sym 107845 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 107873 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 107874 csrbank4_dat0_w[1]
.sym 107875 sbled_g_SB_LUT4_I3_I2[3]
.sym 107876 csrbank4_raw0_w[1]
.sym 107878 csrbank4_raw0_w[2]
.sym 107879 array_muxed1[2]
.sym 107880 sbled_g_SB_LUT4_I1_I3[2]
.sym 107881 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 107882 csrbank4_dat0_w[2]
.sym 107883 sbled_g_SB_LUT4_I3_I2[3]
.sym 107884 csrbank4_raw0_w[2]
.sym 107886 basesoc_reload_storage[0]
.sym 107887 basesoc_value[0]
.sym 107888 basesoc_eventmanager_status_w
.sym 107891 sbled_g_SB_LUT4_I3_I2[1]
.sym 107892 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 107894 csrbank4_raw0_w[0]
.sym 107895 array_muxed1[0]
.sym 107896 sbled_g_SB_LUT4_I1_I3[2]
.sym 107898 csrbank4_raw0_w[1]
.sym 107899 array_muxed1[1]
.sym 107900 sbled_g_SB_LUT4_I1_I3[2]
.sym 107902 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 107903 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 107904 sbled_g_SB_LUT4_I3_I2[3]
.sym 107905 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 107906 basesoc_load_storage[0]
.sym 107907 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 107908 basesoc_reload_storage[8]
.sym 107909 array_muxed1[0]
.sym 107910 basesoc_eventmanager_storage
.sym 107911 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 107912 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 107915 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 107916 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 107917 basesoc_eventmanager_pending_w
.sym 107918 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 107919 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 107920 basesoc_load_storage[8]
.sym 107921 array_muxed1[0]
.sym 107922 basesoc_en_storage
.sym 107923 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 107924 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 107925 basesoc_en_storage
.sym 107926 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 107927 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 107928 basesoc_eventmanager_storage
.sym 107931 basesoc_eventmanager_storage_SB_LUT4_I3_O[0]
.sym 107932 basesoc_eventmanager_storage_SB_LUT4_I3_O[1]
.sym 107935 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 107936 basesoc_update_value_re
.sym 107938 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 107939 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 107940 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 107942 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 107943 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 107944 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107945 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 107946 basesoc_load_storage[26]
.sym 107947 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 107948 basesoc_load_storage[18]
.sym 107950 array_muxed0[4]
.sym 107951 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 107952 sbled_g_SB_LUT4_I3_I2[3]
.sym 107953 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 107954 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 107955 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 107956 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 107958 basesoc_value_status[26]
.sym 107959 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 107960 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[2]
.sym 107962 basesoc_load_storage[1]
.sym 107963 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 107964 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_6_I0_SB_LUT4_O_3_I3[2]
.sym 107965 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 107966 basesoc_value_status[25]
.sym 107967 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 107968 basesoc_load_storage[17]
.sym 107969 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 107970 basesoc_value_status[29]
.sym 107971 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 107972 basesoc_load_storage[21]
.sym 107973 basesoc_load_storage[27]
.sym 107974 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 107975 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 107976 basesoc_reload_storage[11]
.sym 107977 array_muxed1[7]
.sym 107982 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 107983 sbled_g_SB_LUT4_I3_I2[1]
.sym 107984 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 107985 array_muxed1[3]
.sym 107989 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 107990 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 107991 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[1]
.sym 107992 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 107993 array_muxed1[5]
.sym 107999 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 108000 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108001 basesoc_value[27]
.sym 108005 basesoc_value_status[27]
.sym 108006 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 108007 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_1_O[2]
.sym 108008 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_1_O[3]
.sym 108009 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 108010 basesoc_value_status[11]
.sym 108011 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 108012 basesoc_load_storage[3]
.sym 108013 basesoc_value[26]
.sym 108017 basesoc_value[17]
.sym 108022 basesoc_reload_storage[5]
.sym 108023 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 108024 basesoc_eventmanager_status_w
.sym 108027 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 108028 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 108029 basesoc_value[11]
.sym 108033 basesoc_value[15]
.sym 108037 basesoc_load_storage[15]
.sym 108038 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 108039 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 108040 basesoc_load_storage[23]
.sym 108041 basesoc_value_status[23]
.sym 108042 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 108043 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 108044 basesoc_reload_storage[15]
.sym 108046 basesoc_reload_storage[15]
.sym 108047 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[15]
.sym 108048 basesoc_eventmanager_status_w
.sym 108050 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108051 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 108052 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 108053 basesoc_value[23]
.sym 108057 basesoc_value_status[31]
.sym 108058 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 108059 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108060 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108061 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 108062 basesoc_value_status[15]
.sym 108063 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 108064 basesoc_load_storage[31]
.sym 108066 basesoc_reload_storage[20]
.sym 108067 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[20]
.sym 108068 basesoc_eventmanager_status_w
.sym 108069 array_muxed1[0]
.sym 108070 basesoc_update_value_storage
.sym 108071 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 108072 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 108074 basesoc_reload_storage[23]
.sym 108075 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[23]
.sym 108076 basesoc_eventmanager_status_w
.sym 108077 basesoc_value_status[21]
.sym 108078 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 108079 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 108080 basesoc_reload_storage[21]
.sym 108082 basesoc_load_storage[23]
.sym 108083 basesoc_value_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 108084 basesoc_en_storage
.sym 108086 basesoc_load_storage[31]
.sym 108087 basesoc_value_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 108088 basesoc_en_storage
.sym 108091 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[0]
.sym 108092 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 108094 basesoc_load_storage[20]
.sym 108095 basesoc_value_SB_DFFSR_Q_11_D_SB_LUT4_O_I2[1]
.sym 108096 basesoc_en_storage
.sym 108097 basesoc_value[25]
.sym 108101 basesoc_value[29]
.sym 108105 basesoc_value[21]
.sym 108110 basesoc_reload_storage[28]
.sym 108111 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[28]
.sym 108112 basesoc_eventmanager_status_w
.sym 108113 basesoc_value[31]
.sym 108117 basesoc_value[28]
.sym 108118 basesoc_value[31]
.sym 108119 basesoc_value[25]
.sym 108120 basesoc_value[26]
.sym 108121 basesoc_reload_storage[31]
.sym 108122 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 108123 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 108124 basesoc_reload_storage[23]
.sym 108125 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 108126 basesoc_reload_storage[28]
.sym 108127 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 108128 basesoc_reload_storage[20]
.sym 108129 array_muxed1[4]
.sym 108138 basesoc_reload_storage[27]
.sym 108139 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[27]
.sym 108140 basesoc_eventmanager_status_w
.sym 108145 array_muxed1[3]
.sym 108157 array_muxed1[7]
.sym 108173 array_muxed1[3]
.sym 108177 array_muxed1[4]
.sym 108185 array_muxed1[2]
.sym 108189 array_muxed1[7]
.sym 108193 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 108213 spram_dataout2[12]
.sym 108214 spram_dataout0[12]
.sym 108215 grant_SB_LUT4_I3_O[0]
.sym 108216 grant_SB_LUT4_I3_O[1]
.sym 108225 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 108230 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[0]
.sym 108231 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[1]
.sym 108232 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108233 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 108234 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 108235 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 108236 VexRiscv._zz_120_[0]
.sym 108238 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 108239 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 108240 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108241 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 108245 VexRiscv.decode_to_execute_IS_CSR_SB_LUT4_I3_O[0]
.sym 108246 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 108247 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 108248 VexRiscv._zz_120_[6]
.sym 108250 VexRiscv._zz_61__SB_LUT4_O_17_I1[0]
.sym 108251 VexRiscv._zz_61__SB_LUT4_O_17_I2[1]
.sym 108252 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108253 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 108258 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 108259 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 108260 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 108261 VexRiscv._zz_61__SB_LUT4_O_18_I1[0]
.sym 108262 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 108263 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 108264 VexRiscv._zz_120_[13]
.sym 108266 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 108267 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 108268 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 108269 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 108270 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 108271 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 108272 VexRiscv._zz_120_[10]
.sym 108274 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 108275 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 108276 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108278 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 108279 VexRiscv._zz_247__SB_LUT4_O_I0[1]
.sym 108280 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108281 VexRiscv.CsrPlugin_mcause_interrupt_SB_DFFE_Q_D
.sym 108285 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 108286 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 108287 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 108288 VexRiscv._zz_120_[5]
.sym 108289 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 108290 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 108291 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 108292 VexRiscv._zz_120_[8]
.sym 108293 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 108297 VexRiscv._zz_162_[7]
.sym 108298 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 108299 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108300 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108301 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 108302 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 108303 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 108304 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 108305 VexRiscv.decode_SRC_USE_SUB_LESS_SB_LUT4_O_I0[0]
.sym 108306 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 108307 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 108308 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 108309 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 108314 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108315 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108316 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108317 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 108318 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 108319 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 108320 VexRiscv._zz_120_[2]
.sym 108322 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 108323 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 108324 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108326 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 108327 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 108328 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108329 VexRiscv._zz_162_[5]
.sym 108330 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 108331 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108332 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108333 VexRiscv._zz_206__SB_LUT4_O_I1[0]
.sym 108334 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 108335 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 108336 VexRiscv._zz_215__SB_LUT4_O_I3[3]
.sym 108337 VexRiscv._zz_162_[3]
.sym 108338 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 108339 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108340 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108342 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 108343 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 108344 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108345 VexRiscv._zz_162_[2]
.sym 108346 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 108347 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108348 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108349 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 108350 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 108351 VexRiscv._zz_105_[19]
.sym 108352 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 108353 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 108357 VexRiscv._zz_61__SB_LUT4_O_17_I1[0]
.sym 108358 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 108359 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 108360 VexRiscv._zz_120_[14]
.sym 108361 VexRiscv._zz_162_[8]
.sym 108362 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 108363 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108364 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108365 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 108366 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 108367 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108368 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108369 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 108373 VexRiscv._zz_162_[12]
.sym 108374 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 108375 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108376 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108377 VexRiscv._zz_162_[10]
.sym 108378 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 108379 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108380 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108381 VexRiscv._zz_162_[13]
.sym 108382 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 108383 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108384 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108385 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 108386 VexRiscv._zz_150_
.sym 108387 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 108388 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 108389 VexRiscv._zz_162_[9]
.sym 108390 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 108391 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108392 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108393 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 108394 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 108395 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108396 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108397 VexRiscv._zz_247__SB_LUT4_O_I0[0]
.sym 108398 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 108399 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 108400 VexRiscv._zz_120_[7]
.sym 108402 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 108403 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 108404 VexRiscv._zz_176_
.sym 108405 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 108406 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 108407 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 108408 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 108409 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[5]
.sym 108417 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 108421 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 108425 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 108429 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 108438 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 108439 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 108440 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 108442 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 108443 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 108444 VexRiscv._zz_22__SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 108445 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 108449 VexRiscv.IBusCachedPlugin_cache._zz_11_[12]
.sym 108453 VexRiscv.IBusCachedPlugin_cache._zz_11_[14]
.sym 108457 VexRiscv.CsrPlugin_mtvec_base[8]
.sym 108458 VexRiscv.CsrPlugin_mepc[10]
.sym 108459 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108460 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 108461 VexRiscv.IBusCachedPlugin_cache._zz_11_[8]
.sym 108465 VexRiscv.IBusCachedPlugin_cache._zz_11_[9]
.sym 108469 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 108473 VexRiscv.IBusCachedPlugin_cache._zz_11_[10]
.sym 108477 VexRiscv.IBusCachedPlugin_cache._zz_11_[11]
.sym 108481 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[12]
.sym 108487 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 108488 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 108489 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[0]
.sym 108490 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[1]
.sym 108491 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 108492 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0[3]
.sym 108493 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0[0]
.sym 108494 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0[1]
.sym 108495 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[7]
.sym 108496 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 108497 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[0]
.sym 108498 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[1]
.sym 108499 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 108500 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0[3]
.sym 108501 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0[0]
.sym 108502 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0[1]
.sym 108503 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[4]
.sym 108504 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 108505 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[3]
.sym 108509 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[0]
.sym 108510 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[1]
.sym 108511 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[2]
.sym 108512 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 108515 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 108516 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 108517 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 108522 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 108523 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 108524 VexRiscv._zz_201__SB_LUT4_I0_1_O[2]
.sym 108525 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 108531 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 108532 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 108533 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 108537 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 108542 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[3]
.sym 108543 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 108544 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 108545 VexRiscv.CsrPlugin_mtvec_base[1]
.sym 108546 VexRiscv.CsrPlugin_mepc[3]
.sym 108547 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108548 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 108549 VexRiscv.CsrPlugin_mtvec_base[2]
.sym 108550 VexRiscv.CsrPlugin_mepc[4]
.sym 108551 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108552 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 108555 basesoc_soccontroller_bus_errors[1]
.sym 108556 basesoc_soccontroller_bus_errors[0]
.sym 108557 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0[0]
.sym 108558 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0[1]
.sym 108559 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[5]
.sym 108560 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 108562 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 108563 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 108564 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 108565 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[0]
.sym 108566 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[1]
.sym 108567 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 108568 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0[3]
.sym 108569 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0[0]
.sym 108570 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_1_I0[1]
.sym 108571 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[0]
.sym 108572 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 108573 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0[0]
.sym 108574 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0[1]
.sym 108575 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[2]
.sym 108576 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 108577 VexRiscv.IBusCachedPlugin_cache._zz_11_[2]
.sym 108581 VexRiscv.IBusCachedPlugin_cache._zz_11_[4]
.sym 108585 VexRiscv.IBusCachedPlugin_cache._zz_11_[7]
.sym 108589 VexRiscv.IBusCachedPlugin_cache._zz_11_[0]
.sym 108593 VexRiscv.CsrPlugin_mtvec_base[5]
.sym 108594 VexRiscv.CsrPlugin_mepc[7]
.sym 108595 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108596 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 108597 VexRiscv.IBusCachedPlugin_cache._zz_11_[1]
.sym 108601 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 108605 VexRiscv.IBusCachedPlugin_cache._zz_11_[3]
.sym 108609 VexRiscv.IBusCachedPlugin_cache._zz_11_[31]
.sym 108613 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 108614 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 108615 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 108616 VexRiscv.CsrPlugin_mepc[11]
.sym 108617 VexRiscv.IBusCachedPlugin_cache._zz_11_[26]
.sym 108621 VexRiscv.IBusCachedPlugin_cache._zz_11_[5]
.sym 108625 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 108626 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108627 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 108628 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 108629 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 108630 VexRiscv.CsrPlugin_mie_MTIE
.sym 108631 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 108632 VexRiscv.CsrPlugin_mepc[7]
.sym 108633 VexRiscv.CsrPlugin_mie_MSIE
.sym 108634 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_1_I0[0]
.sym 108635 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 108636 VexRiscv.CsrPlugin_mepc[3]
.sym 108637 VexRiscv.IBusCachedPlugin_cache._zz_11_[20]
.sym 108642 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 108643 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 108644 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_I3[2]
.sym 108645 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 108646 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108647 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 108648 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 108649 VexRiscv._zz_176_
.sym 108650 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 108651 VexRiscv.CsrPlugin_mstatus_MPIE
.sym 108652 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108654 VexRiscv.CsrPlugin_mie_MTIE
.sym 108655 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 108656 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_I3[2]
.sym 108658 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 108659 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 108660 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 108661 VexRiscv.CsrPlugin_mstatus_MPP_SB_DFFSS_Q_1_D_SB_LUT4_O_I0[0]
.sym 108662 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108663 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 108664 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 108666 VexRiscv.CsrPlugin_mie_MSIE
.sym 108667 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 108668 VexRiscv.CsrPlugin_mie_MTIE_SB_LUT4_I1_I3[2]
.sym 108669 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 108670 VexRiscv.CsrPlugin_mstatus_MPIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 108671 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 108672 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 108675 VexRiscv._zz_176_
.sym 108676 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 108677 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 108678 VexRiscv.CsrPlugin_mstatus_MPP[1]
.sym 108679 VexRiscv.MmuPlugin_status_mprv
.sym 108680 VexRiscv.MmuPlugin_satp_mode
.sym 108681 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[0]
.sym 108682 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 108683 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[2]
.sym 108684 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_O[3]
.sym 108687 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 108688 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108691 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 108692 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 108693 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0[1]
.sym 108694 VexRiscv.CsrPlugin_mcause_interrupt
.sym 108695 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 108696 VexRiscv._zz_147_[31]
.sym 108699 VexRiscv._zz_176_
.sym 108700 VexRiscv.CsrPlugin_mstatus_MPP[0]
.sym 108701 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 108705 csrbank6_o0_w[0]
.sym 108706 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 108707 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108708 csrbank6_i_w[0]
.sym 108709 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108710 csrbank6_i_w[1]
.sym 108711 fifo_readable_SB_LUT4_I3_I1[2]
.sym 108712 csrbank6_oe0_w[1]
.sym 108714 basesoc_cpu_ibus_adr[3]
.sym 108715 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 108716 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 108720 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 108723 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 108724 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 108725 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 108731 VexRiscv._zz_253__SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 108732 VexRiscv._zz_253__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 108735 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 108736 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O[1]
.sym 108737 VexRiscv.CsrPlugin_minstret[21]
.sym 108738 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 108739 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 108740 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 108741 VexRiscv.CsrPlugin_mepc[31]
.sym 108742 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 108743 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[2]
.sym 108744 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_O[3]
.sym 108745 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 108746 VexRiscv.CsrPlugin_mscratch[31]
.sym 108747 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108748 VexRiscv.MmuPlugin_satp_mode
.sym 108750 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[0]
.sym 108751 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_24_D_SB_LUT4_O_I1[1]
.sym 108752 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 108754 VexRiscv.CsrPlugin_mepc[7]
.sym 108755 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 108756 VexRiscv._zz_176_
.sym 108757 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 108758 VexRiscv.CsrPlugin_mscratch[21]
.sym 108759 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 108760 VexRiscv.CsrPlugin_mcycle[53]
.sym 108761 VexRiscv.CsrPlugin_minstret[53]
.sym 108762 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 108763 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 108764 VexRiscv.CsrPlugin_mepc[21]
.sym 108765 VexRiscv.CsrPlugin_mcycle[21]
.sym 108766 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 108767 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 108768 VexRiscv._zz_147_[21]
.sym 108769 VexRiscv.CsrPlugin_mepc[20]
.sym 108770 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 108771 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 108772 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 108773 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 108777 csrbank6_o0_w[3]
.sym 108778 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 108779 fifo_readable_SB_LUT4_I3_I1[2]
.sym 108780 csrbank6_oe0_w[3]
.sym 108781 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 108785 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 108789 VexRiscv.CsrPlugin_mcycle[18]
.sym 108790 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 108791 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 108792 VexRiscv._zz_147_[18]
.sym 108793 VexRiscv.CsrPlugin_mcycle[50]
.sym 108794 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 108795 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 108796 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 108797 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 108798 VexRiscv.CsrPlugin_minstret[20]
.sym 108799 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 108800 VexRiscv._zz_147_[20]
.sym 108803 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 108804 usb_inhandler_dtbs[2]
.sym 108809 VexRiscv.CsrPlugin_mcycle[29]
.sym 108810 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 108811 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 108812 VexRiscv._zz_147_[29]
.sym 108814 VexRiscv._zz_147_[27]
.sym 108815 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 108816 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 108821 VexRiscv.CsrPlugin_mcycle[58]
.sym 108822 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 108823 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 108824 VexRiscv.CsrPlugin_mscratch[26]
.sym 108826 VexRiscv.CsrPlugin_minstret[59]
.sym 108827 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 108828 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 108829 VexRiscv._zz_147_[26]
.sym 108830 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 108831 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 108832 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 108837 sbled_g_SB_LUT4_I3_I2[1]
.sym 108838 array_muxed0[2]
.sym 108839 array_muxed0[1]
.sym 108840 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 108849 sbled_g_SB_LUT4_I3_I2[1]
.sym 108850 array_muxed0[1]
.sym 108851 array_muxed0[2]
.sym 108852 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 108853 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 108857 csrbank4_addr0_w[0]
.sym 108858 csrbank4_raw0_w[0]
.sym 108859 array_muxed0[1]
.sym 108860 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 108867 array_muxed0[2]
.sym 108868 sbled_g_SB_LUT4_I3_I2[1]
.sym 108869 sbled_g_SB_LUT4_I3_I2[1]
.sym 108870 array_muxed0[0]
.sym 108871 array_muxed0[2]
.sym 108872 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 108873 basesoc_eventmanager_status_w
.sym 108874 basesoc_zero_old_trigger
.sym 108875 basesoc_zero_old_trigger_SB_LUT4_I1_I2[2]
.sym 108876 basesoc_eventmanager_pending_w
.sym 108878 basesoc_wishbone_ack
.sym 108879 array_muxed0[1]
.sym 108880 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 108883 array_muxed0[0]
.sym 108884 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 108885 basesoc_eventmanager_status_w
.sym 108890 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 108891 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 108892 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_O[2]
.sym 108894 basesoc_wishbone_ack
.sym 108895 array_muxed0[0]
.sym 108896 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 108899 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 108900 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 108903 array_muxed0[1]
.sym 108904 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 108906 array_muxed0[0]
.sym 108907 array_muxed0[2]
.sym 108908 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 108909 interface5_bank_bus_dat_r[6]
.sym 108910 interface7_bank_bus_dat_r[6]
.sym 108911 interface8_bank_bus_dat_r[6]
.sym 108912 interface0_bank_bus_dat_r[6]
.sym 108916 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter[0]
.sym 108918 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 108919 sbled_g_SB_LUT4_I3_I2[0]
.sym 108920 wishbone2csr_state_SB_LUT4_I1_1_O[1]
.sym 108921 array_muxed0[3]
.sym 108922 sbled_g_SB_LUT4_I3_I2[0]
.sym 108923 array_muxed0[1]
.sym 108924 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 108927 wishbone2csr_state_SB_LUT4_I1_1_O[0]
.sym 108928 array_muxed0[1]
.sym 108929 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 108930 basesoc_reload_storage[27]
.sym 108931 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 108932 basesoc_load_storage[11]
.sym 108933 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I2_1_O[0]
.sym 108934 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 108935 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 108936 array_muxed1[0]
.sym 108939 fifo_readable_SB_LUT4_I3_I1[2]
.sym 108940 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 108941 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 108947 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 108948 sbled_g_SB_LUT4_I3_I2[1]
.sym 108950 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 108951 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 108952 fifo_readable_SB_LUT4_I3_I1[2]
.sym 108953 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 108958 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 108959 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 108960 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 108962 fifo_level0[0]
.sym 108966 fifo_level0[1]
.sym 108967 $PACKER_VCC_NET
.sym 108968 fifo_level0[0]
.sym 108970 fifo_level0[2]
.sym 108971 $PACKER_VCC_NET
.sym 108972 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 108974 fifo_level0[3]
.sym 108975 $PACKER_VCC_NET
.sym 108976 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 108978 fifo_level0[4]
.sym 108979 $PACKER_VCC_NET
.sym 108980 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 108982 fifo_level0[5]
.sym 108983 $PACKER_VCC_NET
.sym 108984 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 108985 fifo_level0_SB_DFFESR_Q_6_D[6]
.sym 108986 fifo_do_read_SB_LUT4_O_I1[3]
.sym 108987 fifo_wrport_we
.sym 108988 fifo_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 108990 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 108991 fifo_level0_SB_DFFESR_Q_6_D[5]
.sym 108992 fifo_wrport_we
.sym 108993 csrbank2_in0_w[1]
.sym 108994 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 108995 fifo_readable_SB_LUT4_I3_I1[2]
.sym 108996 csrbank2_out_w[1]
.sym 108998 basesoc_reload_storage[19]
.sym 108999 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[19]
.sym 109000 basesoc_eventmanager_status_w
.sym 109001 array_muxed1[1]
.sym 109009 array_muxed1[4]
.sym 109013 array_muxed1[0]
.sym 109017 basesoc_load_storage[19]
.sym 109018 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 109019 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 109020 basesoc_reload_storage[19]
.sym 109027 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 109028 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 109030 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 109031 csrbank5_update_value0_re_SB_LUT4_O_I2[1]
.sym 109032 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 109041 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 109042 csrbank2_in0_w[0]
.sym 109043 fifo_readable_SB_LUT4_I3_I1[2]
.sym 109044 csrbank2_out_w[0]
.sym 109048 fifo_produce[3]
.sym 109054 basesoc_reload_storage[21]
.sym 109055 basesoc_value_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I2[21]
.sym 109056 basesoc_eventmanager_status_w
.sym 109057 array_muxed1[3]
.sym 109061 array_muxed1[7]
.sym 109073 array_muxed1[4]
.sym 109085 array_muxed1[5]
.sym 109157 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 109158 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 109159 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[2]
.sym 109160 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 109169 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 109170 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 109171 VexRiscv.CsrPlugin_selfException_payload_badAddr[2]
.sym 109172 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 109173 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 109174 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109175 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 109176 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 109177 VexRiscv._zz_61__SB_LUT4_O_30_I1[0]
.sym 109178 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 109179 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 109180 VexRiscv._zz_120_[1]
.sym 109186 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 109187 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 109188 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 109189 VexRiscv._zz_61_[14]
.sym 109193 VexRiscv._zz_61_[7]
.sym 109197 VexRiscv._zz_61_[6]
.sym 109202 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 109203 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 109204 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 109206 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 109207 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 109208 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 109210 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 109211 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 109212 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 109213 VexRiscv._zz_61_[10]
.sym 109217 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 109218 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 109219 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 109220 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 109223 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 109224 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 109227 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 109228 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 109229 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 109234 VexRiscv.CsrPlugin_mepc[0]
.sym 109235 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 109236 VexRiscv._zz_176_
.sym 109239 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 109240 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 109241 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 109242 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 109243 VexRiscv.CsrPlugin_selfException_payload_badAddr[4]
.sym 109244 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 109247 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 109248 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 109249 VexRiscv._zz_162_[0]
.sym 109250 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 109251 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 109252 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 109253 VexRiscv._zz_162_[14]
.sym 109254 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 109255 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 109256 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 109257 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 109258 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 109259 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 109260 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 109261 VexRiscv._zz_162_[4]
.sym 109262 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 109263 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 109264 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 109268 VexRiscv.CsrPlugin_minstret[0]
.sym 109270 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 109271 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 109272 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 109273 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 109274 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 109275 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 109276 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 109277 VexRiscv._zz_162_[6]
.sym 109278 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 109279 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 109280 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 109282 VexRiscv.execute_BranchPlugin_branch_src1[0]
.sym 109283 VexRiscv._zz_136_[0]
.sym 109285 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 109286 VexRiscv.execute_BranchPlugin_branch_src1[1]
.sym 109287 VexRiscv._zz_136_[1]
.sym 109288 VexRiscv._zz_121__SB_CARRY_I1_CO[1]
.sym 109290 VexRiscv.execute_BranchPlugin_branch_src1[2]
.sym 109291 VexRiscv._zz_136_[2]
.sym 109292 VexRiscv._zz_121__SB_CARRY_I1_CO[2]
.sym 109294 VexRiscv.execute_BranchPlugin_branch_src1[3]
.sym 109295 VexRiscv._zz_136_[3]
.sym 109296 VexRiscv._zz_121__SB_CARRY_I1_CO[3]
.sym 109298 VexRiscv.execute_BranchPlugin_branch_src1[4]
.sym 109299 VexRiscv._zz_136_[4]
.sym 109300 VexRiscv._zz_121__SB_CARRY_I1_CO[4]
.sym 109302 VexRiscv.execute_BranchPlugin_branch_src1[5]
.sym 109303 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 109304 VexRiscv._zz_121__SB_CARRY_I1_CO[5]
.sym 109306 VexRiscv.execute_BranchPlugin_branch_src1[6]
.sym 109307 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 109308 VexRiscv._zz_121__SB_CARRY_I1_CO[6]
.sym 109310 VexRiscv.execute_BranchPlugin_branch_src1[7]
.sym 109311 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 109312 VexRiscv._zz_121__SB_CARRY_I1_CO[7]
.sym 109314 VexRiscv.execute_BranchPlugin_branch_src1[8]
.sym 109315 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 109316 VexRiscv._zz_121__SB_CARRY_I1_CO[8]
.sym 109318 VexRiscv.execute_BranchPlugin_branch_src1[9]
.sym 109319 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 109320 VexRiscv._zz_121__SB_CARRY_I1_CO[9]
.sym 109322 VexRiscv.execute_BranchPlugin_branch_src1[10]
.sym 109323 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 109324 VexRiscv._zz_121__SB_CARRY_I1_CO[10]
.sym 109326 VexRiscv.execute_BranchPlugin_branch_src1[11]
.sym 109327 VexRiscv._zz_136_[11]
.sym 109328 VexRiscv._zz_121__SB_CARRY_I1_CO[11]
.sym 109330 VexRiscv.execute_BranchPlugin_branch_src1[12]
.sym 109331 VexRiscv._zz_136_[12]
.sym 109332 VexRiscv._zz_121__SB_CARRY_I1_CO[12]
.sym 109334 VexRiscv.execute_BranchPlugin_branch_src1[13]
.sym 109335 VexRiscv._zz_136_[13]
.sym 109336 VexRiscv._zz_121__SB_CARRY_I1_CO[13]
.sym 109338 VexRiscv.execute_BranchPlugin_branch_src1[14]
.sym 109339 VexRiscv._zz_136_[14]
.sym 109340 VexRiscv._zz_121__SB_CARRY_I1_CO[14]
.sym 109342 VexRiscv.execute_BranchPlugin_branch_src1[15]
.sym 109343 VexRiscv._zz_136_[15]
.sym 109344 VexRiscv._zz_121__SB_CARRY_I1_CO[15]
.sym 109346 VexRiscv.execute_BranchPlugin_branch_src1[16]
.sym 109347 VexRiscv._zz_136_[16]
.sym 109348 VexRiscv._zz_121__SB_CARRY_I1_CO[16]
.sym 109350 VexRiscv.execute_BranchPlugin_branch_src1[17]
.sym 109351 VexRiscv._zz_136_[17]
.sym 109352 VexRiscv._zz_121__SB_CARRY_I1_CO[17]
.sym 109354 VexRiscv.execute_BranchPlugin_branch_src1[18]
.sym 109355 VexRiscv._zz_136_[18]
.sym 109356 VexRiscv._zz_121__SB_CARRY_I1_CO[18]
.sym 109358 VexRiscv.execute_BranchPlugin_branch_src1[19]
.sym 109359 VexRiscv._zz_136_[19]
.sym 109360 VexRiscv._zz_121__SB_CARRY_I1_CO[19]
.sym 109362 VexRiscv.execute_BranchPlugin_branch_src1[20]
.sym 109363 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109364 VexRiscv._zz_121__SB_CARRY_I1_CO[20]
.sym 109366 VexRiscv.execute_BranchPlugin_branch_src1[21]
.sym 109367 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109368 VexRiscv._zz_121__SB_CARRY_I1_CO[21]
.sym 109370 VexRiscv.execute_BranchPlugin_branch_src1[22]
.sym 109371 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109372 VexRiscv._zz_121__SB_CARRY_I1_CO[22]
.sym 109374 VexRiscv.execute_BranchPlugin_branch_src1[23]
.sym 109375 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109376 VexRiscv._zz_121__SB_CARRY_I1_CO[23]
.sym 109378 VexRiscv.execute_BranchPlugin_branch_src1[24]
.sym 109379 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109380 VexRiscv._zz_121__SB_CARRY_I1_CO[24]
.sym 109382 VexRiscv.execute_BranchPlugin_branch_src1[25]
.sym 109383 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109384 VexRiscv._zz_121__SB_CARRY_I1_CO[25]
.sym 109386 VexRiscv.execute_BranchPlugin_branch_src1[26]
.sym 109387 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109388 VexRiscv._zz_121__SB_CARRY_I1_CO[26]
.sym 109390 VexRiscv.execute_BranchPlugin_branch_src1[27]
.sym 109391 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109392 VexRiscv._zz_121__SB_CARRY_I1_CO[27]
.sym 109394 VexRiscv.execute_BranchPlugin_branch_src1[28]
.sym 109395 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109396 VexRiscv._zz_121__SB_CARRY_I1_CO[28]
.sym 109398 VexRiscv.execute_BranchPlugin_branch_src1[29]
.sym 109399 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109400 VexRiscv._zz_121__SB_CARRY_I1_CO[29]
.sym 109402 VexRiscv.execute_BranchPlugin_branch_src1[30]
.sym 109403 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109404 VexRiscv._zz_121__SB_CARRY_I1_CO[30]
.sym 109406 VexRiscv.execute_BranchPlugin_branch_src1[31]
.sym 109407 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 109408 VexRiscv._zz_121__SB_CARRY_I1_CO[31]
.sym 109409 VexRiscv.CsrPlugin_mtvec_base[12]
.sym 109410 VexRiscv.CsrPlugin_mepc[14]
.sym 109411 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109412 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109413 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]
.sym 109417 VexRiscv.CsrPlugin_mtvec_base[6]
.sym 109418 VexRiscv.CsrPlugin_mepc[8]
.sym 109419 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109420 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109422 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 109423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 109424 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 109425 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 109426 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 109427 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 109428 VexRiscv._zz_120_[12]
.sym 109429 VexRiscv.CsrPlugin_mtvec_base[3]
.sym 109430 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[3]
.sym 109431 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109432 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109433 VexRiscv.CsrPlugin_mtvec_base[11]
.sym 109434 VexRiscv.CsrPlugin_mepc[13]
.sym 109435 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109436 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109437 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]
.sym 109443 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 109444 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 109446 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 109447 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109448 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 109451 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 109452 VexRiscv._zz_24_[1]
.sym 109453 VexRiscv.CsrPlugin_mtvec_base[10]
.sym 109454 VexRiscv.CsrPlugin_mepc[12]
.sym 109455 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109456 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109459 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 109460 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 109462 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 109463 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 109464 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[2]
.sym 109465 VexRiscv.CsrPlugin_mtvec_base[7]
.sym 109466 VexRiscv.CsrPlugin_mepc[9]
.sym 109467 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109468 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109469 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 109473 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[0]
.sym 109474 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 109475 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109476 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[3]
.sym 109477 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 109478 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[6]
.sym 109479 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109480 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 109482 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 109483 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 109484 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 109485 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[5]
.sym 109486 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 109487 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109488 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 109490 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[6]
.sym 109491 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109492 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 109493 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[8]
.sym 109494 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 109495 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109496 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 109500 basesoc_soccontroller_bus_errors[0]
.sym 109501 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 109502 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[10]
.sym 109503 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109504 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 109505 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 109506 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[2]
.sym 109507 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109508 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 109510 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 109511 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 109512 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 109513 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 109514 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 109515 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109516 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 109518 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[1]
.sym 109519 VexRiscv.IBusCachedPlugin_cache._zz_8__SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 109520 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 109521 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 109522 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[7]
.sym 109523 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109524 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 109525 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]
.sym 109530 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 109531 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 109532 VexRiscv.IBusCachedPlugin_cache._zz_5__SB_LUT4_O_5_I0_SB_LUT4_O_I3[2]
.sym 109533 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]
.sym 109539 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 109540 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 109541 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[0]
.sym 109542 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 109543 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109544 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[3]
.sym 109546 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31]
.sym 109547 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 109548 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 109549 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 109550 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 109551 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109552 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 109553 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 109554 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 109555 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 109556 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 109558 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 109559 VexRiscv._zz_91__SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 109560 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 109562 addr_storage[7]
.sym 109563 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[7]
.sym 109564 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 109566 VexRiscv._zz_24_[1]
.sym 109567 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 109568 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 109570 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 109573 VexRiscv._zz_150_
.sym 109575 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[1]
.sym 109576 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 109577 VexRiscv._zz_150_
.sym 109579 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[2]
.sym 109580 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 109581 VexRiscv.CsrPlugin_mtvec_base[9]
.sym 109582 VexRiscv.CsrPlugin_mepc[11]
.sym 109583 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109584 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109585 VexRiscv.CsrPlugin_mtvec_base[19]
.sym 109586 VexRiscv.CsrPlugin_mepc[21]
.sym 109587 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109588 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109589 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109590 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 109591 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 109592 VexRiscv._zz_120_[11]
.sym 109594 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 109595 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 109596 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 109597 VexRiscv.CsrPlugin_mtvec_base[14]
.sym 109598 VexRiscv.CsrPlugin_mepc[16]
.sym 109599 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109600 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109602 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[0]
.sym 109603 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_28_D_SB_LUT4_O_I1[1]
.sym 109604 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 109606 VexRiscv.CsrPlugin_mepc[12]
.sym 109607 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 109608 VexRiscv._zz_176_
.sym 109611 VexRiscv.IBusCachedPlugin_cache._zz_10_[5]
.sym 109612 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 109614 VexRiscv.CsrPlugin_mepc[3]
.sym 109615 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 109616 VexRiscv._zz_176_
.sym 109617 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 109618 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]
.sym 109619 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]
.sym 109620 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]
.sym 109621 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 109622 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 109623 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 109624 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 109626 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[0]
.sym 109627 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_19_D_SB_LUT4_O_I1[1]
.sym 109628 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 109629 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 109630 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 109631 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 109632 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[3]
.sym 109635 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_O[1]
.sym 109636 VexRiscv.IBusCachedPlugin_cache._zz_13_
.sym 109637 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 109638 VexRiscv.IBusCachedPlugin_cache._zz_10_[6]
.sym 109639 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 109640 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 109642 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.sym 109643 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 109644 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 109646 VexRiscv.MmuPlugin_status_mxr
.sym 109647 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 109648 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 109649 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 109650 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_O[1]
.sym 109651 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 109652 VexRiscv.IBusCachedPlugin_cache._zz_3_
.sym 109654 VexRiscv.MmuPlugin_status_mprv
.sym 109655 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 109656 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 109658 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 109659 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending_SB_LUT4_I3_I2[1]
.sym 109660 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 109662 VexRiscv.MmuPlugin_status_sum
.sym 109663 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 109664 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I1_I3[2]
.sym 109665 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[0]
.sym 109666 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 109667 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]
.sym 109668 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]
.sym 109670 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[0]
.sym 109671 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 109672 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 109674 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[0]
.sym 109675 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_20_D_SB_LUT4_O_I1[1]
.sym 109676 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 109677 VexRiscv.IBusCachedPlugin_cache._zz_10_[16]
.sym 109678 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 109679 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 109680 VexRiscv.IBusCachedPlugin_cache._zz_10_[2]
.sym 109682 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[0]
.sym 109683 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 109684 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 109685 VexRiscv.IBusCachedPlugin_cache._zz_16_[0]
.sym 109690 VexRiscv.CsrPlugin_mepc[11]
.sym 109691 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 109692 VexRiscv._zz_176_
.sym 109694 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 109695 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 109696 VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending
.sym 109697 VexRiscv.CsrPlugin_mtvec_base[29]
.sym 109698 VexRiscv.CsrPlugin_mepc[31]
.sym 109699 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109700 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109701 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]
.sym 109705 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]
.sym 109710 VexRiscv.CsrPlugin_mepc[20]
.sym 109711 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 109712 VexRiscv._zz_176_
.sym 109713 VexRiscv.CsrPlugin_mtvec_base[15]
.sym 109714 VexRiscv.CsrPlugin_mepc[17]
.sym 109715 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109716 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109718 VexRiscv.CsrPlugin_mepc[21]
.sym 109719 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 109720 VexRiscv._zz_176_
.sym 109721 VexRiscv.CsrPlugin_mcycle[60]
.sym 109722 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 109723 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 109724 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 109725 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]
.sym 109730 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 109731 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 109732 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 109734 VexRiscv.CsrPlugin_mtval[19]
.sym 109735 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 109736 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 109737 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 109741 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 109745 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 109749 VexRiscv.CsrPlugin_mtvec_base[17]
.sym 109750 VexRiscv.CsrPlugin_mepc[19]
.sym 109751 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109752 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109753 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 109757 VexRiscv.CsrPlugin_mscratch[18]
.sym 109758 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 109759 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 109760 VexRiscv.CsrPlugin_minstret[18]
.sym 109761 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 109762 VexRiscv.CsrPlugin_mscratch[30]
.sym 109763 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[2]
.sym 109764 VexRiscv.CsrPlugin_mcycle[62]
.sym 109765 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 109769 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 109773 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[1]
.sym 109777 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 109781 VexRiscv.CsrPlugin_mtvec_base[27]
.sym 109782 VexRiscv.CsrPlugin_mepc[29]
.sym 109783 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 109784 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 109785 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 109786 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 109787 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[2]
.sym 109788 VexRiscv._zz_61__SB_LUT4_O_2_I2_SB_LUT4_O_I0[3]
.sym 109789 VexRiscv.CsrPlugin_minstret[29]
.sym 109790 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_1_O[1]
.sym 109791 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 109792 VexRiscv.CsrPlugin_mepc[29]
.sym 109793 VexRiscv.CsrPlugin_minstret[51]
.sym 109794 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 109795 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 109796 VexRiscv._zz_147_[19]
.sym 109797 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 109801 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 109805 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 109809 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 109810 array_muxed0[3]
.sym 109811 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 109812 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 109817 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 109821 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 109827 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 109828 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109831 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 109832 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 109834 sbled_g_SB_LUT4_I3_I2[1]
.sym 109835 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 109836 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 109837 addr_storage[24]
.sym 109838 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 109839 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_7_O[2]
.sym 109840 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_7_O[3]
.sym 109843 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 109844 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 109845 addr_storage[26]
.sym 109846 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 109847 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_5_O[2]
.sym 109848 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_5_O[3]
.sym 109849 csrbank3_ctrl0_w[1]
.sym 109850 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 109851 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_6_O[2]
.sym 109852 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_6_O[3]
.sym 109854 basesoc_wishbone_ack
.sym 109855 array_muxed0[3]
.sym 109856 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 109859 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 109860 array_muxed0[4]
.sym 109861 csrbank4_dat0_w[7]
.sym 109867 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 109868 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 109870 array_muxed0[4]
.sym 109871 sbled_g_SB_LUT4_I3_I2[1]
.sym 109872 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 109875 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 109876 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 109877 csrbank4_dat0_w[6]
.sym 109883 array_muxed0[3]
.sym 109884 sbled_g_SB_LUT4_I3_I2[0]
.sym 109886 basesoc_wishbone_ack
.sym 109887 array_muxed0[2]
.sym 109888 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 109890 array_muxed0[4]
.sym 109891 array_muxed0[3]
.sym 109892 sbled_g_SB_LUT4_I3_I2[0]
.sym 109894 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[0]
.sym 109895 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[1]
.sym 109896 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_4_I1[2]
.sym 109899 array_muxed0[12]
.sym 109900 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 109902 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_4_O[1]
.sym 109903 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 109904 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 109905 array_muxed0[2]
.sym 109906 array_muxed0[4]
.sym 109907 fifo_readable_SB_LUT4_I3_I1[2]
.sym 109908 sbled_g_SB_LUT4_I3_I2[1]
.sym 109911 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 109912 sbled_g_SB_LUT4_I3_I2[0]
.sym 109913 sbled_g_SB_LUT4_I3_I2[0]
.sym 109914 sbled_g_SB_LUT4_I3_I2[1]
.sym 109915 array_muxed0[4]
.sym 109916 sbled_g_SB_LUT4_I3_I2[3]
.sym 109917 basesoc_load_storage[7]
.sym 109918 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 109919 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 109920 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 109921 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 109926 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 109927 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 109928 sbled_g_SB_LUT4_I3_I2[1]
.sym 109931 fifo_level0[4]
.sym 109932 fifo_level0[5]
.sym 109933 fifo_level0[0]
.sym 109934 fifo_level0[1]
.sym 109935 fifo_level0[2]
.sym 109936 fifo_level0[3]
.sym 109937 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 109938 array_muxed0[4]
.sym 109939 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]
.sym 109940 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 109941 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 109942 array_muxed0[4]
.sym 109943 sbled_g_SB_LUT4_I3_I2[1]
.sym 109944 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 109945 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 109946 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 109947 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 109948 interface8_bank_bus_dat_r_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 109950 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 109951 fifo_do_read
.sym 109952 fifo_wrport_we
.sym 109954 fifo_produce[0]
.sym 109959 fifo_produce[1]
.sym 109960 fifo_produce[0]
.sym 109963 fifo_produce[2]
.sym 109964 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 109967 fifo_produce[3]
.sym 109968 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 109971 fifo_produce[4]
.sym 109972 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 109975 fifo_produce[5]
.sym 109976 fifo_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 109980 fifo_produce[0]
.sym 109983 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 109984 fifo_wrport_we
.sym 109985 fifo_do_read_SB_LUT4_O_I1[1]
.sym 109986 fifo_do_read_SB_LUT4_O_I1[2]
.sym 109987 fifo_do_read_SB_LUT4_O_I1[3]
.sym 109988 fifo_syncfifo_we
.sym 109989 csrbank2_in0_re
.sym 109995 csrbank2_in0_re
.sym 109996 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 109997 fifo_do_read_SB_LUT4_O_I1[3]
.sym 109998 fifo_do_read_SB_LUT4_O_I1[2]
.sym 109999 fifo_do_read_SB_LUT4_O_I1[1]
.sym 110000 fifo_do_read_SB_LUT4_O_I3[0]
.sym 110005 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 110006 fifo_do_read_SB_LUT4_O_I1[1]
.sym 110007 fifo_do_read_SB_LUT4_O_I1[2]
.sym 110008 fifo_do_read_SB_LUT4_O_I1[3]
.sym 110011 fifo_do_read
.sym 110012 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 110013 fifo_do_read_SB_LUT4_O_I3[0]
.sym 110014 fifo_do_read_SB_LUT4_O_I1[3]
.sym 110015 fifo_do_read_SB_LUT4_O_I1[2]
.sym 110016 fifo_do_read_SB_LUT4_O_I1[1]
.sym 110018 fifo_consume[0]
.sym 110023 fifo_consume[1]
.sym 110024 fifo_consume[0]
.sym 110027 fifo_consume[2]
.sym 110028 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 110031 fifo_consume[3]
.sym 110032 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 110035 fifo_consume[4]
.sym 110036 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 110039 fifo_consume[5]
.sym 110040 fifo_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 110048 fifo_consume[0]
.sym 110069 array_muxed1[0]
.sym 110073 array_muxed1[7]
.sym 110114 VexRiscv._zz_61__SB_LUT4_O_30_I1[0]
.sym 110115 VexRiscv._zz_61__SB_LUT4_O_30_I1[1]
.sym 110116 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 110117 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 110118 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 110119 VexRiscv.CsrPlugin_selfException_payload_badAddr[5]
.sym 110120 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 110121 spram_dataout2[9]
.sym 110122 spram_dataout0[9]
.sym 110123 grant_SB_LUT4_I3_O[0]
.sym 110124 grant_SB_LUT4_I3_O[1]
.sym 110125 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 110129 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 110130 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 110131 VexRiscv.CsrPlugin_selfException_payload_badAddr[1]
.sym 110132 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 110135 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 110136 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 110137 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 110141 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 110145 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[0]
.sym 110146 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[1]
.sym 110147 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I0[2]
.sym 110148 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110149 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[0]
.sym 110150 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[1]
.sym 110151 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I0[2]
.sym 110152 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110154 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 110155 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 110156 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 110157 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[0]
.sym 110158 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[1]
.sym 110159 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I0[2]
.sym 110160 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110161 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 110162 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 110163 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[2]
.sym 110164 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110165 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[0]
.sym 110166 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[1]
.sym 110167 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I0[2]
.sym 110168 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110169 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[0]
.sym 110170 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[1]
.sym 110171 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I0[2]
.sym 110172 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110173 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[0]
.sym 110174 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[1]
.sym 110175 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I0[2]
.sym 110176 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110178 VexRiscv._zz_34_[0]
.sym 110179 VexRiscv._zz_34_[1]
.sym 110180 VexRiscv._zz_162_[6]
.sym 110181 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[0]
.sym 110182 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[1]
.sym 110183 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I0[2]
.sym 110184 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110185 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[0]
.sym 110186 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[1]
.sym 110187 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O[2]
.sym 110188 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110189 VexRiscv._zz_162_[12]
.sym 110190 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 110191 VexRiscv._zz_34_[1]
.sym 110192 VexRiscv._zz_34_[0]
.sym 110193 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 110194 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 110195 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 110196 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 110198 VexRiscv._zz_34_[0]
.sym 110199 VexRiscv._zz_34_[1]
.sym 110200 VexRiscv._zz_162_[10]
.sym 110202 VexRiscv._zz_34_[0]
.sym 110203 VexRiscv._zz_34_[1]
.sym 110204 VexRiscv._zz_162_[7]
.sym 110206 VexRiscv._zz_34_[0]
.sym 110207 VexRiscv._zz_34_[1]
.sym 110208 VexRiscv._zz_162_[5]
.sym 110209 VexRiscv._zz_162_[0]
.sym 110210 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 110211 VexRiscv._zz_34_[0]
.sym 110212 VexRiscv._zz_34_[1]
.sym 110213 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 110214 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[3]
.sym 110215 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 110216 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 110219 VexRiscv._zz_243_[2]
.sym 110220 VexRiscv.CsrPlugin_selfException_valid
.sym 110222 VexRiscv._zz_34_[0]
.sym 110223 VexRiscv._zz_34_[1]
.sym 110224 VexRiscv._zz_162_[9]
.sym 110225 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[0]
.sym 110226 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[1]
.sym 110227 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I0[2]
.sym 110228 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110229 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[0]
.sym 110230 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[1]
.sym 110231 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I0[2]
.sym 110232 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110233 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 110234 VexRiscv._zz_162_[2]
.sym 110235 VexRiscv._zz_34_[0]
.sym 110236 VexRiscv._zz_34_[1]
.sym 110239 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 110240 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 110242 VexRiscv._zz_34_[0]
.sym 110243 VexRiscv._zz_34_[1]
.sym 110244 VexRiscv._zz_162_[8]
.sym 110245 VexRiscv._zz_162_[13]
.sym 110246 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 110247 VexRiscv._zz_34_[1]
.sym 110248 VexRiscv._zz_34_[0]
.sym 110251 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 110252 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 110253 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 110259 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 110260 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 110261 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 110267 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 110268 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 110269 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 110270 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 110271 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 110272 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 110273 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[0]
.sym 110274 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[1]
.sym 110275 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[2]
.sym 110276 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110277 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 110278 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 110279 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110280 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 110281 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[0]
.sym 110282 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[1]
.sym 110283 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I0[2]
.sym 110284 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110285 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 110286 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 110287 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110288 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 110289 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 110290 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 110291 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 110292 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110293 VexRiscv._zz_162_[15]
.sym 110294 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 110295 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110296 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 110298 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 110299 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 110300 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 110302 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 110303 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 110304 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110307 VexRiscv.execute_arbitration_isFiring
.sym 110308 VexRiscv.decode_to_execute_REGFILE_WRITE_VALID
.sym 110310 VexRiscv.CsrPlugin_mepc[8]
.sym 110311 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 110312 VexRiscv._zz_176_
.sym 110314 VexRiscv.CsrPlugin_mepc[13]
.sym 110315 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 110316 VexRiscv._zz_176_
.sym 110318 VexRiscv.CsrPlugin_mepc[10]
.sym 110319 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 110320 VexRiscv._zz_176_
.sym 110322 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[0]
.sym 110323 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_23_D_SB_LUT4_O_I1[1]
.sym 110324 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110326 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[0]
.sym 110327 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_18_D_SB_LUT4_O_I1[1]
.sym 110328 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110330 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[0]
.sym 110331 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_26_D_SB_LUT4_O_I1[1]
.sym 110332 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110334 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[0]
.sym 110335 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_21_D_SB_LUT4_O_I1[1]
.sym 110336 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110337 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 110338 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 110339 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110340 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 110342 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 110343 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 110344 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 110346 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 110347 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 110348 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 110350 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 110351 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 110352 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 110354 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1[0]
.sym 110355 addr_storage[15]
.sym 110356 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 110359 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 110360 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 110363 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 110364 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[21]
.sym 110365 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 110366 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 110367 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 110368 VexRiscv._zz_120_[9]
.sym 110369 VexRiscv.CsrPlugin_mtvec_base[13]
.sym 110370 VexRiscv.CsrPlugin_mepc[15]
.sym 110371 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 110372 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 110374 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 110375 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 110376 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 110378 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[0]
.sym 110379 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_29_D_SB_LUT4_O_I1[1]
.sym 110380 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110382 VexRiscv.CsrPlugin_mepc[2]
.sym 110383 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 110384 VexRiscv._zz_176_
.sym 110385 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 110386 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 110387 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 110388 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 110389 basesoc_cpu_dbus_dat_r[15]
.sym 110393 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110394 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110395 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[13]
.sym 110396 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110399 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110400 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 110402 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[0]
.sym 110403 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_22_D_SB_LUT4_O_I1[1]
.sym 110404 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110405 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 110406 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[15]
.sym 110407 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110408 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110409 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110410 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110411 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[11]
.sym 110412 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110413 VexRiscv.CsrPlugin_mcycle[30]
.sym 110414 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 110415 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 110416 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 110418 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 110419 VexRiscv.CsrPlugin_selfException_valid
.sym 110420 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 110422 VexRiscv.CsrPlugin_mepc[9]
.sym 110423 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 110424 VexRiscv._zz_176_
.sym 110425 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110426 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110427 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[10]
.sym 110428 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110429 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110430 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110431 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[12]
.sym 110432 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110435 sbled_b_SB_LUT4_I3_O[0]
.sym 110436 sbled_b_SB_LUT4_I3_O[1]
.sym 110439 sbled_g_SB_LUT4_I3_O[0]
.sym 110440 sbled_g_SB_LUT4_I3_O[1]
.sym 110441 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 110442 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[13]
.sym 110443 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110444 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110445 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 110446 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[14]
.sym 110447 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110448 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110450 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 110451 csrbank4_dat0_w[3]
.sym 110452 sbled_rraw_SB_LUT4_I0_O[2]
.sym 110453 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 110454 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[12]
.sym 110455 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110456 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110457 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 110458 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[9]
.sym 110459 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110460 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110461 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 110462 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[4]
.sym 110463 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110464 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110466 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 110470 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 110471 $PACKER_VCC_NET
.sym 110472 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 110474 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 110475 $PACKER_VCC_NET
.sym 110476 VexRiscv._zz_201__SB_LUT4_O_I3[2]
.sym 110478 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 110479 $PACKER_VCC_NET
.sym 110480 VexRiscv._zz_201__SB_LUT4_O_I3[3]
.sym 110481 VexRiscv.CsrPlugin_exceptionPendings_0
.sym 110482 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 110483 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 110484 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 110486 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[0]
.sym 110487 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 110488 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[3]
.sym 110489 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 110493 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 110494 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110495 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 110496 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I3_O[3]
.sym 110499 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 110500 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 110503 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 110504 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 110505 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 110506 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[1]
.sym 110507 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[2]
.sym 110508 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 110510 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[0]
.sym 110511 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[1]
.sym 110512 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_SB_LUT4_I0_O[2]
.sym 110515 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 110516 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 110518 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 110519 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 110520 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 110521 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 110522 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[16]
.sym 110523 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110524 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110525 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 110526 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 110527 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110528 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110529 VexRiscv.CsrPlugin_mtvec_base[16]
.sym 110530 VexRiscv.CsrPlugin_mepc[18]
.sym 110531 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 110532 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 110534 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 110535 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 110536 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[2]
.sym 110537 VexRiscv.CsrPlugin_exception
.sym 110541 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110542 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110543 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[9]
.sym 110544 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110545 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 110546 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 110547 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 110548 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 110549 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110550 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110551 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[19]
.sym 110552 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110553 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110554 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110555 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[16]
.sym 110556 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110557 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110558 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110559 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[14]
.sym 110560 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110561 VexRiscv.CsrPlugin_mie_MSIE
.sym 110562 VexRiscv.CsrPlugin_mip_MSIP
.sym 110563 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[1]
.sym 110564 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[2]
.sym 110567 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 110568 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 110569 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 110570 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[20]
.sym 110571 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110572 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110573 VexRiscv.IBusCachedPlugin_cache._zz_10_[13]
.sym 110574 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 110575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 110576 VexRiscv.IBusCachedPlugin_cache._zz_10_[15]
.sym 110577 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 110578 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 110579 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 110580 VexRiscv.IBusCachedPlugin_cache._zz_10_[14]
.sym 110581 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 110582 VexRiscv.IBusCachedPlugin_cache._zz_10_[12]
.sym 110583 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 110584 VexRiscv.IBusCachedPlugin_cache._zz_10_[10]
.sym 110585 VexRiscv.CsrPlugin_mie_MSIE
.sym 110586 VexRiscv.CsrPlugin_mip_MSIP
.sym 110587 VexRiscv.CsrPlugin_interrupt_code_SB_LUT4_I3_O[0]
.sym 110588 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 110590 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[29]
.sym 110591 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 110592 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 110593 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 110594 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 110595 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110596 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110597 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 110598 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 110599 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 110600 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 110601 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 110602 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 110603 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110604 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110605 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 110606 VexRiscv.IBusCachedPlugin_cache._zz_10_[3]
.sym 110607 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 110608 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 110609 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.sym 110610 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]
.sym 110611 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.sym 110612 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3]
.sym 110613 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 110614 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 110615 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 110616 VexRiscv.IBusCachedPlugin_cache._zz_10_[17]
.sym 110617 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 110618 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 110619 VexRiscv.IBusCachedPlugin_cache._zz_10_[22]
.sym 110620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 110621 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 110622 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 110623 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 110624 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 110625 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110626 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110627 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[29]
.sym 110628 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110629 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 110633 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 110634 VexRiscv.IBusCachedPlugin_cache._zz_10_[9]
.sym 110635 VexRiscv.IBusCachedPlugin_cache._zz_10_[18]
.sym 110636 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 110637 VexRiscv.CsrPlugin_mtvec_base[18]
.sym 110638 VexRiscv.CsrPlugin_mepc[20]
.sym 110639 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 110640 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 110641 basesoc_cpu_ibus_adr[22]
.sym 110642 basesoc_cpu_ibus_adr[23]
.sym 110643 basesoc_cpu_ibus_adr[24]
.sym 110644 basesoc_cpu_ibus_adr[25]
.sym 110645 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110646 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110647 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[15]
.sym 110648 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110649 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 110653 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 110658 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[0]
.sym 110659 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 110660 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110662 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[0]
.sym 110663 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 110664 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110666 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[0]
.sym 110667 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 110668 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110670 VexRiscv.CsrPlugin_mepc[17]
.sym 110671 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 110672 VexRiscv._zz_176_
.sym 110674 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 110675 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 110676 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110678 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[0]
.sym 110679 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 110680 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 110682 VexRiscv.CsrPlugin_mepc[16]
.sym 110683 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 110684 VexRiscv._zz_176_
.sym 110686 VexRiscv.CsrPlugin_mepc[31]
.sym 110687 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 110688 VexRiscv._zz_176_
.sym 110689 VexRiscv.CsrPlugin_mepc[17]
.sym 110690 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 110691 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 110692 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 110693 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110694 VexRiscv.CsrPlugin_mscratch[28]
.sym 110695 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 110696 VexRiscv.CsrPlugin_mepc[28]
.sym 110697 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 110698 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 110699 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110700 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110701 VexRiscv.CsrPlugin_mtval[17]
.sym 110702 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 110703 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 110704 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 110705 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 110706 VexRiscv.CsrPlugin_mtval[20]
.sym 110707 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 110708 VexRiscv.CsrPlugin_mscratch[20]
.sym 110710 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 110711 csrbank6_o0_w[1]
.sym 110712 touch_touch2_i_SB_LUT4_I1_O[2]
.sym 110713 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110714 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110715 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[17]
.sym 110716 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110717 VexRiscv.CsrPlugin_mcycle[19]
.sym 110718 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 110719 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110720 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 110721 VexRiscv.CsrPlugin_mscratch[19]
.sym 110722 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 110723 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 110724 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 110725 csrbank2_in0_w[2]
.sym 110726 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 110727 fifo_readable_SB_LUT4_I3_I1[2]
.sym 110728 csrbank2_out_w[2]
.sym 110729 VexRiscv.CsrPlugin_mtval[30]
.sym 110730 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 110731 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 110732 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 110734 VexRiscv.CsrPlugin_mepc[19]
.sym 110735 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 110736 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]
.sym 110737 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 110738 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 110739 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 110740 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 110741 VexRiscv.CsrPlugin_mscratch[29]
.sym 110742 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110743 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 110744 VexRiscv.CsrPlugin_mtval[29]
.sym 110747 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 110748 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 110749 interface8_bank_bus_dat_r[2]
.sym 110750 interface2_bank_bus_dat_r[2]
.sym 110751 interface3_bank_bus_dat_r[2]
.sym 110752 interface4_bank_bus_dat_r[2]
.sym 110753 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 110757 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 110758 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 110759 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[27]
.sym 110760 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 110761 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 110765 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 110769 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 110773 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_11_D_SB_LUT4_O_I1[1]
.sym 110777 interface8_bank_bus_dat_r[1]
.sym 110778 interface2_bank_bus_dat_r[1]
.sym 110779 interface3_bank_bus_dat_r[1]
.sym 110780 interface4_bank_bus_dat_r[1]
.sym 110805 addr_storage[17]
.sym 110806 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 110807 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 110808 addr_storage[25]
.sym 110810 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1[0]
.sym 110811 addr_storage[25]
.sym 110812 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 110814 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 110815 addr_storage[29]
.sym 110816 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 110821 addr_storage[1]
.sym 110822 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 110823 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 110824 addr_storage[9]
.sym 110825 addr_storage[1]
.sym 110829 addr_storage[0]
.sym 110837 addr_storage[2]
.sym 110838 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 110839 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 110840 addr_storage[10]
.sym 110841 addr_storage[0]
.sym 110842 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 110843 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 110844 addr_storage[8]
.sym 110847 basesoc_wishbone_ack
.sym 110848 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 110850 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 110851 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 110852 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 110853 array_muxed0[13]
.sym 110854 array_muxed0[10]
.sym 110855 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 110856 array_muxed0[11]
.sym 110857 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[0]
.sym 110865 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[1]
.sym 110869 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 110870 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 110871 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 110872 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]
.sym 110875 sbled_g_SB_LUT4_I3_I2[3]
.sym 110876 fifo_readable_SB_LUT4_I3_I1[1]
.sym 110879 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 110880 array_muxed0[12]
.sym 110882 fifo_level0[0]
.sym 110887 fifo_level0[1]
.sym 110891 fifo_level0[2]
.sym 110892 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 110895 fifo_level0[3]
.sym 110896 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 110899 fifo_level0[4]
.sym 110900 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 110903 fifo_level0[5]
.sym 110904 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 110907 fifo_do_read_SB_LUT4_O_I1[3]
.sym 110908 fifo_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 110909 array_muxed0[9]
.sym 110910 array_muxed0[13]
.sym 110911 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 110912 array_muxed0[10]
.sym 110915 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 110916 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 110919 array_muxed0[13]
.sym 110920 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 110921 addr_storage[7]
.sym 110922 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 110923 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 110924 addr_storage[15]
.sym 110926 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 110927 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 110928 array_muxed0[13]
.sym 110931 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 110932 csrbank2_in0_re_SB_LUT4_O_I3[1]
.sym 110933 array_muxed1[1]
.sym 110939 array_muxed0[9]
.sym 110940 array_muxed0[10]
.sym 110941 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 110942 fifo_readable_SB_LUT4_I3_I1[1]
.sym 110943 fifo_readable_SB_LUT4_I3_I1[2]
.sym 110944 csrbank2_status_w[1]
.sym 110945 array_muxed1[5]
.sym 110954 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 110955 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 110956 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 110957 array_muxed1[2]
.sym 110961 array_muxed1[7]
.sym 110965 array_muxed1[6]
.sym 110970 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 110971 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 110972 csrbank2_in0_re_SB_LUT4_O_I3[1]
.sym 110973 array_muxed1[3]
.sym 110977 array_muxed1[4]
.sym 110981 array_muxed1[0]
.sym 110985 array_muxed1[2]
.sym 110990 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 110991 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 110992 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 110993 array_muxed1[5]
.sym 110997 array_muxed1[6]
.sym 111001 array_muxed1[7]
.sym 111005 array_muxed1[1]
.sym 111025 array_muxed1[3]
.sym 111074 VexRiscv.execute_LightShifterPlugin_shiftReg[7]
.sym 111075 VexRiscv._zz_120_[7]
.sym 111076 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111081 VexRiscv._zz_61_[3]
.sym 111086 VexRiscv.execute_LightShifterPlugin_shiftReg[3]
.sym 111087 VexRiscv._zz_120_[3]
.sym 111088 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111089 VexRiscv._zz_61_[1]
.sym 111106 VexRiscv.execute_LightShifterPlugin_shiftReg[6]
.sym 111107 VexRiscv._zz_120_[6]
.sym 111108 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111111 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111112 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111113 VexRiscv._zz_61__SB_LUT4_O_27_I0[2]
.sym 111114 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 111115 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 111116 VexRiscv._zz_120_[4]
.sym 111118 VexRiscv.execute_LightShifterPlugin_shiftReg[10]
.sym 111119 VexRiscv._zz_120_[10]
.sym 111120 VexRiscv.execute_LightShifterPlugin_isActive
.sym 111121 VexRiscv._zz_248__SB_LUT4_O_I0[0]
.sym 111122 VexRiscv._zz_248__SB_LUT4_O_I0[1]
.sym 111123 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 111124 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 111125 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 111131 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111132 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111133 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 111139 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 111140 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111141 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111142 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 111143 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 111144 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111145 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111146 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[1]
.sym 111147 VexRiscv.CsrPlugin_selfException_payload_badAddr[0]
.sym 111148 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111149 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I2[1]
.sym 111153 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111154 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 111155 VexRiscv.CsrPlugin_selfException_payload_badAddr[6]
.sym 111156 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111157 VexRiscv._zz_162_[14]
.sym 111158 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 111159 VexRiscv._zz_34_[1]
.sym 111160 VexRiscv._zz_34_[0]
.sym 111162 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 111163 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 111164 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 111165 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111166 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 111167 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 111168 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111169 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 111170 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 111171 VexRiscv._zz_342__SB_LUT4_O_I2[2]
.sym 111172 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 111173 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[15]
.sym 111177 VexRiscv._zz_162_[1]
.sym 111178 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 111179 VexRiscv._zz_34_[0]
.sym 111180 VexRiscv._zz_34_[1]
.sym 111183 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111184 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111185 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 111191 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111192 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111194 VexRiscv._zz_105__SB_LUT4_O_1_I3[0]
.sym 111195 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 111196 VexRiscv._zz_105__SB_LUT4_O_1_I3[2]
.sym 111199 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 111200 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111201 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 111205 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111206 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 111207 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 111208 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111211 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 111212 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[11]
.sym 111214 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 111215 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 111216 VexRiscv._zz_176_
.sym 111217 VexRiscv._zz_162_[1]
.sym 111218 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 111219 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111220 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 111221 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111222 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 111223 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 111224 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111226 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111227 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 111228 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111229 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 111230 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[17]
.sym 111231 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111232 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111234 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[0]
.sym 111235 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_30_D_SB_LUT4_O_I1[1]
.sym 111236 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 111238 VexRiscv.CsrPlugin_mepc[4]
.sym 111239 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 111240 VexRiscv._zz_176_
.sym 111244 VexRiscv.CsrPlugin_mcycle[0]
.sym 111246 VexRiscv.CsrPlugin_mepc[6]
.sym 111247 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 111248 VexRiscv._zz_176_
.sym 111250 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[0]
.sym 111251 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_27_D_SB_LUT4_O_I1[1]
.sym 111252 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 111253 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 111254 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 111255 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111256 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 111258 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[0]
.sym 111259 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_25_D_SB_LUT4_O_I1[1]
.sym 111260 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 111262 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 111263 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 111264 VexRiscv._zz_136__SB_LUT4_O_8_I3[2]
.sym 111266 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[17]
.sym 111267 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 111268 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 111269 VexRiscv._zz_162_[19]
.sym 111270 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 111271 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111272 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 111273 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 111274 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 111275 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111276 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 111277 VexRiscv._zz_162_[18]
.sym 111278 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 111279 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111280 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 111284 VexRiscv._zz_40_
.sym 111286 VexRiscv.CsrPlugin_interrupt_code[3]
.sym 111287 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]
.sym 111288 VexRiscv.CsrPlugin_hadException
.sym 111289 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 111290 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 111291 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111292 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 111293 VexRiscv._zz_162_[20]
.sym 111294 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 111295 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111296 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 111297 VexRiscv._zz_248__SB_LUT4_O_I0[2]
.sym 111298 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 111299 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 111300 VexRiscv._zz_120_[3]
.sym 111302 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 111303 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 111304 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 111306 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 111307 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 111308 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 111311 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 111312 usb_inhandler_dtbs[12]
.sym 111315 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 111316 usb_inhandler_dtbs[13]
.sym 111317 VexRiscv._zz_162_[21]
.sym 111318 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 111319 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111320 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 111322 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 111323 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 111324 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 111325 VexRiscv._zz_162_[31]
.sym 111326 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 111327 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111328 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 111329 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111330 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[18]
.sym 111331 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 111332 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111333 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 111334 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111335 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 111336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 111337 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 111338 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111339 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 111340 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 111341 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111342 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[19]
.sym 111343 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 111344 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111345 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 111346 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111347 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111348 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 111350 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 111351 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 111352 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 111353 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 111354 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111355 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 111356 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 111357 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 111358 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 111359 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 111360 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 111362 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 111366 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 111367 $PACKER_VCC_NET
.sym 111368 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 111370 VexRiscv.CsrPlugin_selfException_valid
.sym 111371 $PACKER_VCC_NET
.sym 111372 VexRiscv._zz_243__SB_LUT4_O_I3[2]
.sym 111373 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid
.sym 111374 VexRiscv.CsrPlugin_selfException_valid
.sym 111375 VexRiscv.BranchPlugin_branchExceptionPort_valid
.sym 111376 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 111378 VexRiscv._zz_243__SB_LUT4_I2_O[0]
.sym 111379 VexRiscv._zz_243__SB_LUT4_I2_O[1]
.sym 111380 VexRiscv._zz_243__SB_LUT4_I2_O[2]
.sym 111382 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[20]
.sym 111383 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 111384 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 111387 VexRiscv._zz_243_[2]
.sym 111388 VexRiscv.decode_to_execute_CSR_READ_OPCODE_SB_LUT4_I2_O[3]
.sym 111389 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 111390 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 111391 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 111392 VexRiscv._zz_243__SB_LUT4_I2_O[1]
.sym 111395 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 111396 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 111398 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 111399 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 111400 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 111402 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 111403 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 111404 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 111405 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111406 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 111407 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 111408 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111411 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 111412 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 111413 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111414 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[31]
.sym 111415 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 111416 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111417 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 111418 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 111419 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 111420 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 111423 VexRiscv.BranchPlugin_jumpInterface_valid
.sym 111424 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 111426 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 111427 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[2]
.sym 111431 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[3]
.sym 111432 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[1]
.sym 111435 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[4]
.sym 111436 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[2]
.sym 111439 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 111440 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[3]
.sym 111443 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 111444 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[4]
.sym 111447 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[7]
.sym 111448 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[5]
.sym 111451 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 111452 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[6]
.sym 111455 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 111456 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[7]
.sym 111459 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 111460 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[8]
.sym 111463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 111464 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[9]
.sym 111467 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 111468 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[10]
.sym 111471 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[13]
.sym 111472 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[11]
.sym 111475 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 111476 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[12]
.sym 111479 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 111480 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[13]
.sym 111483 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 111484 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[14]
.sym 111487 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 111488 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[15]
.sym 111491 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 111492 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[16]
.sym 111495 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 111496 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[17]
.sym 111499 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 111500 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[18]
.sym 111503 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 111504 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[19]
.sym 111507 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 111508 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[20]
.sym 111511 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 111512 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[21]
.sym 111515 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 111516 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[22]
.sym 111519 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 111520 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[23]
.sym 111523 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 111524 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[24]
.sym 111527 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 111528 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[25]
.sym 111531 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 111532 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[26]
.sym 111535 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 111536 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[27]
.sym 111539 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 111540 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[28]
.sym 111543 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 111544 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_CARRY_I0_CO[29]
.sym 111545 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 111546 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 111547 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 111548 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 111549 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[15]
.sym 111553 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 111554 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 111555 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 111556 VexRiscv._zz_91__SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 111557 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 111561 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111562 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111563 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[18]
.sym 111564 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 111567 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 111568 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 111569 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111570 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111571 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[25]
.sym 111572 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 111573 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 111574 VexRiscv.IBusCachedPlugin_cache._zz_10_[8]
.sym 111575 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 111576 VexRiscv.IBusCachedPlugin_cache._zz_10_[11]
.sym 111577 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 111578 VexRiscv.CsrPlugin_exceptionPendings_1
.sym 111579 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_2
.sym 111580 VexRiscv.CsrPlugin_interrupt_valid
.sym 111581 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 111582 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[30]
.sym 111583 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 111584 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 111585 VexRiscv._zz_91__SB_LUT4_I1_I2[0]
.sym 111586 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 111587 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 111588 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 111591 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 111592 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 111595 VexRiscv._zz_176__SB_LUT4_O_I2[0]
.sym 111596 VexRiscv.CsrPlugin_hadException
.sym 111597 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111598 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111599 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[28]
.sym 111600 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 111601 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 111602 VexRiscv.IBusCachedPlugin_cache._zz_10_[19]
.sym 111603 VexRiscv.IBusCachedPlugin_cache._zz_10_[21]
.sym 111604 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 111605 VexRiscv.CsrPlugin_mtvec_base[25]
.sym 111606 VexRiscv.CsrPlugin_mepc[27]
.sym 111607 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111608 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 111609 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 111610 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 111611 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 111612 VexRiscv._zz_120_[21]
.sym 111613 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 111618 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_error
.sym 111619 VexRiscv._zz_91__SB_LUT4_I1_I2[0]
.sym 111620 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 111622 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 111623 VexRiscv._zz_91__SB_LUT4_I1_I2[0]
.sym 111624 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1
.sym 111625 VexRiscv.CsrPlugin_mtvec_base[28]
.sym 111626 VexRiscv.CsrPlugin_mepc[30]
.sym 111627 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111628 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 111630 VexRiscv.CsrPlugin_mepc[30]
.sym 111631 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 111632 VexRiscv._zz_176_
.sym 111633 VexRiscv.CsrPlugin_mtval[21]
.sym 111634 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 111635 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 111636 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 111639 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 111640 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 111642 VexRiscv._zz_91__SB_LUT4_I1_O[0]
.sym 111643 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_isValid
.sym 111644 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_error
.sym 111645 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 111649 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111650 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 111651 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 111652 VexRiscv.MmuPlugin_status_sum
.sym 111653 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 111654 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 111655 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 111656 VexRiscv._zz_120_[17]
.sym 111657 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 111661 VexRiscv.CsrPlugin_mepc[18]
.sym 111662 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 111663 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O[2]
.sym 111664 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O[3]
.sym 111665 VexRiscv.CsrPlugin_mtval[18]
.sym 111666 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 111667 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 111668 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 111670 VexRiscv.CsrPlugin_mscratch[16]
.sym 111671 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 111672 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 111673 VexRiscv.CsrPlugin_mscratch[17]
.sym 111674 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 111675 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111676 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 111677 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111678 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 111679 VexRiscv.decode_to_execute_CSR_WRITE_OPCODE_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 111680 VexRiscv.MmuPlugin_status_mxr
.sym 111681 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_14_D_SB_LUT4_O_I1[1]
.sym 111685 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 111686 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 111687 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 111688 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 111689 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O[1]
.sym 111690 VexRiscv.CsrPlugin_mtval[24]
.sym 111691 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]
.sym 111692 VexRiscv.CsrPlugin_mscratch[24]
.sym 111693 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111694 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 111695 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 111696 VexRiscv._zz_147_[16]
.sym 111697 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 111701 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 111705 VexRiscv.CsrPlugin_mtvec_base[23]
.sym 111706 VexRiscv.CsrPlugin_mepc[25]
.sym 111707 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111708 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 111709 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 111713 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 111717 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 111723 sbled_g_SB_LUT4_I3_I2[3]
.sym 111724 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 111725 VexRiscv.CsrPlugin_mtvec_base[20]
.sym 111726 VexRiscv.CsrPlugin_mepc[22]
.sym 111727 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111728 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 111729 VexRiscv.CsrPlugin_mepc[30]
.sym 111730 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 111731 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 111732 VexRiscv._zz_147_[30]
.sym 111733 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 111737 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 111738 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[22]
.sym 111739 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 111740 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 111741 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111742 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111743 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[23]
.sym 111744 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 111749 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111750 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111751 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[20]
.sym 111752 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 111753 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 111761 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 111765 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 111797 addr_storage[4]
.sym 111798 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 111799 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 111800 addr_storage[12]
.sym 111806 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_9_D_SB_LUT4_O_I1[0]
.sym 111807 addr_storage[22]
.sym 111808 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 111811 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 111812 array_muxed0[9]
.sym 111814 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 111815 array_muxed0[11]
.sym 111816 array_muxed0[12]
.sym 111817 array_muxed0[13]
.sym 111818 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 111819 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111820 array_muxed0[10]
.sym 111823 array_muxed0[2]
.sym 111824 sbled_g_SB_LUT4_I3_I2[3]
.sym 111827 csrbank2_in0_re_SB_LUT4_O_I3[0]
.sym 111828 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 111829 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 111835 array_muxed0[11]
.sym 111836 array_muxed0[12]
.sym 111837 interface3_bank_bus_dat_r[7]
.sym 111838 interface4_bank_bus_dat_r[7]
.sym 111839 interface5_bank_bus_dat_r[7]
.sym 111840 interface7_bank_bus_dat_r[7]
.sym 111850 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[0]
.sym 111851 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I1[1]
.sym 111852 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 111853 array_muxed0[13]
.sym 111854 array_muxed0[10]
.sym 111855 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111856 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 111861 array_muxed0[13]
.sym 111862 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111863 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111864 array_muxed0[10]
.sym 111865 array_muxed1[4]
.sym 111869 array_muxed0[13]
.sym 111870 array_muxed0[10]
.sym 111871 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111872 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 111882 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 111883 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111884 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111889 addr_storage[31]
.sym 111890 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 111891 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 111892 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 111901 array_muxed0[2]
.sym 111902 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 111903 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 111904 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111909 array_muxed1[1]
.sym 111930 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 111931 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 111932 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 111937 array_muxed1[6]
.sym 111941 array_muxed1[2]
.sym 111945 addr_storage[3]
.sym 111946 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 111947 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 111948 addr_storage[11]
.sym 111949 array_muxed1[5]
.sym 111957 addr_storage[5]
.sym 111958 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 111959 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 111960 addr_storage[13]
.sym 111961 addr_storage[6]
.sym 111962 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O[1]
.sym 111963 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[0]
.sym 111964 addr_storage[14]
.sym 111965 array_muxed1[3]
.sym 111989 array_muxed1[6]
.sym 112034 VexRiscv.execute_LightShifterPlugin_shiftReg[2]
.sym 112035 VexRiscv._zz_120_[2]
.sym 112036 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112038 VexRiscv._zz_61__SB_LUT4_O_29_I1[0]
.sym 112039 VexRiscv._zz_61__SB_LUT4_O_29_I2[1]
.sym 112040 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112042 VexRiscv.execute_LightShifterPlugin_shiftReg[5]
.sym 112043 VexRiscv._zz_120_[5]
.sym 112044 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112045 VexRiscv._zz_61_[2]
.sym 112049 VexRiscv._zz_61_[5]
.sym 112053 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]
.sym 112054 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]
.sym 112055 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 112056 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112058 VexRiscv.execute_LightShifterPlugin_shiftReg[1]
.sym 112059 VexRiscv._zz_120_[1]
.sym 112060 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112061 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1[1]
.sym 112062 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]
.sym 112063 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 112064 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112065 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112066 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 112067 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 112068 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112069 VexRiscv._zz_61__SB_LUT4_O_27_I0[0]
.sym 112070 VexRiscv._zz_61__SB_LUT4_O_27_I0[1]
.sym 112071 VexRiscv._zz_61__SB_LUT4_O_27_I0[2]
.sym 112072 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112074 VexRiscv.execute_LightShifterPlugin_shiftReg[4]
.sym 112075 VexRiscv._zz_120_[4]
.sym 112076 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112078 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 112079 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1[1]
.sym 112080 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 112081 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 112082 VexRiscv.decode_to_execute_SHIFT_CTRL_SB_LUT4_I2_O[1]
.sym 112083 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 112084 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112085 VexRiscv._zz_61_[4]
.sym 112089 VexRiscv.decode_to_execute_SHIFT_CTRL_SB_LUT4_I2_O[1]
.sym 112090 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 112091 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 112092 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112093 VexRiscv._zz_61__SB_LUT4_O_26_I0[0]
.sym 112094 VexRiscv._zz_61__SB_LUT4_O_26_I0[1]
.sym 112095 VexRiscv._zz_61__SB_LUT4_O_26_I0[2]
.sym 112096 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112099 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 112100 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 112102 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 112103 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 112104 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 112105 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 112111 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 112112 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 112114 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 112115 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 112116 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112117 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 112118 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 112119 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 112120 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 112122 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[0]
.sym 112123 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O[1]
.sym 112124 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112126 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 112127 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 112128 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 112130 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112131 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112132 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 112133 VexRiscv._zz_61_[9]
.sym 112138 VexRiscv._zz_61__SB_LUT4_O_22_I1[0]
.sym 112139 VexRiscv._zz_61__SB_LUT4_O_22_I1[1]
.sym 112140 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112141 VexRiscv._zz_162_[15]
.sym 112142 VexRiscv.CsrPlugin_selfException_payload_badAddr[15]
.sym 112143 VexRiscv._zz_34_[1]
.sym 112144 VexRiscv._zz_34_[0]
.sym 112146 VexRiscv.execute_LightShifterPlugin_shiftReg[9]
.sym 112147 VexRiscv._zz_120_[9]
.sym 112148 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112149 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 112150 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 112151 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 112152 VexRiscv._zz_120_[15]
.sym 112153 VexRiscv._zz_61_[8]
.sym 112158 VexRiscv.execute_LightShifterPlugin_shiftReg[8]
.sym 112159 VexRiscv._zz_120_[8]
.sym 112160 VexRiscv.execute_LightShifterPlugin_isActive
.sym 112161 VexRiscv._zz_162_[16]
.sym 112162 VexRiscv.CsrPlugin_selfException_payload_badAddr[16]
.sym 112163 VexRiscv._zz_34_[1]
.sym 112164 VexRiscv._zz_34_[0]
.sym 112165 VexRiscv._zz_162_[3]
.sym 112166 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 112167 VexRiscv._zz_34_[0]
.sym 112168 VexRiscv._zz_34_[1]
.sym 112169 VexRiscv._zz_162_[20]
.sym 112170 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 112171 VexRiscv._zz_34_[1]
.sym 112172 VexRiscv._zz_34_[0]
.sym 112175 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 112176 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 112177 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 112181 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[7]
.sym 112185 VexRiscv._zz_162_[17]
.sym 112186 VexRiscv.CsrPlugin_selfException_payload_badAddr[17]
.sym 112187 VexRiscv._zz_34_[1]
.sym 112188 VexRiscv._zz_34_[0]
.sym 112189 VexRiscv._zz_162_[4]
.sym 112190 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 112191 VexRiscv._zz_34_[0]
.sym 112192 VexRiscv._zz_34_[1]
.sym 112193 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[4]
.sym 112197 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[6]
.sym 112201 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 112202 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 112203 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 112204 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 112205 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[0]
.sym 112209 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[14]
.sym 112213 VexRiscv._zz_163_[12]
.sym 112214 VexRiscv.DBusSimplePlugin_redoBranch_payload[12]
.sym 112215 VexRiscv._zz_32_[1]
.sym 112216 VexRiscv._zz_32_[0]
.sym 112217 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[1]
.sym 112221 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[15]
.sym 112225 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[9]
.sym 112229 VexRiscv._zz_162_[16]
.sym 112230 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 112231 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112232 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 112233 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[0]
.sym 112234 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[1]
.sym 112235 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 112236 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 112238 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 112239 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 112240 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 112241 VexRiscv._zz_162_[17]
.sym 112242 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 112243 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112244 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 112245 VexRiscv._zz_162_[22]
.sym 112246 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 112247 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112248 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 112249 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 112250 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[12]
.sym 112251 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 112252 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 112253 VexRiscv._zz_163_[11]
.sym 112254 VexRiscv.DBusSimplePlugin_redoBranch_payload[11]
.sym 112255 VexRiscv._zz_32_[1]
.sym 112256 VexRiscv._zz_32_[0]
.sym 112258 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[0]
.sym 112259 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_16_D_SB_LUT4_O_I1[1]
.sym 112260 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 112261 basesoc_cpu_dbus_dat_r[17]
.sym 112265 VexRiscv._zz_162_[24]
.sym 112266 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 112267 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112268 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 112270 VexRiscv.CsrPlugin_mepc[15]
.sym 112271 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 112272 VexRiscv._zz_176_
.sym 112274 VexRiscv.CsrPlugin_mepc[14]
.sym 112275 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 112276 VexRiscv._zz_176_
.sym 112277 VexRiscv._zz_162_[28]
.sym 112278 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 112279 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112280 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 112282 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[0]
.sym 112283 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_17_D_SB_LUT4_O_I1[1]
.sym 112284 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 112285 basesoc_cpu_dbus_dat_r[20]
.sym 112289 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112290 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112291 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 112292 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112293 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112294 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112295 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 112296 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112299 sbled_r_SB_LUT4_I1_O[0]
.sym 112300 sbled_r_SB_LUT4_I1_O[1]
.sym 112303 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 112304 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 112305 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 112306 csrbank4_dat0_w[5]
.sym 112307 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112308 csrbank4_ctrl0_w[5]
.sym 112309 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112310 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 112311 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 112312 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112313 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 112314 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[13]
.sym 112315 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 112316 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 112318 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[16]
.sym 112319 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 112320 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 112321 basesoc_cpu_dbus_dat_r[25]
.sym 112325 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 112326 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 112327 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 112328 VexRiscv._zz_120_[30]
.sym 112331 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112332 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 112334 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 112335 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 112336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 112337 basesoc_cpu_dbus_dat_r[27]
.sym 112343 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 112344 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 112346 VexRiscv.MmuPlugin_satp_mode_SB_LUT4_I3_1_O[0]
.sym 112347 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 112348 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 112351 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112352 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 112353 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112354 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 112355 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 112356 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112357 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112358 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 112359 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 112360 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112361 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[12]
.sym 112365 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112366 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[29]
.sym 112367 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 112368 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112370 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 112371 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 112372 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 112375 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112376 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112377 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 112378 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[1]
.sym 112379 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[2]
.sym 112380 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 112381 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[14]
.sym 112385 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112386 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112387 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112388 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 112389 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 112390 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 112391 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 112392 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 112393 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 112394 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 112395 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 112396 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 112397 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[0]
.sym 112398 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[1]
.sym 112399 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I0[2]
.sym 112400 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 112401 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 112402 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 112403 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[2]
.sym 112404 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[3]
.sym 112405 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112406 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112407 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112408 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 112411 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 112412 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 112413 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]
.sym 112414 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]
.sym 112415 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]
.sym 112416 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 112417 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112418 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 112419 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 112420 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112421 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112422 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 112423 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 112424 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112425 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112426 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112427 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112428 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 112429 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112430 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[27]
.sym 112431 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 112432 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112433 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[1]
.sym 112434 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[25]
.sym 112435 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 112436 VexRiscv.BranchPlugin_branchExceptionPort_valid_SB_LUT4_I1_O[0]
.sym 112438 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 112439 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 112440 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 112441 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 112442 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 112443 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 112444 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 112445 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 112446 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112447 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112448 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 112450 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[27]
.sym 112451 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 112452 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 112453 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 112457 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 112458 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[28]
.sym 112459 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 112460 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 112462 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[23]
.sym 112463 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 112464 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 112465 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 112470 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[22]
.sym 112471 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 112472 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 112473 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 112474 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[24]
.sym 112475 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 112476 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 112478 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[21]
.sym 112479 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 112480 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 112481 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 112485 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 112489 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112490 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112491 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[22]
.sym 112492 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 112493 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 112498 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[28]
.sym 112499 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 112500 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 112501 VexRiscv.CsrPlugin_minstret[54]
.sym 112502 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 112503 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 112504 VexRiscv.CsrPlugin_mtval[22]
.sym 112505 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 112506 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[23]
.sym 112507 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 112508 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 112509 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 112513 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[24]
.sym 112517 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[7]
.sym 112521 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[19]
.sym 112525 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[11]
.sym 112529 VexRiscv.CsrPlugin_mtvec_base[22]
.sym 112530 VexRiscv.CsrPlugin_mepc[24]
.sym 112531 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 112532 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 112533 VexRiscv.CsrPlugin_mtvec_base[26]
.sym 112534 VexRiscv.CsrPlugin_mepc[28]
.sym 112535 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 112536 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 112537 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112538 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112539 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[21]
.sym 112540 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 112541 VexRiscv.CsrPlugin_mtval[25]
.sym 112542 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 112543 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 112544 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 112547 VexRiscv.CsrPlugin_exception
.sym 112548 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 112551 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 112552 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 112553 VexRiscv.CsrPlugin_mcycle[28]
.sym 112554 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 112555 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 112556 VexRiscv.CsrPlugin_mtval[28]
.sym 112557 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]
.sym 112561 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]
.sym 112565 VexRiscv.CsrPlugin_mtval[16]
.sym 112566 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 112567 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 112568 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 112569 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 112570 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 112571 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 112572 VexRiscv._zz_120_[16]
.sym 112573 VexRiscv.CsrPlugin_mtvec_base[21]
.sym 112574 VexRiscv.CsrPlugin_mepc[23]
.sym 112575 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 112576 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 112577 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]
.sym 112583 VexRiscv._zz_91__SB_DFFESR_Q_R[0]
.sym 112584 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 112585 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]
.sym 112589 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]
.sym 112593 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]
.sym 112597 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]
.sym 112601 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]
.sym 112605 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]
.sym 112609 VexRiscv.CsrPlugin_mtval[23]
.sym 112610 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 112611 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[2]
.sym 112612 VexRiscv._zz_61__SB_LUT4_O_8_I2_SB_LUT4_O_I2[3]
.sym 112613 csrbank2_in0_w[6]
.sym 112614 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 112615 fifo_readable_SB_LUT4_I3_I1[2]
.sym 112616 csrbank2_out_w[6]
.sym 112617 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 112618 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 112619 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 112620 VexRiscv._zz_120_[20]
.sym 112621 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112622 VexRiscv.CsrPlugin_mscratch[23]
.sym 112623 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 112624 VexRiscv.CsrPlugin_mepc[23]
.sym 112625 VexRiscv.CsrPlugin_mcycle[27]
.sym 112626 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[1]
.sym 112627 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 112628 VexRiscv.CsrPlugin_mtval[27]
.sym 112634 VexRiscv.CsrPlugin_mepc[28]
.sym 112635 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 112636 VexRiscv._zz_176_
.sym 112637 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 112638 VexRiscv.BranchPlugin_branchExceptionPort_payload_badAddr[26]
.sym 112639 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[2]
.sym 112640 VexRiscv._zz_201__SB_LUT4_I1_O[3]
.sym 112641 VexRiscv.CsrPlugin_mtvec_base[24]
.sym 112642 VexRiscv.CsrPlugin_mepc[26]
.sym 112643 VexRiscv.CsrPlugin_mstatus_MIE_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 112644 VexRiscv._zz_201__SB_LUT4_I0_O[3]
.sym 112646 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]
.sym 112647 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]
.sym 112648 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2]
.sym 112651 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 112652 usb_inhandler_dtbs[1]
.sym 112653 VexRiscv.CsrPlugin_mtval[26]
.sym 112654 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O[1]
.sym 112655 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 112656 VexRiscv._zz_61__SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 112658 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[0]
.sym 112659 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[1]
.sym 112660 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1[2]
.sym 112661 VexRiscv.CsrPlugin_minstret[58]
.sym 112662 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 112663 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 112664 VexRiscv.CsrPlugin_mepc[26]
.sym 112667 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 112668 usb_inhandler_dtbs[5]
.sym 112669 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 112670 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 112671 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[24]
.sym 112672 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 112673 VexRiscv._zz_147_[22]
.sym 112674 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 112675 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 112676 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 112677 VexRiscv.CsrPlugin_minstret[56]
.sym 112678 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I2_SB_LUT4_I1_O[0]
.sym 112679 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 112680 VexRiscv._zz_147_[24]
.sym 112682 VexRiscv.CsrPlugin_mepc[24]
.sym 112683 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 112684 VexRiscv._zz_61__SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 112685 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 112686 VexRiscv.CsrPlugin_mepc[25]
.sym 112687 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 112688 VexRiscv._zz_147_[25]
.sym 112689 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112690 VexRiscv.CsrPlugin_mscratch[22]
.sym 112691 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 112692 VexRiscv.CsrPlugin_mepc[22]
.sym 112693 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[23]
.sym 112697 VexRiscv._zz_61__SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 112698 VexRiscv.CsrPlugin_mscratch[27]
.sym 112699 VexRiscv.CsrPlugin_mcause_exceptionCode_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 112700 VexRiscv.CsrPlugin_mepc[27]
.sym 112701 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[11]
.sym 112709 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[0]
.sym 112710 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[1]
.sym 112711 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_7_I0[2]
.sym 112712 VexRiscv._zz_104_[2]
.sym 112714 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[0]
.sym 112715 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1[1]
.sym 112716 VexRiscv._zz_104_[2]
.sym 112725 interface8_bank_bus_dat_r[0]
.sym 112726 interface2_bank_bus_dat_r[0]
.sym 112727 interface3_bank_bus_dat_r[0]
.sym 112728 interface4_bank_bus_dat_r[0]
.sym 112730 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 112731 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 112732 array_muxed1[0]
.sym 112733 csrbank3_ctrl0_w[0]
.sym 112734 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112735 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 112736 addr_storage[16]
.sym 112737 interface2_bank_bus_dat_r[6]
.sym 112738 interface3_bank_bus_dat_r[6]
.sym 112739 interface4_bank_bus_dat_r[6]
.sym 112740 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 112749 csrbank3_ctrl0_w[4]
.sym 112750 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112751 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 112752 addr_storage[20]
.sym 112753 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 112757 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 112761 csrbank3_ctrl0_w[2]
.sym 112762 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112763 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 112764 addr_storage[18]
.sym 112765 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 112779 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 112780 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 112785 array_muxed1[0]
.sym 112786 usb_pullup$SB_IO_OUT
.sym 112787 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 112788 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 112789 array_muxed1[0]
.sym 112790 csrbank7_out_ev_enable0_w
.sym 112791 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 112792 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 112793 array_muxed1[0]
.sym 112794 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 112795 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 112796 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 112797 csrbank7_out_status_w[5]
.sym 112798 usb_pullup_storage_SB_LUT4_I1_I3[1]
.sym 112799 basesoc_update_value_storage_SB_LUT4_I3_O[0]
.sym 112800 usb_pullup$SB_IO_OUT
.sym 112803 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 112804 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112806 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 112807 csrbank7_setup_data_w[7]
.sym 112808 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 112815 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112816 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112819 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 112820 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112830 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[0]
.sym 112831 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[1]
.sym 112832 usb_outhandler_csrfield_stall_SB_LUT4_I1_1_O[2]
.sym 112843 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 112844 usb_inhandler_dtbs[9]
.sym 112853 csrbank3_ctrl0_w[7]
.sym 112854 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112855 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 112856 addr_storage[23]
.sym 112859 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 112860 usb_inhandler_dtbs[8]
.sym 112863 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 112864 usb_inhandler_dtbs[3]
.sym 112865 array_muxed1[4]
.sym 112869 array_muxed1[5]
.sym 112873 array_muxed1[2]
.sym 112877 array_muxed1[7]
.sym 112881 array_muxed1[3]
.sym 112885 array_muxed1[0]
.sym 112890 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 112891 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 112892 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 112895 array_muxed0[2]
.sym 112896 fifo_readable_SB_LUT4_I3_I1[2]
.sym 112897 array_muxed1[1]
.sym 112902 do_reset_SB_LUT4_O_I1[0]
.sym 112903 csrbank3_ctrl0_w[2]
.sym 112904 csrbank3_ctrl0_w[3]
.sym 112910 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112911 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[1]
.sym 112912 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 112913 csrbank3_ctrl0_w[6]
.sym 112914 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 112915 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 112916 addr_storage[22]
.sym 112917 array_muxed1[7]
.sym 112925 csrbank3_ctrl0_w[4]
.sym 112926 csrbank3_ctrl0_w[6]
.sym 112927 csrbank3_ctrl0_w[5]
.sym 112928 csrbank3_ctrl0_w[7]
.sym 112929 array_muxed1[5]
.sym 112933 array_muxed1[2]
.sym 112937 array_muxed1[6]
.sym 112941 array_muxed1[4]
.sym 112945 array_muxed1[1]
.sym 112949 array_muxed1[7]
.sym 112953 array_muxed1[3]
.sym 112957 array_muxed1[0]
.sym 112993 VexRiscv._zz_61__SB_LUT4_O_31_I0[0]
.sym 112994 VexRiscv._zz_61__SB_LUT4_O_31_I0[1]
.sym 112995 VexRiscv._zz_61__SB_LUT4_O_31_I0[2]
.sym 112996 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 112998 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 112999 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 113000 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113001 VexRiscv._zz_61_[0]
.sym 113006 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]
.sym 113007 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 113008 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113010 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113011 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 113012 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113013 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 113014 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113015 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 113016 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 113017 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 113018 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113019 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 113020 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 113021 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]
.sym 113022 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]
.sym 113023 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 113024 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113025 VexRiscv._zz_22__SB_LUT4_O_I3[2]
.sym 113026 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 113027 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 113028 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 113030 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113031 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113032 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 113033 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113034 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113035 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 113036 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113038 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1[0]
.sym 113039 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1[1]
.sym 113040 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113042 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113043 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 113044 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 113046 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[0]
.sym 113047 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O[1]
.sym 113048 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113050 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2[0]
.sym 113051 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113052 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 113054 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113055 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 113056 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113058 VexRiscv._zz_61__SB_LUT4_O_18_I1[0]
.sym 113059 VexRiscv._zz_61__SB_LUT4_O_18_I1[1]
.sym 113060 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 113062 VexRiscv.execute_LightShifterPlugin_shiftReg[13]
.sym 113063 VexRiscv._zz_120_[13]
.sym 113064 VexRiscv.execute_LightShifterPlugin_isActive
.sym 113066 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 113067 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113068 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 113070 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113071 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 113072 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113074 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 113075 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 113076 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 113078 VexRiscv.execute_LightShifterPlugin_shiftReg[14]
.sym 113079 VexRiscv._zz_120_[14]
.sym 113080 VexRiscv.execute_LightShifterPlugin_isActive
.sym 113081 VexRiscv._zz_61_[13]
.sym 113086 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 113087 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 113088 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113089 VexRiscv._zz_61_[11]
.sym 113094 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 113095 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113096 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 113098 VexRiscv._zz_61__SB_LUT4_O_16_I1[0]
.sym 113099 VexRiscv._zz_61__SB_LUT4_O_16_I2[1]
.sym 113100 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 113102 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113103 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 113104 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 113105 VexRiscv._zz_61_[15]
.sym 113110 VexRiscv.execute_LightShifterPlugin_shiftReg[15]
.sym 113111 VexRiscv._zz_120_[15]
.sym 113112 VexRiscv.execute_LightShifterPlugin_isActive
.sym 113114 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1[0]
.sym 113115 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1[1]
.sym 113116 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113118 VexRiscv.execute_LightShifterPlugin_shiftReg[11]
.sym 113119 VexRiscv._zz_120_[11]
.sym 113120 VexRiscv.execute_LightShifterPlugin_isActive
.sym 113121 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 113122 VexRiscv.execute_arbitration_isFiring
.sym 113123 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 113124 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 113125 VexRiscv.DBusSimplePlugin_redoBranch_payload[6]
.sym 113126 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 113127 VexRiscv._zz_32_[1]
.sym 113128 VexRiscv._zz_32_[0]
.sym 113129 VexRiscv.DBusSimplePlugin_redoBranch_payload[0]
.sym 113130 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[2]
.sym 113131 VexRiscv._zz_32_[1]
.sym 113132 VexRiscv._zz_32_[0]
.sym 113133 VexRiscv._zz_163_[0]
.sym 113134 VexRiscv.CsrPlugin_selfException_payload_badAddr[7]
.sym 113135 VexRiscv._zz_32_[0]
.sym 113136 VexRiscv._zz_32_[1]
.sym 113137 VexRiscv._zz_163_[1]
.sym 113138 VexRiscv.CsrPlugin_selfException_payload_badAddr[8]
.sym 113139 VexRiscv._zz_32_[0]
.sym 113140 VexRiscv._zz_32_[1]
.sym 113141 VexRiscv._zz_163_[2]
.sym 113142 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 113143 VexRiscv._zz_32_[1]
.sym 113144 VexRiscv._zz_32_[0]
.sym 113145 VexRiscv._zz_163_[14]
.sym 113146 VexRiscv.DBusSimplePlugin_redoBranch_payload[14]
.sym 113147 VexRiscv._zz_32_[1]
.sym 113148 VexRiscv._zz_32_[0]
.sym 113149 VexRiscv.DBusSimplePlugin_redoBranch_payload[1]
.sym 113150 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 113151 VexRiscv._zz_32_[1]
.sym 113152 VexRiscv._zz_32_[0]
.sym 113153 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 113154 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 113155 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[5]
.sym 113156 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 113158 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 113159 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[14]
.sym 113160 VexRiscv._zz_323__SB_LUT4_O_I3[2]
.sym 113161 VexRiscv._zz_105_[19]
.sym 113165 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[19]
.sym 113169 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[8]
.sym 113173 VexRiscv.CsrPlugin_selfException_payload_badAddr[9]
.sym 113174 VexRiscv.DBusSimplePlugin_redoBranch_payload[2]
.sym 113175 VexRiscv._zz_32_[0]
.sym 113176 VexRiscv._zz_32_[1]
.sym 113177 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[4]
.sym 113178 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[2]
.sym 113179 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[6]
.sym 113180 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[3]
.sym 113181 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[18]
.sym 113185 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[10]
.sym 113189 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 113190 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113191 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 113192 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 113193 VexRiscv._zz_162_[23]
.sym 113194 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 113195 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113196 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 113197 VexRiscv._zz_163_[15]
.sym 113198 VexRiscv.DBusSimplePlugin_redoBranch_payload[15]
.sym 113199 VexRiscv._zz_32_[1]
.sym 113200 VexRiscv._zz_32_[0]
.sym 113202 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 113203 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 113204 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 113205 VexRiscv._zz_105_[5]
.sym 113211 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 113212 VexRiscv.decode_to_execute_MEMORY_ENABLE
.sym 113213 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[11]
.sym 113217 VexRiscv._zz_162_[27]
.sym 113218 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 113219 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113220 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 113222 addr_storage[8]
.sym 113223 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[8]
.sym 113224 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113226 addr_storage[9]
.sym 113227 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[9]
.sym 113228 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113229 VexRiscv._zz_162_[26]
.sym 113230 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 113231 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113232 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 113233 VexRiscv._zz_162_[25]
.sym 113234 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 113235 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113236 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 113237 VexRiscv._zz_162_[30]
.sym 113238 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 113239 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113240 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 113241 VexRiscv._zz_162_[29]
.sym 113242 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 113243 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113244 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[2]
.sym 113246 VexRiscv.MmuPlugin_satp_ppn[15]
.sym 113247 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[5]
.sym 113248 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 113250 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_19_D_SB_LUT4_O_I1[0]
.sym 113251 addr_storage[12]
.sym 113252 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113262 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_18_D_SB_LUT4_O_I1[0]
.sym 113263 addr_storage[13]
.sym 113264 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113266 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_17_D_SB_LUT4_O_I1[0]
.sym 113267 addr_storage[14]
.sym 113268 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113269 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 113270 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 113271 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113272 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 113275 VexRiscv.execute_LightShifterPlugin_isActive_SB_DFFESR_Q_R[0]
.sym 113276 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113278 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113279 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 113280 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113281 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[5]
.sym 113285 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[9]
.sym 113290 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113291 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 113292 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 113293 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[8]
.sym 113297 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 113298 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113299 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 113300 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113301 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[10]
.sym 113305 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[6]
.sym 113309 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 113310 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 113311 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 113312 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 113314 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[0]
.sym 113315 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 113316 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 113319 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113320 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113323 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113324 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113327 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 113328 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113330 addr_storage[5]
.sym 113331 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[5]
.sym 113332 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113334 addr_storage[10]
.sym 113335 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[10]
.sym 113336 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113338 addr_storage[6]
.sym 113339 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[6]
.sym 113340 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113343 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 113344 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113346 addr_storage[3]
.sym 113347 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[3]
.sym 113348 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113351 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113352 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113355 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113356 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113358 addr_storage[2]
.sym 113359 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[2]
.sym 113360 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113363 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113364 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113365 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 113366 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 113367 VexRiscv.IBusCachedPlugin_fetchPc_booted
.sym 113368 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113371 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 113372 VexRiscv._zz_243__SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 113374 addr_storage[4]
.sym 113375 VexRiscv.IBusCachedPlugin_fetchPc_output_payload[4]
.sym 113376 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113377 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[0]
.sym 113378 VexRiscv.CsrPlugin_interrupt_valid
.sym 113379 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[2]
.sym 113380 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O[3]
.sym 113383 VexRiscv._zz_176_
.sym 113384 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 113385 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[0]
.sym 113386 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 113387 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 113388 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 113390 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[30]
.sym 113391 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 113392 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 113395 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready
.sym 113396 VexRiscv.IBusCachedPlugin_cache._zz_3__SB_LUT4_I3_O[1]
.sym 113399 basesoc_cpu_dbus_dat_r[27]
.sym 113400 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 113401 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 113402 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113403 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 113404 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I0[3]
.sym 113406 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113407 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 113408 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113411 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 113412 VexRiscv.IBusCachedPlugin_injector_decodeInput_valid
.sym 113414 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[24]
.sym 113415 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 113416 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 113419 VexRiscv.IBusCachedPlugin_injector_decodeRemoved
.sym 113420 VexRiscv.IBusCachedPlugin_injector_decodeRemoved_SB_LUT4_I2_I3[0]
.sym 113422 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[25]
.sym 113423 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 113424 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 113426 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[26]
.sym 113427 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 113428 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 113430 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 113431 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[1]
.sym 113432 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 113435 basesoc_cpu_dbus_dat_r[25]
.sym 113436 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 113437 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 113438 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 113439 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113440 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 113442 basesoc_cpu_ibus_adr[13]
.sym 113443 basesoc_cpu_dbus_adr[13]
.sym 113444 grant
.sym 113446 basesoc_cpu_ibus_adr[21]
.sym 113447 basesoc_cpu_dbus_adr[21]
.sym 113448 grant
.sym 113449 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]
.sym 113453 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 113454 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 113455 VexRiscv.IBusCachedPlugin_fetchPc_inc_SB_LUT4_I1_O[26]
.sym 113456 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 113457 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]
.sym 113461 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 113462 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 113463 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 113464 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113465 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]
.sym 113469 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 113470 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 113471 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 113472 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 113473 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 113477 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 113481 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 113485 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 113489 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 113495 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 113496 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 113497 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 113501 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 113506 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[0]
.sym 113507 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I1[1]
.sym 113508 grant
.sym 113511 usb_ev_irq_SB_LUT4_O_I2[0]
.sym 113512 usb_ev_irq_SB_LUT4_O_I2[1]
.sym 113513 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 113514 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 113515 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 113516 VexRiscv._zz_120_[29]
.sym 113519 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 113520 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 113522 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[0]
.sym 113523 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 113524 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 113526 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[0]
.sym 113527 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 113528 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 113530 VexRiscv.CsrPlugin_mepc[24]
.sym 113531 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 113532 VexRiscv._zz_176_
.sym 113533 VexRiscv._zz_253__SB_LUT4_O_I0[0]
.sym 113534 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 113535 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 113536 VexRiscv._zz_120_[31]
.sym 113537 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[31]
.sym 113541 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[20]
.sym 113545 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[21]
.sym 113549 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[22]
.sym 113553 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[16]
.sym 113557 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[30]
.sym 113561 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[17]
.sym 113565 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[18]
.sym 113569 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[21]
.sym 113573 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[20]
.sym 113577 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 113581 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[24]
.sym 113585 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[31]
.sym 113590 VexRiscv.CsrPlugin_mepc[22]
.sym 113591 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 113592 VexRiscv._zz_176_
.sym 113593 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[19]
.sym 113598 interface5_bank_bus_dat_r[0]
.sym 113599 interface7_bank_bus_dat_r[0]
.sym 113600 interface0_bank_bus_dat_r[0]
.sym 113605 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[23]
.sym 113609 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[29]
.sym 113613 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[27]
.sym 113617 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[26]
.sym 113621 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[25]
.sym 113625 VexRiscv.IBusCachedPlugin_injector_decodeInput_payload_pc[28]
.sym 113634 interface5_bank_bus_dat_r[2]
.sym 113635 interface7_bank_bus_dat_r[2]
.sym 113636 interface0_bank_bus_dat_r[2]
.sym 113646 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_5_D_SB_LUT4_O_I1[0]
.sym 113647 addr_storage[26]
.sym 113648 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 113663 sbled_g_SB_LUT4_I3_I2[3]
.sym 113664 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113666 usb_outhandler_stall_status[2]
.sym 113667 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 113668 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 113673 basesoc_cpu_dbus_adr[22]
.sym 113674 basesoc_cpu_dbus_adr[23]
.sym 113675 basesoc_cpu_dbus_adr[24]
.sym 113676 basesoc_cpu_dbus_adr[25]
.sym 113677 interface3_bank_bus_dat_r[5]
.sym 113678 interface4_bank_bus_dat_r[5]
.sym 113679 interface5_bank_bus_dat_r[5]
.sym 113680 interface7_bank_bus_dat_r[5]
.sym 113682 usb_outhandler_stall_status[0]
.sym 113683 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 113684 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 113685 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 113686 csrbank7_out_status_w[5]
.sym 113687 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 113688 csrbank7_in_ctrl0_w[5]
.sym 113697 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[29]
.sym 113701 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 113705 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[25]
.sym 113709 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[27]
.sym 113713 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[28]
.sym 113717 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[22]
.sym 113721 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[30]
.sym 113725 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[18]
.sym 113729 csrbank7_out_ev_enable0_w
.sym 113730 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I0_O[1]
.sym 113731 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 113732 csrbank7_setup_data_w[0]
.sym 113733 csrbank7_in_ctrl0_w[0]
.sym 113734 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 113735 usb_pullup_storage_SB_LUT4_I3_O[2]
.sym 113736 usb_pullup_storage_SB_LUT4_I3_O[3]
.sym 113739 sbled_g_SB_LUT4_I3_I2[3]
.sym 113740 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 113741 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 113742 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 113743 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 113744 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 113749 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[26]
.sym 113753 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 113754 csrbank7_in_status_w[5]
.sym 113755 csrbank7_out_status_w[5]
.sym 113756 csrbank7_out_ev_enable0_w
.sym 113762 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[0]
.sym 113763 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1[1]
.sym 113764 VexRiscv._zz_104_[2]
.sym 113765 csrbank7_in_data0_w[6]
.sym 113766 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 113767 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 113768 csrbank7_address0_w[6]
.sym 113774 csrbank7_in_data0_w[7]
.sym 113775 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 113776 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O[2]
.sym 113783 csrbank1_bitbang0_re_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113784 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 113785 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[0]
.sym 113786 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[1]
.sym 113787 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_8_I0[2]
.sym 113788 VexRiscv._zz_104_[2]
.sym 113790 csrbank7_setup_data_w[6]
.sym 113791 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 113792 usb_setuphandler_setuphandlerinner_is_in_SB_LUT4_I3_O[2]
.sym 113797 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 113801 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 113805 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 113817 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 113821 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 113826 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 113827 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 113828 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 113857 array_muxed1[0]
.sym 113861 array_muxed1[3]
.sym 113865 array_muxed1[5]
.sym 113869 addr_storage[19]
.sym 113870 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 113871 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 113872 addr_storage[27]
.sym 113873 array_muxed1[6]
.sym 113877 addr_storage[21]
.sym 113878 wishbone2csr_state_SB_LUT4_I1_1_O_SB_LUT4_I3_3_O[2]
.sym 113879 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 113880 addr_storage[29]
.sym 113883 csrbank1_bitbang0_re_SB_LUT4_O_I2[2]
.sym 113884 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 113885 array_muxed1[2]
.sym 113889 array_muxed1[2]
.sym 113893 array_muxed1[0]
.sym 113901 array_muxed1[1]
.sym 113905 array_muxed1[3]
.sym 113914 storage_3[6][1]
.sym 113915 storage_3[7][1]
.sym 113916 usb_setuphandler_setuphandlerinner_consume[0]
.sym 113918 storage_3[6][7]
.sym 113919 storage_3[7][7]
.sym 113920 usb_setuphandler_setuphandlerinner_consume[0]
.sym 113926 storage_3[6][2]
.sym 113927 storage_3[7][2]
.sym 113928 usb_setuphandler_setuphandlerinner_consume[0]
.sym 113930 storage_3[6][3]
.sym 113931 storage_3[7][3]
.sym 113932 usb_setuphandler_setuphandlerinner_consume[0]
.sym 113933 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 113937 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 113941 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 113945 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 113957 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 113958 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 113959 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 113960 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113961 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113962 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[1]
.sym 113963 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 113964 VexRiscv.execute_DBusSimplePlugin_atomic_reserved_SB_LUT4_I0_O[3]
.sym 113966 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113967 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113968 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113974 VexRiscv.execute_LightShifterPlugin_shiftReg[0]
.sym 113975 VexRiscv._zz_120_[0]
.sym 113976 VexRiscv.execute_LightShifterPlugin_isActive
.sym 113977 VexRiscv._zz_163_[6]
.sym 113983 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 113984 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 113987 VexRiscv._zz_37_[0]
.sym 113988 VexRiscv._zz_37_[1]
.sym 113991 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[2]
.sym 113992 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 113994 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 113995 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 113996 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 113998 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 113999 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114000 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114003 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 114004 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114005 VexRiscv._zz_37_[0]
.sym 114006 VexRiscv._zz_37_[1]
.sym 114007 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 114008 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 114011 VexRiscv._zz_37_[0]
.sym 114012 VexRiscv._zz_37_[1]
.sym 114014 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114015 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 114016 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114018 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O[1]
.sym 114019 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_I2[1]
.sym 114020 VexRiscv._zz_37_[0]
.sym 114022 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 114023 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[1]
.sym 114024 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114026 VexRiscv.execute_LightShifterPlugin_shiftReg[12]
.sym 114027 VexRiscv._zz_120_[12]
.sym 114028 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114029 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 114030 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 114031 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 114032 VexRiscv._zz_120_[0]
.sym 114034 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114035 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 114036 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 114037 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[0]
.sym 114038 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114039 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_O[2]
.sym 114040 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114042 VexRiscv._zz_61__SB_LUT4_O_16_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 114043 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 114044 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 114045 VexRiscv._zz_61_[12]
.sym 114050 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114051 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114052 VexRiscv._zz_120_[1]
.sym 114054 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 114055 VexRiscv._zz_167__SB_LUT4_O_I2[1]
.sym 114056 VexRiscv._zz_167__SB_LUT4_O_I2[2]
.sym 114057 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 114058 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114059 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114060 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114062 VexRiscv._zz_163_[6]
.sym 114063 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 114064 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I2[2]
.sym 114066 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114067 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 114068 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114070 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114071 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114072 VexRiscv._zz_120_[0]
.sym 114075 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114076 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114079 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114080 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114083 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 114084 VexRiscv.CsrPlugin_selfException_payload_badAddr[3]
.sym 114085 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 114086 VexRiscv._zz_163_[6]
.sym 114087 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I2[2]
.sym 114088 VexRiscv._zz_120_[6]
.sym 114089 VexRiscv._zz_163_[4]
.sym 114090 VexRiscv.DBusSimplePlugin_redoBranch_payload[4]
.sym 114091 VexRiscv._zz_32_[1]
.sym 114092 VexRiscv._zz_32_[0]
.sym 114093 VexRiscv.DBusSimplePlugin_redoBranch_payload[5]
.sym 114094 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 114095 VexRiscv._zz_32_[1]
.sym 114096 VexRiscv._zz_32_[0]
.sym 114099 VexRiscv.decode_to_execute_MEMORY_ENABLE_SB_LUT4_I2_O[0]
.sym 114100 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 114103 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114104 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114107 VexRiscv._zz_32_[1]
.sym 114108 VexRiscv._zz_32_[0]
.sym 114110 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114111 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114112 VexRiscv._zz_120_[2]
.sym 114113 VexRiscv._zz_162_[22]
.sym 114114 VexRiscv.CsrPlugin_selfException_payload_badAddr[22]
.sym 114115 VexRiscv._zz_34_[1]
.sym 114116 VexRiscv._zz_34_[0]
.sym 114117 VexRiscv._zz_162_[18]
.sym 114118 VexRiscv.CsrPlugin_selfException_payload_badAddr[18]
.sym 114119 VexRiscv._zz_34_[1]
.sym 114120 VexRiscv._zz_34_[0]
.sym 114121 VexRiscv._zz_163_[3]
.sym 114122 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 114123 VexRiscv._zz_32_[1]
.sym 114124 VexRiscv._zz_32_[0]
.sym 114125 VexRiscv.CsrPlugin_selfException_payload_badAddr[11]
.sym 114126 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 114127 VexRiscv._zz_32_[0]
.sym 114128 VexRiscv._zz_32_[1]
.sym 114130 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 114131 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 114132 VexRiscv.CsrPlugin_jumpInterface_valid_SB_LUT4_I1_O[1]
.sym 114133 VexRiscv.DBusSimplePlugin_redoBranch_payload[10]
.sym 114134 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 114135 VexRiscv._zz_32_[1]
.sym 114136 VexRiscv._zz_32_[0]
.sym 114137 VexRiscv.DBusSimplePlugin_redoBranch_payload[8]
.sym 114138 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 114139 VexRiscv._zz_32_[1]
.sym 114140 VexRiscv._zz_32_[0]
.sym 114142 VexRiscv._zz_28_[0]
.sym 114143 VexRiscv._zz_28_[1]
.sym 114144 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 114145 basesoc_cpu_dbus_dat_r[16]
.sym 114149 VexRiscv._zz_163_[16]
.sym 114150 VexRiscv.DBusSimplePlugin_redoBranch_payload[16]
.sym 114151 VexRiscv._zz_32_[1]
.sym 114152 VexRiscv._zz_32_[0]
.sym 114153 VexRiscv._zz_163_[13]
.sym 114154 VexRiscv.DBusSimplePlugin_redoBranch_payload[13]
.sym 114155 VexRiscv._zz_32_[1]
.sym 114156 VexRiscv._zz_32_[0]
.sym 114157 VexRiscv.CsrPlugin_selfException_payload_badAddr[10]
.sym 114158 VexRiscv.DBusSimplePlugin_redoBranch_payload[3]
.sym 114159 VexRiscv._zz_32_[0]
.sym 114160 VexRiscv._zz_32_[1]
.sym 114161 VexRiscv.DBusSimplePlugin_redoBranch_payload[7]
.sym 114162 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 114163 VexRiscv._zz_32_[1]
.sym 114164 VexRiscv._zz_32_[0]
.sym 114165 VexRiscv.DBusSimplePlugin_redoBranch_payload[9]
.sym 114166 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 114167 VexRiscv._zz_32_[1]
.sym 114168 VexRiscv._zz_32_[0]
.sym 114169 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 114170 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 114171 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 114172 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 114173 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114174 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O[1]
.sym 114175 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 114176 VexRiscv.CsrPlugin_selfException_payload_badAddr[14]
.sym 114177 VexRiscv._zz_162_[27]
.sym 114178 VexRiscv.CsrPlugin_selfException_payload_badAddr[27]
.sym 114179 VexRiscv._zz_34_[1]
.sym 114180 VexRiscv._zz_34_[0]
.sym 114181 VexRiscv._zz_162_[25]
.sym 114182 VexRiscv.CsrPlugin_selfException_payload_badAddr[25]
.sym 114183 VexRiscv._zz_34_[1]
.sym 114184 VexRiscv._zz_34_[0]
.sym 114186 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 114187 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 114188 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114189 basesoc_cpu_dbus_dat_r[11]
.sym 114193 basesoc_cpu_dbus_dat_r[21]
.sym 114197 VexRiscv._zz_162_[28]
.sym 114198 VexRiscv.CsrPlugin_selfException_payload_badAddr[28]
.sym 114199 VexRiscv._zz_34_[1]
.sym 114200 VexRiscv._zz_34_[0]
.sym 114201 basesoc_cpu_dbus_dat_r[8]
.sym 114205 VexRiscv._zz_162_[24]
.sym 114206 VexRiscv.CsrPlugin_selfException_payload_badAddr[24]
.sym 114207 VexRiscv._zz_34_[1]
.sym 114208 VexRiscv._zz_34_[0]
.sym 114209 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 114213 VexRiscv._zz_61__SB_LUT4_O_I0[0]
.sym 114214 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114215 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 114216 VexRiscv._zz_61__SB_LUT4_O_I0[3]
.sym 114218 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114219 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 114220 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114221 VexRiscv._zz_163_[24]
.sym 114222 VexRiscv.DBusSimplePlugin_redoBranch_payload[24]
.sym 114223 VexRiscv._zz_32_[1]
.sym 114224 VexRiscv._zz_32_[0]
.sym 114227 basesoc_cpu_dbus_dat_r[16]
.sym 114228 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114230 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114231 basesoc_cpu_dbus_dat_r[31]
.sym 114232 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 114233 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 114234 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 114235 VexRiscv._zz_61__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 114236 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114239 VexRiscv._zz_28_[1]
.sym 114240 VexRiscv._zz_28_[0]
.sym 114241 basesoc_cpu_dbus_dat_r[9]
.sym 114245 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 114246 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 114247 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 114248 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114249 VexRiscv._zz_61_[31]
.sym 114254 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[0]
.sym 114255 slave_sel_r[1]
.sym 114256 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1[2]
.sym 114258 VexRiscv.execute_LightShifterPlugin_shiftReg[30]
.sym 114259 VexRiscv._zz_120_[30]
.sym 114260 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114261 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 114262 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 114263 VexRiscv._zz_28_[1]
.sym 114264 VexRiscv._zz_28_[0]
.sym 114265 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 114266 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 114267 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 114268 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 114270 VexRiscv.execute_LightShifterPlugin_shiftReg[31]
.sym 114271 VexRiscv._zz_120_[31]
.sym 114272 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114273 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 114274 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 114275 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114276 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 114279 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 114280 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 114281 basesoc_cpu_dbus_dat_r[31]
.sym 114286 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114287 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 114288 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114291 basesoc_cpu_dbus_dat_r[30]
.sym 114292 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114293 basesoc_cpu_dbus_dat_r[30]
.sym 114297 basesoc_cpu_dbus_dat_r[29]
.sym 114301 basesoc_cpu_dbus_dat_r[28]
.sym 114305 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 114306 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 114307 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114308 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 114309 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 114310 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 114311 VexRiscv.IBusCachedPlugin_fetchPc_inc
.sym 114312 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 114314 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[0]
.sym 114315 slave_sel_r[1]
.sym 114316 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1[2]
.sym 114317 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[0]
.sym 114318 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[1]
.sym 114319 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_LUT4_I0_O[2]
.sym 114320 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 114323 basesoc_cpu_dbus_dat_r[20]
.sym 114324 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114327 basesoc_cpu_dbus_dat_r[29]
.sym 114328 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114330 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[0]
.sym 114331 slave_sel_r[1]
.sym 114332 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1[2]
.sym 114334 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114335 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 114336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114337 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 114338 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 114339 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114340 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 114342 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114343 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 114344 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114346 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114347 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 114348 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114349 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[17]
.sym 114353 VexRiscv._zz_61__SB_LUT4_O_2_I0[0]
.sym 114354 VexRiscv._zz_61__SB_LUT4_O_2_I0[1]
.sym 114355 VexRiscv._zz_61__SB_LUT4_O_2_I0[2]
.sym 114356 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 114357 VexRiscv.IBusCachedPlugin_cache_io_cpu_fetch_mmuBus_cmd_virtualAddress[16]
.sym 114361 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 114362 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 114363 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 114364 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114365 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 114366 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 114367 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114368 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 114369 basesoc_cpu_dbus_dat_r[0]
.sym 114374 VexRiscv.execute_LightShifterPlugin_shiftReg[24]
.sym 114375 VexRiscv._zz_120_[24]
.sym 114376 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114377 VexRiscv._zz_61_[24]
.sym 114382 VexRiscv.execute_LightShifterPlugin_shiftReg[29]
.sym 114383 VexRiscv._zz_120_[29]
.sym 114384 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114387 basesoc_cpu_dbus_dat_r[28]
.sym 114388 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114389 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 114390 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 114391 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114392 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 114393 VexRiscv._zz_61_[29]
.sym 114398 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114399 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 114400 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114402 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 114403 addr_storage[28]
.sym 114404 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 114405 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]
.sym 114406 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 114407 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 114408 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114409 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 114410 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 114411 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 114412 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 114413 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 114414 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 114415 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 114416 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 114418 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_12_D_SB_LUT4_O_I1[0]
.sym 114419 addr_storage[19]
.sym 114420 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 114422 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 114423 addr_storage[31]
.sym 114424 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 114426 VexRiscv.execute_LightShifterPlugin_shiftReg[28]
.sym 114427 VexRiscv._zz_120_[28]
.sym 114428 VexRiscv.execute_LightShifterPlugin_isActive
.sym 114429 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
.sym 114430 VexRiscv._zz_61__SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 114431 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 114432 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114433 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 114434 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 114435 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114436 VexRiscv._zz_120_[22]
.sym 114437 slave_sel_r[0]
.sym 114438 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 114439 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 114440 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 114441 basesoc_soccontroller_bus_errors[25]
.sym 114442 basesoc_soccontroller_reset_storage_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 114443 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 114444 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 114445 interface0_bank_bus_dat_r[5]
.sym 114446 interface2_bank_bus_dat_r[5]
.sym 114447 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 114448 slave_sel_r[0]
.sym 114449 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 114450 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 114451 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114452 VexRiscv._zz_120_[25]
.sym 114454 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[0]
.sym 114455 slave_sel_r[1]
.sym 114456 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1[2]
.sym 114458 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 114459 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 114460 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 114462 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 114463 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 114464 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 114465 csrbank2_in0_w[7]
.sym 114466 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 114467 fifo_readable_SB_LUT4_I3_I1[2]
.sym 114468 csrbank2_out_w[7]
.sym 114469 slave_sel_r[0]
.sym 114470 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 114471 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 114472 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 114473 csrbank2_in0_w[5]
.sym 114474 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 114475 fifo_readable_SB_LUT4_I3_I1[2]
.sym 114476 csrbank2_out_w[5]
.sym 114477 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 114478 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 114479 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114480 VexRiscv._zz_120_[27]
.sym 114481 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 114482 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 114483 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114484 VexRiscv._zz_120_[24]
.sym 114485 interface0_bank_bus_dat_r[7]
.sym 114486 interface2_bank_bus_dat_r[7]
.sym 114487 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 114488 slave_sel_r[0]
.sym 114489 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 114490 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 114491 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 114492 VexRiscv._zz_120_[28]
.sym 114494 usb_inhandler_ctrl_re
.sym 114495 csrbank7_in_ctrl0_w[5]
.sym 114496 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 114497 array_muxed1[5]
.sym 114501 array_muxed1[0]
.sym 114507 csrbank7_in_ctrl0_re
.sym 114508 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 114509 interface1_bank_bus_dat_r[0]
.sym 114510 interface6_bank_bus_dat_r[0]
.sym 114511 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 114512 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 114513 array_muxed1[4]
.sym 114517 array_muxed1[1]
.sym 114521 array_muxed1[6]
.sym 114525 array_muxed1[3]
.sym 114530 usb_outhandler_responding_SB_LUT4_I3_O[0]
.sym 114531 csrbank7_out_status_w[5]
.sym 114532 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 114534 basesoc_load_storage[18]
.sym 114535 basesoc_value_SB_DFFSR_Q_13_D_SB_LUT4_O_I2[1]
.sym 114536 basesoc_en_storage
.sym 114537 csrbank7_in_ctrl0_re
.sym 114541 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 114542 csrbank7_setup_status_w[4]
.sym 114543 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 114544 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 114546 basesoc_load_storage[17]
.sym 114547 basesoc_value_SB_DFFSR_Q_14_D_SB_LUT4_O_I2[1]
.sym 114548 basesoc_en_storage
.sym 114549 csrbank7_out_ctrl0_re
.sym 114554 basesoc_load_storage[19]
.sym 114555 basesoc_value_SB_DFFSR_Q_12_D_SB_LUT4_O_I2[1]
.sym 114556 basesoc_en_storage
.sym 114557 usb_outhandler_responding
.sym 114558 usb_outhandler_responding_SB_LUT4_I0_I1[1]
.sym 114559 usb_outhandler_responding_SB_LUT4_I0_I2[0]
.sym 114560 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 114561 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 114562 csrbank7_out_ctrl0_w[6]
.sym 114563 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 114564 csrbank7_in_ctrl0_w[6]
.sym 114567 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 114568 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 114570 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 114571 csrbank6_i_w[3]
.sym 114572 touch_touch4_o_SB_LUT4_I0_O[2]
.sym 114575 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 114576 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 114577 interface1_bank_bus_dat_r[2]
.sym 114578 interface6_bank_bus_dat_r[2]
.sym 114579 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 114580 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 114582 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 114583 csrbank6_o0_w[2]
.sym 114584 touch_touch3_i_SB_LUT4_I1_O[2]
.sym 114586 fifo_readable_SB_LUT4_I3_I1[2]
.sym 114587 csrbank6_oe0_w[0]
.sym 114588 touch_touch1_i_SB_LUT4_I3_O[2]
.sym 114591 csrbank7_out_ctrl0_re
.sym 114592 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 114593 array_muxed1[4]
.sym 114602 usb_outhandler_ctrl_re
.sym 114603 csrbank7_out_ctrl0_w[5]
.sym 114604 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 114607 array_muxed0[11]
.sym 114608 array_muxed0[12]
.sym 114609 array_muxed1[1]
.sym 114629 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 114630 csrbank7_out_ctrl0_w[1]
.sym 114631 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 114632 csrbank7_address0_w[1]
.sym 114633 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 114634 csrbank7_out_ctrl0_w[4]
.sym 114635 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 114636 csrbank7_address0_w[4]
.sym 114637 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 114642 usb_outhandler_stall_status[0]
.sym 114643 usb_outhandler_stall_status[2]
.sym 114644 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 114645 csrbank7_out_ctrl0_w[5]
.sym 114646 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 114647 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 114648 csrbank7_address0_w[5]
.sym 114650 interface5_bank_bus_dat_r[1]
.sym 114651 interface7_bank_bus_dat_r[1]
.sym 114652 interface0_bank_bus_dat_r[1]
.sym 114653 csrbank7_in_ctrl0_w[1]
.sym 114654 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 114655 usb_out_next_SB_LUT4_I3_O[2]
.sym 114656 usb_out_next_SB_LUT4_I3_O[3]
.sym 114657 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 114658 csrbank7_out_data_w[5]
.sym 114659 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 114660 csrbank7_setup_status_w[5]
.sym 114661 array_muxed1[3]
.sym 114665 csrbank7_setup_ctrl0_w[3]
.sym 114666 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 114667 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 114668 csrbank7_out_data_w[3]
.sym 114669 array_muxed1[2]
.sym 114673 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 114674 csrbank7_in_status_w[5]
.sym 114675 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 114676 csrbank7_setup_ctrl0_w[5]
.sym 114678 usb_inhandler_packet_pending_SB_LUT4_I1_O[0]
.sym 114679 usb_inhandler_packet_pending_SB_LUT4_I1_O[1]
.sym 114680 usb_inhandler_packet_pending_SB_LUT4_I1_O[2]
.sym 114681 array_muxed1[5]
.sym 114686 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 114687 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 114688 usb_address_reset_SB_LUT4_I3_O[0]
.sym 114690 storage_3[6][4]
.sym 114691 storage_3[7][4]
.sym 114692 usb_setuphandler_setuphandlerinner_consume[0]
.sym 114693 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 114694 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 114695 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 114696 csrbank7_setup_ctrl0_w[0]
.sym 114697 usb_setuphandler_epno_SB_LUT4_I3_O[0]
.sym 114698 usb_setuphandler_epno_SB_LUT4_I3_O[1]
.sym 114699 usb_setuphandler_epno_SB_LUT4_I3_O[2]
.sym 114700 usb_setuphandler_epno_SB_LUT4_I3_O[3]
.sym 114701 storage_3[8]_SB_LUT4_I1_7_O[0]
.sym 114702 storage_3[8]_SB_LUT4_I1_7_O[1]
.sym 114703 storage_3[8]_SB_LUT4_I1_7_O[2]
.sym 114704 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 114705 csrbank7_in_data0_w[0]
.sym 114706 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 114707 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 114708 csrbank7_address0_w[0]
.sym 114709 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_2_I3[1]
.sym 114710 csrbank7_in_status_w[4]
.sym 114711 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 114712 csrbank7_setup_status_w[4]
.sym 114713 storage_3[6]_SB_LUT4_I1_3_O[0]
.sym 114714 storage_3[6]_SB_LUT4_I1_3_O[1]
.sym 114715 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 114716 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 114717 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 114718 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 114719 array_muxed1[0]
.sym 114720 csrbank7_setup_status_w[5]
.sym 114721 storage_3[8]_SB_LUT4_I1_O[0]
.sym 114722 storage_3[8]_SB_LUT4_I1_O[1]
.sym 114723 storage_3[8]_SB_LUT4_I1_O[2]
.sym 114724 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 114725 storage_3[8]_SB_LUT4_I1_5_O[0]
.sym 114726 storage_3[8]_SB_LUT4_I1_5_O[1]
.sym 114727 storage_3[8]_SB_LUT4_I1_5_O[2]
.sym 114728 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 114729 storage_3[8]_SB_LUT4_I1_2_O[0]
.sym 114730 storage_3[8]_SB_LUT4_I1_2_O[1]
.sym 114731 storage_3[8]_SB_LUT4_I1_2_O[2]
.sym 114732 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 114733 storage_3[8]_SB_LUT4_I1_4_O[0]
.sym 114734 storage_3[8]_SB_LUT4_I1_4_O[1]
.sym 114735 storage_3[8]_SB_LUT4_I1_4_O[2]
.sym 114736 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 114737 storage_3[8]_SB_LUT4_I1_6_O[0]
.sym 114738 storage_3[8]_SB_LUT4_I1_6_O[1]
.sym 114739 storage_3[8]_SB_LUT4_I1_6_O[2]
.sym 114740 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 114741 storage_3[8]_SB_LUT4_I1_3_O[0]
.sym 114742 storage_3[8]_SB_LUT4_I1_3_O[1]
.sym 114743 storage_3[8]_SB_LUT4_I1_3_O[2]
.sym 114744 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 114745 storage_3[8]_SB_LUT4_I1_1_O[0]
.sym 114746 storage_3[8]_SB_LUT4_I1_1_O[1]
.sym 114747 storage_3[8]_SB_LUT4_I1_1_O[2]
.sym 114748 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 114750 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[0]
.sym 114751 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[1]
.sym 114752 usb_outhandler_csrfield_enable_SB_LUT4_I1_O[2]
.sym 114753 csrbank7_setup_data_w[3]
.sym 114754 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 114755 usb_setuphandler_reset_pending_SB_LUT4_I3_O[2]
.sym 114756 usb_setuphandler_reset_pending_SB_LUT4_I3_O[3]
.sym 114757 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 114761 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 114762 csrbank7_in_data0_w[3]
.sym 114763 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 114764 csrbank7_next_ev_w[3]
.sym 114766 storage_3[6][5]
.sym 114767 storage_3[7][5]
.sym 114768 usb_setuphandler_setuphandlerinner_consume[0]
.sym 114771 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 114772 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 114773 csrbank7_in_ctrl0_w[4]
.sym 114774 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 114775 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 114776 csrbank7_setup_data_w[4]
.sym 114777 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 114781 storage_3[6]_SB_LUT4_I1_2_O[0]
.sym 114782 storage_3[6]_SB_LUT4_I1_2_O[1]
.sym 114783 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 114784 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 114786 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 114787 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 114788 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114793 array_muxed1[5]
.sym 114797 array_muxed1[3]
.sym 114801 array_muxed1[7]
.sym 114805 array_muxed1[0]
.sym 114809 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 114810 csrbank7_in_data0_w[5]
.sym 114811 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 114812 csrbank7_setup_data_w[5]
.sym 114813 array_muxed1[6]
.sym 114818 usb_setuphandler_setuphandlerinner_level0[0]
.sym 114822 usb_setuphandler_setuphandlerinner_level0[1]
.sym 114823 $PACKER_VCC_NET
.sym 114824 usb_setuphandler_setuphandlerinner_level0[0]
.sym 114826 usb_setuphandler_setuphandlerinner_level0[2]
.sym 114827 $PACKER_VCC_NET
.sym 114828 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 114829 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[3]
.sym 114830 usb_setuphandler_setuphandlerinner_level0[3]
.sym 114831 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114832 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 114836 usb_setuphandler_setuphandlerinner_level0[0]
.sym 114839 usb_setuphandler_setuphandlerinner_level0[1]
.sym 114840 usb_setuphandler_setuphandlerinner_level0[0]
.sym 114842 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 114843 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[2]
.sym 114844 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114846 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 114847 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D[1]
.sym 114848 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 114849 storage_3[6]_SB_LUT4_I1_O[0]
.sym 114850 storage_3[6]_SB_LUT4_I1_O[1]
.sym 114851 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 114852 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 114853 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 114858 storage_3[2][7]
.sym 114859 storage_3[3][7]
.sym 114860 usb_setuphandler_setuphandlerinner_consume[0]
.sym 114862 storage_3[2][1]
.sym 114863 storage_3[3][1]
.sym 114864 usb_setuphandler_setuphandlerinner_consume[0]
.sym 114865 storage_3[6]_SB_LUT4_I1_6_O[0]
.sym 114866 storage_3[6]_SB_LUT4_I1_6_O[1]
.sym 114867 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 114868 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 114877 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 114883 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 114884 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 114885 storage_3[6]_SB_LUT4_I1_4_O[0]
.sym 114886 storage_3[6]_SB_LUT4_I1_4_O[1]
.sym 114887 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 114888 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 114895 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 114896 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 114901 storage_3[6]_SB_LUT4_I1_5_O[0]
.sym 114902 storage_3[6]_SB_LUT4_I1_5_O[1]
.sym 114903 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 114904 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 114913 basesoc_cpu_dbus_dat_r[29]
.sym 114914 basesoc_cpu_dbus_dat_r[13]
.sym 114915 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114916 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114918 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114919 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114920 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114921 VexRiscv._zz_163_[11]
.sym 114922 VexRiscv._zz_163_[3]
.sym 114923 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 114924 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 114925 basesoc_cpu_dbus_dat_r[25]
.sym 114926 basesoc_cpu_dbus_dat_r[9]
.sym 114927 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114928 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114929 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 114930 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114931 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 114932 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 114934 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 114935 VexRiscv._zz_163_[11]
.sym 114936 VexRiscv._zz_98__SB_LUT4_O_4_I3[2]
.sym 114938 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 114939 VexRiscv._zz_163_[8]
.sym 114940 VexRiscv._zz_98__SB_LUT4_O_7_I3[2]
.sym 114942 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114943 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114944 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114945 basesoc_cpu_dbus_dat_r[27]
.sym 114946 basesoc_cpu_dbus_dat_r[11]
.sym 114947 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114948 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114950 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 114951 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114952 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O_SB_LUT4_I2_O[2]
.sym 114953 basesoc_cpu_dbus_dat_r[12]
.sym 114954 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 114955 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[2]
.sym 114956 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114957 basesoc_cpu_dbus_dat_r[24]
.sym 114958 basesoc_cpu_dbus_dat_r[8]
.sym 114959 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114960 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114962 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 114963 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114964 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114966 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114967 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114968 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114969 basesoc_cpu_dbus_dat_r[30]
.sym 114970 basesoc_cpu_dbus_dat_r[14]
.sym 114971 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114972 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114973 basesoc_cpu_dbus_dat_r[26]
.sym 114974 basesoc_cpu_dbus_dat_r[10]
.sym 114975 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114976 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114977 basesoc_cpu_dbus_dat_r[28]
.sym 114978 basesoc_cpu_dbus_dat_r[12]
.sym 114979 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 114980 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 114982 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114983 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 114984 VexRiscv._zz_61__SB_LUT4_O_17_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 114986 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 114987 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114988 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 114990 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 114991 basesoc_cpu_dbus_dat_r[4]
.sym 114992 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_I3[2]
.sym 114994 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 114995 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 114996 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 114997 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 114998 basesoc_cpu_dbus_dat_r[7]
.sym 114999 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_I2[2]
.sym 115000 VexRiscv.MmuPlugin_shared_dBusRsp_pte_D_SB_LUT4_I1_I2[3]
.sym 115002 basesoc_cpu_dbus_dat_r[31]
.sym 115003 basesoc_cpu_dbus_dat_r[15]
.sym 115004 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 115005 VexRiscv._zz_163_[8]
.sym 115006 VexRiscv._zz_163_[0]
.sym 115007 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 115008 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115009 VexRiscv._zz_163_[1]
.sym 115013 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 115014 VexRiscv._zz_163_[5]
.sym 115015 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 115016 VexRiscv._zz_120_[5]
.sym 115017 VexRiscv._zz_163_[0]
.sym 115023 VexRiscv._zz_34_[0]
.sym 115024 VexRiscv._zz_34_[1]
.sym 115026 VexRiscv._zz_163_[5]
.sym 115027 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 115028 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3[2]
.sym 115031 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 115032 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 115033 VexRiscv._zz_163_[2]
.sym 115037 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 115038 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 115039 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 115040 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 115042 VexRiscv._zz_163_[10]
.sym 115043 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 115044 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[2]
.sym 115046 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115047 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 115048 VexRiscv._zz_120_[14]
.sym 115049 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 115050 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115051 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 115052 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 115055 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 115056 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 115058 VexRiscv._zz_163_[8]
.sym 115059 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 115060 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 115061 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 115062 VexRiscv._zz_163_[10]
.sym 115063 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[2]
.sym 115064 VexRiscv._zz_120_[10]
.sym 115065 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 115066 VexRiscv._zz_163_[8]
.sym 115067 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_O_I3[2]
.sym 115068 VexRiscv._zz_120_[8]
.sym 115070 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 115071 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 115072 VexRiscv._zz_120_[4]
.sym 115073 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 115074 VexRiscv._zz_163_[7]
.sym 115075 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 115076 VexRiscv._zz_120_[7]
.sym 115078 VexRiscv._zz_163_[7]
.sym 115079 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 115080 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_O_I3[2]
.sym 115081 basesoc_cpu_dbus_dat_r[19]
.sym 115085 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 115086 VexRiscv._zz_163_[9]
.sym 115087 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 115088 VexRiscv._zz_120_[9]
.sym 115091 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115092 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 115095 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 115096 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 115098 VexRiscv._zz_163_[9]
.sym 115099 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_O_I3[0]
.sym 115100 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_O_I3[2]
.sym 115101 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 115102 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115103 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 115104 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 115105 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 115106 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115107 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 115108 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 115109 VexRiscv._zz_163_[5]
.sym 115113 VexRiscv._zz_120__SB_LUT4_O_1_I2[0]
.sym 115114 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 115115 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115116 VexRiscv._zz_120__SB_LUT4_O_1_I2[3]
.sym 115118 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115119 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 115120 VexRiscv._zz_120_[15]
.sym 115123 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115124 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 115126 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 115127 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 115128 VexRiscv._zz_120_[3]
.sym 115130 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 115131 VexRiscv._zz_163_[13]
.sym 115132 VexRiscv._zz_98__SB_LUT4_O_2_I3[2]
.sym 115134 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115135 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_O_I3[1]
.sym 115136 VexRiscv._zz_120_[16]
.sym 115137 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 115138 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 115139 VexRiscv._zz_120_[31]
.sym 115140 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED
.sym 115141 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[0]
.sym 115142 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[1]
.sym 115143 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[2]
.sym 115144 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[3]
.sym 115145 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 115146 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115147 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 115148 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 115150 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115151 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_O_I3[1]
.sym 115152 VexRiscv._zz_120_[13]
.sym 115153 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 115154 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115155 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 115156 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 115157 VexRiscv._zz_163_[13]
.sym 115158 VexRiscv._zz_163_[5]
.sym 115159 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 115160 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115161 slave_sel_r[1]
.sym 115162 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[1]
.sym 115163 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 115164 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_12_I1[3]
.sym 115165 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[0]
.sym 115166 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[1]
.sym 115167 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[2]
.sym 115168 VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED_SB_LUT4_I3_O_SB_LUT4_I1_1_O_SB_LUT4_O_1_I0[3]
.sym 115169 VexRiscv._zz_163_[20]
.sym 115170 VexRiscv.DBusSimplePlugin_redoBranch_payload[20]
.sym 115171 VexRiscv._zz_32_[1]
.sym 115172 VexRiscv._zz_32_[0]
.sym 115175 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115176 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 115178 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115179 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 115180 VexRiscv._zz_120_[17]
.sym 115181 basesoc_cpu_dbus_dat_r[13]
.sym 115185 VexRiscv._zz_163_[17]
.sym 115186 VexRiscv.DBusSimplePlugin_redoBranch_payload[17]
.sym 115187 VexRiscv._zz_32_[1]
.sym 115188 VexRiscv._zz_32_[0]
.sym 115190 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115191 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3[1]
.sym 115192 VexRiscv._zz_120_[24]
.sym 115193 basesoc_cpu_dbus_dat_r[10]
.sym 115198 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115199 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 115200 VexRiscv._zz_120_[20]
.sym 115201 VexRiscv._zz_163_[28]
.sym 115202 VexRiscv.DBusSimplePlugin_redoBranch_payload[28]
.sym 115203 VexRiscv._zz_32_[1]
.sym 115204 VexRiscv._zz_32_[0]
.sym 115205 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 115206 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 115207 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115208 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 115210 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115211 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 115212 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 115213 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 115214 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 115215 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 115216 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 115217 VexRiscv._zz_61_[30]
.sym 115221 VexRiscv._zz_163_[25]
.sym 115222 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 115223 VexRiscv._zz_32_[1]
.sym 115224 VexRiscv._zz_32_[0]
.sym 115226 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115227 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 115228 VexRiscv._zz_120_[25]
.sym 115230 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 115231 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 115232 VexRiscv._zz_120_[28]
.sym 115233 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 115234 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 115235 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115236 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115238 VexRiscv.execute_LightShifterPlugin_shiftReg[16]
.sym 115239 VexRiscv._zz_120_[16]
.sym 115240 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115241 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 115242 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 115243 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115244 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115245 basesoc_cpu_dbus_dat_r[24]
.sym 115249 basesoc_cpu_dbus_dat_r[26]
.sym 115254 VexRiscv._zz_120_[31]
.sym 115255 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 115256 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_I2_I3[2]
.sym 115257 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 115258 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 115259 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 115260 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 115261 VexRiscv._zz_61_[16]
.sym 115267 basesoc_cpu_dbus_dat_r[19]
.sym 115268 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 115269 basesoc_cpu_dbus_dat_r[7]
.sym 115273 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 115274 VexRiscv.MmuPlugin_status_mprv_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 115275 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 115276 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 115277 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 115278 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 115279 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115280 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[3]
.sym 115282 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 115283 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 115284 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 115286 VexRiscv.execute_LightShifterPlugin_shiftReg[18]
.sym 115287 VexRiscv._zz_120_[18]
.sym 115288 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115289 VexRiscv._zz_61_[18]
.sym 115294 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[0]
.sym 115295 slave_sel_r[1]
.sym 115296 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1[2]
.sym 115297 basesoc_cpu_dbus_dat_r[6]
.sym 115301 basesoc_cpu_dbus_dat_r[1]
.sym 115305 VexRiscv._zz_61_[20]
.sym 115310 VexRiscv.execute_LightShifterPlugin_shiftReg[20]
.sym 115311 VexRiscv._zz_120_[20]
.sym 115312 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115313 basesoc_cpu_dbus_dat_r[5]
.sym 115317 VexRiscv._zz_61_[22]
.sym 115321 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 115322 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 115323 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 115324 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 115325 basesoc_cpu_dbus_dat_r[4]
.sym 115331 basesoc_cpu_dbus_dat_r[26]
.sym 115332 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 115334 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 115335 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 115336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 115337 array_muxed1[2]
.sym 115341 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]
.sym 115342 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 115343 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115344 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3]
.sym 115346 VexRiscv.execute_LightShifterPlugin_shiftReg[22]
.sym 115347 VexRiscv._zz_120_[22]
.sym 115348 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115349 VexRiscv._zz_61__SB_LUT4_O_8_I0[0]
.sym 115350 VexRiscv._zz_61__SB_LUT4_O_8_I0[1]
.sym 115351 VexRiscv._zz_61__SB_LUT4_O_8_I0[2]
.sym 115352 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115353 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 115354 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 115355 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 115356 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 115357 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]
.sym 115358 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 115359 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 115360 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 115361 VexRiscv._zz_61__SB_LUT4_O_5_I0[0]
.sym 115362 VexRiscv._zz_61__SB_LUT4_O_5_I0[1]
.sym 115363 VexRiscv._zz_61__SB_LUT4_O_5_I0[2]
.sym 115364 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115366 VexRiscv.execute_LightShifterPlugin_shiftReg[27]
.sym 115367 VexRiscv._zz_120_[27]
.sym 115368 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115370 basesoc_load_storage[3]
.sym 115371 basesoc_value_SB_DFFSR_Q_28_D_SB_LUT4_O_I2[1]
.sym 115372 basesoc_en_storage
.sym 115374 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 115375 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 115376 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 115377 VexRiscv.DBusSimplePlugin_redoBranch_valid_SB_LUT4_I1_O[3]
.sym 115378 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[1]
.sym 115379 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 115380 VexRiscv.IBusCachedPlugin_fetchPc_booted_SB_LUT4_I2_O[3]
.sym 115382 slave_sel_r[1]
.sym 115383 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 115384 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 115385 VexRiscv._zz_61__SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]
.sym 115386 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 115387 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 115388 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 115389 slave_sel_r[3]
.sym 115390 lxspi_bus_dat_r[4]
.sym 115391 slave_sel_r[2]
.sym 115392 memdat_2[4]
.sym 115394 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 115395 addr_storage[30]
.sym 115396 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 115397 slave_sel_r[3]
.sym 115398 lxspi_bus_dat_r[7]
.sym 115399 slave_sel_r[2]
.sym 115400 memdat_2[7]
.sym 115402 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_11_D_SB_LUT4_O_I1[0]
.sym 115403 addr_storage[20]
.sym 115404 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 115406 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_8_D_SB_LUT4_O_I1[0]
.sym 115407 addr_storage[23]
.sym 115408 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 115410 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_14_D_SB_LUT4_O_I1[0]
.sym 115411 addr_storage[17]
.sym 115412 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 115413 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 115414 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115415 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 115416 VexRiscv._zz_120_[18]
.sym 115418 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 115419 addr_storage[27]
.sym 115420 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 115421 slave_sel_r[3]
.sym 115422 lxspi_bus_dat_r[6]
.sym 115423 slave_sel_r[2]
.sym 115424 memdat_2[6]
.sym 115426 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[0]
.sym 115427 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 115428 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 115430 VexRiscv.CsrPlugin_mepc[18]
.sym 115431 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 115432 VexRiscv._zz_176_
.sym 115434 VexRiscv.CsrPlugin_mepc[23]
.sym 115435 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 115436 VexRiscv._zz_176_
.sym 115438 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[0]
.sym 115439 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 115440 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 115442 VexRiscv.CsrPlugin_mepc[27]
.sym 115443 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 115444 VexRiscv._zz_176_
.sym 115445 lxspi_bus_dat_r[1]
.sym 115446 slave_sel_r[3]
.sym 115447 slave_sel_r[2]
.sym 115448 memdat_2[1]
.sym 115450 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[0]
.sym 115451 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_13_D_SB_LUT4_O_I1[1]
.sym 115452 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 115453 lxspi_bus_dat_r[0]
.sym 115454 slave_sel_r[3]
.sym 115455 slave_sel_r[2]
.sym 115456 memdat_2[0]
.sym 115461 csrbank7_in_ctrl0_w[1]
.sym 115462 csrbank7_in_ctrl0_w[0]
.sym 115463 csrbank7_in_ctrl0_w[3]
.sym 115464 csrbank7_in_ctrl0_w[2]
.sym 115465 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 115469 VexRiscv._zz_61__SB_LUT4_O_8_I0[2]
.sym 115470 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115471 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 115472 VexRiscv._zz_120_[23]
.sym 115474 slave_sel_r[0]
.sym 115475 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 115476 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 115477 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 115481 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_3_D_SB_LUT4_O_I1[1]
.sym 115485 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 115489 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 115493 csrbank7_in_ctrl0_w[1]
.sym 115494 csrbank7_in_ctrl0_w[0]
.sym 115495 csrbank7_in_ctrl0_w[3]
.sym 115496 csrbank7_in_ctrl0_w[2]
.sym 115497 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_9_D_SB_LUT4_O_I1[1]
.sym 115501 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 115506 csrbank7_out_ctrl0_w[6]
.sym 115507 usb_outhandler_ctrl_re
.sym 115508 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 115509 interface1_bank_bus_dat_r[1]
.sym 115510 interface6_bank_bus_dat_r[1]
.sym 115511 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 115512 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 115518 csrbank7_out_ctrl0_w[5]
.sym 115519 usb_outhandler_ctrl_re
.sym 115520 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 115522 VexRiscv.CsrPlugin_mepc[25]
.sym 115523 VexRiscv.DBusSimplePlugin_redoBranch_payload[25]
.sym 115524 VexRiscv._zz_176_
.sym 115525 array_muxed1[5]
.sym 115529 array_muxed1[6]
.sym 115533 array_muxed1[3]
.sym 115537 array_muxed1[0]
.sym 115541 array_muxed1[1]
.sym 115545 array_muxed1[2]
.sym 115549 array_muxed1[4]
.sym 115554 usb_outhandler_syncfifobuffered_consume[0]
.sym 115557 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 115559 usb_outhandler_syncfifobuffered_consume[1]
.sym 115560 usb_outhandler_syncfifobuffered_consume[0]
.sym 115561 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 115563 usb_outhandler_syncfifobuffered_consume[2]
.sym 115564 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 115565 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 115567 usb_outhandler_syncfifobuffered_consume[3]
.sym 115568 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 115569 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 115571 usb_outhandler_syncfifobuffered_consume[4]
.sym 115572 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 115573 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 115575 usb_outhandler_syncfifobuffered_consume[5]
.sym 115576 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 115577 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 115579 usb_outhandler_syncfifobuffered_consume[6]
.sym 115580 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 115584 usb_outhandler_syncfifobuffered_consume[0]
.sym 115585 csrbank7_next_ev_w[3]
.sym 115586 usb_in_next
.sym 115587 usb_out_next
.sym 115588 csrbank7_setup_status_w[5]
.sym 115589 array_muxed1[2]
.sym 115593 csrbank7_out_ctrl0_w[2]
.sym 115594 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 115595 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 115596 csrbank7_address0_w[2]
.sym 115597 csrbank7_in_ctrl0_w[3]
.sym 115598 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 115599 basesoc_zero_pending_SB_LUT4_I0_O[1]
.sym 115600 csrbank7_address0_w[3]
.sym 115601 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 115602 csrbank7_out_status_w[2]
.sym 115603 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_5_I0_SB_LUT4_O_3_I3[1]
.sym 115604 csrbank7_in_ctrl0_w[2]
.sym 115605 csrbank7_next_ev_w[3]
.sym 115606 usb_in_next
.sym 115607 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 115608 usb_out_next
.sym 115609 array_muxed1[5]
.sym 115613 array_muxed1[3]
.sym 115617 csrbank7_setup_ctrl0_w[5]
.sym 115618 usb_setuphandler_ctrl_re
.sym 115619 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 115620 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 115621 usb_out_next_SB_LUT4_I2_O[0]
.sym 115622 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 115623 usb_out_next_SB_LUT4_I2_O[2]
.sym 115624 usb_out_next_SB_LUT4_I2_O[3]
.sym 115625 array_muxed1[0]
.sym 115626 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 115627 csrbank1_bitbang0_re_SB_LUT4_O_I2[2]
.sym 115628 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 115629 csrbank7_setup_ctrl0_w[2]
.sym 115630 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 115631 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 115632 csrbank7_out_data_w[2]
.sym 115633 csrbank7_setup_ctrl0_re
.sym 115638 csrbank7_next_ev_w[3]
.sym 115639 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[1]
.sym 115640 usb_in_next
.sym 115642 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 115643 usb_inhandler_was_queued
.sym 115644 usb_inhandler_was_queued_SB_LUT4_I2_I3[2]
.sym 115645 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 115646 csrbank7_out_ctrl0_w[0]
.sym 115647 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 115648 csrbank7_setup_status_w[5]
.sym 115649 array_muxed1[6]
.sym 115653 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 115654 csrbank7_setup_ev_enable0_w[0]
.sym 115655 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 115656 csrbank7_setup_status_w[0]
.sym 115657 array_muxed1[0]
.sym 115663 csrbank7_setup_ctrl0_re
.sym 115664 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 115665 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 115666 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 115667 array_muxed1[0]
.sym 115668 csrbank7_in_status_w[5]
.sym 115669 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 115670 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 115671 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 115672 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 115675 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 115676 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 115677 csrbank7_next_ev_w[3]
.sym 115678 csrbank7_setup_ev_enable0_w[1]
.sym 115679 csrbank7_setup_status_w[5]
.sym 115680 csrbank7_setup_ev_enable0_w[0]
.sym 115681 array_muxed1[1]
.sym 115685 array_muxed1[4]
.sym 115689 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 115690 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 115691 csrbank7_setup_status_w[4]
.sym 115692 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 115693 array_muxed1[0]
.sym 115697 csrbank7_setup_ctrl0_w[4]
.sym 115698 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 115699 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 115700 csrbank7_out_data_w[4]
.sym 115701 csrbank7_out_status_w[1]
.sym 115702 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 115703 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 115704 csrbank7_setup_data_w[1]
.sym 115705 csrbank7_in_data0_w[1]
.sym 115706 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115707 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 115708 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 115709 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 115710 csrbank7_setup_ctrl0_w[1]
.sym 115711 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 115712 csrbank7_next_ev_w[3]
.sym 115715 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 115716 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115718 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 115719 usb_setuphandler_reset_old_trigger
.sym 115720 usb_setuphandler_reset_old_trigger_SB_LUT4_I2_I3[2]
.sym 115722 csrbank7_setup_ev_enable0_w[0]
.sym 115723 array_muxed1[0]
.sym 115724 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 115725 csrbank7_in_data0_re
.sym 115729 csrbank7_in_ctrl0_re_SB_LUT4_O_I3[0]
.sym 115730 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 115731 array_muxed1[1]
.sym 115732 csrbank7_next_ev_w[3]
.sym 115733 csrbank7_in_data0_w[2]
.sym 115734 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115735 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 115736 csrbank7_setup_data_w[2]
.sym 115738 csrbank7_setup_ev_enable0_w[1]
.sym 115739 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 115740 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 115742 csrbank7_setup_ev_enable0_w[1]
.sym 115743 array_muxed1[1]
.sym 115744 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 115745 array_muxed1[2]
.sym 115749 usb_setuphandler_setuphandlerinner_level0[0]
.sym 115750 usb_setuphandler_setuphandlerinner_level0[2]
.sym 115751 usb_setuphandler_setuphandlerinner_level0[1]
.sym 115752 usb_setuphandler_setuphandlerinner_level0[3]
.sym 115753 usb_setuphandler_setuphandlerinner_level0[0]
.sym 115754 usb_setuphandler_setuphandlerinner_level0[2]
.sym 115755 usb_setuphandler_setuphandlerinner_level0[1]
.sym 115756 usb_setuphandler_setuphandlerinner_level0[3]
.sym 115757 array_muxed1[1]
.sym 115762 storage_3[8][3]
.sym 115763 storage_3[9][3]
.sym 115764 usb_setuphandler_setuphandlerinner_consume[0]
.sym 115767 csrbank7_in_data0_re
.sym 115768 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 115770 storage_3[8][1]
.sym 115771 storage_3[9][1]
.sym 115772 usb_setuphandler_setuphandlerinner_consume[0]
.sym 115773 array_muxed1[4]
.sym 115778 usb_setuphandler_setuphandlerinner_level0[0]
.sym 115783 usb_setuphandler_setuphandlerinner_level0[1]
.sym 115787 usb_setuphandler_setuphandlerinner_level0[2]
.sym 115788 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 115791 usb_setuphandler_setuphandlerinner_level0[3]
.sym 115792 usb_setuphandler_setuphandlerinner_level0_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]
.sym 115795 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 115796 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 115797 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 115801 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 115805 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 115821 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 115829 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 115833 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 115837 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 115850 storage_3[2][3]
.sym 115851 storage_3[3][3]
.sym 115852 usb_setuphandler_setuphandlerinner_consume[0]
.sym 115853 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 115857 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 115861 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 115870 storage_3[2][2]
.sym 115871 storage_3[3][2]
.sym 115872 usb_setuphandler_setuphandlerinner_consume[0]
.sym 115874 VexRiscv.execute_LightShifterPlugin_amplitudeReg[1]
.sym 115875 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 115876 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115878 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 115879 basesoc_cpu_dbus_dat_r[17]
.sym 115880 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 115881 basesoc_cpu_dbus_dat_r[25]
.sym 115882 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 115883 basesoc_cpu_dbus_dat_r[9]
.sym 115884 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 115886 VexRiscv.execute_LightShifterPlugin_amplitudeReg[2]
.sym 115887 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 115888 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115890 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 115891 basesoc_cpu_dbus_dat_r[1]
.sym 115892 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 115894 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 115895 basesoc_cpu_dbus_dat_r[30]
.sym 115896 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[2]
.sym 115897 VexRiscv._zz_163_[4]
.sym 115903 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 115904 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 115905 basesoc_cpu_dbus_dat_r[13]
.sym 115906 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 115907 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 115908 basesoc_cpu_dbus_dat_r[5]
.sym 115910 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 115911 basesoc_cpu_dbus_dat_r[6]
.sym 115912 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_I3[2]
.sym 115913 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 115914 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115915 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[2]
.sym 115916 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115917 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_I3_O[0]
.sym 115918 VexRiscv.MmuPlugin_shared_dBusRsp_pte_G_SB_LUT4_I3_O[1]
.sym 115919 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115920 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 115921 VexRiscv._zz_224__SB_LUT4_O_25_I2[0]
.sym 115922 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 115923 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115924 VexRiscv._zz_120_[5]
.sym 115926 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115927 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 115928 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 115929 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 115930 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 115931 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115932 VexRiscv._zz_120_[1]
.sym 115933 basesoc_cpu_dbus_dat_r[19]
.sym 115934 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 115935 VexRiscv.decode_to_execute_MEMORY_ATOMIC_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 115936 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 115937 VexRiscv._zz_224__SB_LUT4_O_24_I2[0]
.sym 115938 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 115939 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115940 VexRiscv._zz_120_[6]
.sym 115943 basesoc_cpu_dbus_dat_r[23]
.sym 115944 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 115946 VexRiscv.execute_LightShifterPlugin_amplitudeReg[0]
.sym 115947 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 115948 VexRiscv.execute_LightShifterPlugin_isActive
.sym 115950 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 115951 VexRiscv._zz_163_[12]
.sym 115952 VexRiscv._zz_98__SB_LUT4_O_3_I3[2]
.sym 115953 VexRiscv._zz_163_[12]
.sym 115954 VexRiscv._zz_163_[4]
.sym 115955 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 115956 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115957 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 115958 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115959 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[2]
.sym 115960 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115961 VexRiscv._zz_224__SB_LUT4_O_23_I2[0]
.sym 115962 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 115963 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115964 VexRiscv._zz_120_[7]
.sym 115965 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[0]
.sym 115966 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115967 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[2]
.sym 115968 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115971 VexRiscv._zz_167__SB_LUT4_O_I1[0]
.sym 115972 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 115973 VexRiscv._zz_224__SB_LUT4_O_22_I2[0]
.sym 115974 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 115975 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 115976 VexRiscv._zz_120_[8]
.sym 115979 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 115980 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 115983 VexRiscv._zz_224__SB_LUT4_O_29_I2[0]
.sym 115984 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 115987 VexRiscv._zz_224__SB_LUT4_O_25_I2[0]
.sym 115988 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 115991 VexRiscv._zz_224__SB_LUT4_O_24_I2[0]
.sym 115992 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 115995 VexRiscv._zz_120__SB_LUT4_O_1_I2[0]
.sym 115996 VexRiscv._zz_120__SB_LUT4_O_1_I2[1]
.sym 115997 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 115998 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 115999 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[2]
.sym 116000 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116003 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116004 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_O_I3[1]
.sym 116007 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116008 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116011 VexRiscv._zz_224__SB_LUT4_O_20_I2[0]
.sym 116012 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116015 VexRiscv._zz_224__SB_LUT4_O_22_I2[0]
.sym 116016 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116019 VexRiscv._zz_224__SB_LUT4_O_17_I2[0]
.sym 116020 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116023 VexRiscv._zz_224__SB_LUT4_O_23_I2[0]
.sym 116024 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116027 VexRiscv._zz_224__SB_LUT4_O_16_I2[0]
.sym 116028 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116029 VexRiscv._zz_105_[21]
.sym 116036 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116037 VexRiscv._zz_162_[19]
.sym 116038 VexRiscv.CsrPlugin_selfException_payload_badAddr[19]
.sym 116039 VexRiscv._zz_34_[1]
.sym 116040 VexRiscv._zz_34_[0]
.sym 116041 VexRiscv._zz_224__SB_LUT4_O_21_I2[0]
.sym 116042 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 116043 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 116044 VexRiscv._zz_120_[9]
.sym 116047 VexRiscv._zz_224__SB_LUT4_O_13_I2[0]
.sym 116048 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116049 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 116050 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116051 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[2]
.sym 116052 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116055 VexRiscv._zz_224__SB_LUT4_O_21_I2[0]
.sym 116056 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116059 VexRiscv._zz_224__SB_LUT4_O_19_I2[0]
.sym 116060 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116063 VexRiscv._zz_224__SB_LUT4_O_14_I2[0]
.sym 116064 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116065 VexRiscv._zz_162_[23]
.sym 116066 VexRiscv.CsrPlugin_selfException_payload_badAddr[23]
.sym 116067 VexRiscv._zz_34_[1]
.sym 116068 VexRiscv._zz_34_[0]
.sym 116069 VexRiscv._zz_162_[21]
.sym 116070 VexRiscv.CsrPlugin_mcause_interrupt_SB_LUT4_I1_I0_SB_LUT4_O_2_I3[3]
.sym 116071 VexRiscv._zz_34_[1]
.sym 116072 VexRiscv._zz_34_[0]
.sym 116073 basesoc_cpu_dbus_dat_r[23]
.sym 116077 VexRiscv._zz_224__SB_LUT4_O_19_I2[0]
.sym 116078 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 116079 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 116080 VexRiscv._zz_120_[11]
.sym 116081 VexRiscv._zz_162_[26]
.sym 116082 VexRiscv.CsrPlugin_selfException_payload_badAddr[26]
.sym 116083 VexRiscv._zz_34_[1]
.sym 116084 VexRiscv._zz_34_[0]
.sym 116085 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[0]
.sym 116086 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116087 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[2]
.sym 116088 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116091 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116092 VexRiscv._zz_120__SB_LUT4_O_1_I2[3]
.sym 116093 basesoc_cpu_dbus_dat_r[18]
.sym 116097 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 116098 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116099 VexRiscv._zz_224__SB_LUT4_O_14_I2_SB_LUT4_I0_O[2]
.sym 116100 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116101 basesoc_cpu_dbus_dat_r[12]
.sym 116105 VexRiscv._zz_224__SB_LUT4_O_14_I2[0]
.sym 116106 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 116107 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 116108 VexRiscv._zz_120_[16]
.sym 116111 VexRiscv._zz_224__SB_LUT4_O_6_I2[0]
.sym 116112 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116113 VexRiscv._zz_162_[31]
.sym 116114 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 116115 VexRiscv._zz_34_[1]
.sym 116116 VexRiscv._zz_34_[0]
.sym 116117 VexRiscv._zz_162_[30]
.sym 116118 VexRiscv.CsrPlugin_selfException_payload_badAddr[30]
.sym 116119 VexRiscv._zz_34_[1]
.sym 116120 VexRiscv._zz_34_[0]
.sym 116121 VexRiscv._zz_162_[29]
.sym 116122 VexRiscv.CsrPlugin_selfException_payload_badAddr[29]
.sym 116123 VexRiscv._zz_34_[1]
.sym 116124 VexRiscv._zz_34_[0]
.sym 116126 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116127 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 116128 VexRiscv._zz_120_[21]
.sym 116129 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 116130 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 116131 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 116132 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 116133 VexRiscv._zz_163_[21]
.sym 116134 VexRiscv.DBusSimplePlugin_redoBranch_payload[21]
.sym 116135 VexRiscv._zz_32_[1]
.sym 116136 VexRiscv._zz_32_[0]
.sym 116137 VexRiscv._zz_163_[23]
.sym 116138 VexRiscv.DBusSimplePlugin_redoBranch_payload[23]
.sym 116139 VexRiscv._zz_32_[1]
.sym 116140 VexRiscv._zz_32_[0]
.sym 116143 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116144 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_O_I3[1]
.sym 116147 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116148 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_O_I3[1]
.sym 116149 basesoc_cpu_dbus_dat_r[14]
.sym 116154 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116155 VexRiscv._zz_121__SB_LUT4_I3_O[1]
.sym 116156 VexRiscv._zz_120_[23]
.sym 116157 VexRiscv._zz_163_[19]
.sym 116158 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 116159 VexRiscv._zz_32_[1]
.sym 116160 VexRiscv._zz_32_[0]
.sym 116163 basesoc_cpu_dbus_dat_r[17]
.sym 116164 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 116166 VexRiscv._zz_32_[1]
.sym 116167 VexRiscv._zz_32_[0]
.sym 116168 VexRiscv.CsrPlugin_selfException_payload_badAddr[31]
.sym 116170 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116171 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 116172 VexRiscv._zz_120_[18]
.sym 116173 VexRiscv._zz_163_[27]
.sym 116174 VexRiscv.DBusSimplePlugin_redoBranch_payload[27]
.sym 116175 VexRiscv._zz_32_[1]
.sym 116176 VexRiscv._zz_32_[0]
.sym 116179 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116180 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_O_I3[1]
.sym 116182 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116183 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 116184 VexRiscv._zz_120_[27]
.sym 116186 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116187 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 116188 VexRiscv._zz_120_[19]
.sym 116189 VexRiscv._zz_163_[18]
.sym 116190 VexRiscv.DBusSimplePlugin_redoBranch_payload[18]
.sym 116191 VexRiscv._zz_32_[1]
.sym 116192 VexRiscv._zz_32_[0]
.sym 116195 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116196 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_O_I3[1]
.sym 116197 VexRiscv._zz_163_[31]
.sym 116198 VexRiscv.DBusSimplePlugin_redoBranch_payload[31]
.sym 116199 VexRiscv._zz_32_[1]
.sym 116200 VexRiscv._zz_32_[0]
.sym 116203 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116204 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 116206 VexRiscv.execute_LightShifterPlugin_shiftReg[17]
.sym 116207 VexRiscv._zz_120_[17]
.sym 116208 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116209 VexRiscv._zz_163_[22]
.sym 116210 VexRiscv.DBusSimplePlugin_redoBranch_payload[22]
.sym 116211 VexRiscv._zz_32_[1]
.sym 116212 VexRiscv._zz_32_[0]
.sym 116215 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116216 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 116218 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 116219 VexRiscv._zz_221__SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 116220 VexRiscv._zz_120_[31]
.sym 116221 VexRiscv._zz_61_[17]
.sym 116225 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 116226 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 116227 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 116228 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116229 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 116230 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116231 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116232 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 116234 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116235 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 116236 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 116239 basesoc_cpu_dbus_dat_r[24]
.sym 116240 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 116241 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 116242 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 116243 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116244 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 116247 basesoc_cpu_dbus_dat_r[18]
.sym 116248 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 116250 VexRiscv._zz_90__SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 116251 VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0
.sym 116252 VexRiscv.IBusCachedPlugin_fetchPc_pcRegPropagate
.sym 116253 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 116254 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 116255 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116256 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116257 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 116258 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 116259 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 116260 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116262 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 116263 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 116264 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 116265 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 116266 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 116267 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116268 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 116271 basesoc_cpu_dbus_dat_r[23]
.sym 116272 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 116273 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]
.sym 116274 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 116275 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116276 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[3]
.sym 116277 array_muxed1[4]
.sym 116283 basesoc_cpu_dbus_dat_r[21]
.sym 116284 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 116285 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[0]
.sym 116286 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 116287 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116288 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[3]
.sym 116290 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_15_D_SB_LUT4_O_I1[0]
.sym 116291 addr_storage[16]
.sym 116292 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 116293 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 116294 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]
.sym 116295 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116296 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 116298 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_20_D_SB_LUT4_O_I1[0]
.sym 116299 addr_storage[11]
.sym 116300 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 116302 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_7_D_SB_LUT4_O_I1[0]
.sym 116303 addr_storage[24]
.sym 116304 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 116306 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_10_D_SB_LUT4_O_I1[0]
.sym 116307 addr_storage[21]
.sym 116308 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 116309 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 116310 VexRiscv.MmuPlugin_status_sum_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 116311 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 116312 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 116313 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 116314 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 116315 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 116316 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116318 VexRiscv.IBusCachedPlugin_fetchPc_pcReg_SB_DFFE_Q_13_D_SB_LUT4_O_I1[0]
.sym 116319 addr_storage[18]
.sym 116320 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 116321 VexRiscv._zz_61__SB_LUT4_O_7_I0[0]
.sym 116322 VexRiscv._zz_61__SB_LUT4_O_7_I0[1]
.sym 116323 VexRiscv._zz_61__SB_LUT4_O_7_I0[2]
.sym 116324 VexRiscv.CsrPlugin_mip_MEIP_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 116325 VexRiscv._zz_61_[19]
.sym 116329 VexRiscv._zz_61_[28]
.sym 116333 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 116334 VexRiscv._zz_61__SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]
.sym 116335 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 116336 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 116337 VexRiscv._zz_61_[23]
.sym 116342 VexRiscv.execute_LightShifterPlugin_shiftReg[23]
.sym 116343 VexRiscv._zz_120_[23]
.sym 116344 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116346 VexRiscv.execute_LightShifterPlugin_shiftReg[19]
.sym 116347 VexRiscv._zz_120_[19]
.sym 116348 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116349 VexRiscv._zz_61_[27]
.sym 116358 slave_sel_r[0]
.sym 116359 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 116360 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 116361 csrbank2_in0_w[4]
.sym 116362 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 116363 fifo_readable_SB_LUT4_I3_I1[2]
.sym 116364 csrbank2_out_w[4]
.sym 116371 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 116372 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 116373 slave_sel_r[3]
.sym 116374 lxspi_bus_dat_r[5]
.sym 116375 slave_sel_r[2]
.sym 116376 memdat_2[5]
.sym 116377 slave_sel_r[3]
.sym 116378 lxspi_bus_dat_r[2]
.sym 116379 slave_sel_r[2]
.sym 116380 memdat_2[2]
.sym 116381 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 116382 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 116383 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 116384 VexRiscv._zz_120_[19]
.sym 116386 usb_outhandler_syncfifobuffered_level0[0]
.sym 116390 usb_outhandler_syncfifobuffered_level0[1]
.sym 116391 $PACKER_VCC_NET
.sym 116392 usb_outhandler_syncfifobuffered_level0[0]
.sym 116394 usb_outhandler_syncfifobuffered_level0[2]
.sym 116395 $PACKER_VCC_NET
.sym 116396 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 116398 usb_outhandler_syncfifobuffered_level0[3]
.sym 116399 $PACKER_VCC_NET
.sym 116400 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 116402 usb_outhandler_syncfifobuffered_level0[4]
.sym 116403 $PACKER_VCC_NET
.sym 116404 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 116406 usb_outhandler_syncfifobuffered_level0[5]
.sym 116407 $PACKER_VCC_NET
.sym 116408 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 116409 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[6]
.sym 116410 usb_outhandler_syncfifobuffered_level0[6]
.sym 116411 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 116412 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 116414 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 116415 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[5]
.sym 116416 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 116421 interface0_bank_bus_dat_r[4]
.sym 116422 interface2_bank_bus_dat_r[4]
.sym 116423 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 116424 slave_sel_r[0]
.sym 116430 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 116431 fifo_level0_SB_DFFESR_Q_6_D[3]
.sym 116432 fifo_wrport_we
.sym 116434 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 116435 fifo_level0_SB_DFFESR_Q_6_D[4]
.sym 116436 fifo_wrport_we
.sym 116437 usb_inhandler_dtbs[5]
.sym 116438 usb_inhandler_dtbs[13]
.sym 116439 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 116440 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 116446 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 116447 fifo_level0_SB_DFFESR_Q_6_D[2]
.sym 116448 fifo_wrport_we
.sym 116449 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 116453 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 116457 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 116461 VexRiscv._zz_61__SB_LUT4_O_5_I0[2]
.sym 116462 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 116463 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 116464 VexRiscv._zz_120_[26]
.sym 116465 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 116473 usb_inhandler_dtbs[1]
.sym 116474 usb_inhandler_dtbs[9]
.sym 116475 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 116476 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 116479 usb_outhandler_responding_SB_LUT4_I0_I2[0]
.sym 116480 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 116482 usb_outhandler_syncfifobuffered_produce[0]
.sym 116485 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 116487 usb_outhandler_syncfifobuffered_produce[1]
.sym 116488 usb_outhandler_syncfifobuffered_produce[0]
.sym 116489 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 116491 usb_outhandler_syncfifobuffered_produce[2]
.sym 116492 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 116493 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 116495 usb_outhandler_syncfifobuffered_produce[3]
.sym 116496 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 116497 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 116499 usb_outhandler_syncfifobuffered_produce[4]
.sym 116500 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 116501 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 116503 usb_outhandler_syncfifobuffered_produce[5]
.sym 116504 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 116505 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 116507 usb_outhandler_syncfifobuffered_produce[6]
.sym 116508 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 116512 usb_outhandler_syncfifobuffered_produce[0]
.sym 116513 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 116518 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 116519 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 116520 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 116521 usb_outhandler_syncfifobuffered_consume[4]
.sym 116522 usb_outhandler_syncfifobuffered_consume[1]
.sym 116523 usb_outhandler_syncfifobuffered_consume[5]
.sym 116524 usb_outhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116525 usb_outhandler_syncfifobuffered_produce[4]
.sym 116526 usb_outhandler_syncfifobuffered_produce[1]
.sym 116527 usb_outhandler_syncfifobuffered_produce[5]
.sym 116528 usb_outhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116529 usb_outhandler_syncfifobuffered_produce[3]
.sym 116530 usb_outhandler_syncfifobuffered_produce[2]
.sym 116531 usb_outhandler_syncfifobuffered_produce[0]
.sym 116532 usb_outhandler_syncfifobuffered_produce[6]
.sym 116533 usb_outhandler_syncfifobuffered_consume[3]
.sym 116534 usb_outhandler_syncfifobuffered_consume[2]
.sym 116535 usb_outhandler_syncfifobuffered_consume[0]
.sym 116536 usb_outhandler_syncfifobuffered_consume[6]
.sym 116539 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 116540 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 116541 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 116546 usb_outhandler_stall_status[10]
.sym 116547 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 116548 usb_outhandler_stall_status_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 116550 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[0]
.sym 116551 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 116552 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[2]
.sym 116554 usb_outhandler_stall_status[1]
.sym 116555 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 116556 usb_outhandler_stall_status_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 116558 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 116559 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 116560 usb_outhandler_stall_status_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 116562 usb_outhandler_stall_status[4]
.sym 116563 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 116564 usb_outhandler_stall_status_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 116565 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116566 csrbank7_out_status_w[3]
.sym 116567 usb_outhandler_epno_SB_LUT4_I1_I2[0]
.sym 116568 csrbank7_out_ctrl0_w[3]
.sym 116570 usb_outhandler_stall_status[3]
.sym 116571 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 116572 usb_outhandler_stall_status_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 116574 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 116575 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 116576 csrbank7_out_status_w[4]
.sym 116577 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 116582 storage_3[2][6]
.sym 116583 storage_3[3][6]
.sym 116584 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116590 storage_3[6][0]
.sym 116591 storage_3[7][0]
.sym 116592 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116593 storage_3[6]_SB_LUT4_I1_1_O[0]
.sym 116594 storage_3[6]_SB_LUT4_I1_1_O[1]
.sym 116595 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 116596 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 116597 storage_3[6]_SB_LUT4_I1_7_O[0]
.sym 116598 storage_3[6]_SB_LUT4_I1_7_O[1]
.sym 116599 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 116600 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 116602 storage_3[6][6]
.sym 116603 storage_3[7][6]
.sym 116604 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116606 csrbank7_out_status_w[0]
.sym 116607 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116608 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 116617 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 116621 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 116622 csrbank7_out_data_w[6]
.sym 116623 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 116624 csrbank7_setup_status_w[6]
.sym 116626 csrbank7_in_status_w[5]
.sym 116627 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 116628 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 116629 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 116641 csrbank7_out_status_w[4]
.sym 116642 usb_out_next_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 116643 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116644 csrbank7_in_data0_w[4]
.sym 116645 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 116649 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 116650 csrbank7_out_data_w[7]
.sym 116651 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]
.sym 116652 csrbank7_setup_status_w[7]
.sym 116654 storage_3[8][0]
.sym 116655 storage_3[9][0]
.sym 116656 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116657 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 116662 storage_3[8][6]
.sym 116663 storage_3[9][6]
.sym 116664 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116665 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 116669 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 116673 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 116677 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 116681 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 116685 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 116690 storage_3[8][4]
.sym 116691 storage_3[9][4]
.sym 116692 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116694 storage_3[8][5]
.sym 116695 storage_3[9][5]
.sym 116696 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116699 storage_3[0]_SB_LUT4_I0_1_O[0]
.sym 116700 storage_3[0]_SB_LUT4_I0_1_O[1]
.sym 116711 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 116712 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116721 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 116725 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 116730 storage_3[8][7]
.sym 116731 storage_3[9][7]
.sym 116732 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116733 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 116738 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116743 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 116747 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 116748 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 116749 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 116750 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 116751 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 116752 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 116753 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 116754 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 116755 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 116756 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 116759 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 116760 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116761 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 116762 storage_3[8]_SB_LUT4_I1_1_O[3]
.sym 116763 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 116764 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 116768 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116770 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 116771 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 116772 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 116774 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 116775 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 116776 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 116782 storage_3[8][2]
.sym 116783 storage_3[9][2]
.sym 116784 usb_setuphandler_setuphandlerinner_consume[0]
.sym 116787 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116788 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 116790 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 116791 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 116792 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 116793 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 116798 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 116799 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 116800 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 116803 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 116804 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 116813 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 116834 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116838 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 116839 $PACKER_VCC_NET
.sym 116840 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 116842 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 116843 $PACKER_VCC_NET
.sym 116844 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 116846 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 116847 $PACKER_VCC_NET
.sym 116848 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 116850 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 116851 $PACKER_VCC_NET
.sym 116852 VexRiscv.execute_LightShifterPlugin_amplitudeReg_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 116853 VexRiscv.execute_LightShifterPlugin_amplitude[3]
.sym 116854 VexRiscv.execute_LightShifterPlugin_amplitude[2]
.sym 116855 VexRiscv.execute_LightShifterPlugin_amplitude[1]
.sym 116856 VexRiscv.execute_LightShifterPlugin_amplitude[4]
.sym 116858 VexRiscv.execute_LightShifterPlugin_amplitudeReg[3]
.sym 116859 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116860 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116862 VexRiscv.execute_LightShifterPlugin_amplitudeReg[4]
.sym 116863 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116864 VexRiscv.execute_LightShifterPlugin_isActive
.sym 116865 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 116866 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116867 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 116868 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116870 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 116871 basesoc_cpu_dbus_dat_r[10]
.sym 116872 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3[2]
.sym 116873 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 116874 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 116875 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 116876 VexRiscv._zz_120_[4]
.sym 116877 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 116878 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 116879 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 116880 VexRiscv._zz_120_[2]
.sym 116881 basesoc_cpu_dbus_dat_r[22]
.sym 116882 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 116883 basesoc_cpu_dbus_dat_r[14]
.sym 116884 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 116885 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 116886 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116887 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 116888 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116889 VexRiscv._zz_221_[1]
.sym 116890 VexRiscv._zz_120_[1]
.sym 116891 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116892 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116894 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 116895 basesoc_cpu_dbus_dat_r[27]
.sym 116896 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_I3_O[2]
.sym 116898 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 116899 basesoc_cpu_dbus_dat_r[2]
.sym 116900 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 116901 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 116902 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 116903 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 116904 VexRiscv._zz_120_[3]
.sym 116905 basesoc_cpu_dbus_dat_r[31]
.sym 116906 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 116907 basesoc_cpu_dbus_dat_r[15]
.sym 116908 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 116909 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 116910 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116911 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[2]
.sym 116912 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116913 basesoc_cpu_dbus_dat_r[11]
.sym 116914 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 116915 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 116916 basesoc_cpu_dbus_dat_r[3]
.sym 116917 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 116918 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 116919 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[2]
.sym 116920 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 116921 basesoc_cpu_dbus_dat_r[28]
.sym 116922 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 116923 basesoc_cpu_dbus_dat_r[20]
.sym 116924 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 116925 VexRiscv._zz_224__SB_LUT4_O_20_I2[0]
.sym 116926 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 116927 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 116928 VexRiscv._zz_120_[10]
.sym 116930 VexRiscv._zz_224_[0]
.sym 116933 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116934 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 116935 VexRiscv._zz_120_[0]
.sym 116936 VexRiscv._zz_224_[0]
.sym 116938 VexRiscv._zz_120_[1]
.sym 116939 VexRiscv._zz_224_[1]
.sym 116940 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[1]
.sym 116941 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116942 VexRiscv._zz_120_[2]
.sym 116943 VexRiscv._zz_224_[2]
.sym 116944 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[2]
.sym 116945 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116946 VexRiscv._zz_120_[3]
.sym 116947 VexRiscv._zz_224_[3]
.sym 116948 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[3]
.sym 116949 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116950 VexRiscv._zz_120_[4]
.sym 116951 VexRiscv._zz_224_[4]
.sym 116952 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[4]
.sym 116953 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116954 VexRiscv._zz_120_[5]
.sym 116955 VexRiscv._zz_224_[5]
.sym 116956 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[5]
.sym 116957 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116958 VexRiscv._zz_120_[6]
.sym 116959 VexRiscv._zz_224_[6]
.sym 116960 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[6]
.sym 116961 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116962 VexRiscv._zz_120_[7]
.sym 116963 VexRiscv._zz_224_[7]
.sym 116964 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[7]
.sym 116965 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116966 VexRiscv._zz_120_[8]
.sym 116967 VexRiscv._zz_224_[8]
.sym 116968 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[8]
.sym 116969 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116970 VexRiscv._zz_120_[9]
.sym 116971 VexRiscv._zz_224_[9]
.sym 116972 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[9]
.sym 116973 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116974 VexRiscv._zz_120_[10]
.sym 116975 VexRiscv._zz_224_[10]
.sym 116976 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[10]
.sym 116977 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116978 VexRiscv._zz_120_[11]
.sym 116979 VexRiscv._zz_224_[11]
.sym 116980 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[11]
.sym 116982 VexRiscv._zz_120_[12]
.sym 116983 VexRiscv._zz_224_[12]
.sym 116984 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[12]
.sym 116986 VexRiscv._zz_120_[13]
.sym 116987 VexRiscv._zz_224_[13]
.sym 116988 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[13]
.sym 116990 VexRiscv._zz_120_[14]
.sym 116991 VexRiscv._zz_224_[14]
.sym 116992 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[14]
.sym 116994 VexRiscv._zz_120_[15]
.sym 116995 VexRiscv._zz_224_[15]
.sym 116996 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[15]
.sym 116997 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 116998 VexRiscv._zz_120_[16]
.sym 116999 VexRiscv._zz_224_[16]
.sym 117000 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[16]
.sym 117002 VexRiscv._zz_120_[17]
.sym 117003 VexRiscv._zz_224_[17]
.sym 117004 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[17]
.sym 117006 VexRiscv._zz_120_[18]
.sym 117007 VexRiscv._zz_224_[18]
.sym 117008 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[18]
.sym 117010 VexRiscv._zz_120_[19]
.sym 117011 VexRiscv._zz_224_[19]
.sym 117012 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[19]
.sym 117014 VexRiscv._zz_120_[20]
.sym 117015 VexRiscv._zz_224_[20]
.sym 117016 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[20]
.sym 117018 VexRiscv._zz_120_[21]
.sym 117019 VexRiscv._zz_224_[21]
.sym 117020 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[21]
.sym 117022 VexRiscv._zz_120_[22]
.sym 117023 VexRiscv._zz_224_[22]
.sym 117024 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[22]
.sym 117026 VexRiscv._zz_120_[23]
.sym 117027 VexRiscv._zz_224_[23]
.sym 117028 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[23]
.sym 117029 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117030 VexRiscv._zz_120_[24]
.sym 117031 VexRiscv._zz_224_[24]
.sym 117032 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[24]
.sym 117033 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117034 VexRiscv._zz_120_[25]
.sym 117035 VexRiscv._zz_224_[25]
.sym 117036 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[25]
.sym 117038 VexRiscv._zz_120_[26]
.sym 117039 VexRiscv._zz_224_[26]
.sym 117040 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[26]
.sym 117042 VexRiscv._zz_120_[27]
.sym 117043 VexRiscv._zz_224_[27]
.sym 117044 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[27]
.sym 117046 VexRiscv._zz_120_[28]
.sym 117047 VexRiscv._zz_224_[28]
.sym 117048 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[28]
.sym 117050 VexRiscv._zz_120_[29]
.sym 117051 VexRiscv._zz_224_[29]
.sym 117052 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[29]
.sym 117054 VexRiscv._zz_120_[30]
.sym 117055 VexRiscv._zz_224_[30]
.sym 117056 VexRiscv.decode_to_execute_SRC_USE_SUB_LESS_SB_CARRY_I0_CO[30]
.sym 117057 VexRiscv._zz_221__SB_LUT4_O_I0[0]
.sym 117058 VexRiscv._zz_120_[31]
.sym 117059 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117060 VexRiscv._zz_221__SB_LUT4_O_I0[3]
.sym 117063 VexRiscv._zz_224__SB_LUT4_O_7_I2[0]
.sym 117064 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117066 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117067 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 117068 VexRiscv._zz_120_[12]
.sym 117071 VexRiscv._zz_224__SB_LUT4_O_15_I2[0]
.sym 117072 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117075 VexRiscv._zz_224__SB_LUT4_O_4_I2[0]
.sym 117076 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117078 VexRiscv._zz_97__SB_LUT4_I0_O[0]
.sym 117079 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 117080 VexRiscv._zz_97__SB_LUT4_I0_O[2]
.sym 117083 VexRiscv._zz_224__SB_LUT4_O_1_I2[0]
.sym 117084 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117087 VexRiscv._zz_224__SB_LUT4_O_9_I2[0]
.sym 117088 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117091 VexRiscv._zz_224__SB_LUT4_O_12_I2[0]
.sym 117092 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117095 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117096 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 117099 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117100 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 117103 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117104 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 117105 VexRiscv._zz_163_[26]
.sym 117106 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 117107 VexRiscv._zz_32_[1]
.sym 117108 VexRiscv._zz_32_[0]
.sym 117109 VexRiscv._zz_163_[29]
.sym 117110 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 117111 VexRiscv._zz_32_[1]
.sym 117112 VexRiscv._zz_32_[0]
.sym 117115 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117116 VexRiscv._zz_121__SB_LUT4_I3_O[1]
.sym 117118 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117119 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]
.sym 117120 VexRiscv._zz_120_[29]
.sym 117123 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117124 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_O_I3[1]
.sym 117127 VexRiscv._zz_224__SB_LUT4_O_8_I2[0]
.sym 117128 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117131 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117132 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_O_I3[1]
.sym 117135 VexRiscv._zz_224__SB_LUT4_O_5_I2[0]
.sym 117136 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117139 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 117140 usb_inhandler_dtbs[6]
.sym 117143 VexRiscv._zz_224__SB_LUT4_O_10_I2[0]
.sym 117144 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117147 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 117148 usb_inhandler_dtbs[11]
.sym 117151 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 117152 usb_inhandler_dtbs[14]
.sym 117153 VexRiscv._zz_163_[30]
.sym 117154 VexRiscv.DBusSimplePlugin_redoBranch_payload[30]
.sym 117155 VexRiscv._zz_32_[1]
.sym 117156 VexRiscv._zz_32_[0]
.sym 117159 usb_usb_core_rx_shifter_shift_reg[8]
.sym 117160 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 117163 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117164 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117167 VexRiscv._zz_224__SB_LUT4_O_2_I2[0]
.sym 117168 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117171 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117172 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_O_I3[1]
.sym 117175 usb_usb_core_rx_shifter_shift_reg[8]
.sym 117176 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 117179 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117180 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 117183 VexRiscv._zz_224__SB_LUT4_O_3_I2[0]
.sym 117184 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117185 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 117186 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 117187 VexRiscv._zz_224__SB_LUT4_O_5_I2_SB_LUT4_I2_O[2]
.sym 117188 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117190 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117191 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_O_I3[1]
.sym 117192 VexRiscv._zz_120_[22]
.sym 117193 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 117194 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 117195 VexRiscv._zz_224__SB_LUT4_O_5_I2[0]
.sym 117196 VexRiscv._zz_120_[25]
.sym 117197 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 117198 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 117199 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 117200 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 117203 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 117204 csrbank1_bitbang0_w[1]
.sym 117206 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117207 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117208 VexRiscv._zz_120_[30]
.sym 117210 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117211 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 117212 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 117214 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117215 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_O_I3[1]
.sym 117216 VexRiscv._zz_120_[26]
.sym 117218 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117219 VexRiscv._zz_61__SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 117220 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 117221 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 117222 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 117223 VexRiscv._zz_224__SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]
.sym 117224 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117226 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 117227 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[4]
.sym 117228 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 117230 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 117231 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[2]
.sym 117232 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 117233 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 117234 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 117235 VexRiscv._zz_224__SB_LUT4_O_1_I2[0]
.sym 117236 VexRiscv._zz_120_[29]
.sym 117237 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 117238 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 117239 VexRiscv._zz_224__SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 117240 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117241 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 117242 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 117243 VexRiscv._zz_224__SB_LUT4_O_6_I2[0]
.sym 117244 VexRiscv._zz_120_[24]
.sym 117245 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 117246 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 117247 VexRiscv._zz_224__SB_LUT4_O_4_I2[0]
.sym 117248 VexRiscv._zz_120_[26]
.sym 117250 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117251 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 117252 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 117253 basesoc_cpu_dbus_dat_r[3]
.sym 117257 basesoc_cpu_dbus_dat_r[22]
.sym 117263 basesoc_cpu_dbus_dat_r[22]
.sym 117264 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 117266 VexRiscv.execute_LightShifterPlugin_shiftReg[21]
.sym 117267 VexRiscv._zz_120_[21]
.sym 117268 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117270 VexRiscv.MmuPlugin_satp_ppn[12]
.sym 117271 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[2]
.sym 117272 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 117273 basesoc_cpu_dbus_dat_r[2]
.sym 117277 VexRiscv._zz_61_[21]
.sym 117283 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 117284 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3[1]
.sym 117285 slave_sel_r[1]
.sym 117286 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[1]
.sym 117287 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 117288 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1[3]
.sym 117289 VexRiscv._zz_61_[26]
.sym 117294 basesoc_cpu_ibus_adr[9]
.sym 117295 basesoc_cpu_dbus_adr[9]
.sym 117296 grant
.sym 117298 VexRiscv.execute_LightShifterPlugin_shiftReg[25]
.sym 117299 VexRiscv._zz_120_[25]
.sym 117300 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117302 slave_sel_r[1]
.sym 117303 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 117304 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 117305 VexRiscv._zz_61_[25]
.sym 117310 VexRiscv.execute_LightShifterPlugin_shiftReg[26]
.sym 117311 VexRiscv._zz_120_[26]
.sym 117312 VexRiscv.execute_LightShifterPlugin_isActive
.sym 117314 usb_outhandler_syncfifobuffered_level0[0]
.sym 117319 usb_outhandler_syncfifobuffered_level0[1]
.sym 117323 usb_outhandler_syncfifobuffered_level0[2]
.sym 117324 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 117327 usb_outhandler_syncfifobuffered_level0[3]
.sym 117328 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 117331 usb_outhandler_syncfifobuffered_level0[4]
.sym 117332 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 117335 usb_outhandler_syncfifobuffered_level0[5]
.sym 117336 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 117339 usb_outhandler_syncfifobuffered_level0[6]
.sym 117340 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 117342 usb_in_next
.sym 117343 csrbank7_out_status_w[5]
.sym 117344 csrbank7_in_status_w[5]
.sym 117346 usb_outhandler_syncfifobuffered_level0[0]
.sym 117347 usb_outhandler_syncfifobuffered_level0[2]
.sym 117348 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 117349 slave_sel_r[3]
.sym 117350 lxspi_bus_dat_r[3]
.sym 117351 slave_sel_r[2]
.sym 117352 memdat_2[3]
.sym 117353 usb_inhandler_dtbs[8]
.sym 117354 usb_inhandler_dtbs[12]
.sym 117355 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 117356 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 117357 interface7_bank_bus_dat_r[3]
.sym 117358 interface0_bank_bus_dat_r[3]
.sym 117359 interface1_bank_bus_dat_r[3]
.sym 117360 interface6_bank_bus_dat_r[3]
.sym 117362 csrbank7_setup_status_w[0]
.sym 117363 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 117364 usb_setuphandler_epno_SB_LUT4_I1_I3[2]
.sym 117365 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117366 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 117367 slave_sel_r[0]
.sym 117368 VexRiscv.MmuPlugin_shared_dBusRsp_pte_X_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 117370 usb_outhandler_syncfifobuffered_level0[3]
.sym 117371 usb_outhandler_syncfifobuffered_level0[4]
.sym 117372 usb_outhandler_syncfifobuffered_level0[5]
.sym 117373 lxspi_i0[1]
.sym 117374 fifo_readable_SB_LUT4_I3_I1[2]
.sym 117375 csrbank1_bitbang0_w[1]
.sym 117376 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 117383 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 117384 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 117386 usb_outhandler_stall_status[4]
.sym 117387 usb_outhandler_stall_status[6]
.sym 117388 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 117389 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 117390 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 117391 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 117392 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 117397 usb_inhandler_dtbs[3]
.sym 117398 usb_inhandler_dtbs[11]
.sym 117399 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 117400 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 117402 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 117403 usb_outhandler_syncfifobuffered_level0[6]
.sym 117404 usb_outhandler_syncfifobuffered_level0[1]
.sym 117406 usb_outhandler_syncfifobuffered_level0[6]
.sym 117407 usb_outhandler_syncfifobuffered_level0[1]
.sym 117408 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 117409 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 117410 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117411 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 117412 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 117413 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117414 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 117415 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 117416 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 117425 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 117426 csrbank4_dat0_w[4]
.sym 117427 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 117428 csrbank4_ctrl0_w[4]
.sym 117429 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 117430 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117431 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 117432 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 117434 VexRiscv.CsrPlugin_mepc[19]
.sym 117435 VexRiscv.DBusSimplePlugin_redoBranch_payload[19]
.sym 117436 VexRiscv._zz_176_
.sym 117437 interface3_bank_bus_dat_r[4]
.sym 117438 interface4_bank_bus_dat_r[4]
.sym 117439 interface5_bank_bus_dat_r[4]
.sym 117440 interface7_bank_bus_dat_r[4]
.sym 117442 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[0]
.sym 117443 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 117444 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 117446 VexRiscv.CsrPlugin_mepc[29]
.sym 117447 VexRiscv.DBusSimplePlugin_redoBranch_payload[29]
.sym 117448 VexRiscv._zz_176_
.sym 117450 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[0]
.sym 117451 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_5_D_SB_LUT4_O_I1[1]
.sym 117452 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 117454 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[0]
.sym 117455 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 117456 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 117458 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 117459 csrbank7_out_ctrl0_w[0]
.sym 117460 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 117462 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 117463 csrbank7_out_ctrl0_w[3]
.sym 117464 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 117466 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[0]
.sym 117467 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_2_D_SB_LUT4_O_I1[1]
.sym 117468 VexRiscv.CsrPlugin_mepc_SB_DFF_Q_10_D_SB_LUT4_O_I1[2]
.sym 117470 VexRiscv.CsrPlugin_mepc[26]
.sym 117471 VexRiscv.DBusSimplePlugin_redoBranch_payload[26]
.sym 117472 VexRiscv._zz_176_
.sym 117473 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 117474 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117475 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 117476 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 117477 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 117478 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117479 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 117480 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 117483 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 117484 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 117485 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117486 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 117487 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 117488 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 117489 usb_outhandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 117490 usb_outhandler_ctrl_re_SB_LUT4_I1_O[1]
.sym 117491 usb_outhandler_ctrl_re_SB_LUT4_I1_O[2]
.sym 117492 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 117493 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 117494 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 117495 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 117496 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 117497 csrbank2_in0_w[3]
.sym 117498 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 117499 fifo_readable_SB_LUT4_I3_I1[2]
.sym 117500 csrbank2_out_w[3]
.sym 117502 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 117503 csrbank2_status_w[1]
.sym 117504 fifo_readable_SB_LUT4_I2_I3[2]
.sym 117508 fifo_level0[0]
.sym 117510 usb_outhandler_stall_status[1]
.sym 117511 usb_outhandler_stall_status[3]
.sym 117512 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 117515 fifo_level0[1]
.sym 117516 fifo_level0[0]
.sym 117522 fifo_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 117523 fifo_level0_SB_DFFESR_Q_6_D[1]
.sym 117524 fifo_wrport_we
.sym 117525 interface2_bank_bus_dat_r[3]
.sym 117526 interface3_bank_bus_dat_r[3]
.sym 117527 interface4_bank_bus_dat_r[3]
.sym 117528 interface5_bank_bus_dat_r[3]
.sym 117529 csrbank7_in_ctrl0_w[1]
.sym 117530 csrbank7_in_ctrl0_w[0]
.sym 117531 csrbank7_in_ctrl0_w[2]
.sym 117532 csrbank7_in_ctrl0_w[3]
.sym 117546 storage_3[2][0]
.sym 117547 storage_3[3][0]
.sym 117548 usb_setuphandler_setuphandlerinner_consume[0]
.sym 117553 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 117562 storage_3[2][4]
.sym 117563 storage_3[3][4]
.sym 117564 usb_setuphandler_setuphandlerinner_consume[0]
.sym 117565 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 117569 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 117575 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 117576 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 117579 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117580 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 117583 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[1]
.sym 117584 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 117591 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 117592 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117594 storage_3[2][5]
.sym 117595 storage_3[3][5]
.sym 117596 usb_setuphandler_setuphandlerinner_consume[0]
.sym 117599 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[0]
.sym 117600 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 117602 usb_setuphandler_setuphandlerinner_data_byte[0]
.sym 117607 usb_setuphandler_setuphandlerinner_data_byte[1]
.sym 117611 usb_setuphandler_setuphandlerinner_data_byte[2]
.sym 117612 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 117615 usb_setuphandler_setuphandlerinner_data_byte[3]
.sym 117616 usb_setuphandler_setuphandlerinner_data_byte_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 117619 usb_setuphandler_setuphandlerinner_data_byte[1]
.sym 117620 usb_setuphandler_setuphandlerinner_data_byte[0]
.sym 117622 usb_setuphandler_setuphandlerinner_data_byte[3]
.sym 117623 usb_setuphandler_setuphandlerinner_data_byte[1]
.sym 117624 usb_setuphandler_setuphandlerinner_data_byte[2]
.sym 117625 usb_setuphandler_setuphandlerinner_data_byte[0]
.sym 117626 usb_setuphandler_setuphandlerinner_data_byte[1]
.sym 117627 usb_setuphandler_setuphandlerinner_data_byte[3]
.sym 117628 usb_setuphandler_setuphandlerinner_data_byte[2]
.sym 117632 usb_setuphandler_setuphandlerinner_data_byte[0]
.sym 117633 storage_3[0][4]
.sym 117634 storage_3[4][4]
.sym 117635 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 117636 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 117639 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 117640 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 117641 storage_3[0][0]
.sym 117642 storage_3[4][0]
.sym 117643 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 117644 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 117645 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 117651 storage_3[0]_SB_LUT4_I0_7_O[0]
.sym 117652 storage_3[0]_SB_LUT4_I0_7_O[1]
.sym 117653 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 117659 storage_3[0]_SB_LUT4_I0_3_O[0]
.sym 117660 storage_3[0]_SB_LUT4_I0_3_O[1]
.sym 117661 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 117665 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 117671 storage_3[0]_SB_LUT4_I0_6_O[0]
.sym 117672 storage_3[0]_SB_LUT4_I0_6_O[1]
.sym 117673 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 117677 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 117681 storage_3[1][1]
.sym 117682 storage_3[5][1]
.sym 117683 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 117684 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 117685 storage_3[0][1]
.sym 117686 storage_3[4][1]
.sym 117687 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 117688 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 117689 storage_3[0][6]
.sym 117690 storage_3[4][6]
.sym 117691 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 117692 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 117694 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 117695 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 117696 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 117699 usb_setuphandler_setuphandlerinner_consume[0]
.sym 117700 storage_3[6]_SB_LUT4_I1_1_O[3]
.sym 117701 storage_3[1][3]
.sym 117702 storage_3[5][3]
.sym 117703 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 117704 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 117707 storage_3[0]_SB_LUT4_I0_O[0]
.sym 117708 storage_3[0]_SB_LUT4_I0_O[1]
.sym 117709 storage_3[1][7]
.sym 117710 storage_3[5][7]
.sym 117711 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 117712 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 117713 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 117719 storage_3[0]_SB_LUT4_I0_4_O[0]
.sym 117720 storage_3[0]_SB_LUT4_I0_4_O[1]
.sym 117721 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 117725 storage_3[0][3]
.sym 117726 storage_3[4][3]
.sym 117727 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 117728 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 117729 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 117733 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 117737 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 117741 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 117746 usb_setuphandler_setuphandlerinner_produce[3]
.sym 117747 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 117748 usb_setuphandler_setuphandlerinner_produce[2]
.sym 117750 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 117751 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 117752 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 117754 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 117755 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 117756 storage_3[7]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 117758 usb_setuphandler_setuphandlerinner_produce[3]
.sym 117759 usb_setuphandler_setuphandlerinner_produce[2]
.sym 117760 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 117762 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 117765 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 117767 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 117768 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 117769 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 117771 usb_setuphandler_setuphandlerinner_produce[2]
.sym 117772 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 117773 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 117775 usb_setuphandler_setuphandlerinner_produce[3]
.sym 117776 usb_setuphandler_setuphandlerinner_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 117777 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 117778 usb_setuphandler_setuphandlerinner_produce[2]
.sym 117779 usb_setuphandler_setuphandlerinner_produce[3]
.sym 117780 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 117781 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 117782 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 117783 usb_setuphandler_setuphandlerinner_produce[2]
.sym 117784 usb_setuphandler_setuphandlerinner_produce[3]
.sym 117788 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 117791 usb_setuphandler_ctrl_re_SB_LUT4_I1_O[0]
.sym 117792 storage_3[8]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 117794 VexRiscv._zz_163_[6]
.sym 117795 VexRiscv._zz_163_[22]
.sym 117796 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 117798 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 117799 VexRiscv._zz_163_[27]
.sym 117800 VexRiscv._zz_98__SB_LUT4_O_4_I3[2]
.sym 117801 VexRiscv._zz_72_[1]
.sym 117807 VexRiscv.CsrPlugin_selfException_payload_badAddr[13]
.sym 117808 VexRiscv._zz_104_[2]
.sym 117809 spram_dataout2[13]
.sym 117810 spram_dataout0[13]
.sym 117811 grant_SB_LUT4_I3_O[0]
.sym 117812 grant_SB_LUT4_I3_O[1]
.sym 117814 VexRiscv._zz_163_[4]
.sym 117815 VexRiscv._zz_163_[20]
.sym 117816 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 117818 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 117819 basesoc_cpu_dbus_dat_r[16]
.sym 117820 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O[2]
.sym 117821 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 117822 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 117823 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 117824 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 117825 basesoc_cpu_dbus_dat_r[15]
.sym 117829 basesoc_cpu_dbus_dat_r[29]
.sym 117830 basesoc_cpu_dbus_dat_r[21]
.sym 117831 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 117832 VexRiscv._zz_72_[1]
.sym 117834 VexRiscv.MmuPlugin_satp_ppn[5]
.sym 117835 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[5]
.sym 117836 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 117837 basesoc_cpu_dbus_dat_r[10]
.sym 117841 basesoc_cpu_dbus_dat_r[24]
.sym 117842 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 117843 basesoc_cpu_dbus_dat_r[8]
.sym 117844 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O[1]
.sym 117846 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 117847 basesoc_cpu_dbus_dat_r[0]
.sym 117848 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I3[2]
.sym 117851 VexRiscv._zz_72_[0]
.sym 117852 VexRiscv._zz_72_[1]
.sym 117853 VexRiscv._zz_221_[1]
.sym 117854 VexRiscv._zz_120_[1]
.sym 117855 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117856 VexRiscv._zz_72_[0]
.sym 117858 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 117859 VexRiscv._zz_163_[14]
.sym 117860 VexRiscv._zz_98__SB_LUT4_O_1_I3[2]
.sym 117863 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 117864 VexRiscv._zz_72_[1]
.sym 117866 VexRiscv.MmuPlugin_satp_ppn[0]
.sym 117867 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[0]
.sym 117868 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 117869 basesoc_cpu_dbus_dat_r[26]
.sym 117870 VexRiscv.MmuPlugin_shared_dBusRsp_pte_A_SB_LUT4_I2_O[0]
.sym 117871 basesoc_cpu_dbus_dat_r[18]
.sym 117872 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 117873 VexRiscv._zz_163_[14]
.sym 117874 VexRiscv._zz_163_[6]
.sym 117875 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 117876 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 117877 VexRiscv._zz_221_[1]
.sym 117878 VexRiscv._zz_120_[1]
.sym 117879 VexRiscv._zz_104_[2]
.sym 117880 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117882 basesoc_cpu_ibus_adr[15]
.sym 117883 basesoc_cpu_dbus_adr[15]
.sym 117884 grant
.sym 117887 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 117888 VexRiscv._zz_72_[1]
.sym 117890 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 117891 VexRiscv._zz_163_[10]
.sym 117892 VexRiscv._zz_98__SB_LUT4_O_5_I3[2]
.sym 117893 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 117894 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 117895 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_I2_O[2]
.sym 117896 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117897 VexRiscv._zz_163_[10]
.sym 117898 VexRiscv._zz_163_[2]
.sym 117899 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 117900 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 117901 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 117902 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 117903 VexRiscv._zz_224__SB_LUT4_O_17_I2_SB_LUT4_I2_O[2]
.sym 117904 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117905 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 117906 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 117907 VexRiscv._zz_224__SB_LUT4_O_16_I2_SB_LUT4_I2_O[2]
.sym 117908 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 117909 VexRiscv._zz_163_[9]
.sym 117910 VexRiscv._zz_163_[1]
.sym 117911 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 117912 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 117914 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 117915 VexRiscv._zz_163_[9]
.sym 117916 VexRiscv._zz_98__SB_LUT4_O_6_I3[2]
.sym 117918 VexRiscv._zz_221_[13]
.sym 117919 VexRiscv._zz_120_[13]
.sym 117920 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117921 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 117922 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 117923 VexRiscv._zz_224__SB_LUT4_O_16_I2[0]
.sym 117924 VexRiscv._zz_120_[14]
.sym 117927 VexRiscv._zz_224__SB_LUT4_O_18_I2[0]
.sym 117928 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 117929 VexRiscv._zz_120_[15]
.sym 117930 VexRiscv._zz_221_[15]
.sym 117931 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117932 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[3]
.sym 117934 VexRiscv._zz_221_[14]
.sym 117935 VexRiscv._zz_120_[14]
.sym 117936 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117937 VexRiscv._zz_120_[13]
.sym 117938 VexRiscv._zz_221_[13]
.sym 117939 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117940 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[1]
.sym 117942 VexRiscv._zz_221_[12]
.sym 117943 VexRiscv._zz_120_[12]
.sym 117944 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117945 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 117946 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 117947 VexRiscv._zz_224__SB_LUT4_O_18_I2[0]
.sym 117948 VexRiscv._zz_120_[12]
.sym 117949 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 117950 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 117951 VexRiscv._zz_224__SB_LUT4_O_17_I2[0]
.sym 117952 VexRiscv._zz_120_[13]
.sym 117953 VexRiscv._zz_120_[14]
.sym 117954 VexRiscv._zz_221_[14]
.sym 117955 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117956 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[2]
.sym 117957 VexRiscv._zz_120_[12]
.sym 117958 VexRiscv._zz_221_[12]
.sym 117959 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117960 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[0]
.sym 117963 VexRiscv._zz_120__SB_LUT4_O_1_I2[2]
.sym 117964 VexRiscv._zz_224__SB_LUT4_O_18_I2_SB_LUT4_O_I3[1]
.sym 117967 VexRiscv._zz_105_[21]
.sym 117968 VexRiscv._zz_36__SB_LUT4_O_I3[1]
.sym 117969 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 117970 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 117971 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 117972 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 117973 VexRiscv._zz_120_[12]
.sym 117974 VexRiscv._zz_221_[12]
.sym 117975 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117976 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[0]
.sym 117977 VexRiscv._zz_120_[15]
.sym 117978 VexRiscv._zz_221_[15]
.sym 117979 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117980 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[3]
.sym 117981 VexRiscv._zz_120_[19]
.sym 117982 VexRiscv._zz_221_[19]
.sym 117983 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117984 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[7]
.sym 117986 VexRiscv._zz_221_[18]
.sym 117987 VexRiscv._zz_120_[18]
.sym 117988 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117989 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 117990 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 117991 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 117992 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 117993 VexRiscv._zz_120_[21]
.sym 117994 VexRiscv._zz_221_[21]
.sym 117995 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 117996 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[9]
.sym 117997 VexRiscv._zz_120_[18]
.sym 117998 VexRiscv._zz_221_[18]
.sym 117999 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118000 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[6]
.sym 118001 VexRiscv._zz_120_[19]
.sym 118002 VexRiscv._zz_221_[19]
.sym 118003 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118004 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[7]
.sym 118006 VexRiscv._zz_97__SB_LUT4_I3_I1[0]
.sym 118007 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 118008 VexRiscv._zz_97_
.sym 118009 VexRiscv._zz_120_[17]
.sym 118010 VexRiscv._zz_221_[17]
.sym 118011 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118012 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[5]
.sym 118013 VexRiscv._zz_120_[20]
.sym 118014 VexRiscv._zz_221_[20]
.sym 118015 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118016 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[8]
.sym 118018 VexRiscv._zz_224__SB_LUT4_O_24_I2_SB_LUT4_I0_O[0]
.sym 118019 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_25_I1[1]
.sym 118020 VexRiscv._zz_104_[2]
.sym 118022 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 118023 VexRiscv._zz_163_[15]
.sym 118024 VexRiscv._zz_98__SB_LUT4_O_I3[2]
.sym 118025 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 118026 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 118027 VexRiscv._zz_97_
.sym 118028 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118030 VexRiscv._zz_221_[26]
.sym 118031 VexRiscv._zz_120_[26]
.sym 118032 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118033 VexRiscv._zz_97_
.sym 118034 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 118035 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 118036 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 118038 VexRiscv._zz_163_[5]
.sym 118039 VexRiscv._zz_163_[21]
.sym 118040 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 118042 VexRiscv._zz_221_[27]
.sym 118043 VexRiscv._zz_120_[27]
.sym 118044 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118046 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 118047 VexRiscv._zz_163_[29]
.sym 118048 VexRiscv._zz_98__SB_LUT4_O_2_I3[2]
.sym 118049 VexRiscv._zz_224__SB_LUT4_O_13_I2[0]
.sym 118050 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 118051 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 118052 VexRiscv._zz_120_[17]
.sym 118054 VexRiscv._zz_221_[19]
.sym 118055 VexRiscv._zz_120_[19]
.sym 118056 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118058 VexRiscv._zz_221_[31]
.sym 118059 VexRiscv._zz_120_[31]
.sym 118060 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118061 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118062 lxspi_bus_dat_r[30]
.sym 118063 array_muxed0[0]
.sym 118064 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118065 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118066 lxspi_bus_dat_r[31]
.sym 118067 array_muxed0[1]
.sym 118068 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118069 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 118070 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118071 VexRiscv._zz_224__SB_LUT4_O_13_I2_SB_LUT4_I0_O[2]
.sym 118072 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118074 VexRiscv.MmuPlugin_satp_ppn[7]
.sym 118075 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[7]
.sym 118076 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118079 VexRiscv._zz_224__SB_LUT4_O_11_I2[0]
.sym 118080 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 118081 VexRiscv._zz_120_[30]
.sym 118082 VexRiscv._zz_221_[30]
.sym 118083 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118084 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[8]
.sym 118085 VexRiscv._zz_120_[27]
.sym 118086 VexRiscv._zz_221_[27]
.sym 118087 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118088 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[5]
.sym 118089 VexRiscv._zz_163_[7]
.sym 118093 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 118094 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118095 VexRiscv._zz_224__SB_LUT4_O_11_I2_SB_LUT4_I2_O[2]
.sym 118096 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118098 VexRiscv.MmuPlugin_satp_ppn[14]
.sym 118099 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[4]
.sym 118100 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118101 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 118102 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118103 VexRiscv._zz_224__SB_LUT4_O_10_I2_SB_LUT4_I2_O[2]
.sym 118104 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118105 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 118106 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 118107 VexRiscv._zz_224__SB_LUT4_O_11_I2[0]
.sym 118108 VexRiscv._zz_120_[19]
.sym 118109 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 118110 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 118111 VexRiscv._zz_224__SB_LUT4_O_10_I2[0]
.sym 118112 VexRiscv._zz_120_[20]
.sym 118113 VexRiscv._zz_120_[30]
.sym 118114 VexRiscv._zz_221_[30]
.sym 118115 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118116 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[8]
.sym 118117 VexRiscv._zz_120_[22]
.sym 118118 VexRiscv._zz_221_[22]
.sym 118119 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118120 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[0]
.sym 118121 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 118122 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118123 VexRiscv._zz_224__SB_LUT4_O_12_I2_SB_LUT4_I2_O[2]
.sym 118124 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118125 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 118126 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 118127 VexRiscv._zz_224__SB_LUT4_O_12_I2[0]
.sym 118128 VexRiscv._zz_120_[18]
.sym 118131 VexRiscv._zz_224__SB_LUT4_O_I2[0]
.sym 118132 VexRiscv._zz_167__SB_LUT4_O_I1[1]
.sym 118133 VexRiscv._zz_163_[3]
.sym 118137 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[0]
.sym 118138 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[1]
.sym 118139 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_5_I0[2]
.sym 118140 VexRiscv._zz_104_[2]
.sym 118142 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_20_I1[0]
.sym 118143 VexRiscv._zz_224__SB_LUT4_O_19_I2_SB_LUT4_I0_O[0]
.sym 118144 VexRiscv._zz_104_[2]
.sym 118146 VexRiscv._zz_221_[30]
.sym 118147 VexRiscv._zz_120_[30]
.sym 118148 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118151 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 118152 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 118154 basesoc_load_storage[11]
.sym 118155 basesoc_value_SB_DFFSR_Q_20_D_SB_LUT4_O_I2[1]
.sym 118156 basesoc_en_storage
.sym 118157 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 118158 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118159 VexRiscv._zz_224__SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 118160 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118161 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 118165 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 118166 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 118167 VexRiscv._zz_224__SB_LUT4_O_I2[0]
.sym 118168 VexRiscv._zz_120_[30]
.sym 118169 VexRiscv._zz_120_[31]
.sym 118170 VexRiscv._zz_221_[31]
.sym 118171 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118172 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[9]
.sym 118174 basesoc_cpu_ibus_adr[4]
.sym 118175 basesoc_cpu_dbus_adr[4]
.sym 118176 grant
.sym 118177 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 118178 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118179 VexRiscv._zz_224__SB_LUT4_O_7_I2_SB_LUT4_I2_O[2]
.sym 118180 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118182 VexRiscv._zz_221_[22]
.sym 118183 VexRiscv._zz_120_[22]
.sym 118184 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118185 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 118186 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 118187 VexRiscv._zz_224__SB_LUT4_O_7_I2[0]
.sym 118188 VexRiscv._zz_120_[23]
.sym 118189 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 118190 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 118191 VexRiscv._zz_224__SB_LUT4_O_3_I2[0]
.sym 118192 VexRiscv._zz_120_[27]
.sym 118193 VexRiscv._zz_120_[22]
.sym 118194 VexRiscv._zz_221_[22]
.sym 118195 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118196 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[0]
.sym 118197 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 118198 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118199 VexRiscv._zz_224__SB_LUT4_O_3_I2_SB_LUT4_I2_O[2]
.sym 118200 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118201 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 118202 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118203 VexRiscv._zz_224__SB_LUT4_O_4_I2_SB_LUT4_I2_O[2]
.sym 118204 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118205 lxspi_bus_dat_r[28]
.sym 118211 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 118212 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 118214 usb_outhandler_enable_status[4]
.sym 118215 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 118216 usb_outhandler_stall_status_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 118217 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 118218 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 118219 VexRiscv._zz_224__SB_LUT4_O_2_I2[0]
.sym 118220 VexRiscv._zz_120_[28]
.sym 118221 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 118222 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118223 VexRiscv._zz_224__SB_LUT4_O_8_I2_SB_LUT4_I2_O[2]
.sym 118224 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118225 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 118226 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118227 VexRiscv._zz_224__SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 118228 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118230 usb_outhandler_enable_status[11]
.sym 118231 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 118232 usb_outhandler_stall_status_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 118234 usb_outhandler_enable_status[12]
.sym 118235 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 118236 usb_outhandler_stall_status_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 118237 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 118238 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 118239 VexRiscv._zz_224__SB_LUT4_O_8_I2[0]
.sym 118240 VexRiscv._zz_120_[22]
.sym 118241 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118242 lxspi_bus_dat_r[13]
.sym 118243 grant_SB_LUT4_I3_O[1]
.sym 118244 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118245 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118246 lxspi_bus_dat_r[16]
.sym 118247 array_muxed0[2]
.sym 118248 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118249 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118250 lxspi_bus_dat_r[9]
.sym 118251 array_muxed0[11]
.sym 118252 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118254 VexRiscv._zz_201__SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 118255 VexRiscv._zz_104_[2]
.sym 118256 VexRiscv._zz_104_[1]
.sym 118257 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118258 lxspi_bus_dat_r[8]
.sym 118259 array_muxed0[10]
.sym 118260 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 118266 VexRiscv.MmuPlugin_shared_dBusRsp_pte_W_SB_LUT4_O_I3[1]
.sym 118267 basesoc_cpu_dbus_dat_r[1]
.sym 118268 basesoc_cpu_dbus_dat_r[0]
.sym 118270 VexRiscv._zz_104_[0]
.sym 118271 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 118272 VexRiscv.decode_MEMORY_ENABLE_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 118274 usb_out_next
.sym 118275 csrbank7_out_status_w[5]
.sym 118276 csrbank7_in_status_w[5]
.sym 118286 array_muxed0[13]
.sym 118287 grant_SB_LUT4_I3_O[0]
.sym 118288 slave_sel_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 118291 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 118292 rom_bus_ack_SB_LUT4_I2_I1[1]
.sym 118299 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 118300 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 118302 csrbank7_out_status_w[5]
.sym 118303 csrbank7_in_status_w[5]
.sym 118304 usb_address_reset_SB_LUT4_I3_O[0]
.sym 118305 wishbone2csr_state_SB_DFFSR_Q_D[2]
.sym 118309 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 118310 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 118311 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 118312 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 118313 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 118314 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 118315 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 118316 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 118317 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 118318 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 118319 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 118320 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 118321 usb_outhandler_stall_status[11]
.sym 118322 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[0]
.sym 118323 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 118324 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 118325 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 118326 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 118327 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 118328 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 118331 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 118332 basesoc_wishbone_ack
.sym 118333 usb_outhandler_stall_status[10]
.sym 118334 usb_outhandler_stall_status[14]
.sym 118335 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 118336 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 118338 usb_outhandler_enable_status[8]
.sym 118339 usb_outhandler_enable_status[12]
.sym 118340 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 118341 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 118342 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 118343 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 118344 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 118346 usb_outhandler_enable_status[9]
.sym 118347 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 118348 usb_outhandler_stall_status_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 118349 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.sym 118350 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.sym 118351 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 118352 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 118354 usb_outhandler_enable_status[8]
.sym 118355 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 118356 usb_outhandler_stall_status_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 118358 usb_outhandler_enable_status[9]
.sym 118359 usb_outhandler_enable_status[13]
.sym 118360 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 118361 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 118362 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 118363 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 118364 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 118366 usb_outhandler_enable_status[13]
.sym 118367 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 118368 usb_outhandler_stall_status_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 118371 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 118372 usb_outhandler_responding
.sym 118374 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 118375 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 118376 usb_outhandler_ctrl_re
.sym 118386 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 118387 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 118388 usb_outhandler_ctrl_re
.sym 118391 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 118392 csrbank1_bitbang0_w[2]
.sym 118395 usb_outhandler_responding_SB_LUT4_I3_O[2]
.sym 118396 csrbank7_out_ctrl0_w[4]
.sym 118397 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 118398 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 118399 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 118400 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 118401 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 118402 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 118403 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 118404 usb_outhandler_responding
.sym 118406 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 118407 csrbank7_out_ctrl0_w[1]
.sym 118408 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 118414 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 118415 csrbank7_out_ctrl0_w[2]
.sym 118416 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]
.sym 118417 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 118418 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 118419 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 118420 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 118423 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 118424 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 118425 addr_storage[28]
.sym 118426 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 118427 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[2]
.sym 118428 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_3_O[3]
.sym 118437 storage_1[0][4]
.sym 118438 storage_1[1][4]
.sym 118439 memadr_1
.sym 118440 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 118441 storage_1[0][5]
.sym 118442 storage_1[1][5]
.sym 118443 memadr_1
.sym 118444 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 118445 storage_1[0][2]
.sym 118446 storage_1[1][2]
.sym 118447 memadr_1
.sym 118448 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 118449 storage_1[0][4]
.sym 118450 storage_1[1][4]
.sym 118451 memadr_1
.sym 118452 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 118455 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 118456 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 118459 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 118460 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 118461 storage_1[0][5]
.sym 118462 storage_1[1][5]
.sym 118463 memadr_1
.sym 118464 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 118469 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 118473 usb_usb_core_o_addr[0]
.sym 118474 usb_usb_core_addr[0]
.sym 118475 usb_usb_core_o_addr[1]
.sym 118476 usb_usb_core_addr[1]
.sym 118485 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 118490 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[0]
.sym 118491 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[1]
.sym 118492 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 118493 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 118497 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 118498 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 118499 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 118500 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 118503 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 118504 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 118505 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 118506 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 118507 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 118508 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[3]
.sym 118509 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[0]
.sym 118510 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 118511 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 118512 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[3]
.sym 118513 storage_1[0][2]
.sym 118514 storage_1[1][2]
.sym 118515 memadr_1
.sym 118516 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 118517 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 118518 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 118519 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 118520 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 118522 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 118523 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 118524 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I2[2]
.sym 118526 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 118527 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[3]
.sym 118528 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 118529 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 118535 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[3]
.sym 118536 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 118539 usb_usb_core_rx_detect_i_se0
.sym 118540 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 118543 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 118544 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 118545 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 118549 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[0]
.sym 118550 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[1]
.sym 118551 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[2]
.sym 118552 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2_SB_LUT4_I2_O[3]
.sym 118553 storage_1[0][4]
.sym 118554 storage_1[1][4]
.sym 118555 memadr_1
.sym 118556 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 118557 storage_1[0][5]
.sym 118558 storage_1[1][5]
.sym 118559 memadr_1
.sym 118560 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 118562 csrbank7_setup_status_w[6]
.sym 118563 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 118564 usb_setuphandler_epno_SB_LUT4_I1_I3[2]
.sym 118567 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[0]
.sym 118568 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 118569 basesoc_zero_pending_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 118570 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 118571 csrbank7_setup_status_w[4]
.sym 118572 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 118574 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[0]
.sym 118575 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[1]
.sym 118576 usb_setuphandler_setuphandlerinner_syncfifo_din_SB_LUT4_O_5_I2[2]
.sym 118577 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 118578 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 118579 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 118580 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 118581 storage_3[1][5]
.sym 118582 storage_3[5][5]
.sym 118583 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 118584 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 118587 storage_3[0]_SB_LUT4_I0_2_O[0]
.sym 118588 storage_3[0]_SB_LUT4_I0_2_O[1]
.sym 118589 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_1_I0[0]
.sym 118590 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_1_I0[1]
.sym 118591 usb_outhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 118592 csrbank7_setup_status_w[7]
.sym 118593 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 118597 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 118602 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 118603 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 118604 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 118605 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 118609 storage_3[1][4]
.sym 118610 storage_3[5][4]
.sym 118611 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 118612 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 118613 storage_3[1][6]
.sym 118614 storage_3[5][6]
.sym 118615 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 118616 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 118617 storage_3[0][5]
.sym 118618 storage_3[4][5]
.sym 118619 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 118620 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 118621 storage_3[1][0]
.sym 118622 storage_3[5][0]
.sym 118623 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 118624 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 118627 storage_3[0]_SB_LUT4_I0_5_O[0]
.sym 118628 storage_3[0]_SB_LUT4_I0_5_O[1]
.sym 118629 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 118633 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 118637 storage_3[1][2]
.sym 118638 storage_3[5][2]
.sym 118639 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 118640 usb_setuphandler_setuphandlerinner_consume_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 118641 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 118645 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 118649 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 118653 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 118657 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 118665 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 118669 storage_3[0][2]
.sym 118670 storage_3[4][2]
.sym 118671 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 118672 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 118673 usb_setuphandler_setuphandlerinner_syncfifo_din[1]
.sym 118677 storage_3[0][7]
.sym 118678 storage_3[0]_SB_LUT4_I0_I3[1]
.sym 118679 storage_3[0]_SB_LUT4_I0_I3[2]
.sym 118680 storage_3[0]_SB_LUT4_I0_I3[3]
.sym 118681 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 118685 usb_setuphandler_setuphandlerinner_syncfifo_din[3]
.sym 118689 usb_setuphandler_setuphandlerinner_syncfifo_din[2]
.sym 118694 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 118695 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 118696 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 118705 usb_setuphandler_setuphandlerinner_syncfifo_din[7]
.sym 118710 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 118711 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 118712 storage_3[3]_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 118751 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 118752 fifo_readable_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 118755 VexRiscv._zz_104_[2]
.sym 118756 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 118759 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 118760 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 118767 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118768 spiflash4x_cs_n_SB_LUT4_O_I2[1]
.sym 118774 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 118775 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 118776 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 118785 slave_sel_r[1]
.sym 118786 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[1]
.sym 118787 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 118788 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_1_I1[3]
.sym 118789 VexRiscv._zz_72_[0]
.sym 118793 lxspi_bus_dat_r[25]
.sym 118794 slave_sel_r[3]
.sym 118795 slave_sel_r[2]
.sym 118796 memdat_2[25]
.sym 118797 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[3]
.sym 118803 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 118804 VexRiscv._zz_104_[2]
.sym 118806 VexRiscv.MmuPlugin_satp_ppn[1]
.sym 118807 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[1]
.sym 118808 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118809 slave_sel_r[1]
.sym 118810 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[1]
.sym 118811 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 118812 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_18_I1[3]
.sym 118813 lxspi_bus_dat_r[30]
.sym 118814 slave_sel_r[3]
.sym 118815 slave_sel_r[2]
.sym 118816 memdat_2[30]
.sym 118818 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 118819 VexRiscv._zz_163_[30]
.sym 118820 VexRiscv._zz_98__SB_LUT4_O_1_I3[2]
.sym 118822 VexRiscv.MmuPlugin_satp_ppn[3]
.sym 118823 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[3]
.sym 118824 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118826 VexRiscv.MmuPlugin_satp_ppn[4]
.sym 118827 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[4]
.sym 118828 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118829 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[0]
.sym 118830 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 118831 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 118832 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[3]
.sym 118834 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1[0]
.sym 118835 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1[1]
.sym 118836 VexRiscv._zz_104_[2]
.sym 118838 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1[0]
.sym 118839 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1[1]
.sym 118840 VexRiscv._zz_104_[2]
.sym 118842 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_18_I1[0]
.sym 118843 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_18_I1[1]
.sym 118844 VexRiscv._zz_104_[2]
.sym 118846 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1[0]
.sym 118847 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1[1]
.sym 118848 VexRiscv._zz_104_[2]
.sym 118849 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 118854 basesoc_cpu_ibus_adr[11]
.sym 118855 basesoc_cpu_dbus_adr[11]
.sym 118856 grant
.sym 118857 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 118861 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 118862 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[1]
.sym 118863 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 118864 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[4]
.sym 118866 basesoc_cpu_ibus_adr[14]
.sym 118867 basesoc_cpu_dbus_adr[14]
.sym 118868 grant
.sym 118870 VexRiscv.MmuPlugin_satp_ppn[6]
.sym 118871 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[6]
.sym 118872 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118873 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 118877 basesoc_cpu_dbus_dat_r[13]
.sym 118882 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1[0]
.sym 118883 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1[1]
.sym 118884 VexRiscv._zz_104_[2]
.sym 118886 VexRiscv._zz_163_[0]
.sym 118887 VexRiscv._zz_163_[16]
.sym 118888 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 118890 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[0]
.sym 118891 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1[1]
.sym 118892 VexRiscv._zz_104_[2]
.sym 118894 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1[0]
.sym 118895 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1[1]
.sym 118896 VexRiscv._zz_104_[2]
.sym 118898 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 118899 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_27_I1[1]
.sym 118900 VexRiscv._zz_104_[2]
.sym 118902 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I1[0]
.sym 118903 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_28_I2[1]
.sym 118904 VexRiscv._zz_104_[2]
.sym 118906 VexRiscv.MmuPlugin_satp_ppn[2]
.sym 118907 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[2]
.sym 118908 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118910 VexRiscv._zz_163_[2]
.sym 118911 VexRiscv._zz_163_[18]
.sym 118912 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 118913 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 118917 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 118921 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 118922 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 118923 VexRiscv._zz_224__SB_LUT4_O_15_I2_SB_LUT4_I0_O[2]
.sym 118924 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 118925 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 118929 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 118934 VexRiscv._zz_221_[15]
.sym 118935 VexRiscv._zz_120_[15]
.sym 118936 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 118937 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 118938 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 118939 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 118940 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 118941 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 118942 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[2]
.sym 118943 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 118944 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_0[4]
.sym 118945 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 118950 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 118951 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 118952 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 118953 VexRiscv._zz_224__SB_LUT4_O_15_I2[0]
.sym 118954 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 118955 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 118956 VexRiscv._zz_120_[15]
.sym 118957 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 118961 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 118966 VexRiscv.MmuPlugin_satp_ppn[13]
.sym 118967 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[3]
.sym 118968 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 118969 slave_sel_r[1]
.sym 118970 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[1]
.sym 118971 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 118972 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_13_I1[3]
.sym 118975 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 118976 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 118979 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118980 lxspi_bus_dat_r[27]
.sym 118983 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118984 lxspi_dqi[1]
.sym 118987 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118988 lxspi_dqi[0]
.sym 118991 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118992 lxspi_dqi[3]
.sym 118995 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 118996 lxspi_bus_dat_r[26]
.sym 118999 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 119000 lxspi_bus_dat_r[25]
.sym 119001 VexRiscv._zz_163_[15]
.sym 119002 VexRiscv._zz_163_[7]
.sym 119003 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 119004 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 119007 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 119008 lxspi_dqi[2]
.sym 119010 VexRiscv._zz_163_[3]
.sym 119011 VexRiscv._zz_163_[19]
.sym 119012 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 119014 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1[0]
.sym 119015 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1[1]
.sym 119016 VexRiscv._zz_104_[2]
.sym 119018 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1[0]
.sym 119019 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1[1]
.sym 119020 VexRiscv._zz_104_[2]
.sym 119022 VexRiscv.MmuPlugin_satp_ppn[9]
.sym 119023 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[9]
.sym 119024 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119026 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[0]
.sym 119027 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1[1]
.sym 119028 VexRiscv._zz_104_[2]
.sym 119030 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 119031 VexRiscv._zz_163_[31]
.sym 119032 VexRiscv._zz_98__SB_LUT4_O_I3[2]
.sym 119034 VexRiscv._zz_163_[7]
.sym 119035 VexRiscv._zz_163_[23]
.sym 119036 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 119038 VexRiscv._zz_163_[1]
.sym 119039 VexRiscv._zz_163_[17]
.sym 119040 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 119042 VexRiscv._zz_221_[21]
.sym 119043 VexRiscv._zz_120_[21]
.sym 119044 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119045 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 119049 VexRiscv._zz_120_[29]
.sym 119050 VexRiscv._zz_221_[29]
.sym 119051 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119052 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[7]
.sym 119053 VexRiscv._zz_120_[26]
.sym 119054 VexRiscv._zz_221_[26]
.sym 119055 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119056 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[4]
.sym 119057 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 119058 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 119059 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 119060 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[3]
.sym 119061 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 119066 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 119067 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 119068 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 119069 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 119070 VexRiscv.MmuPlugin_shared_dBusRsp_pte_U_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 119071 VexRiscv._zz_224__SB_LUT4_O_9_I2_SB_LUT4_I2_O[2]
.sym 119072 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 119073 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 119074 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 119075 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 119076 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[3]
.sym 119077 VexRiscv._zz_221_[28]
.sym 119078 VexRiscv._zz_120_[28]
.sym 119079 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[6]
.sym 119080 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119081 VexRiscv._zz_120_[23]
.sym 119082 VexRiscv._zz_221_[23]
.sym 119083 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119084 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[1]
.sym 119085 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[0]
.sym 119086 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]
.sym 119087 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 119088 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0_SB_LUT4_I0_O[2]
.sym 119089 basesoc_cpu_dbus_dat_r[29]
.sym 119093 VexRiscv._zz_221_[26]
.sym 119094 VexRiscv._zz_120_[26]
.sym 119095 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119096 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[4]
.sym 119097 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[0]
.sym 119098 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[1]
.sym 119099 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 119100 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[3]
.sym 119101 VexRiscv._zz_120_[28]
.sym 119102 VexRiscv._zz_221_[28]
.sym 119103 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[6]
.sym 119104 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119105 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[0]
.sym 119106 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[1]
.sym 119107 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[2]
.sym 119108 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O[3]
.sym 119111 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 119112 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 119113 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 119114 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 119115 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 119116 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 119118 basesoc_cpu_ibus_adr[10]
.sym 119119 basesoc_cpu_dbus_adr[10]
.sym 119120 grant
.sym 119121 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 119122 lxspi_bus_dat_r[18]
.sym 119123 array_muxed0[4]
.sym 119124 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 119125 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 119126 lxspi_bus_dat_r[19]
.sym 119127 array_muxed0[5]
.sym 119128 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 119130 basesoc_cpu_ibus_adr[12]
.sym 119131 basesoc_cpu_dbus_adr[12]
.sym 119132 grant
.sym 119133 VexRiscv._zz_120_[23]
.sym 119134 VexRiscv._zz_221_[23]
.sym 119135 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119136 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[1]
.sym 119138 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[0]
.sym 119139 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1[1]
.sym 119140 VexRiscv._zz_104_[2]
.sym 119141 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[0]
.sym 119142 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[1]
.sym 119143 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_1_I0[2]
.sym 119144 VexRiscv._zz_104_[2]
.sym 119146 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_I1[0]
.sym 119147 VexRiscv.MmuPlugin_ports_0_cache_1_valid
.sym 119148 VexRiscv.MmuPlugin_ports_0_cache_1_valid_SB_LUT4_I2_I1[2]
.sym 119151 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 119152 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 119155 VexRiscv.CsrPlugin_selfException_payload_badAddr[12]
.sym 119156 VexRiscv._zz_224__SB_LUT4_O_20_I2[1]
.sym 119157 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[0]
.sym 119158 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[1]
.sym 119159 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_9_I0[2]
.sym 119160 VexRiscv._zz_104_[2]
.sym 119162 VexRiscv.MmuPlugin_satp_ppn[19]
.sym 119163 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[9]
.sym 119164 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119167 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 119168 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[2]
.sym 119170 basesoc_cpu_ibus_adr[20]
.sym 119171 basesoc_cpu_dbus_adr[20]
.sym 119172 grant
.sym 119174 basesoc_cpu_ibus_adr[17]
.sym 119175 basesoc_cpu_dbus_adr[17]
.sym 119176 grant
.sym 119178 basesoc_cpu_ibus_adr[19]
.sym 119179 basesoc_cpu_dbus_adr[19]
.sym 119180 grant
.sym 119182 basesoc_cpu_ibus_adr[29]
.sym 119183 basesoc_cpu_dbus_adr[29]
.sym 119184 grant
.sym 119187 usb_usb_core_rx_shifter_shift_reg[8]
.sym 119188 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 119191 usb_usb_core_rx_shifter_shift_reg[8]
.sym 119192 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 119194 basesoc_cpu_ibus_adr[16]
.sym 119195 basesoc_cpu_dbus_adr[16]
.sym 119196 grant
.sym 119198 VexRiscv.MmuPlugin_satp_ppn[18]
.sym 119199 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[8]
.sym 119200 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119202 basesoc_cpu_ibus_adr[18]
.sym 119203 basesoc_cpu_dbus_adr[18]
.sym 119204 grant
.sym 119205 lxspi_bus_dat_r[9]
.sym 119206 slave_sel_r[3]
.sym 119207 slave_sel_r[2]
.sym 119208 memdat_2[9]
.sym 119211 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 119212 slave_sel[1]
.sym 119213 lxspi_bus_dat_r[13]
.sym 119214 slave_sel_r[3]
.sym 119215 slave_sel_r[2]
.sym 119216 memdat_2[13]
.sym 119217 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 119218 VexRiscv._zz_104_[2]
.sym 119219 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2[2]
.sym 119220 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 119222 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 119223 VexRiscv._zz_104_[0]
.sym 119224 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 119225 lxspi_bus_dat_r[8]
.sym 119226 slave_sel_r[3]
.sym 119227 slave_sel_r[2]
.sym 119228 memdat_2[8]
.sym 119231 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 119232 VexRiscv._zz_104_[1]
.sym 119235 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 119236 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 119246 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 119247 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 119248 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 119254 slave_sel_SB_LUT4_O_I1[1]
.sym 119255 slave_sel_SB_LUT4_O_I2[1]
.sym 119256 slave_sel_SB_LUT4_O_I1[0]
.sym 119258 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 119259 csrbank7_in_ctrl0_w[6]
.sym 119260 usb_inhandler_ctrl_re
.sym 119263 slave_sel_SB_LUT4_O_I1[0]
.sym 119264 slave_sel_SB_LUT4_O_I1[1]
.sym 119265 csrbank7_in_ctrl0_w[2]
.sym 119266 csrbank7_in_ctrl0_w[0]
.sym 119267 csrbank7_in_ctrl0_w[3]
.sym 119268 csrbank7_in_ctrl0_w[1]
.sym 119269 slave_sel[2]
.sym 119273 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 119274 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 119275 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 119276 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 119281 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 119282 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 119283 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 119284 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 119289 slave_sel[1]
.sym 119293 csrbank7_in_ctrl0_w[0]
.sym 119294 csrbank7_in_ctrl0_w[3]
.sym 119295 csrbank7_in_ctrl0_w[1]
.sym 119296 csrbank7_in_ctrl0_w[2]
.sym 119297 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 119298 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 119299 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 119300 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 119302 triendpointinterface_packetheaderdecode_state[1]
.sym 119303 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[1]
.sym 119304 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 119305 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 119306 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 119307 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 119308 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 119309 triendpointinterface_packetheaderdecode_state[1]
.sym 119310 triendpointinterface_packetheaderdecode_state[2]
.sym 119311 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 119312 triendpointinterface_packetheaderdecode_state[0]
.sym 119313 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 119314 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 119315 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 119316 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 119317 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 119318 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 119319 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 119320 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 119321 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 119322 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 119323 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 119324 usb_inhandler_transmitted_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 119325 usb_outhandler_enable_status[0]
.sym 119326 usb_outhandler_enable_status[4]
.sym 119327 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 119328 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 119330 usb_outhandler_enable_status[10]
.sym 119331 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 119332 usb_outhandler_stall_status_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 119333 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 119334 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 119335 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 119336 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 119338 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[0]
.sym 119339 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 119340 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[2]
.sym 119342 usb_outhandler_enable_status[14]
.sym 119343 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[0]
.sym 119344 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 119345 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 119346 triendpointinterface_packetheaderdecode_state[2]
.sym 119347 triendpointinterface_packetheaderdecode_state[1]
.sym 119348 triendpointinterface_packetheaderdecode_state[0]
.sym 119351 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 119352 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 119354 usb_outhandler_enable_status[10]
.sym 119355 usb_outhandler_enable_status[11]
.sym 119356 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 119358 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1[0]
.sym 119359 csrbank7_out_status_w[5]
.sym 119360 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 119361 storage_1[0][2]
.sym 119362 storage_1[1][2]
.sym 119363 memadr_1
.sym 119364 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 119365 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 119366 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 119367 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 119368 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 119371 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 119372 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 119375 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 119376 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 119379 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 119380 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 119381 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 119382 triendpointinterface_packetheaderdecode_state[2]
.sym 119383 triendpointinterface_packetheaderdecode_state[0]
.sym 119384 triendpointinterface_packetheaderdecode_state[1]
.sym 119389 csrbank7_in_ctrl0_w[1]
.sym 119390 csrbank7_in_ctrl0_w[3]
.sym 119391 csrbank7_in_ctrl0_w[0]
.sym 119392 csrbank7_in_ctrl0_w[2]
.sym 119393 storage_1[0][6]
.sym 119394 storage_1[1][6]
.sym 119395 memadr_1
.sym 119396 usb_usb_core_endp4_packetheaderdecode_next_value1_SB_LUT4_O_I3[1]
.sym 119397 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[0]
.sym 119398 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[1]
.sym 119399 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 119400 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3[3]
.sym 119403 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 119404 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 119405 storage_1[0][6]
.sym 119406 storage_1[1][6]
.sym 119407 memadr_1
.sym 119408 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 119411 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 119412 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 119413 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 119414 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 119415 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 119416 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 119417 usb_usb_core_o_addr[4]
.sym 119418 usb_usb_core_addr[4]
.sym 119419 usb_usb_core_o_addr[6]
.sym 119420 usb_usb_core_addr[6]
.sym 119423 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 119424 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 119427 usb_address_reset_SB_LUT4_I3_O[0]
.sym 119428 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 119429 csrbank7_address0_w[1]
.sym 119433 csrbank7_address0_w[2]
.sym 119437 csrbank7_address0_w[5]
.sym 119441 csrbank7_address0_w[3]
.sym 119445 csrbank7_address0_w[0]
.sym 119449 csrbank7_address0_w[6]
.sym 119453 csrbank7_address0_w[4]
.sym 119457 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 119462 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 119463 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 119464 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 119465 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 119469 storage_1[0][6]
.sym 119470 storage_1[1][6]
.sym 119471 memadr_1
.sym 119472 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 119473 usb_usb_core_rx_payloadFifo_asyncfifo_din[5]
.sym 119477 usb_usb_core_rx_payloadFifo_asyncfifo_din[4]
.sym 119481 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 119485 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 119489 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 119493 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 119497 usb_usb_core_rx_payloadFifo_asyncfifo_din[7]
.sym 119501 usb_usb_core_rx_payloadFifo_asyncfifo_din[6]
.sym 119506 storage_1[0][0]
.sym 119507 storage_1[1][0]
.sym 119508 memadr_1
.sym 119511 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 119512 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 119513 usb_usb_core_rx_detect_i_se0
.sym 119514 usb_usb_core_rx_reset1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 119515 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 119516 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 119517 usb_usb_core_rx_detect_i_se0
.sym 119518 triendpointinterface_rxpipeline_rxpacketdetect_state[1]
.sym 119519 triendpointinterface_rxpipeline_rxpacketdetect_state[0]
.sym 119520 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 119522 storage_1[1][1]
.sym 119523 storage_1[0][1]
.sym 119524 memadr_1
.sym 119528 usb_usb_core_rx_shifter_shift_reg_SB_LUT4_O_I3[1]
.sym 119529 usb_setuphandler_setuphandlerinner_syncfifo_din[6]
.sym 119534 storage_1[0][7]
.sym 119535 storage_1[1][7]
.sym 119536 memadr_1
.sym 119538 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 119539 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 119540 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 119541 usb_setuphandler_setuphandlerinner_syncfifo_din[0]
.sym 119545 usb_setuphandler_setuphandlerinner_syncfifo_din[5]
.sym 119549 usb_setuphandler_setuphandlerinner_syncfifo_din[4]
.sym 119558 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[1]
.sym 119559 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 119560 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 119561 usb_usb_core_rx_payloadFifo_asyncfifo_din[7]
.sym 119573 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 119586 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 119589 usb_usb_core_rx_line_state_se01
.sym 119591 usb_usb_core_rx_reset_counter[1]
.sym 119592 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 119593 usb_usb_core_rx_line_state_se01
.sym 119595 usb_usb_core_rx_reset_counter[2]
.sym 119596 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 119597 usb_usb_core_rx_line_state_se01
.sym 119599 usb_usb_core_rx_reset_counter[3]
.sym 119600 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 119601 usb_usb_core_rx_line_state_se01
.sym 119603 usb_usb_core_rx_reset_counter[4]
.sym 119604 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 119605 usb_usb_core_rx_line_state_se01
.sym 119607 usb_usb_core_rx_reset_counter[5]
.sym 119608 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 119612 $nextpnr_ICESTORM_LC_3$I3
.sym 119615 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 119616 usb_usb_core_rx_line_state_se01
.sym 119618 multiregimpl1_regs1_SB_LUT4_I0_O[0]
.sym 119619 multiregimpl1_regs1_SB_LUT4_I0_O[1]
.sym 119620 multiregimpl0_regs1_SB_LUT4_I3_I2[0]
.sym 119622 triendpointinterface_rxpipeline_state[1]
.sym 119623 triendpointinterface_rxpipeline_state[0]
.sym 119624 triendpointinterface_rxpipeline_state[2]
.sym 119626 triendpointinterface_rxpipeline_state[1]
.sym 119627 triendpointinterface_rxpipeline_state[2]
.sym 119628 triendpointinterface_rxpipeline_state[0]
.sym 119630 multiregimpl0_regs1_SB_LUT4_I3_I2[0]
.sym 119631 multiregimpl0_regs1_SB_LUT4_I3_I2[1]
.sym 119632 multiregimpl0_regs1
.sym 119633 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[2]
.sym 119637 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 119638 usb_usb_core_rx_line_state_se01
.sym 119639 usb_usb_core_rx_line_state_valid
.sym 119640 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 119642 multiregimpl1_regs1_SB_LUT4_I0_O[0]
.sym 119643 multiregimpl1_regs1_SB_LUT4_I0_O[1]
.sym 119644 multiregimpl0_regs1_SB_LUT4_I3_1_O[0]
.sym 119645 multiregimpl1_regs1_SB_LUT4_I3_O[0]
.sym 119650 triendpointinterface_rxpipeline_state[0]
.sym 119651 triendpointinterface_rxpipeline_state[1]
.sym 119652 triendpointinterface_rxpipeline_state[2]
.sym 119654 triendpointinterface_rxpipeline_state[2]
.sym 119655 triendpointinterface_rxpipeline_state[1]
.sym 119656 triendpointinterface_rxpipeline_state[0]
.sym 119659 multiregimpl0_regs1_SB_LUT4_I3_1_O[0]
.sym 119660 multiregimpl0_regs1_SB_LUT4_I3_1_O[1]
.sym 119661 multiregimpl1_regs1_SB_LUT4_I3_O[0]
.sym 119662 multiregimpl1_regs1_SB_LUT4_I3_O[1]
.sym 119663 multiregimpl0_regs1
.sym 119664 multiregimpl0_regs1_SB_LUT4_I3_I2[0]
.sym 119666 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[0]
.sym 119667 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[1]
.sym 119668 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_4_I1[2]
.sym 119671 usb_iobuf_usb_n_t_oe
.sym 119672 multiregimpl1_regs1
.sym 119673 multiregimpl1_regs1
.sym 119674 multiregimpl0_regs1_SB_LUT4_I3_1_O[0]
.sym 119675 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[2]
.sym 119676 usb_usb_core_rx_line_state_dk0_SB_LUT4_I0_O[3]
.sym 119678 triendpointinterface_rxpipeline_state[0]
.sym 119679 triendpointinterface_rxpipeline_state[2]
.sym 119680 triendpointinterface_rxpipeline_state[1]
.sym 119681 multiregimpl1_regs0
.sym 119685 usb_iobuf_usb_p_t_i0
.sym 119697 multiregimpl0_regs0
.sym 119701 usb_iobuf_usb_n_t_i0
.sym 119711 usb_iobuf_usb_n_t_oe
.sym 119712 multiregimpl0_regs1
.sym 119713 lxspi_i0[0]
.sym 119729 lxspi_i0[1]
.sym 119742 csrbank1_bitbang0_w[2]
.sym 119743 spiflash4x_cs_n_SB_LUT4_O_I2[1]
.sym 119744 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 119745 slave_sel_r[1]
.sym 119746 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[1]
.sym 119747 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 119748 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_6_I1[3]
.sym 119749 basesoc_cpu_dbus_dat_r[13]
.sym 119753 basesoc_cpu_dbus_dat_r[16]
.sym 119757 basesoc_cpu_dbus_dat_r[11]
.sym 119761 lxspi_bus_dat_r[24]
.sym 119762 slave_sel_r[3]
.sym 119763 slave_sel_r[2]
.sym 119764 memdat_2[24]
.sym 119765 basesoc_cpu_dbus_dat_r[14]
.sym 119769 basesoc_cpu_dbus_dat_r[12]
.sym 119773 slave_sel_r[1]
.sym 119774 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[1]
.sym 119775 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 119776 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_19_I1[3]
.sym 119778 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 119779 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_15_I1_SB_LUT4_O_1_I2[1]
.sym 119780 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 119781 basesoc_cpu_dbus_dat_r[12]
.sym 119786 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[4]
.sym 119787 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[4]
.sym 119788 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 119789 basesoc_cpu_dbus_dat_r[15]
.sym 119793 basesoc_cpu_dbus_dat_r[14]
.sym 119798 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 119799 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 119800 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 119801 basesoc_cpu_dbus_dat_r[13]
.sym 119805 lxspi_bus_dat_r[26]
.sym 119806 slave_sel_r[3]
.sym 119807 slave_sel_r[2]
.sym 119808 memdat_2[26]
.sym 119809 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[13]
.sym 119813 slave_sel_r[1]
.sym 119814 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[1]
.sym 119815 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 119816 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_23_I1[3]
.sym 119817 lxspi_bus_dat_r[31]
.sym 119818 slave_sel_r[3]
.sym 119819 slave_sel_r[2]
.sym 119820 memdat_2[31]
.sym 119821 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[16]
.sym 119826 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 119827 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_16_I1_SB_LUT4_O_1_I2[1]
.sym 119828 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 119829 slave_sel_r[1]
.sym 119830 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_I1[1]
.sym 119831 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 119832 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_I1[3]
.sym 119833 lxspi_bus_dat_r[27]
.sym 119834 slave_sel_r[3]
.sym 119835 slave_sel_r[2]
.sym 119836 memdat_2[27]
.sym 119838 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[3]
.sym 119839 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[3]
.sym 119840 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 119841 lxspi_bus_dat_r[19]
.sym 119842 slave_sel_r[3]
.sym 119843 slave_sel_r[2]
.sym 119844 memdat_2[19]
.sym 119845 basesoc_cpu_dbus_dat_r[22]
.sym 119849 basesoc_cpu_dbus_dat_r[25]
.sym 119853 slave_sel_r[3]
.sym 119854 lxspi_bus_dat_r[18]
.sym 119855 slave_sel_r[2]
.sym 119856 memdat_2[18]
.sym 119858 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 119859 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[1]
.sym 119860 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 119862 VexRiscv.MmuPlugin_satp_ppn[8]
.sym 119863 VexRiscv.MmuPlugin_shared_pteBuffer_PPN0[8]
.sym 119864 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119865 basesoc_cpu_dbus_dat_r[18]
.sym 119869 basesoc_cpu_dbus_dat_r[20]
.sym 119873 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 119877 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 119882 slave_sel_r[1]
.sym 119883 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[1]
.sym 119884 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3_SB_LUT4_O_I2[2]
.sym 119886 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 119887 VexRiscv.MmuPlugin_shared_vpn_0[2]
.sym 119888 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119891 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 119892 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3[1]
.sym 119895 VexRiscv.IBusCachedPlugin_cache.lineLoader_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 119896 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 119898 VexRiscv._zz_221_[17]
.sym 119899 VexRiscv._zz_120_[17]
.sym 119900 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119902 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 119903 VexRiscv.MmuPlugin_shared_vpn_0[1]
.sym 119904 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119905 basesoc_cpu_dbus_dat_r[18]
.sym 119910 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[6]
.sym 119911 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[6]
.sym 119912 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 119913 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 119918 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 119919 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_13_I1_SB_LUT4_O_1_I2[1]
.sym 119920 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 119921 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 119925 VexRiscv._zz_120_[17]
.sym 119926 VexRiscv._zz_221_[17]
.sym 119927 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119928 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[5]
.sym 119929 basesoc_cpu_dbus_dat_r[16]
.sym 119934 slave_sel_r[1]
.sym 119935 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[1]
.sym 119936 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3_SB_LUT4_O_I2[2]
.sym 119937 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 119941 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 119946 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 119947 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 119948 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 119950 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 119951 VexRiscv.MmuPlugin_shared_vpn_0[4]
.sym 119952 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119954 VexRiscv.MmuPlugin_satp_ppn[10]
.sym 119955 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[0]
.sym 119956 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 119957 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 119962 VexRiscv._zz_221_[20]
.sym 119963 VexRiscv._zz_120_[20]
.sym 119964 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119965 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 119969 VexRiscv._zz_120_[21]
.sym 119970 VexRiscv._zz_221_[21]
.sym 119971 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 119972 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_0[9]
.sym 119974 basesoc_load_storage[10]
.sym 119975 basesoc_value_SB_DFFSR_Q_21_D_SB_LUT4_O_I2[1]
.sym 119976 basesoc_en_storage
.sym 119977 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[0]
.sym 119978 VexRiscv.decode_to_execute_ALU_BITWISE_CTRL_SB_LUT4_I2_O[1]
.sym 119979 VexRiscv._zz_224__SB_LUT4_O_9_I2[0]
.sym 119980 VexRiscv._zz_120_[21]
.sym 119981 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.sym 119982 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.sym 119983 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
.sym 119984 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
.sym 119986 basesoc_load_storage[9]
.sym 119987 basesoc_value_SB_DFFSR_Q_22_D_SB_LUT4_O_I2[1]
.sym 119988 basesoc_en_storage
.sym 119990 basesoc_load_storage[28]
.sym 119991 basesoc_value_SB_DFFSR_Q_3_D_SB_LUT4_O_I2[1]
.sym 119992 basesoc_en_storage
.sym 119994 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 119995 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 119996 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 119998 basesoc_load_storage[0]
.sym 119999 basesoc_value_SB_DFFSR_Q_31_D_SB_LUT4_O_I2[1]
.sym 120000 basesoc_en_storage
.sym 120001 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 120002 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[1]
.sym 120003 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[2]
.sym 120004 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1[3]
.sym 120005 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 120006 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 120007 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 120008 VexRiscv._zz_97__SB_LUT4_I2_O[3]
.sym 120009 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 120013 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 120014 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 120015 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 120016 VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 120017 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[0]
.sym 120018 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[1]
.sym 120019 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[2]
.sym 120020 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[3]
.sym 120021 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[1]
.sym 120022 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[0]
.sym 120023 VexRiscv.MmuPlugin_ports_0_cache_0_exception_SB_LUT4_I0_O[2]
.sym 120024 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[2]
.sym 120027 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[0]
.sym 120028 VexRiscv.DBusSimplePlugin_memoryExceptionPort_valid_SB_LUT4_O_I3[1]
.sym 120030 VexRiscv._zz_221_[29]
.sym 120031 VexRiscv._zz_120_[29]
.sym 120032 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120034 VexRiscv._zz_221_[28]
.sym 120035 VexRiscv._zz_120_[28]
.sym 120036 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120039 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 120040 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 120041 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[0]
.sym 120042 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[1]
.sym 120043 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[2]
.sym 120044 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[3]
.sym 120045 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[0]
.sym 120046 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[1]
.sym 120047 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[2]
.sym 120048 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[3]
.sym 120049 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 120050 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120051 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O[2]
.sym 120052 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I1_O[3]
.sym 120053 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 120054 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 120055 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 120056 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_O[0]
.sym 120057 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 120061 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[1]
.sym 120062 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 120063 VexRiscv.MmuPlugin_ports_0_cache_0_valid_SB_LUT4_I3_I0[3]
.sym 120064 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 120065 VexRiscv.MmuPlugin_shared_vpn_1[0]
.sym 120069 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[5]
.sym 120070 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[5]
.sym 120071 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 120072 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 120074 VexRiscv._zz_221_[23]
.sym 120075 VexRiscv._zz_120_[23]
.sym 120076 VexRiscv.decode_to_execute_SRC2_FORCE_ZERO
.sym 120077 basesoc_cpu_dbus_dat_r[25]
.sym 120081 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 120082 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[6]
.sym 120083 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[1]
.sym 120084 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 120085 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 120089 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 120090 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[6]
.sym 120091 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 120092 VexRiscv.MmuPlugin_ports_0_cache_0_virtualAddress_1[2]
.sym 120093 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 120098 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 120099 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 120100 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_4_I1_SB_LUT4_O_1_I3[2]
.sym 120102 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead_SB_LUT4_I3_O[0]
.sym 120103 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead_SB_LUT4_I3_O[1]
.sym 120104 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 120105 basesoc_cpu_dbus_dat_r[25]
.sym 120111 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 120112 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 120113 VexRiscv.MmuPlugin_shared_vpn_1[0]
.sym 120117 lxspi_bus_dat_r[23]
.sym 120118 slave_sel_r[3]
.sym 120119 slave_sel_r[2]
.sym 120120 memdat_2[23]
.sym 120121 basesoc_cpu_dbus_dat_r[2]
.sym 120125 VexRiscv.MmuPlugin_shared_vpn_1[2]
.sym 120129 slave_sel_r[3]
.sym 120130 lxspi_bus_dat_r[15]
.sym 120131 slave_sel_r[2]
.sym 120132 memdat_2[15]
.sym 120138 basesoc_cpu_ibus_adr[26]
.sym 120139 basesoc_cpu_dbus_adr[26]
.sym 120140 grant
.sym 120145 lxspi_bus_dat_r[10]
.sym 120146 slave_sel_r[3]
.sym 120147 slave_sel_r[2]
.sym 120148 memdat_2[10]
.sym 120149 basesoc_cpu_dbus_dat_r[2]
.sym 120153 slave_sel_r[3]
.sym 120154 lxspi_bus_dat_r[14]
.sym 120155 slave_sel_r[2]
.sym 120156 memdat_2[14]
.sym 120157 lxspi_bus_dat_r[16]
.sym 120158 slave_sel_r[3]
.sym 120159 slave_sel_r[2]
.sym 120160 memdat_2[16]
.sym 120163 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 120164 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 120166 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 120167 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 120168 VexRiscv._zz_104_[0]
.sym 120170 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 120171 VexRiscv._zz_104__SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 120172 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 120174 VexRiscv.BranchPlugin_jumpInterface_valid_SB_LUT4_O_I0[3]
.sym 120175 VexRiscv.decode_to_execute_IS_SFENCE_VMA
.sym 120176 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 120177 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 120178 VexRiscv._zz_104_[2]
.sym 120179 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_O[1]
.sym 120180 VexRiscv._zz_104_[1]
.sym 120181 lxspi_bus_dat_r[20]
.sym 120182 slave_sel_r[3]
.sym 120183 slave_sel_r[2]
.sym 120184 memdat_2[20]
.sym 120185 slave_sel_r[3]
.sym 120186 lxspi_bus_dat_r[12]
.sym 120187 slave_sel_r[2]
.sym 120188 memdat_2[12]
.sym 120191 VexRiscv._zz_104__SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 120192 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[1]
.sym 120195 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 120196 usb_inhandler_transmitted_SB_LUT4_I2_I1[1]
.sym 120198 usb_outhandler_stall_status[11]
.sym 120199 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 120200 usb_outhandler_stall_status_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 120210 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 120211 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 120212 usb_outhandler_stall_status_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 120218 usb_outhandler_stall_status[14]
.sym 120219 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 120220 usb_outhandler_stall_status_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 120222 usb_outhandler_stall_status[13]
.sym 120223 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 120224 usb_outhandler_stall_status_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 120225 csrbank1_bitbang0_w[0]
.sym 120226 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 120227 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 120228 lxspi_clk0_SB_LUT4_I2_O[3]
.sym 120229 usb_inhandler_dtbs[10]
.sym 120230 usb_inhandler_dtbs[14]
.sym 120231 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 120232 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 120235 csrbank4_dat0_re_SB_LUT4_O_I2[1]
.sym 120236 csrbank1_bitbang0_w[3]
.sym 120237 usb_usb_core_tok[1]
.sym 120238 usb_usb_core_tok[2]
.sym 120239 usb_usb_core_tok[3]
.sym 120240 usb_usb_core_tok[0]
.sym 120243 usb_inhandler_transmitted_SB_LUT4_I3_I2[0]
.sym 120244 usb_inhandler_transmitted
.sym 120245 usb_outhandler_stall_status[9]
.sym 120246 usb_outhandler_stall_status[13]
.sym 120247 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 120248 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 120249 usb_inhandler_dtbs[2]
.sym 120250 usb_inhandler_dtbs[6]
.sym 120251 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 120252 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 120253 usb_usb_core_tok[1]
.sym 120254 usb_usb_core_tok[3]
.sym 120255 usb_usb_core_tok[2]
.sym 120256 usb_usb_core_tok[0]
.sym 120257 usb_usb_core_tok[1]
.sym 120258 usb_usb_core_tok[0]
.sym 120259 usb_usb_core_tok[3]
.sym 120260 usb_usb_core_tok[2]
.sym 120261 usb_inhandler_transmitted_SB_LUT4_I3_O[3]
.sym 120262 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 120263 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 120264 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 120265 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 120266 usb_inhandler_transmitted_SB_LUT4_I3_O[0]
.sym 120267 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 120268 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_I1[3]
.sym 120269 usb_usb_core_tok[1]
.sym 120270 usb_usb_core_tok[2]
.sym 120271 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 120272 usb_usb_core_tok[0]
.sym 120274 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[0]
.sym 120275 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 120276 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 120277 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 120278 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 120279 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120280 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 120282 usb_outhandler_stall_status[9]
.sym 120283 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 120284 usb_outhandler_stall_status_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 120286 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120287 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 120288 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 120289 storage_1[0][2]
.sym 120290 storage_1[1][2]
.sym 120291 memadr_1
.sym 120292 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 120295 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 120296 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 120297 memadr_3_SB_LUT4_I3_1_O[1]
.sym 120298 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120299 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120300 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120303 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 120304 usb_usb_core_endp4
.sym 120305 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[1]
.sym 120306 usb_outhandler_responding_SB_LUT4_I0_I1[1]
.sym 120307 usb_outhandler_responding_SB_LUT4_I0_I1[2]
.sym 120308 usb_outhandler_responding_SB_LUT4_I0_I1[3]
.sym 120311 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 120312 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 120315 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 120316 usb_usb_core_o_endp_packetheaderdecode_next_value2_SB_LUT4_O_I3[1]
.sym 120317 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120318 memadr_3_SB_LUT4_I3_1_O[1]
.sym 120319 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120320 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120322 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 120323 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 120324 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120326 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120327 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120328 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120330 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120331 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 120332 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 120334 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120335 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120336 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120338 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 120339 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120340 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 120343 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 120344 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120346 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 120347 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 120348 triendpointinterface_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 120349 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 120350 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 120351 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 120352 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 120353 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 120354 triendpointinterface_packetheaderdecode_state[0]
.sym 120355 triendpointinterface_packetheaderdecode_state[2]
.sym 120356 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 120357 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[3]
.sym 120358 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 120359 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 120360 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]
.sym 120362 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]
.sym 120363 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[1]
.sym 120364 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]
.sym 120367 triendpointinterface_packetheaderdecode_state[1]
.sym 120368 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 120371 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 120372 triendpointinterface_packetheaderdecode_state[0]
.sym 120374 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 120375 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 120376 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 120378 triendpointinterface_packetheaderdecode_state[0]
.sym 120379 triendpointinterface_packetheaderdecode_state[1]
.sym 120380 triendpointinterface_packetheaderdecode_state[2]
.sym 120382 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 120383 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 120384 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[1]
.sym 120386 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 120387 memadr_3_SB_LUT4_I3_O[1]
.sym 120388 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[0]
.sym 120389 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 120390 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 120391 triendpointinterface_resetinserter_state[0]
.sym 120392 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120393 triendpointinterface_resetinserter_state[0]
.sym 120394 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120395 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 120396 usb_usb_core_tx_bitstuff_i_data
.sym 120401 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 120402 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 120403 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 120404 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 120405 memadr_3_SB_LUT4_I3_1_O[0]
.sym 120406 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 120407 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 120408 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 120409 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 120410 triendpointinterface_resetinserter_state[0]
.sym 120411 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 120412 usb_usb_core_tx_bitstuff_i_data
.sym 120413 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 120414 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 120415 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 120416 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 120418 storage_1[0][3]
.sym 120419 storage_1[1][3]
.sym 120420 memadr_1
.sym 120426 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 120427 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[1]
.sym 120428 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[2]
.sym 120429 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 120435 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2[0]
.sym 120436 usb_inhandler_data_re
.sym 120439 usb_usb_core_rx_shifter_shift_reg[8]
.sym 120440 usb_usb_core_rx_payloadFifo_asyncfifo_din[0]
.sym 120441 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 120455 usb_usb_core_rx_shifter_shift_reg[8]
.sym 120456 usb_usb_core_rx_payloadFifo_asyncfifo_din[3]
.sym 120459 usb_usb_core_rx_shifter_shift_reg[8]
.sym 120460 usb_usb_core_rx_payloadFifo_asyncfifo_din[1]
.sym 120464 usb_usb_core_rx_bitstuff_o_data
.sym 120467 usb_usb_core_rx_shifter_shift_reg[8]
.sym 120468 usb_usb_core_rx_payloadFifo_asyncfifo_din[2]
.sym 120471 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 120472 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 120473 usb_usb_core_rx_shifter_shift_reg_SB_DFFESR_Q_D[1]
.sym 120479 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 120480 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 120483 triendpointinterface_rxpipeline_rxbitstuffremover_state[1]
.sym 120484 triendpointinterface_rxpipeline_rxbitstuffremover_state[2]
.sym 120486 usb_usb_core_rx_last_reset_SB_LUT4_I3_O_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 120487 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 120488 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 120490 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 120491 usb_usb_core_rx_last_reset_SB_LUT4_I3_O_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 120492 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 120493 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 120494 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 120495 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 120496 triendpointinterface_rxpipeline_rxbitstuffremover_state[1]
.sym 120499 triendpointinterface_rxpipeline_rxbitstuffremover_state[1]
.sym 120500 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 120501 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 120505 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 120506 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 120507 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 120508 triendpointinterface_rxpipeline_rxbitstuffremover_state[2]
.sym 120509 usb_usb_core_rx_last_reset_SB_LUT4_I3_O_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 120510 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 120511 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 120512 triendpointinterface_rxpipeline_rxbitstuffremover_state[0]
.sym 120513 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 120514 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 120515 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 120516 usb_pullup_storage_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 120518 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[0]
.sym 120519 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[1]
.sym 120520 usb_setuphandler_setuphandlerinner_have_data_stage_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_3_I1[2]
.sym 120523 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 120524 usb_iobuf_usb_n_t_oe
.sym 120526 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 120527 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 120528 usb_out_next_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 120531 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 120532 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[1]
.sym 120534 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I0[1]
.sym 120535 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 120536 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 120539 usb_usb_core_rx_reset1_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 120540 triendpointinterface_rxpipeline_rxpacketdetect_state[2]
.sym 120542 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[0]
.sym 120543 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[1]
.sym 120544 usb_outhandler_syncfifobuffered_readable_SB_LUT4_I0_O[2]
.sym 120545 multiregimpl0_regs1_SB_LUT4_I3_1_O[1]
.sym 120557 usb_usb_core_rx_line_state_valid
.sym 120577 usb_usb_core_rx_line_state_se01
.sym 120579 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 120580 usb_address_reset_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 120583 usb_usb_core_rx_line_state_dk1
.sym 120584 usb_usb_core_rx_nrzi_last_data
.sym 120587 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 120588 usb_usb_core_rx_line_state_valid
.sym 120595 usb_usb_core_rx_line_state_dk1
.sym 120596 usb_usb_core_rx_line_state_dj1
.sym 120601 usb_usb_core_rx_line_state_dk1
.sym 120617 addr_storage[30]
.sym 120618 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 120619 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 120620 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 120621 csrbank3_ctrl0_w[3]
.sym 120622 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 120623 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[2]
.sym 120624 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_4_O[3]
.sym 120629 csrbank3_ctrl0_w[5]
.sym 120630 csrbank2_in0_re_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]
.sym 120631 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[2]
.sym 120632 wishbone2csr_state_SB_LUT4_I1_2_O_SB_LUT4_I3_O_SB_LUT4_I1_2_O[3]
.sym 120641 multiregimpl3_regs2_SB_LUT4_I1_O[3]
.sym 120642 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 120643 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 120644 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 120645 multiregimpl3_regs2_SB_LUT4_I1_O[1]
.sym 120649 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 120650 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 120651 multiregimpl2_regs2_SB_LUT4_I1_O[2]
.sym 120652 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 120653 multiregimpl3_regs2_SB_LUT4_I1_O[0]
.sym 120654 multiregimpl3_regs2_SB_LUT4_I1_O[1]
.sym 120655 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 120656 multiregimpl3_regs2_SB_LUT4_I1_O[3]
.sym 120658 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 120659 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 120660 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 120662 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 120663 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 120664 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 120666 multiregimpl2_regs2_SB_LUT4_I2_I1[3]
.sym 120667 multiregimpl3_regs2_SB_LUT4_I1_O[1]
.sym 120668 usb_usb_core_rx_line_state_valid
.sym 120670 triendpointinterface_txnrziencoder_state_SB_DFFSR_Q_2_D_SB_LUT4_O_I1[0]
.sym 120671 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 120672 multiregimpl3_regs2_SB_LUT4_I1_O[3]
.sym 120673 lxspi_i0[3]
.sym 120677 basesoc_wishbone_sel_SB_LUT4_O_I1[2]
.sym 120678 basesoc_wishbone_sel_SB_LUT4_O_I1[1]
.sym 120679 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 120680 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 120681 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 120682 basesoc_wishbone_sel_SB_LUT4_O_I1[1]
.sym 120683 basesoc_wishbone_sel_SB_LUT4_O_I1[2]
.sym 120684 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 120687 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 120688 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 120691 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 120692 lxspi_dq_oe
.sym 120693 VexRiscv.dBus_cmd_halfPipe_payload_size[0]
.sym 120694 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 120695 basesoc_wishbone_sel_SB_LUT4_O_I1[2]
.sym 120696 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 120697 basesoc_wishbone_sel_SB_LUT4_O_1_I2[0]
.sym 120698 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 120699 basesoc_wishbone_sel_SB_LUT4_O_1_I2[2]
.sym 120700 basesoc_wishbone_sel_SB_LUT4_O_1_I2[3]
.sym 120701 lxspi_i0[2]
.sym 120705 slave_sel_r[1]
.sym 120706 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_7_I1[1]
.sym 120707 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 120708 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_7_I1[3]
.sym 120710 lxspi_dq_oe
.sym 120711 csrbank1_bitbang0_w[3]
.sym 120712 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 120721 slave_sel_r[1]
.sym 120722 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_5_I1[1]
.sym 120723 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 120724 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_5_I1[3]
.sym 120727 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 120728 lxspi_dq_oe
.sym 120731 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 120732 lxspi_dq_oe_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 120738 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[1]
.sym 120739 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[1]
.sym 120740 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 120742 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[5]
.sym 120743 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[5]
.sym 120744 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 120745 basesoc_cpu_dbus_dat_r[11]
.sym 120749 basesoc_cpu_dbus_dat_r[10]
.sym 120753 basesoc_cpu_dbus_dat_r[12]
.sym 120757 basesoc_cpu_dbus_dat_r[15]
.sym 120761 basesoc_cpu_dbus_dat_r[14]
.sym 120766 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 120767 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[1]
.sym 120768 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 120783 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 120784 lxspi_bus_dat_r[24]
.sym 120791 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 120792 lxspi_i1
.sym 120798 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[2]
.sym 120799 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[2]
.sym 120800 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 120801 slave_sel_r[1]
.sym 120802 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_15_I1[1]
.sym 120803 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 120804 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_15_I1[3]
.sym 120810 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[0]
.sym 120811 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[0]
.sym 120812 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 120813 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[15]
.sym 120818 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 120819 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_19_I1_SB_LUT4_O_1_I2[1]
.sym 120820 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 120821 slave_sel_r[3]
.sym 120822 lxspi_bus_dat_r[28]
.sym 120823 slave_sel_r[2]
.sym 120824 memdat_2[28]
.sym 120825 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[14]
.sym 120829 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[12]
.sym 120833 basesoc_cpu_dbus_dat_r[19]
.sym 120838 slave_sel_r[1]
.sym 120839 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[1]
.sym 120840 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_22_I3_SB_LUT4_O_I2[2]
.sym 120841 basesoc_cpu_dbus_dat_r[23]
.sym 120847 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 120848 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3[1]
.sym 120851 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 120852 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[3]
.sym 120854 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 120855 VexRiscv.MmuPlugin_shared_vpn_0[7]
.sym 120856 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 120857 basesoc_cpu_dbus_dat_r[17]
.sym 120861 basesoc_cpu_dbus_dat_r[24]
.sym 120865 basesoc_cpu_dbus_dat_r[14]
.sym 120866 basesoc_cpu_dbus_dat_r[15]
.sym 120867 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3[1]
.sym 120868 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_20_I3[1]
.sym 120869 basesoc_cpu_dbus_dat_r[18]
.sym 120874 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[8]
.sym 120875 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[8]
.sym 120876 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 120877 basesoc_cpu_dbus_dat_r[10]
.sym 120881 basesoc_cpu_dbus_dat_r[10]
.sym 120882 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[1]
.sym 120883 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[2]
.sym 120884 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_I1_O[3]
.sym 120887 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[1]
.sym 120888 VexRiscv._zz_104_[2]
.sym 120891 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 120892 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_21_I3[1]
.sym 120893 basesoc_cpu_dbus_dat_r[16]
.sym 120897 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 120901 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 120905 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 120909 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 120915 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 120916 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 120918 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[20]
.sym 120919 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_11_I1_SB_LUT4_O_1_I2[1]
.sym 120920 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 120921 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[18]
.sym 120925 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[17]
.sym 120929 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 120934 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 120935 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 120936 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 120938 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120939 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 120940 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O[2]
.sym 120941 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 120945 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 120950 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 120951 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_10_I1_SB_LUT4_O_1_I2[1]
.sym 120952 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 120953 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 120954 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 120955 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 120956 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 120958 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[19]
.sym 120959 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_12_I1_SB_LUT4_O_1_I2[1]
.sym 120960 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 120961 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 120966 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 120967 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 120968 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 120969 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 120973 basesoc_cpu_dbus_dat_r[17]
.sym 120977 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 120981 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[0]
.sym 120982 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[27]
.sym 120983 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[2]
.sym 120984 VexRiscv.MmuPlugin_ports_0_cache_1_superPage_SB_LUT4_I0_I1_SB_LUT4_O_1_I0[3]
.sym 120985 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 120989 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 120990 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 120991 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 120992 VexRiscv._zz_105_[5]
.sym 120994 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 120995 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 120996 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 120997 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[4]
.sym 120998 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[26]
.sym 120999 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 121000 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[6]
.sym 121001 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 121005 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[0]
.sym 121006 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[1]
.sym 121007 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 121008 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 121011 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 121012 VexRiscv.MmuPlugin_ports_0_cache_1_virtualAddress_1[7]
.sym 121013 VexRiscv.MmuPlugin_shared_vpn_1[7]
.sym 121017 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 121021 VexRiscv.MmuPlugin_shared_vpn_1[4]
.sym 121025 VexRiscv.MmuPlugin_shared_vpn_1[1]
.sym 121030 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 121031 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 121032 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 121034 VexRiscv.MmuPlugin_shared_vpn_1[0]
.sym 121035 VexRiscv.MmuPlugin_shared_vpn_0[0]
.sym 121036 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121037 lxspi_bus_dat_r[22]
.sym 121038 slave_sel_r[3]
.sym 121039 slave_sel_r[2]
.sym 121040 memdat_2[22]
.sym 121041 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 121045 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D
.sym 121049 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 121054 basesoc_cpu_dbus_dat_r[3]
.sym 121055 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 121056 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 121057 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 121061 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[22]
.sym 121073 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[23]
.sym 121081 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[24]
.sym 121085 slave_sel_r[3]
.sym 121086 lxspi_bus_dat_r[11]
.sym 121087 slave_sel_r[2]
.sym 121088 memdat_2[11]
.sym 121089 basesoc_cpu_ibus_adr[27]
.sym 121090 basesoc_cpu_dbus_adr[27]
.sym 121091 grant
.sym 121092 slave_sel_SB_LUT4_O_I1[0]
.sym 121093 basesoc_cpu_ibus_adr[28]
.sym 121094 basesoc_cpu_dbus_adr[28]
.sym 121095 slave_sel_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 121096 grant
.sym 121097 basesoc_cpu_ibus_adr[27]
.sym 121098 basesoc_cpu_dbus_adr[27]
.sym 121099 grant
.sym 121100 grant_SB_LUT4_I3_O[1]
.sym 121101 basesoc_cpu_dbus_dat_r[1]
.sym 121105 basesoc_cpu_ibus_adr[28]
.sym 121106 basesoc_cpu_dbus_adr[28]
.sym 121107 grant
.sym 121108 slave_sel_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 121110 VexRiscv.MmuPlugin_ports_0_cache_1_allowExecute
.sym 121111 VexRiscv.MmuPlugin_status_mxr
.sym 121112 VexRiscv.MmuPlugin_ports_0_cache_1_allowRead
.sym 121113 basesoc_cpu_dbus_dat_r[3]
.sym 121118 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead_SB_LUT4_I3_O[0]
.sym 121119 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead_SB_LUT4_I3_O[1]
.sym 121120 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 121127 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 121128 lxspi_bus_dat_r[7]
.sym 121134 lxspi_bus_dat_r[4]
.sym 121135 csrbank1_bitbang0_w[0]
.sym 121136 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 121137 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D
.sym 121141 basesoc_cpu_dbus_dat_r[1]
.sym 121145 basesoc_cpu_dbus_dat_r[3]
.sym 121150 VexRiscv.MmuPlugin_ports_0_cache_0_allowExecute
.sym 121151 VexRiscv.MmuPlugin_status_mxr
.sym 121152 VexRiscv.MmuPlugin_ports_0_cache_0_allowRead
.sym 121153 csrbank7_in_ctrl0_w[6]
.sym 121154 usb_inhandler_ctrl_re
.sym 121155 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 121156 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 121158 usb_inhandler_transmitted_SB_LUT4_I2_I1[1]
.sym 121159 usb_inhandler_transmitted
.sym 121160 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 121162 csrbank7_in_ctrl0_w[6]
.sym 121163 usb_inhandler_ctrl_re
.sym 121164 usb_inhandler_transmitted_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 121166 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[0]
.sym 121167 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[1]
.sym 121168 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[2]
.sym 121169 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 121170 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 121171 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 121172 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 121174 csrbank7_in_ctrl0_w[6]
.sym 121175 usb_inhandler_ctrl_re
.sym 121176 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_O_I3[2]
.sym 121177 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
.sym 121178 usb_inhandler_queued_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 121179 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 121180 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]
.sym 121182 usb_inhandler_was_queued
.sym 121183 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 121184 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[0]
.sym 121186 usb_outhandler_enable_status[3]
.sym 121187 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 121188 usb_outhandler_stall_status_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 121190 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 121191 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 121192 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 121194 usb_outhandler_enable_status[2]
.sym 121195 usb_outhandler_enable_status[3]
.sym 121196 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 121198 usb_outhandler_enable_status[2]
.sym 121199 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 121200 usb_outhandler_stall_status_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 121201 usb_inhandler_transmitted_SB_LUT4_I3_O[0]
.sym 121202 usb_inhandler_transmitted_SB_LUT4_I3_O[1]
.sym 121203 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 121204 usb_inhandler_transmitted_SB_LUT4_I3_O[3]
.sym 121206 usb_inhandler_transmitted_SB_LUT4_I3_O[1]
.sym 121207 sbled_g_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]
.sym 121208 usb_inhandler_transmitted_SB_LUT4_I2_I1_SB_LUT4_I3_O[1]
.sym 121210 usb_outhandler_enable_status[14]
.sym 121211 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 121212 usb_outhandler_stall_status_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 121213 usb_usb_core_tok[2]
.sym 121214 usb_usb_core_tok[3]
.sym 121215 usb_usb_core_tok[1]
.sym 121216 usb_usb_core_tok[0]
.sym 121219 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121220 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 121223 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121224 usb_usb_core_o_pid[2]
.sym 121227 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121228 usb_usb_core_o_endp[0]
.sym 121231 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121232 usb_usb_core_o_endp[1]
.sym 121235 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121236 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 121239 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121240 usb_usb_core_o_endp[3]
.sym 121243 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121244 usb_usb_core_o_pid[3]
.sym 121247 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121248 usb_usb_core_o_endp[2]
.sym 121249 storage_1[0][2]
.sym 121250 storage_1[1][2]
.sym 121251 memadr_1
.sym 121252 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 121255 usb_outhandler_data_recv_payload_SB_LUT4_O_6_I2[1]
.sym 121256 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 121257 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 121258 usb_usb_core_o_pid[2]
.sym 121259 usb_usb_core_o_pid[3]
.sym 121260 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 121263 usb_outhandler_data_recv_payload_SB_LUT4_O_I2[0]
.sym 121264 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 121265 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 121266 usb_usb_core_o_pid[3]
.sym 121267 usb_usb_core_o_pid[2]
.sym 121268 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 121271 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 121272 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 121273 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 121274 usb_usb_core_o_pid[2]
.sym 121275 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 121276 usb_usb_core_o_pid[3]
.sym 121279 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 121280 usb_usb_core_o_pid_packetheaderdecode_next_value0_SB_LUT4_O_I3[1]
.sym 121282 triendpointinterface_packetheaderdecode_state[0]
.sym 121283 triendpointinterface_packetheaderdecode_state[1]
.sym 121284 triendpointinterface_packetheaderdecode_state[2]
.sym 121285 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 121286 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 121287 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 121288 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 121289 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 121290 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 121291 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 121292 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 121293 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121294 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_2_O[2]
.sym 121295 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121296 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 121297 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 121298 triendpointinterface_packetheaderdecode_state[2]
.sym 121299 triendpointinterface_packetheaderdecode_state[0]
.sym 121300 triendpointinterface_packetheaderdecode_state[1]
.sym 121301 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 121302 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 121303 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 121304 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 121305 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 121306 triendpointinterface_packetheaderdecode_state[2]
.sym 121307 triendpointinterface_packetheaderdecode_state[1]
.sym 121308 triendpointinterface_packetheaderdecode_state[0]
.sym 121309 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 121310 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 121311 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 121312 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 121315 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 121316 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 121318 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 121319 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 121320 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 121321 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 121322 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 121323 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 121324 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
.sym 121326 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121327 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[2]
.sym 121328 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3[2]
.sym 121331 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 121332 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 121334 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 121335 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 121336 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 121337 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 121338 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 121339 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 121340 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 121342 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[0]
.sym 121343 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[1]
.sym 121344 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[2]
.sym 121346 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 121347 usb_usb_core_rx_shifter_shift_reg_SB_DFFESR_Q_D[1]
.sym 121348 usb_usb_core_rx_last_reset_SB_LUT4_I3_O[1]
.sym 121351 memadr_3_SB_LUT4_I3_O[0]
.sym 121352 memadr_3_SB_LUT4_I3_O[1]
.sym 121353 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[0]
.sym 121354 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 121355 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 121356 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 121358 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 121359 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 121360 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 121362 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 121363 memadr_3_SB_LUT4_I3_1_O[0]
.sym 121364 memadr_3_SB_LUT4_I3_1_O[1]
.sym 121366 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 121367 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 121368 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[2]
.sym 121370 memadr_3_SB_LUT4_I3_1_O[0]
.sym 121371 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 121372 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 121373 memadr_3_SB_LUT4_I3_O[0]
.sym 121374 memadr_3_SB_LUT4_I3_O[1]
.sym 121375 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 121376 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[0]
.sym 121377 usb_usb_core_rx_payloadFifo_graycounter1_q_next_binary[0]
.sym 121381 usb_usb_core_rx_payloadFifo_graycounter0_q[0]
.sym 121385 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 121386 multiregimpl5_regs1[1]
.sym 121387 multiregimpl5_regs1[0]
.sym 121388 usb_usb_core_rx_payloadFifo_graycounter1_q[0]
.sym 121389 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 121393 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[1]
.sym 121394 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[2]
.sym 121395 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 121396 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 121397 multiregimpl5_regs0[0]
.sym 121401 multiregimpl5_regs0[1]
.sym 121407 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 121408 usb_usb_core_rx_last_reset
.sym 121409 multiregimpl6_regs0[0]
.sym 121415 usb_usb_core_rx_payloadFifo_graycounter0_q_SB_LUT4_I1_O[0]
.sym 121416 usb_usb_core_rx_payloadFifo_asyncfifo_we
.sym 121417 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 121421 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 121422 usb_usb_core_rx_payloadFifo_graycounter0_q[0]
.sym 121423 multiregimpl6_regs1[0]
.sym 121424 multiregimpl6_regs1[1]
.sym 121425 multiregimpl6_regs0[1]
.sym 121431 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 121432 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 121435 memadr_3_SB_LUT4_I3_1_O[0]
.sym 121436 memadr_3_SB_LUT4_I3_1_O[1]
.sym 121437 usb_usb_core_rx_payloadFifo_graycounter1_q[0]
.sym 121442 storage_2[0][1]
.sym 121443 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 121444 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 121445 storage_2[0][1]
.sym 121446 storage_2[1][1]
.sym 121447 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 121448 memadr_3
.sym 121450 storage_2[1][1]
.sym 121451 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 121452 storage_2[1]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 121454 storage_2[1][0]
.sym 121455 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 121456 storage_2[1]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 121458 storage_2[0][0]
.sym 121459 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 121460 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 121461 storage_2[1][0]
.sym 121462 storage_2[0][0]
.sym 121463 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 121464 memadr_3
.sym 121475 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 121476 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 121483 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 121484 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 121491 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 121492 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 121493 triendpointinterface_rxpipeline_rxpacketdetect_state_SB_DFFSR_Q_R[0]
.sym 121502 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 121503 usb_usb_core_rx_detect_i_se0
.sym 121504 usb_usb_core_rx_reset1_SB_LUT4_O_I3[2]
.sym 121511 storage_2[1]_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 121512 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 121514 usb_usb_core_rx_reset1_SB_LUT4_O_I3[2]
.sym 121515 triendpointinterface_rxpipeline_rxbitstuffremover_state_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 121516 usb_usb_core_rx_detect_i_se0
.sym 121522 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 121523 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 121524 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 121525 multiregimpl2_regs2_SB_LUT4_I2_I1[0]
.sym 121534 storage_2[0]_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 121535 usb_usb_core_rx_flagsFifo_graycounter0_q_SB_LUT4_I1_O[1]
.sym 121536 usb_usb_core_rx_flagsFifo_graycounter0_q_SB_LUT4_I1_O[2]
.sym 121537 multiregimpl7_regs0[0]
.sym 121541 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 121542 multiregimpl7_regs1[1]
.sym 121543 multiregimpl7_regs1[0]
.sym 121544 usb_usb_core_rx_flagsFifo_graycounter1_q[0]
.sym 121545 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 121546 usb_usb_core_rx_flagsFifo_graycounter0_q[0]
.sym 121547 multiregimpl8_regs1[0]
.sym 121548 multiregimpl8_regs1[1]
.sym 121549 usb_usb_core_rx_flagsFifo_graycounter1_q_next_binary[0]
.sym 121557 multiregimpl7_regs0[1]
.sym 121561 usb_usb_core_rx_flagsFifo_graycounter0_q[0]
.sym 121565 usb_usb_core_rx_flagsFifo_graycounter0_q[1]
.sym 121569 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 121573 multiregimpl8_regs0[1]
.sym 121577 multiregimpl8_regs0[0]
.sym 121595 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 121596 multiregimpl1_regs1_SB_LUT4_I0_O[0]
.sym 121597 usb_usb_core_rx_flagsFifo_graycounter1_q[0]
.sym 121604 usb_usb_core_rx_line_state_phase[0]
.sym 121607 usb_usb_core_rx_line_state_phase[0]
.sym 121608 usb_usb_core_rx_line_state_phase[1]
.sym 121609 multiregimpl2_regs2_SB_LUT4_I2_I1[3]
.sym 121610 multiregimpl2_regs2
.sym 121611 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 121612 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 121613 multiregimpl2_regs2_SB_LUT4_I2_I1[0]
.sym 121614 multiregimpl2_regs2_SB_LUT4_I2_I1[1]
.sym 121615 multiregimpl2_regs2
.sym 121616 multiregimpl2_regs2_SB_LUT4_I2_I1[3]
.sym 121622 multiregimpl2_regs2_SB_LUT4_I1_O[1]
.sym 121623 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 121624 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 121627 usb_usb_core_rx_line_state_phase[1]
.sym 121628 usb_usb_core_rx_line_state_phase[0]
.sym 121631 multiregimpl2_regs2_SB_LUT4_I1_O[0]
.sym 121632 multiregimpl2_regs2_SB_LUT4_I1_O[3]
.sym 121633 spram_dataout3[10]
.sym 121634 spram_dataout1[10]
.sym 121635 grant_SB_LUT4_I3_O[0]
.sym 121636 grant_SB_LUT4_I3_O[1]
.sym 121640 lxspi_oe
.sym 121641 spram_dataout3[8]
.sym 121642 spram_dataout1[8]
.sym 121643 grant_SB_LUT4_I3_O[0]
.sym 121644 grant_SB_LUT4_I3_O[1]
.sym 121645 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 121652 count_SB_LUT4_O_5_I3[0]
.sym 121653 spram_dataout3[0]
.sym 121654 spram_dataout1[0]
.sym 121655 grant_SB_LUT4_I3_O[0]
.sym 121656 grant_SB_LUT4_I3_O[1]
.sym 121666 lxspi_counter[0]
.sym 121667 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 121668 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121669 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 121670 lxspi_counter[0]
.sym 121671 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 121672 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 121676 count_SB_LUT4_O_5_I3[1]
.sym 121677 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 121678 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 121679 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 121680 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 121681 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 121682 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]
.sym 121683 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 121684 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 121685 basesoc_cpu_dbus_dat_r[11]
.sym 121690 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 121691 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 121692 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 121695 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 121696 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121698 lxspi_counter[0]
.sym 121701 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 121703 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 121704 lxspi_counter[0]
.sym 121705 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 121707 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 121708 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 121709 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 121711 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121712 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 121713 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 121715 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 121716 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 121717 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 121719 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 121720 lxspi_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 121724 lxspi_counter[0]
.sym 121725 lxspi_counter[0]
.sym 121726 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 121727 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[0]
.sym 121728 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 121730 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 121731 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 121732 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 121734 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 121735 VexRiscv._zz_163_[26]
.sym 121736 VexRiscv._zz_98__SB_LUT4_O_5_I3[2]
.sym 121738 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 121739 VexRiscv._zz_163_[24]
.sym 121740 VexRiscv._zz_98__SB_LUT4_O_7_I3[2]
.sym 121742 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 121743 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 121744 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 121746 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]
.sym 121747 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 121748 lxspi_bus_ack_SB_LUT4_I3_I2_SB_LUT4_O_I1[3]
.sym 121750 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 121751 VexRiscv._zz_163_[28]
.sym 121752 VexRiscv._zz_98__SB_LUT4_O_3_I3[2]
.sym 121755 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 121756 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 121758 VexRiscv.MmuPlugin_shared_dBusRsp_pte_V_SB_LUT4_I2_I1[2]
.sym 121759 VexRiscv._zz_163_[25]
.sym 121760 VexRiscv._zz_98__SB_LUT4_O_6_I3[2]
.sym 121762 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 121763 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 121764 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 121765 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 121766 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 121767 basesoc_cpu_ibus_adr[0]
.sym 121768 basesoc_cpu_ibus_adr[2]
.sym 121770 basesoc_cpu_ibus_adr[2]
.sym 121771 basesoc_cpu_dbus_adr[2]
.sym 121772 grant
.sym 121774 basesoc_cpu_ibus_adr[1]
.sym 121775 basesoc_cpu_dbus_adr[1]
.sym 121776 grant
.sym 121780 basesoc_cpu_dbus_cyc
.sym 121782 slave_sel_r[1]
.sym 121783 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[1]
.sym 121784 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2]
.sym 121787 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 121788 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3[1]
.sym 121790 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 121791 slave_sel[3]
.sym 121792 lxspi_i1
.sym 121793 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 121794 grant
.sym 121795 VexRiscv._zz_97__SB_LUT4_I3_I1[0]
.sym 121796 basesoc_cpu_dbus_cyc
.sym 121799 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 121800 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3[1]
.sym 121801 basesoc_cpu_dbus_dat_r[18]
.sym 121802 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3[1]
.sym 121803 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3[1]
.sym 121804 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_14_I3[1]
.sym 121806 VexRiscv._zz_224__SB_LUT4_O_23_I2_SB_LUT4_I0_O[0]
.sym 121807 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_24_I2[1]
.sym 121808 VexRiscv._zz_104_[2]
.sym 121810 slave_sel_r[1]
.sym 121811 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1]
.sym 121812 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]
.sym 121814 VexRiscv._zz_224__SB_LUT4_O_21_I2_SB_LUT4_I0_O[0]
.sym 121815 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_22_I1[1]
.sym 121816 VexRiscv._zz_104_[2]
.sym 121818 VexRiscv._zz_224__SB_LUT4_O_20_I2_SB_LUT4_I0_O[0]
.sym 121819 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_21_I2[1]
.sym 121820 VexRiscv._zz_104_[2]
.sym 121822 VexRiscv._zz_224__SB_LUT4_O_22_I2_SB_LUT4_I0_O[0]
.sym 121823 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_23_I2[1]
.sym 121824 VexRiscv._zz_104_[2]
.sym 121827 grant
.sym 121828 basesoc_cpu_dbus_we
.sym 121830 basesoc_cpu_ibus_adr[5]
.sym 121831 basesoc_cpu_dbus_adr[5]
.sym 121832 grant
.sym 121834 basesoc_cpu_ibus_adr[7]
.sym 121835 basesoc_cpu_dbus_adr[7]
.sym 121836 grant
.sym 121838 basesoc_cpu_ibus_adr[6]
.sym 121839 basesoc_cpu_dbus_adr[6]
.sym 121840 grant
.sym 121842 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 121843 VexRiscv.MmuPlugin_shared_vpn_0[5]
.sym 121844 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121846 basesoc_cpu_ibus_adr[8]
.sym 121847 basesoc_cpu_dbus_adr[8]
.sym 121848 grant
.sym 121849 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 121850 basesoc_cpu_dbus_we
.sym 121851 grant
.sym 121852 basesoc_cpu_dbus_cyc
.sym 121853 basesoc_cpu_dbus_dat_r[19]
.sym 121867 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 121868 lxspi_bus_dat_r[6]
.sym 121869 lxspi_bus_dat_r[29]
.sym 121870 slave_sel_r[3]
.sym 121871 slave_sel_r[2]
.sym 121872 memdat_2[29]
.sym 121874 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[9]
.sym 121875 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[9]
.sym 121876 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 121877 slave_sel[3]
.sym 121882 basesoc_load_storage[4]
.sym 121883 basesoc_value_SB_DFFSR_Q_27_D_SB_LUT4_O_I2[1]
.sym 121884 basesoc_en_storage
.sym 121886 VexRiscv.MmuPlugin_shared_vpn_1[6]
.sym 121887 VexRiscv.MmuPlugin_shared_vpn_0[6]
.sym 121888 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121889 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 121893 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[21]
.sym 121897 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[31]
.sym 121902 VexRiscv.MmuPlugin_shared_vpn_1[3]
.sym 121903 VexRiscv.MmuPlugin_shared_vpn_0[3]
.sym 121904 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121905 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 121909 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[30]
.sym 121914 VexRiscv.MmuPlugin_shared_vpn_1[8]
.sym 121915 VexRiscv.MmuPlugin_shared_vpn_0[8]
.sym 121916 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121918 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_0[7]
.sym 121919 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_0[7]
.sym 121920 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 121921 VexRiscv.DBusSimplePlugin_redoBranch_valid
.sym 121922 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 121923 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121924 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 121927 VexRiscv.MmuPlugin_ports_0_entryToReplace_value
.sym 121928 VexRiscv.MmuPlugin_ports_0_entryToReplace_valueNext_SB_LUT4_O_I2[1]
.sym 121931 VexRiscv.MmuPlugin_ports_0_entryToReplace_valueNext_SB_LUT4_O_I2[1]
.sym 121932 VexRiscv.MmuPlugin_ports_0_entryToReplace_value
.sym 121933 VexRiscv.MmuPlugin_shared_vpn_1[5]
.sym 121939 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 121940 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 121941 basesoc_cpu_dbus_dat_r[17]
.sym 121945 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[9]
.sym 121946 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[9]
.sym 121947 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 121948 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 121951 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121952 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 121953 basesoc_cpu_dbus_dat_r[20]
.sym 121957 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[0]
.sym 121958 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[0]
.sym 121959 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 121960 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 121961 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[2]
.sym 121962 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[2]
.sym 121963 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 121964 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 121967 grant_SB_LUT4_I3_O[0]
.sym 121968 spram_wren2_SB_LUT4_O_I3[0]
.sym 121975 spram_wren2_SB_LUT4_O_I3[0]
.sym 121976 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 121978 VexRiscv.MmuPlugin_shared_vpn_1[9]
.sym 121979 VexRiscv.MmuPlugin_shared_vpn_0[9]
.sym 121980 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 121981 basesoc_cpu_dbus_dat_r[22]
.sym 121987 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 121988 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[29]
.sym 121991 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 121992 basesoc_wishbone_sel_SB_LUT4_O_1_I2[1]
.sym 121993 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[0]
.sym 121994 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0[1]
.sym 121995 usb_usb_core_tx_shifter_shifter[5]
.sym 121996 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 121999 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 122000 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122002 usb_usb_core_tx_shifter_shifter[6]
.sym 122003 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]
.sym 122004 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 122006 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 122007 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[25]
.sym 122008 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[2]
.sym 122011 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 122012 lxspi_i1
.sym 122014 basesoc_cpu_ibus_adr[3]
.sym 122015 basesoc_cpu_dbus_adr[3]
.sym 122016 grant
.sym 122017 lxspi_bus_dat_r[17]
.sym 122018 slave_sel_r[3]
.sym 122019 slave_sel_r[2]
.sym 122020 memdat_2[17]
.sym 122023 grant_SB_LUT4_I3_O[0]
.sym 122024 grant_SB_LUT4_I3_O[1]
.sym 122031 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122032 lxspi_bus_dat_r[29]
.sym 122037 lxspi_bus_dat_r[21]
.sym 122038 slave_sel_r[3]
.sym 122039 slave_sel_r[2]
.sym 122040 memdat_2[21]
.sym 122043 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122044 lxspi_sr_SB_DFFESR_Q_R[0]
.sym 122049 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 122050 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 122051 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 122052 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 122053 slave_sel_SB_LUT4_O_2_I2[0]
.sym 122054 slave_sel_SB_LUT4_O_3_I3[2]
.sym 122055 slave_sel_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 122056 slave_sel_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 122059 slave_sel_SB_LUT4_O_2_I2[0]
.sym 122060 slave_sel_SB_LUT4_O_2_I2[1]
.sym 122063 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 122064 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 122065 basesoc_cpu_dbus_dat_r[28]
.sym 122070 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 122071 slave_sel_SB_LUT4_O_3_I3[1]
.sym 122072 slave_sel_SB_LUT4_O_3_I3[2]
.sym 122073 basesoc_cpu_dbus_dat_r[21]
.sym 122077 slave_sel_SB_LUT4_O_3_I3[1]
.sym 122078 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 122079 slave_sel_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 122080 slave_sel_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 122081 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122082 lxspi_bus_dat_r[2]
.sym 122083 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 122084 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122087 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 122088 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 122089 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122090 lxspi_bus_dat_r[20]
.sym 122091 array_muxed0[6]
.sym 122092 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122093 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122094 lxspi_bus_dat_r[15]
.sym 122095 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 122096 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122097 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122098 lxspi_bus_dat_r[0]
.sym 122099 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 122100 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122101 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122102 lxspi_bus_dat_r[12]
.sym 122103 grant_SB_LUT4_I3_O[0]
.sym 122104 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122105 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122106 lxspi_bus_dat_r[1]
.sym 122107 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 122108 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122109 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 122110 lxspi_bus_dat_r[3]
.sym 122111 lxspi_sr_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 122112 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122113 reset_delay_SB_LUT4_O_9_I3[0]
.sym 122114 reset_delay_SB_LUT4_O_9_I3[1]
.sym 122115 reset_delay_SB_LUT4_O_9_I3[2]
.sym 122116 reset_delay_SB_LUT4_O_9_I3[3]
.sym 122120 reset_delay_SB_LUT4_O_9_I3[0]
.sym 122123 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 122124 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 122128 reset_delay_SB_LUT4_O_9_I3[1]
.sym 122132 reset_delay_SB_LUT4_O_9_I3[2]
.sym 122134 basesoc_load_storage[15]
.sym 122135 basesoc_value_SB_DFFSR_Q_16_D_SB_LUT4_O_I2[1]
.sym 122136 basesoc_en_storage
.sym 122138 basesoc_load_storage[26]
.sym 122139 basesoc_value_SB_DFFSR_Q_5_D_SB_LUT4_O_I2[1]
.sym 122140 basesoc_en_storage
.sym 122142 basesoc_load_storage[27]
.sym 122143 basesoc_value_SB_DFFSR_Q_4_D_SB_LUT4_O_I2[1]
.sym 122144 basesoc_en_storage
.sym 122145 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 122146 csrbank7_in_ctrl0_w[3]
.sym 122147 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 122148 csrbank7_in_ctrl0_w[2]
.sym 122151 usb_inhandler_ctrl_re_SB_LUT4_I2_O[2]
.sym 122152 usb_inhandler_dtbs[15]
.sym 122153 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 122154 csrbank7_in_ctrl0_w[1]
.sym 122155 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 122156 csrbank7_in_ctrl0_w[0]
.sym 122157 usb_inhandler_dtbs[7]
.sym 122158 usb_inhandler_dtbs[15]
.sym 122159 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 122160 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 122161 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O[2]
.sym 122162 usb_inhandler_dtbs[4]
.sym 122163 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 122164 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_I3[3]
.sym 122165 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 122166 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 122167 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 122168 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 122171 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 122172 usb_inhandler_dtbs[4]
.sym 122174 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 122175 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 122176 reset_delay_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 122178 usb_outhandler_stall_status[7]
.sym 122179 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 122180 usb_outhandler_stall_status_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 122182 usb_outhandler_stall_status[5]
.sym 122183 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 122184 usb_outhandler_stall_status_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 122185 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 122186 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 122187 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 122188 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 122190 usb_outhandler_stall_status[6]
.sym 122191 usb_outhandler_csrfield_stall_SB_LUT4_I1_O[1]
.sym 122192 usb_outhandler_stall_status_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 122193 csrbank7_in_ctrl0_w[1]
.sym 122194 csrbank7_in_ctrl0_w[0]
.sym 122195 csrbank7_in_ctrl0_w[3]
.sym 122196 csrbank7_in_ctrl0_w[2]
.sym 122198 usb_outhandler_stall_status[5]
.sym 122199 usb_outhandler_stall_status[7]
.sym 122200 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 122201 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.sym 122202 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.sym 122203 usb_inhandler_was_queued_SB_LUT4_I1_I3_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.sym 122204 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 122207 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 122208 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 122210 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[0]
.sym 122211 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 122212 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 122214 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 122215 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 122216 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 122218 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 122219 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 122220 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 122222 usb_inhandler_stall_status[0]
.sym 122223 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 122224 usb_inhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]
.sym 122225 usb_inhandler_dtbs_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 122226 usb_inhandler_ctrl_re_SB_LUT4_I2_O[0]
.sym 122227 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 122228 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 122230 usb_inhandler_stall_status[6]
.sym 122231 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 122232 usb_inhandler_dtbs_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[0]
.sym 122234 usb_inhandler_ctrl_re_SB_LUT4_I2_O[0]
.sym 122235 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 122236 usb_inhandler_ctrl_re_SB_LUT4_I2_O[2]
.sym 122237 usb_inhandler_stall_status[0]
.sym 122238 usb_inhandler_dtbs_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[0]
.sym 122239 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 122240 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 122241 csrbank7_in_ctrl0_w[0]
.sym 122242 csrbank7_in_ctrl0_w[3]
.sym 122243 csrbank7_in_ctrl0_w[2]
.sym 122244 csrbank7_in_ctrl0_w[1]
.sym 122246 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 122247 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 122248 usb_inhandler_ctrl_re
.sym 122249 csrbank7_in_ctrl0_w[1]
.sym 122250 csrbank7_in_ctrl0_w[3]
.sym 122251 csrbank7_in_ctrl0_w[2]
.sym 122252 csrbank7_in_ctrl0_w[0]
.sym 122253 usb_setuphandler_ctrl_re_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 122254 usb_outhandler_responding_SB_LUT4_I0_I1_SB_LUT4_I1_O[1]
.sym 122255 usb_usb_core_response_pid[3]
.sym 122256 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 122259 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 122260 usb_usb_core_response_pid[1]
.sym 122266 usb_usb_core_response_pid[2]
.sym 122267 usb_outhandler_responding_SB_LUT4_I0_I1[3]
.sym 122268 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 122270 csrbank7_in_ctrl0_w[6]
.sym 122271 usb_inhandler_ctrl_re
.sym 122272 usb_setuphandler_eventmanager_storage_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 122274 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 122275 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 122276 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 122279 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 122280 multiregimpl4_regs_SB_LUT4_I2_O[1]
.sym 122282 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 122283 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 122284 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 122286 usb_usb_core_response_pid[2]
.sym 122287 usb_usb_core_response_pid[3]
.sym 122288 usb_usb_core_response_pid[1]
.sym 122289 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 122290 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 122291 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 122292 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 122293 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 122294 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 122295 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 122296 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 122297 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 122298 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 122299 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 122300 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 122303 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 122304 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 122306 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 122307 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 122308 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.sym 122311 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[0]
.sym 122312 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[1]
.sym 122313 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 122314 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[1]
.sym 122315 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[3]
.sym 122316 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2_SB_DFFSR_D_Q[0]
.sym 122319 multiregimpl4_regs_SB_LUT4_I2_O[1]
.sym 122320 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[1]
.sym 122323 multiregimpl4_regs_SB_LUT4_I2_O[1]
.sym 122324 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 122326 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_1_I1[2]
.sym 122327 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 122328 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2[2]
.sym 122329 multiregimpl4_regs_SB_LUT4_I2_O[0]
.sym 122330 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 122331 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 122332 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 122333 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_2_I2[2]
.sym 122338 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 122339 usb_usb_core_rx_payloadFifo_graycounter1_q_binary[0]
.sym 122340 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 122343 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I3[0]
.sym 122344 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2[1]
.sym 122347 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 122348 usb_usb_core_rx_payloadFifo_graycounter1_q_binary[0]
.sym 122354 usb_usb_core_rx_payloadFifo_graycounter1_q_binary[0]
.sym 122355 triendpointinterface_packetheaderdecode_state_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 122356 usb_usb_core_rx_payloadFifo_graycounter1_q[1]
.sym 122357 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 122358 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 122359 multiregimpl4_regs_SB_LUT4_I0_O[0]
.sym 122360 multiregimpl4_regs_SB_LUT4_I0_O[1]
.sym 122361 usb_usb_core_rx_payloadFifo_graycounter1_q_next_binary[0]
.sym 122366 basesoc_load_storage[21]
.sym 122367 basesoc_value_SB_DFFSR_Q_10_D_SB_LUT4_O_I2[1]
.sym 122368 basesoc_en_storage
.sym 122370 usb_inhandler_syncfifobuffered_produce[0]
.sym 122375 usb_inhandler_syncfifobuffered_produce[1]
.sym 122376 usb_inhandler_syncfifobuffered_produce[0]
.sym 122379 usb_inhandler_syncfifobuffered_produce[2]
.sym 122380 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 122383 usb_inhandler_syncfifobuffered_produce[3]
.sym 122384 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 122387 usb_inhandler_syncfifobuffered_produce[4]
.sym 122388 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 122391 usb_inhandler_syncfifobuffered_produce[5]
.sym 122392 usb_inhandler_syncfifobuffered_produce_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 122396 usb_inhandler_syncfifobuffered_produce[0]
.sym 122398 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 122399 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 122400 memdat_6[4]
.sym 122402 usb_inhandler_syncfifobuffered_consume[0]
.sym 122407 usb_inhandler_syncfifobuffered_consume[1]
.sym 122408 usb_inhandler_syncfifobuffered_consume[0]
.sym 122411 usb_inhandler_syncfifobuffered_consume[2]
.sym 122412 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 122415 usb_inhandler_syncfifobuffered_consume[3]
.sym 122416 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 122419 usb_inhandler_syncfifobuffered_consume[4]
.sym 122420 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 122423 usb_inhandler_syncfifobuffered_consume[5]
.sym 122424 usb_inhandler_syncfifobuffered_consume_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 122427 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 122428 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 122432 usb_inhandler_syncfifobuffered_consume[0]
.sym 122435 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 122436 triendpointinterface_txpacketsend_state[1]
.sym 122437 triendpointinterface_txpacketsend_next_state[3]
.sym 122443 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 122444 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 122446 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 122447 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 122448 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 122450 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 122451 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 122452 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 122453 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 122454 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 122455 triendpointinterface_txpacketsend_state[1]
.sym 122456 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 122457 multiregimpl4_regs_SB_LUT4_I0_O[0]
.sym 122458 multiregimpl4_regs_SB_LUT4_I0_O[1]
.sym 122459 multiregimpl4_regs_SB_LUT4_I0_O[2]
.sym 122460 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 122461 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 122462 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 122463 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 122464 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[3]
.sym 122466 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 122467 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 122468 csrbank7_in_status_w[4]
.sym 122469 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 122470 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 122471 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 122472 triendpointinterface_txpacketsend_state[1]
.sym 122475 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 122476 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_I3[1]
.sym 122478 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 122479 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 122480 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_2_I3[2]
.sym 122481 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 122482 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 122483 triendpointinterface_txpacketsend_state[1]
.sym 122484 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 122485 csrbank7_in_status_w[4]
.sym 122486 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 122487 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[2]
.sym 122488 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 122489 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 122490 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 122491 triendpointinterface_txpacketsend_state[1]
.sym 122492 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O[0]
.sym 122493 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 122494 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 122495 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 122496 triendpointinterface_txpacketsend_state[1]
.sym 122506 triendpointinterface_resetinserter_state[0]
.sym 122507 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 122508 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 122515 multiregimpl4_regs
.sym 122516 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 122517 multiregimpl4_regs
.sym 122518 multiregimpl4_regs_SB_LUT4_I0_I2[1]
.sym 122519 multiregimpl4_regs_SB_LUT4_I0_I2[2]
.sym 122520 multiregimpl4_regs_SB_LUT4_I0_I2[3]
.sym 122521 usb_iobuf_usb_n_t_oe
.sym 122529 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 122530 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 122531 triendpointinterface_resetinserter_state[0]
.sym 122532 usb_usb_core_tx_bitstuff_i_data
.sym 122534 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 122535 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 122536 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 122539 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 122540 usb_usb_core_rx_flagsFifo_graycounter1_q_binary[0]
.sym 122541 usb_usb_core_rx_flagsFifo_graycounter1_q_next_binary[0]
.sym 122550 triendpointinterface_fsm_state[0]
.sym 122551 triendpointinterface_resetinserter_state[0]
.sym 122552 usb_usb_core_tx_bitstuff_i_data
.sym 122554 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 122555 usb_usb_core_rx_flagsFifo_graycounter1_q_binary[0]
.sym 122556 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 122558 usb_usb_core_rx_flagsFifo_graycounter1_q_binary[0]
.sym 122559 usb_usb_core_rx_flagsFifo_graycounter1_q_SB_LUT4_I3_O[2]
.sym 122560 usb_usb_core_rx_flagsFifo_graycounter1_q[1]
.sym 122577 multiregimpl2_regs1
.sym 122581 multiregimpl3_regs1
.sym 122585 multiregimpl3_regs0
.sym 122589 multiregimpl2_regs0
.sym 122594 count[0]
.sym 122598 count[1]
.sym 122599 $PACKER_VCC_NET
.sym 122602 count[2]
.sym 122603 $PACKER_VCC_NET
.sym 122604 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 122606 count[3]
.sym 122607 $PACKER_VCC_NET
.sym 122608 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 122610 count[4]
.sym 122611 $PACKER_VCC_NET
.sym 122612 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 122614 count[5]
.sym 122615 $PACKER_VCC_NET
.sym 122616 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 122618 count[6]
.sym 122619 $PACKER_VCC_NET
.sym 122620 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 122622 count[7]
.sym 122623 $PACKER_VCC_NET
.sym 122624 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 122626 count[8]
.sym 122627 $PACKER_VCC_NET
.sym 122628 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 122630 count[9]
.sym 122631 $PACKER_VCC_NET
.sym 122632 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 122634 count[10]
.sym 122635 $PACKER_VCC_NET
.sym 122636 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 122638 count[11]
.sym 122639 $PACKER_VCC_NET
.sym 122640 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 122642 count[12]
.sym 122643 $PACKER_VCC_NET
.sym 122644 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 122646 count[13]
.sym 122647 $PACKER_VCC_NET
.sym 122648 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 122650 count[14]
.sym 122651 $PACKER_VCC_NET
.sym 122652 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 122654 count[15]
.sym 122655 $PACKER_VCC_NET
.sym 122656 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 122658 count[16]
.sym 122659 $PACKER_VCC_NET
.sym 122660 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 122662 count[17]
.sym 122663 $PACKER_VCC_NET
.sym 122664 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 122666 count[18]
.sym 122667 $PACKER_VCC_NET
.sym 122668 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 122669 count_SB_LUT4_O_I3[2]
.sym 122671 $PACKER_VCC_NET
.sym 122672 count_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 122676 count_SB_LUT4_O_I3[3]
.sym 122677 count_SB_LUT4_O_5_I3[0]
.sym 122678 count_SB_LUT4_O_5_I3[1]
.sym 122679 count_SB_LUT4_O_5_I3[2]
.sym 122680 count_SB_LUT4_O_5_I3[3]
.sym 122681 count[0]
.sym 122682 count_SB_LUT4_O_I3[1]
.sym 122683 count_SB_LUT4_O_I3[2]
.sym 122684 count_SB_LUT4_O_I3[3]
.sym 122688 count_SB_LUT4_O_I3[1]
.sym 122690 basesoc_cpu_ibus_adr[0]
.sym 122695 basesoc_cpu_ibus_adr[1]
.sym 122696 basesoc_cpu_ibus_adr[0]
.sym 122697 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 122698 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 122699 basesoc_cpu_ibus_adr[2]
.sym 122700 VexRiscv._zz_149__SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 122701 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 122702 VexRiscv._zz_149__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 122703 basesoc_cpu_ibus_adr[1]
.sym 122704 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 122705 slave_sel_r[1]
.sym 122706 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[1]
.sym 122707 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 122708 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_11_I1[3]
.sym 122710 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 122711 lxspi_bus_ack_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 122712 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 122713 slave_sel_r[1]
.sym 122714 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[1]
.sym 122715 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 122716 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_9_I1[3]
.sym 122717 slave_sel_r[1]
.sym 122718 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[1]
.sym 122719 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 122720 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_8_I1[3]
.sym 122722 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 122723 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 122724 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 122727 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 122728 VexRiscv._zz_150__SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 122731 VexRiscv.dBus_cmd_halfPipe_regs_payload_wr_SB_LUT4_I1_I0[0]
.sym 122732 grant
.sym 122733 lxspi_i1_SB_DFFSR_Q_D
.sym 122738 lxspi_clk1
.sym 122739 csrbank1_bitbang0_w[1]
.sym 122740 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 122743 basesoc_cpu_ibus_adr[1]
.sym 122744 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O[1]
.sym 122746 basesoc_cpu_dbus_cyc
.sym 122747 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 122748 grant
.sym 122750 VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 122751 basesoc_cpu_dbus_cyc
.sym 122752 grant
.sym 122753 VexRiscv._zz_150__SB_DFFSR_Q_D[0]
.sym 122759 VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex[0]
.sym 122760 VexRiscv._zz_150_
.sym 122764 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_DFFSR_Q_D
.sym 122766 basesoc_cpu_ibus_adr[0]
.sym 122767 basesoc_cpu_dbus_adr[0]
.sym 122768 grant
.sym 122770 slave_sel_r[1]
.sym 122771 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1]
.sym 122772 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2]
.sym 122773 VexRiscv.dBus_cmd_halfPipe_regs_valid_SB_DFFSR_Q_D
.sym 122779 VexRiscv._zz_150__SB_DFFSR_Q_D[0]
.sym 122780 basesoc_cpu_ibus_adr[0]
.sym 122791 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 122792 rom_bus_ack_SB_LUT4_I3_O[1]
.sym 122793 VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code[1]
.sym 122823 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 122824 lxspi_i1
.sym 122833 basesoc_cpu_dbus_dat_r[19]
.sym 122849 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 122850 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 122851 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 122852 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 122855 VexRiscv.MmuPlugin_ports_0_entryToReplace_valueNext_SB_LUT4_O_I2[1]
.sym 122856 VexRiscv.MmuPlugin_ports_0_entryToReplace_value
.sym 122858 basesoc_soccontroller_reset_re_SB_LUT4_I3_O[0]
.sym 122859 VexRiscv.CsrPlugin_selfException_valid_SB_LUT4_I1_O[3]
.sym 122860 VexRiscv.execute_arbitration_isValid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 122862 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 122863 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 122864 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 122867 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122868 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 122869 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 122870 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 122871 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 122872 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 122874 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 122875 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 122876 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[3]
.sym 122877 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 122878 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 122879 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 122880 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[3]
.sym 122881 basesoc_cpu_dbus_dat_r[24]
.sym 122885 basesoc_cpu_dbus_dat_r[29]
.sym 122890 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 122891 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 122892 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 122895 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 122896 VexRiscv.MmuPlugin_shared_dBusRsp_pte_R_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 122897 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[4]
.sym 122898 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[4]
.sym 122899 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 122900 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 122902 VexRiscv.IBusCachedPlugin_iBusRsp_cacheRspArbitration_output_ready_SB_LUT4_O_I2[0]
.sym 122903 VexRiscv._zz_104_[2]
.sym 122904 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 122905 basesoc_cpu_dbus_dat_r[20]
.sym 122909 VexRiscv.MmuPlugin_ports_0_cache_1_exception_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 122910 VexRiscv.MmuPlugin_dBusAccess_rsp_valid
.sym 122911 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 122912 VexRiscv.MmuPlugin_shared_state_1__SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 122913 basesoc_cpu_dbus_dat_r[28]
.sym 122917 basesoc_cpu_dbus_dat_r[21]
.sym 122921 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[7]
.sym 122922 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[7]
.sym 122923 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 122924 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 122925 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[1]
.sym 122926 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[1]
.sym 122927 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 122928 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 122929 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[3]
.sym 122930 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[3]
.sym 122931 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 122932 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 122933 basesoc_cpu_dbus_dat_r[22]
.sym 122937 basesoc_cpu_dbus_dat_r[23]
.sym 122941 basesoc_cpu_dbus_dat_r[27]
.sym 122946 VexRiscv._zz_61__SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 122947 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_29_I1[1]
.sym 122948 VexRiscv._zz_104_[2]
.sym 122953 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[0]
.sym 122954 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[1]
.sym 122955 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_2_I0[2]
.sym 122956 VexRiscv._zz_104_[2]
.sym 122967 csrbank1_bitbang0_re_SB_LUT4_O_I2[1]
.sym 122968 lxspi_bus_dat_r[5]
.sym 122969 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[8]
.sym 122970 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[8]
.sym 122971 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 122972 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 122974 VexRiscv._zz_224__SB_LUT4_O_25_I2_SB_LUT4_I0_O[0]
.sym 122975 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_26_I1[1]
.sym 122976 VexRiscv._zz_104_[2]
.sym 122977 lxspi_bus_ack
.sym 122978 basesoc_wishbone_ack
.sym 122979 spram_bus_ack
.sym 122980 rom_bus_ack
.sym 122983 spram_bus_ack
.sym 122984 spram_bus_ack_SB_LUT4_I2_I3[0]
.sym 122986 rom_bus_ack_SB_LUT4_I2_I1[0]
.sym 122987 rom_bus_ack
.sym 122988 slave_sel[2]
.sym 123009 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 123010 lxspi_bus_dat_r[17]
.sym 123011 array_muxed0[3]
.sym 123012 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 123013 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 123014 lxspi_bus_dat_r[21]
.sym 123015 array_muxed0[7]
.sym 123016 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 123017 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 123018 lxspi_bus_dat_r[14]
.sym 123019 lxspi_sr_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 123020 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 123021 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 123022 lxspi_bus_dat_r[22]
.sym 123023 array_muxed0[8]
.sym 123024 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 123025 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 123026 lxspi_bus_dat_r[10]
.sym 123027 array_muxed0[12]
.sym 123028 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 123031 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 123032 VexRiscv.DBusSimplePlugin_mmuBus_cmd_virtualAddress[28]
.sym 123033 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 123034 lxspi_bus_dat_r[23]
.sym 123035 array_muxed0[9]
.sym 123036 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 123037 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 123038 lxspi_bus_dat_r[11]
.sym 123039 array_muxed0[13]
.sym 123040 lxspi_i1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 123044 reset_delay_SB_LUT4_O_6_I3[0]
.sym 123045 basesoc_cpu_dbus_dat_r[27]
.sym 123053 basesoc_cpu_dbus_dat_r[26]
.sym 123060 reset_delay_SB_LUT4_O_6_I3[1]
.sym 123062 VexRiscv.MmuPlugin_satp_ppn[17]
.sym 123063 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[7]
.sym 123064 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 123070 VexRiscv.MmuPlugin_satp_ppn[16]
.sym 123071 VexRiscv.MmuPlugin_shared_pteBuffer_PPN1[6]
.sym 123072 VexRiscv._zz_104__SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 123074 reset_delay[0]
.sym 123078 reset_delay[1]
.sym 123079 $PACKER_VCC_NET
.sym 123080 reset_delay[0]
.sym 123082 reset_delay[2]
.sym 123083 $PACKER_VCC_NET
.sym 123084 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 123086 reset_delay[3]
.sym 123087 $PACKER_VCC_NET
.sym 123088 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 123090 reset_delay[4]
.sym 123091 $PACKER_VCC_NET
.sym 123092 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 123094 reset_delay[5]
.sym 123095 $PACKER_VCC_NET
.sym 123096 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 123098 reset_delay[6]
.sym 123099 $PACKER_VCC_NET
.sym 123100 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 123102 reset_delay[7]
.sym 123103 $PACKER_VCC_NET
.sym 123104 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 123106 reset_delay[8]
.sym 123107 $PACKER_VCC_NET
.sym 123108 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 123110 reset_delay[9]
.sym 123111 $PACKER_VCC_NET
.sym 123112 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 123114 reset_delay[10]
.sym 123115 $PACKER_VCC_NET
.sym 123116 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 123117 reset_delay_SB_LUT4_O_2_I3[2]
.sym 123119 $PACKER_VCC_NET
.sym 123120 reset_delay_SB_LUT4_O_2_I3_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 123124 reset_delay_SB_LUT4_O_2_I3[0]
.sym 123125 reset_delay_SB_LUT4_O_2_I3[0]
.sym 123126 reset_delay_SB_LUT4_O_2_I3[1]
.sym 123127 reset_delay_SB_LUT4_O_2_I3[2]
.sym 123128 reset_delay_SB_LUT4_O_2_I3[3]
.sym 123129 reset_delay_SB_LUT4_O_6_I3[0]
.sym 123130 reset_delay_SB_LUT4_O_6_I3[1]
.sym 123131 reset_delay_SB_LUT4_O_6_I3[2]
.sym 123132 reset_delay_SB_LUT4_O_6_I3[3]
.sym 123133 reset_delay[0]
.sym 123137 csrbank7_in_ctrl0_w[1]
.sym 123138 csrbank7_in_ctrl0_w[0]
.sym 123139 csrbank7_in_ctrl0_w[3]
.sym 123140 csrbank7_in_ctrl0_w[2]
.sym 123141 usb_outhandler_enable_status[1]
.sym 123142 usb_outhandler_enable_status[5]
.sym 123143 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 123144 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 123146 usb_outhandler_enable_status[6]
.sym 123147 usb_outhandler_enable_status[7]
.sym 123148 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 123150 usb_outhandler_enable_status[5]
.sym 123151 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 123152 usb_outhandler_stall_status_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 123154 usb_outhandler_enable_status[7]
.sym 123155 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 123156 usb_outhandler_stall_status_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 123160 reset_delay_SB_LUT4_O_6_I3[3]
.sym 123162 usb_outhandler_enable_status[6]
.sym 123163 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 123164 usb_outhandler_stall_status_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 123166 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 123167 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 123168 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 123169 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 123170 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 123171 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 123172 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 123173 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 123174 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 123175 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 123176 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 123177 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 123178 usb_inhandler_dtbs_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 123179 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 123180 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 123182 usb_outhandler_enable_status[1]
.sym 123183 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 123184 usb_outhandler_stall_status_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 123186 usb_outhandler_enable_status[0]
.sym 123187 usb_outhandler_csrfield_enable_SB_LUT4_I3_O[1]
.sym 123188 usb_outhandler_stall_status_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 123189 csrbank7_in_ctrl0_w[1]
.sym 123190 csrbank7_in_ctrl0_w[0]
.sym 123191 csrbank7_in_ctrl0_w[3]
.sym 123192 csrbank7_in_ctrl0_w[2]
.sym 123194 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1[0]
.sym 123195 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 123196 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 123197 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[0]
.sym 123198 usb_inhandler_stall_status[6]
.sym 123199 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 123200 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 123202 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 123203 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 123204 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 123206 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[0]
.sym 123207 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 123208 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 123210 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 123211 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 123212 usb_inhandler_dtbs_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 123214 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 123215 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 123216 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 123217 usb_inhandler_dtbs_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[0]
.sym 123218 usb_inhandler_dtbs_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]
.sym 123219 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 123220 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 123222 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[0]
.sym 123223 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 123224 usb_inhandler_dtbs_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 123226 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[0]
.sym 123227 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 123228 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 123229 usb_inhandler_dtbs_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[0]
.sym 123230 usb_inhandler_dtbs_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[0]
.sym 123231 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 123232 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 123234 usb_inhandler_syncfifobuffered_level0[0]
.sym 123239 usb_inhandler_syncfifobuffered_level0[1]
.sym 123243 usb_inhandler_syncfifobuffered_level0[2]
.sym 123244 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 123247 usb_inhandler_syncfifobuffered_level0[3]
.sym 123248 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.sym 123251 usb_inhandler_syncfifobuffered_level0[4]
.sym 123252 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[4]
.sym 123255 usb_inhandler_syncfifobuffered_level0[5]
.sym 123256 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[5]
.sym 123259 usb_inhandler_syncfifobuffered_level0[6]
.sym 123260 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[6]
.sym 123262 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[5]
.sym 123263 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[5]
.sym 123264 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 123265 usb_inhandler_syncfifobuffered_level0[4]
.sym 123266 usb_inhandler_syncfifobuffered_level0[5]
.sym 123267 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 123268 usb_inhandler_syncfifobuffered_level0[6]
.sym 123269 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 123270 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I3[0]
.sym 123271 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 123272 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 123273 usb_inhandler_syncfifobuffered_level0[4]
.sym 123274 usb_inhandler_syncfifobuffered_level0[5]
.sym 123275 usb_inhandler_syncfifobuffered_level0[6]
.sym 123276 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 123277 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[0]
.sym 123278 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 123279 usb_usb_core_response_pid[1]
.sym 123280 usb_usb_core_txstate_pid_txpacketsend_next_value1[0]
.sym 123282 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[0]
.sym 123283 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 123284 usb_usb_core_response_pid[2]
.sym 123287 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 123288 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 123289 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[0]
.sym 123290 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 123291 usb_usb_core_response_pid[3]
.sym 123292 usb_usb_core_txstate_pid_txpacketsend_next_value1_SB_LUT4_O_I0[3]
.sym 123293 usb_usb_core_txstate_pid_txpacketsend_next_value1[0]
.sym 123297 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 123298 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 123299 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 123300 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 123303 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 123304 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 123306 usb_usb_core_txstate_o_crc[13]
.sym 123307 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 123308 triendpointinterface_txpacketsend_next_state[3]
.sym 123309 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 123310 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123311 usb_inhandler_transmitted_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 123312 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 123315 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 123316 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 123318 usb_inhandler_queued_SB_LUT4_I2_O[0]
.sym 123319 usb_inhandler_queued_SB_LUT4_I2_O[1]
.sym 123320 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 123323 usb_inhandler_syncfifobuffered_wrport_we_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 123324 csrbank7_in_status_w[4]
.sym 123326 multiregimpl4_regs_SB_LUT4_I2_O_SB_LUT4_I2_1_I3[3]
.sym 123327 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I3[0]
.sym 123328 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 123330 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123331 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 123332 memdat_6[5]
.sym 123335 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 123336 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 123339 usb_usb_core_rx_payloadFifo_wrport_adr_SB_LUT4_I3_O[0]
.sym 123340 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 123342 usb_usb_core_rx_shifter_o_put_SB_LUT4_I3_O[0]
.sym 123343 usb_usb_core_rx_payloadFifo_graycounter0_q_binary[0]
.sym 123344 usb_usb_core_rx_payloadFifo_graycounter0_q[1]
.sym 123346 memdat_6[7]
.sym 123347 memdat_6[6]
.sym 123348 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123350 memdat_6[5]
.sym 123351 memdat_6[6]
.sym 123352 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123354 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D_SB_LUT4_O_1_I1[0]
.sym 123355 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 123356 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 123357 memdat_6[7]
.sym 123358 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123359 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 123360 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 123362 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 123363 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 123364 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 123367 usb_outhandler_syncfifobuffered_level0[1]
.sym 123368 usb_outhandler_syncfifobuffered_level0[0]
.sym 123370 memdat_6[4]
.sym 123371 memdat_6[3]
.sym 123372 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123374 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123375 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 123376 memdat_6[3]
.sym 123378 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 123379 usb_outhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[1]
.sym 123380 usb_outhandler_ctrl_re_SB_LUT4_I1_O[3]
.sym 123384 usb_outhandler_syncfifobuffered_level0[0]
.sym 123385 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 123386 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 123387 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 123388 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 123390 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123391 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 123392 memdat_6[6]
.sym 123395 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 123396 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 123398 memdat_6[3]
.sym 123399 memdat_6[2]
.sym 123400 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123401 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 123402 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 123403 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 123404 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 123405 memdat_6[0]
.sym 123406 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123407 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 123408 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 123410 usb_usb_core_tx_shifter_shifter[4]
.sym 123411 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 123412 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 123413 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.sym 123414 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.sym 123415 usb_usb_core_tx_shifter_shifter[7]
.sym 123416 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 123418 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 123419 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 123420 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 123421 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 123422 triendpointinterface_txpacketsend_state[1]
.sym 123423 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 123424 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 123426 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 123427 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 123428 memdat_6[2]
.sym 123431 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O[0]
.sym 123432 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 123434 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 123435 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 123436 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 123437 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[0]
.sym 123438 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0[1]
.sym 123439 usb_usb_core_tx_shifter_shifter[3]
.sym 123440 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 123441 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 123442 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 123443 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 123444 triendpointinterface_txpacketsend_state[1]
.sym 123445 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 123446 triendpointinterface_txpacketsend_state[1]
.sym 123447 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 123448 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 123450 usb_usb_core_tx_shifter_shifter[2]
.sym 123451 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 123452 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 123453 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]
.sym 123454 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[3]
.sym 123455 triendpointinterface_txpacketsend_state[1]
.sym 123456 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 123459 usb_usb_core_tx_shifter_reset_SB_LUT4_I3_O[0]
.sym 123460 usb_usb_core_tx_shifter_pos_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 123468 basesoc_eventmanager_storage_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 123475 usb_usb_core_tx_shifter_pos_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 123476 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 123478 basesoc_load_storage[5]
.sym 123479 basesoc_value_SB_DFFSR_Q_26_D_SB_LUT4_O_I2[1]
.sym 123480 basesoc_en_storage
.sym 123481 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[0]
.sym 123482 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 123483 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[2]
.sym 123484 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[3]
.sym 123489 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 123490 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 123491 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 123492 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[2]
.sym 123494 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 123495 usb_usb_core_tx_fit_oe
.sym 123496 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3[2]
.sym 123497 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 123498 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 123499 triendpointinterface_fsm_state[0]
.sym 123500 triendpointinterface_fsm_state[1]
.sym 123503 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 123504 triendpointinterface_fsm_state[1]
.sym 123506 usb_usb_core_tx_shifter_pos_SB_LUT4_I3_O_SB_DFFESR_D_Q[0]
.sym 123507 usb_usb_core_tx_fit_oe
.sym 123508 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 123510 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[0]
.sym 123511 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[1]
.sym 123512 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[2]
.sym 123515 triendpointinterface_fsm_state_SB_DFFSR_Q_1_D_SB_LUT4_O_I1[2]
.sym 123516 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 123517 usb_usb_core_tx_fit_oe_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 123518 triendpointinterface_fsm_state[0]
.sym 123519 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 123520 triendpointinterface_fsm_state[1]
.sym 123521 usb_usb_core_tx_fit_oe
.sym 123537 triendpointinterface_fsm_state[0]
.sym 123538 usb_usb_core_tx_sp_bit
.sym 123539 triendpointinterface_fsm_state[1]
.sym 123540 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 123542 usb_usb_core_tx_bitstuff_i_data
.sym 123543 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[0]
.sym 123544 usb_usb_core_tx_sp_bit
.sym 123545 triendpointinterface_fsm_state[0]
.sym 123546 usb_usb_core_tx_sp_bit
.sym 123547 triendpointinterface_fsm_state_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 123548 triendpointinterface_fsm_state[1]
.sym 123553 count[1]
.sym 123554 count[2]
.sym 123555 count[3]
.sym 123556 count[4]
.sym 123557 spram_dataout3[4]
.sym 123558 spram_dataout1[4]
.sym 123559 grant_SB_LUT4_I3_O[0]
.sym 123560 grant_SB_LUT4_I3_O[1]
.sym 123561 spram_dataout3[9]
.sym 123562 spram_dataout1[9]
.sym 123563 grant_SB_LUT4_I3_O[0]
.sym 123564 grant_SB_LUT4_I3_O[1]
.sym 123565 spram_dataout3[2]
.sym 123566 spram_dataout1[2]
.sym 123567 grant_SB_LUT4_I3_O[0]
.sym 123568 grant_SB_LUT4_I3_O[1]
.sym 123569 spram_dataout3[15]
.sym 123570 spram_dataout1[15]
.sym 123571 grant_SB_LUT4_I3_O[0]
.sym 123572 grant_SB_LUT4_I3_O[1]
.sym 123573 spram_dataout3[14]
.sym 123574 spram_dataout1[14]
.sym 123575 grant_SB_LUT4_I3_O[0]
.sym 123576 grant_SB_LUT4_I3_O[1]
.sym 123577 spram_dataout3[5]
.sym 123578 spram_dataout1[5]
.sym 123579 grant_SB_LUT4_I3_O[0]
.sym 123580 grant_SB_LUT4_I3_O[1]
.sym 123581 spram_dataout3[1]
.sym 123582 spram_dataout1[1]
.sym 123583 grant_SB_LUT4_I3_O[0]
.sym 123584 grant_SB_LUT4_I3_O[1]
.sym 123586 count[1]
.sym 123587 $PACKER_VCC_NET
.sym 123588 count[0]
.sym 123592 count_SB_LUT4_O_5_I3[2]
.sym 123593 spram_dataout3[3]
.sym 123594 spram_dataout1[3]
.sym 123595 grant_SB_LUT4_I3_O[0]
.sym 123596 grant_SB_LUT4_I3_O[1]
.sym 123597 spram_dataout3[11]
.sym 123598 spram_dataout1[11]
.sym 123599 grant_SB_LUT4_I3_O[0]
.sym 123600 grant_SB_LUT4_I3_O[1]
.sym 123601 count[11]
.sym 123602 count[12]
.sym 123603 count[13]
.sym 123604 count[15]
.sym 123605 count[5]
.sym 123606 count[7]
.sym 123607 count[8]
.sym 123608 count[10]
.sym 123610 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 123611 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 123612 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 123613 spram_dataout3[12]
.sym 123614 spram_dataout1[12]
.sym 123615 grant_SB_LUT4_I3_O[0]
.sym 123616 grant_SB_LUT4_I3_O[1]
.sym 123617 spram_dataout3[13]
.sym 123618 spram_dataout1[13]
.sym 123619 grant_SB_LUT4_I3_O[0]
.sym 123620 grant_SB_LUT4_I3_O[1]
.sym 123621 spram_dataout3[7]
.sym 123622 spram_dataout1[7]
.sym 123623 grant_SB_LUT4_I3_O[0]
.sym 123624 grant_SB_LUT4_I3_O[1]
.sym 123628 count_SB_LUT4_O_5_I3[3]
.sym 123629 slave_sel_r[1]
.sym 123630 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[1]
.sym 123631 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 123632 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_4_I1[3]
.sym 123633 spram_dataout3[6]
.sym 123634 spram_dataout1[6]
.sym 123635 grant_SB_LUT4_I3_O[0]
.sym 123636 grant_SB_LUT4_I3_O[1]
.sym 123640 count[0]
.sym 123642 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 123643 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 123644 rom_bus_ack_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 123645 slave_sel_r[1]
.sym 123646 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_3_I1[1]
.sym 123647 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 123648 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_3_I1[3]
.sym 123649 slave_sel_r[1]
.sym 123650 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_2_I1[1]
.sym 123651 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 123652 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_2_I1[3]
.sym 123653 slave_sel_r[1]
.sym 123654 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[1]
.sym 123655 rom_bus_ack_SB_LUT4_I3_O[0]
.sym 123656 VexRiscv.dBusWishbone_DAT_MISO_SB_LUT4_O_10_I1[3]
.sym 123679 lxspi_bus_ack_SB_LUT4_I3_I2[0]
.sym 123680 lxspi_bus_ack
.sym 123681 lxspi_i1_SB_DFFSR_Q_D
.sym 123696 lxspi_i1
.sym 123845 basesoc_cpu_dbus_dat_r[24]
.sym 123857 basesoc_cpu_dbus_dat_r[29]
.sym 123889 basesoc_cpu_dbus_dat_r[21]
.sym 123893 basesoc_cpu_dbus_dat_r[23]
.sym 123897 basesoc_cpu_dbus_dat_r[27]
.sym 123917 basesoc_cpu_dbus_dat_r[28]
.sym 123921 basesoc_cpu_dbus_dat_r[26]
.sym 123957 VexRiscv.MmuPlugin_ports_0_cache_0_physicalAddress_1[6]
.sym 123958 VexRiscv.MmuPlugin_ports_0_cache_1_physicalAddress_1[6]
.sym 123959 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[2]
.sym 123960 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[3]
.sym 123965 basesoc_cpu_dbus_dat_r[26]
.sym 123989 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[0]
.sym 123990 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[1]
.sym 123991 VexRiscv.dBus_cmd_payload_address_SB_LUT4_O_3_I0[2]
.sym 123992 VexRiscv._zz_104_[2]
.sym 124013 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 124014 VexRiscv.MmuPlugin_ports_0_cache_0_allowWrite_SB_LUT4_I1_O[0]
.sym 124015 VexRiscv.MmuPlugin_ports_0_cache_0_valid
.sym 124016 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I2_O[3]
.sym 124017 VexRiscv.CsrPlugin_jumpInterface_valid
.sym 124018 VexRiscv.MmuPlugin_ports_0_cache_1_allowWrite_SB_LUT4_I1_O[0]
.sym 124019 VexRiscv.MmuPlugin_ports_0_cache_1_valid
.sym 124020 VexRiscv.MmuPlugin_ports_0_entryToReplace_value_SB_LUT4_I3_O
.sym 124048 reset_delay_SB_LUT4_O_9_I3[3]
.sym 124052 reset_delay_SB_LUT4_O_6_I3[2]
.sym 124075 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 124076 usb_inhandler_dtbs[10]
.sym 124083 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 124084 usb_inhandler_dtbs[7]
.sym 124087 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 124088 por_rst
.sym 124092 reset_delay_SB_LUT4_O_2_I3[3]
.sym 124096 reset_delay_SB_LUT4_O_2_I3[1]
.sym 124097 csrbank7_in_ctrl0_w[3]
.sym 124098 csrbank7_in_ctrl0_w[0]
.sym 124099 csrbank7_in_ctrl0_w[1]
.sym 124100 csrbank7_in_ctrl0_w[2]
.sym 124105 csrbank7_in_ctrl0_w[0]
.sym 124106 csrbank7_in_ctrl0_w[2]
.sym 124107 csrbank7_in_ctrl0_w[3]
.sym 124108 csrbank7_in_ctrl0_w[1]
.sym 124113 $PACKER_GND_NET
.sym 124121 csrbank7_in_ctrl0_w[0]
.sym 124122 csrbank7_in_ctrl0_w[1]
.sym 124123 csrbank7_in_ctrl0_w[3]
.sym 124124 csrbank7_in_ctrl0_w[2]
.sym 124125 rst1
.sym 124130 usb_inhandler_stall_status[14]
.sym 124131 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 124132 usb_inhandler_dtbs_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 124133 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 124134 usb_inhandler_stall_status[14]
.sym 124135 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 124136 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 124146 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[0]
.sym 124147 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 124148 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 124154 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 124155 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 124156 usb_inhandler_dtbs_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 124157 usb_inhandler_stall_status[3]
.sym 124158 usb_inhandler_dtbs_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[0]
.sym 124159 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 124160 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 124162 usb_inhandler_stall_status[3]
.sym 124163 usb_inhandler_ctrl_re_SB_LUT4_I2_O[1]
.sym 124164 usb_inhandler_dtbs_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[0]
.sym 124181 csrbank7_in_ctrl0_w[1]
.sym 124182 csrbank7_in_ctrl0_w[2]
.sym 124183 csrbank7_in_ctrl0_w[3]
.sym 124184 csrbank7_in_ctrl0_w[0]
.sym 124189 csrbank7_in_ctrl0_w[3]
.sym 124190 csrbank7_in_ctrl0_w[2]
.sym 124191 csrbank7_in_ctrl0_w[1]
.sym 124192 csrbank7_in_ctrl0_w[0]
.sym 124194 usb_inhandler_syncfifobuffered_level0[0]
.sym 124198 usb_inhandler_syncfifobuffered_level0[1]
.sym 124199 $PACKER_VCC_NET
.sym 124200 usb_inhandler_syncfifobuffered_level0[0]
.sym 124202 usb_inhandler_syncfifobuffered_level0[2]
.sym 124203 $PACKER_VCC_NET
.sym 124204 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 124206 usb_inhandler_syncfifobuffered_level0[3]
.sym 124207 $PACKER_VCC_NET
.sym 124208 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 124210 usb_inhandler_syncfifobuffered_level0[4]
.sym 124211 $PACKER_VCC_NET
.sym 124212 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 124214 usb_inhandler_syncfifobuffered_level0[5]
.sym 124215 $PACKER_VCC_NET
.sym 124216 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 124217 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[6]
.sym 124218 usb_inhandler_syncfifobuffered_level0[6]
.sym 124219 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 124220 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 124222 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[3]
.sym 124223 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[3]
.sym 124224 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 124228 usb_inhandler_syncfifobuffered_level0[0]
.sym 124234 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[4]
.sym 124235 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[4]
.sym 124236 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 124238 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
.sym 124239 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[2]
.sym 124240 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 124241 usb_inhandler_syncfifobuffered_level0[0]
.sym 124242 usb_inhandler_syncfifobuffered_level0[1]
.sym 124243 usb_inhandler_syncfifobuffered_level0[2]
.sym 124244 usb_inhandler_syncfifobuffered_level0[3]
.sym 124247 usb_inhandler_syncfifobuffered_level0[1]
.sym 124248 usb_inhandler_syncfifobuffered_level0[0]
.sym 124254 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
.sym 124255 usb_inhandler_syncfifobuffered_level0_SB_DFFESR_Q_6_D[1]
.sym 124256 usb_inhandler_queued_SB_LUT4_I2_O[2]
.sym 124257 usb_usb_core_txstate_o_crc[12]
.sym 124261 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[1]
.sym 124265 usb_usb_core_txstate_o_crc[13]
.sym 124269 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 124270 usb_usb_core_txstate_o_crc[12]
.sym 124271 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 124272 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 124274 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124275 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 124276 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 124278 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1[0]
.sym 124279 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124280 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124281 usb_usb_core_txstate_o_crc[11]
.sym 124285 usb_usb_core_txstate_o_crc[11]
.sym 124286 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 124287 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 124288 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 124290 memdat_6[4]
.sym 124291 memdat_6[5]
.sym 124292 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 124293 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_15_D[0]
.sym 124297 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 124298 memdat_6[5]
.sym 124299 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 124300 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124302 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[0]
.sym 124303 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 124304 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 124305 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 124306 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 124307 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 124308 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 124309 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 124310 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124311 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124312 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124314 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 124315 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 124316 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 124318 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1[0]
.sym 124319 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124320 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 124321 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124322 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 124323 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 124324 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124326 memdat_6[2]
.sym 124327 memdat_6[1]
.sym 124328 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 124330 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124331 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 124332 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 124333 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 124334 memdat_6[0]
.sym 124335 memdat_6[1]
.sym 124336 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[3]
.sym 124338 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[3]
.sym 124339 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124340 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124341 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 124342 memdat_6[0]
.sym 124343 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[2]
.sym 124344 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[3]
.sym 124347 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_15_D[0]
.sym 124348 usb_usb_core_txstate_o_crc[8]
.sym 124350 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1[2]
.sym 124351 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124352 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124353 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[0]
.sym 124354 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[1]
.sym 124355 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_12_D[2]
.sym 124356 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 124357 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124358 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124359 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124360 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124361 usb_usb_core_txstate_o_crc[14]
.sym 124362 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 124363 usb_usb_core_txstate_pid[2]
.sym 124364 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 124366 usb_usb_core_txstate_o_crc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1[0]
.sym 124367 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124368 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124369 usb_usb_core_txstate_o_crc[8]
.sym 124370 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 124371 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 124372 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[0]
.sym 124375 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 124376 usb_usb_core_tx_shifter_o_get_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 124377 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 124378 memdat_6[0]
.sym 124379 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 124380 usb_usb_core_txstate_o_crc[14]
.sym 124383 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 124384 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 124385 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 124386 usb_usb_core_txstate_o_crc[9]
.sym 124387 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 124388 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[1]
.sym 124389 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 124390 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 124391 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 124392 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 124393 usb_usb_core_txstate_o_crc[10]
.sym 124394 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 124395 triendpointinterface_txpacketsend_next_state_SB_LUT4_O_1_I3[2]
.sym 124396 usb_usb_core_txstate_pid[2]
.sym 124397 usb_usb_core_txstate_o_crc[10]
.sym 124402 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 124403 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 124404 usb_usb_core_tx_shifter_shifter_SB_DFFESR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 124405 usb_usb_core_txstate_o_crc[9]
.sym 124414 triendpointinterface_clockdomainsrenamer_next_state_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O[1]
.sym 124415 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 124416 memdat_6[1]
.sym 124419 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 124420 usb_usb_core_tx_shifter_pos[4]
.sym 124423 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 124424 usb_usb_core_tx_shifter_pos[1]
.sym 124427 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 124428 usb_usb_core_tx_shifter_pos[6]
.sym 124431 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 124432 usb_usb_core_tx_shifter_pos[3]
.sym 124436 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 124439 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 124440 usb_usb_core_tx_shifter_pos[5]
.sym 124443 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 124444 usb_usb_core_tx_shifter_pos[2]
.sym 124447 usb_usb_core_tx_bitstuff_i_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 124448 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[2]
.sym 124449 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 124450 usb_usb_core_tx_sp_bit
.sym 124451 triendpointinterface_fsm_state[1]
.sym 124452 triendpointinterface_fsm_state[0]
.sym 124454 triendpointinterface_fsm_state[1]
.sym 124455 triendpointinterface_fsm_state[0]
.sym 124456 usb_usb_core_tx_sync_pulse[6]
.sym 124462 triendpointinterface_fsm_state[1]
.sym 124463 triendpointinterface_fsm_state[0]
.sym 124464 usb_usb_core_tx_shifter_reset
.sym 124467 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 124468 usb_usb_core_tx_shifter_reset
.sym 124469 triendpointinterface_fsm_state[0]
.sym 124470 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 124471 triendpointinterface_fsm_state[1]
.sym 124472 addr_storage_SB_DFFESR_Q_9_E_SB_LUT4_O_I1[2]
.sym 124474 triendpointinterface_fsm_state[0]
.sym 124475 triendpointinterface_fsm_state[1]
.sym 124476 multiregimpl4_regs_SB_LUT4_I0_O_SB_LUT4_I2_I0[1]
.sym 124478 triendpointinterface_fsm_state[1]
.sym 124479 triendpointinterface_fsm_state[0]
.sym 124480 usb_usb_core_tx_sync_pulse[7]
.sym 124482 triendpointinterface_fsm_state[1]
.sym 124483 triendpointinterface_fsm_state[0]
.sym 124484 usb_usb_core_tx_sync_pulse[2]
.sym 124486 triendpointinterface_fsm_state[1]
.sym 124487 triendpointinterface_fsm_state[0]
.sym 124488 usb_usb_core_tx_sync_pulse[4]
.sym 124494 triendpointinterface_fsm_state[1]
.sym 124495 triendpointinterface_fsm_state[0]
.sym 124496 usb_usb_core_tx_sync_pulse[3]
.sym 124502 triendpointinterface_fsm_state[1]
.sym 124503 triendpointinterface_fsm_state[0]
.sym 124504 usb_usb_core_tx_fit_dat_SB_LUT4_O_I2[3]
