This module contains modules that use Rendering to generate common VHDL design patterns.

