<?xml version="1.0" encoding="UTF-8"?>


<schemaInfo>

	<entity>
		<parameters>
			<parameter>
					<paramClassName>hr.fer.zemris.vhdllab.applets.schema2.model.parameters.CaselessParameter</paramClassName>
					<generic>false</generic>
					<paramType>CASELESS</paramType>
					<name>Name</name>
					<value>MyComponent</value>
					<valueType>hr.fer.zemris.vhdllab.applets.schema2.misc.Caseless</valueType>
					<allowedValues></allowedValues>
					<eventName></eventName>
				</parameter>
		</parameters>
		<portList>
			<port>
					<name>mainport</name>
					<direction>OUT</direction>
					<type>std_logic</type>
					<vectorAscension></vectorAscension>
					<lowerBound></lowerBound>
					<upperBound></upperBound>
				</port>
		</portList>
	</entity>

	<wires>
		<schemaWire>
			<nodes>
				<node><x>50</x><y>120</y></node>
			</nodes>
			<segments>
				<segment>
					<x1>50</x1><y1>120</y1>
					<x2>100</x2><y2>120</y2>
				</segment>
				<segment>
					<x1>50</x1><y1>120</y1>
					<x2>20</x2><y2>120</y2>
				</segment>
				<segment>
					<x1>50</x1><y1>120</y1>
					<x2>50</x2><y2>170</y2>
				</segment>
			</segments>
			<drawerName>hr.fer.zemris.vhdllab.applets.schema2.model.drawers.DefaultWireDrawer</drawerName>
			<parameters>
				<parameter>
					<paramClassName>hr.fer.zemris.vhdllab.applets.schema2.model.parameters.CaselessParameter</paramClassName>
					<generic>false</generic>
					<paramType>CASELESS</paramType>
					<name>Name</name>
					<value>wire54</value>
					<valueType>hr.fer.zemris.vhdllab.applets.schema2.misc.Caseless</valueType>
					<allowedValues></allowedValues>
					<eventName></eventName>
				</parameter>
				<parameter>
					<paramClassName>hr.fer.zemris.vhdllab.applets.schema2.model.parameters.IntegerParameter</paramClassName>
					<generic>false</generic>
					<paramType>INTEGER</paramType>
					<name>SomeNumber</name>
					<value>10</value>
					<valueType>java.lang.Integer</valueType>
					<allowedValues>5 6 7</allowedValues>
					<eventName></eventName>
				</parameter>
			</parameters>
		</schemaWire>
	</wires>
	
	<components>
		<schemaComponent>
			<componentClassName>hr.fer.zemris.vhdllab.applets.schema2.model.DefaultSchemaComponent</componentClassName>
			<x>100</x>
			<y>200</y>
			<componentName>cmp10</componentName>
			<codeFileName>cmp10.vhdl</codeFileName>
			<categoryName>Basic</categoryName>
			<drawerName>hr.fer.zemris.vhdllab.applets.schema2.model.drawers.DefaultComponentDrawer</drawerName>
			<genericComponent>false</genericComponent>
			<width>40</width>
			<height>150</height>
			<parameters>
				<parameter>
					<paramClassName>hr.fer.zemris.vhdllab.applets.schema2.model.parameters.CaselessParameter</paramClassName>
					<generic>false</generic>
					<paramType>CASELESS</paramType>
					<name>Name</name>
					<value>SomeCompi</value>
					<valueType>hr.fer.zemris.vhdllab.applets.schema2.misc.Caseless</valueType>
					<allowedValues></allowedValues>
					<eventName></eventName>
				</parameter>
			</parameters>
			<portList>
				<port>
					<name>some_port</name>
					<direction>IN</direction>
					<type>std_logic_vector</type>
					<vectorAscension>descend</vectorAscension>
					<lowerBound>3</lowerBound>
					<upperBound>0</upperBound>
				</port>
				<port>
					<name>some_out_port</name>
					<direction>OUT</direction>
					<type>std_logic</type>
					<vectorAscension></vectorAscension>
					<lowerBound></lowerBound>
					<upperBound></upperBound>
				</port>
			</portList>
			<schemaPortList>
				<schemaPort>
				 <x>0</x>
				 <y>30</y>
				 <name>some_port_0</name>
				 <mapping>wire54</mapping>
				 <portIndex>0</portIndex>
				</schemaPort>
				<schemaPort>
				 <x>0</x>
				 <y>60</y>
				 <name>some_port_1</name>
				 <mapping>wire54</mapping>
				 <portIndex>0</portIndex>
				</schemaPort>
				<schemaPort>
				 <x>0</x>
				 <y>90</y>
				 <name>some_port_2</name>
				 <mapping>wire54</mapping>
				 <portIndex>0</portIndex>
				</schemaPort>
				<schemaPort>
				 <x>0</x>
				 <y>120</y>
				 <name>some_port_3</name>
				 <mapping>wire54</mapping>
				 <portIndex>0</portIndex>
				</schemaPort>
				<schemaPort>
				 <x>40</x>
				 <y>75</y>
				 <name>some_out_port</name>
				 <mapping></mapping>
				 <portIndex>1</portIndex>
				</schemaPort>
			</schemaPortList>
		</schemaComponent>
	</components>
	
</schemaInfo>











