-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fdtd_2d is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tmax : IN STD_LOGIC_VECTOR (31 downto 0);
    nx : IN STD_LOGIC_VECTOR (31 downto 0);
    ny : IN STD_LOGIC_VECTOR (31 downto 0);
    ex_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ex_ce0 : OUT STD_LOGIC;
    ex_we0 : OUT STD_LOGIC;
    ex_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ex_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    ex_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ex_ce1 : OUT STD_LOGIC;
    ex_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    ey_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ey_ce0 : OUT STD_LOGIC;
    ey_we0 : OUT STD_LOGIC;
    ey_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ey_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    ey_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ey_ce1 : OUT STD_LOGIC;
    ey_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    hz_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    hz_ce0 : OUT STD_LOGIC;
    hz_we0 : OUT STD_LOGIC;
    hz_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    hz_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    hz_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    hz_ce1 : OUT STD_LOGIC;
    hz_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_fict_s_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_fict_s_ce0 : OUT STD_LOGIC;
    p_fict_s_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of fdtd_2d is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fdtd_2d_fdtd_2d,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.582750,HLS_SYN_LAT=571201,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4314,HLS_SYN_LUT=4401,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln10_fu_116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_fict_s_load_reg_153 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_done : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_idle : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_ready : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_ce0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_we0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_done : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_idle : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_ready : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_we0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce1 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce1 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_ce : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_ce : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_ce : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_done : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_idle : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_ready : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_we0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce1 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce1 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_ce : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_ce : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_ce : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_done : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_idle : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_ready : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce1 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce1 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_we0 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce1 : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_ce : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_ce : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_ce : STD_LOGIC;
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal zext_ln10_fu_128_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_fu_58 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln10_fu_122_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_158_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_158_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_158_ce : STD_LOGIC;
    signal grp_fu_162_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_162_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_162_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_162_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_162_ce : STD_LOGIC;
    signal grp_fu_166_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_166_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_166_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_12_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ey_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ey_ce0 : OUT STD_LOGIC;
        ey_we0 : OUT STD_LOGIC;
        ey_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_fict_s_load : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ey_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ey_ce0 : OUT STD_LOGIC;
        ey_we0 : OUT STD_LOGIC;
        ey_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ey_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ey_ce1 : OUT STD_LOGIC;
        ey_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        hz_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        hz_ce0 : OUT STD_LOGIC;
        hz_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        hz_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        hz_ce1 : OUT STD_LOGIC;
        hz_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_158_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_ce : OUT STD_LOGIC;
        grp_fu_162_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_162_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_ce : OUT STD_LOGIC;
        grp_fu_166_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_ce : OUT STD_LOGIC );
    end component;


    component fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ex_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ex_ce0 : OUT STD_LOGIC;
        ex_we0 : OUT STD_LOGIC;
        ex_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ex_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ex_ce1 : OUT STD_LOGIC;
        ex_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        hz_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        hz_ce0 : OUT STD_LOGIC;
        hz_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        hz_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        hz_ce1 : OUT STD_LOGIC;
        hz_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_158_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_ce : OUT STD_LOGIC;
        grp_fu_162_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_162_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_ce : OUT STD_LOGIC;
        grp_fu_166_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_ce : OUT STD_LOGIC );
    end component;


    component fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ex_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ex_ce0 : OUT STD_LOGIC;
        ex_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ex_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ex_ce1 : OUT STD_LOGIC;
        ex_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ey_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ey_ce0 : OUT STD_LOGIC;
        ey_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ey_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        ey_ce1 : OUT STD_LOGIC;
        ey_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        hz_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        hz_ce0 : OUT STD_LOGIC;
        hz_we0 : OUT STD_LOGIC;
        hz_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        hz_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        hz_ce1 : OUT STD_LOGIC;
        hz_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_158_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_158_p_ce : OUT STD_LOGIC;
        grp_fu_162_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_162_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_162_p_ce : OUT STD_LOGIC;
        grp_fu_166_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_166_p_ce : OUT STD_LOGIC );
    end component;


    component fdtd_2d_dsub_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fdtd_2d_dadddsub_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fdtd_2d_dmul_64ns_64ns_64_5_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75 : component fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_12_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start,
        ap_done => grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_done,
        ap_idle => grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_idle,
        ap_ready => grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_ready,
        ey_address0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_address0,
        ey_ce0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_ce0,
        ey_we0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_we0,
        ey_d0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_d0,
        p_fict_s_load => p_fict_s_load_reg_153);

    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82 : component fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start,
        ap_done => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_done,
        ap_idle => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_idle,
        ap_ready => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_ready,
        ey_address0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address0,
        ey_ce0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce0,
        ey_we0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_we0,
        ey_d0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_d0,
        ey_address1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address1,
        ey_ce1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce1,
        ey_q1 => ey_q1,
        hz_address0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address0,
        hz_ce0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce0,
        hz_q0 => hz_q0,
        hz_address1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address1,
        hz_ce1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce1,
        hz_q1 => hz_q1,
        grp_fu_158_p_din0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din0,
        grp_fu_158_p_din1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din1,
        grp_fu_158_p_opcode => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_opcode,
        grp_fu_158_p_dout0 => grp_fu_158_p2,
        grp_fu_158_p_ce => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_ce,
        grp_fu_162_p_din0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din0,
        grp_fu_162_p_din1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din1,
        grp_fu_162_p_opcode => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_opcode,
        grp_fu_162_p_dout0 => grp_fu_162_p2,
        grp_fu_162_p_ce => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_ce,
        grp_fu_166_p_din0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din0,
        grp_fu_166_p_din1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din1,
        grp_fu_166_p_dout0 => grp_fu_166_p2,
        grp_fu_166_p_ce => grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_ce);

    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90 : component fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start,
        ap_done => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_done,
        ap_idle => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_idle,
        ap_ready => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_ready,
        ex_address0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address0,
        ex_ce0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce0,
        ex_we0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_we0,
        ex_d0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_d0,
        ex_address1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address1,
        ex_ce1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce1,
        ex_q1 => ex_q1,
        hz_address0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address0,
        hz_ce0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce0,
        hz_q0 => hz_q0,
        hz_address1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address1,
        hz_ce1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce1,
        hz_q1 => hz_q1,
        grp_fu_158_p_din0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din0,
        grp_fu_158_p_din1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din1,
        grp_fu_158_p_opcode => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_opcode,
        grp_fu_158_p_dout0 => grp_fu_158_p2,
        grp_fu_158_p_ce => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_ce,
        grp_fu_162_p_din0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din0,
        grp_fu_162_p_din1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din1,
        grp_fu_162_p_opcode => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_opcode,
        grp_fu_162_p_dout0 => grp_fu_162_p2,
        grp_fu_162_p_ce => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_ce,
        grp_fu_166_p_din0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din0,
        grp_fu_166_p_din1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din1,
        grp_fu_166_p_dout0 => grp_fu_166_p2,
        grp_fu_166_p_ce => grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_ce);

    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98 : component fdtd_2d_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start,
        ap_done => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_done,
        ap_idle => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_idle,
        ap_ready => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_ready,
        ex_address0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address0,
        ex_ce0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce0,
        ex_q0 => ex_q0,
        ex_address1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address1,
        ex_ce1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce1,
        ex_q1 => ex_q1,
        ey_address0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address0,
        ey_ce0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce0,
        ey_q0 => ey_q0,
        ey_address1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address1,
        ey_ce1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce1,
        ey_q1 => ey_q1,
        hz_address0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address0,
        hz_ce0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce0,
        hz_we0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_we0,
        hz_d0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_d0,
        hz_address1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address1,
        hz_ce1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce1,
        hz_q1 => hz_q1,
        grp_fu_158_p_din0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din0,
        grp_fu_158_p_din1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din1,
        grp_fu_158_p_opcode => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_opcode,
        grp_fu_158_p_dout0 => grp_fu_158_p2,
        grp_fu_158_p_ce => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_ce,
        grp_fu_162_p_din0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din0,
        grp_fu_162_p_din1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din1,
        grp_fu_162_p_opcode => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_opcode,
        grp_fu_162_p_dout0 => grp_fu_162_p2,
        grp_fu_162_p_ce => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_ce,
        grp_fu_166_p_din0 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din0,
        grp_fu_166_p_din1 => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din1,
        grp_fu_166_p_dout0 => grp_fu_166_p2,
        grp_fu_166_p_ce => grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_ce);

    dsub_64ns_64ns_64_5_full_dsp_1_U21 : component fdtd_2d_dsub_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_158_p0,
        din1 => grp_fu_158_p1,
        ce => grp_fu_158_ce,
        dout => grp_fu_158_p2);

    dadddsub_64ns_64ns_64_5_full_dsp_1_U22 : component fdtd_2d_dadddsub_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_162_p0,
        din1 => grp_fu_162_p1,
        opcode => grp_fu_162_opcode,
        ce => grp_fu_162_ce,
        dout => grp_fu_162_p2);

    dmul_64ns_64ns_64_5_max_dsp_1_U23 : component fdtd_2d_dmul_64ns_64ns_64_5_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_166_p0,
        din1 => grp_fu_166_p1,
        ce => grp_fu_166_ce,
        dout => grp_fu_166_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_ready = ap_const_logic_1)) then 
                    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_ready = ap_const_logic_1)) then 
                    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_ready = ap_const_logic_1)) then 
                    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_ready = ap_const_logic_1)) then 
                    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                t_fu_58 <= ap_const_lv6_0;
            elsif (((icmp_ln10_fu_116_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_fu_58 <= add_ln10_fu_122_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                p_fict_s_load_reg_153 <= p_fict_s_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln10_fu_116_p2, grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_done, grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_done, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_done, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln10_fu_116_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln10_fu_122_p2 <= std_logic_vector(unsigned(t_fu_58) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_done)
    begin
        if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_done)
    begin
        if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_done)
    begin
        if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_done)
    begin
        if ((grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln10_fu_116_p2)
    begin
        if (((icmp_ln10_fu_116_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln10_fu_116_p2)
    begin
        if (((icmp_ln10_fu_116_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ex_address0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address0, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ex_address0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ex_address0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address0;
        else 
            ex_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    ex_address1_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address1, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address1, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ex_address1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ex_address1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_address1;
        else 
            ex_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    ex_ce0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce0, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ex_ce0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ex_ce0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce0;
        else 
            ex_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ex_ce1_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce1, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce1, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ex_ce1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ex_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ex_ce1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_ce1;
        else 
            ex_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ex_d0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_d0;

    ex_we0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ex_we0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ex_we0;
        else 
            ex_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ey_address0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_address0, grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address0, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ey_address0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ey_address0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ey_address0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_address0;
        else 
            ey_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    ey_address1_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address1, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address1, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ey_address1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ey_address1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_address1;
        else 
            ey_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    ey_ce0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_ce0, grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce0, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ey_ce0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ey_ce0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ey_ce0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_ce0;
        else 
            ey_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ey_ce1_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce1, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce1, ap_CS_fsm_state7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ey_ce1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ey_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ey_ce1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_ce1;
        else 
            ey_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ey_d0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_d0, grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_d0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ey_d0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ey_d0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_d0;
        else 
            ey_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ey_we0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_we0, grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_we0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ey_we0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ey_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ey_we0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ey_we0;
        else 
            ey_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start <= grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75_ap_start_reg;
    grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_ap_start_reg;
    grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_ap_start_reg;
    grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_ap_start_reg;

    grp_fu_158_ce_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_ce, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_ce, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_158_ce <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_158_ce <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_158_ce <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_ce;
        else 
            grp_fu_158_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_158_p0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din0, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din0, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_158_p0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_158_p0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_158_p0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din0;
        else 
            grp_fu_158_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_158_p1_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din1, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din1, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_158_p1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_158_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_158_p1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_158_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_158_p1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_158_p_din1;
        else 
            grp_fu_158_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_162_ce_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_ce, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_ce, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_162_ce <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_162_ce <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_162_ce <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_ce;
        else 
            grp_fu_162_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_162_opcode_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_opcode, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_opcode, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_opcode, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_162_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_162_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_162_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_opcode),2));
        else 
            grp_fu_162_opcode <= "XX";
        end if; 
    end process;


    grp_fu_162_p0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din0, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din0, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_162_p0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_162_p0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_162_p0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din0;
        else 
            grp_fu_162_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_162_p1_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din1, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din1, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_162_p1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_162_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_162_p1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_162_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_162_p1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_162_p_din1;
        else 
            grp_fu_162_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_166_ce_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_ce, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_ce, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_166_ce <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_166_ce <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_166_ce <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_ce;
        else 
            grp_fu_166_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_166_p0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din0, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din0, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_166_p0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_166_p0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_166_p0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din0;
        else 
            grp_fu_166_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_166_p1_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din1, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din1, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_166_p1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_grp_fu_166_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_166_p1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_grp_fu_166_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_166_p1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_grp_fu_166_p_din1;
        else 
            grp_fu_166_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    hz_address0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address0, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address0, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hz_address0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hz_address0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hz_address0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address0;
        else 
            hz_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    hz_address1_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address1, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address1, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hz_address1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hz_address1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hz_address1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_address1;
        else 
            hz_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    hz_ce0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce0, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce0, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce0, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hz_ce0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hz_ce0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hz_ce0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce0;
        else 
            hz_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hz_ce1_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce1, grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce1, grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hz_ce1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            hz_ce1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90_hz_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            hz_ce1 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82_hz_ce1;
        else 
            hz_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    hz_d0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_d0;

    hz_we0_assign_proc : process(grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            hz_we0 <= grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98_hz_we0;
        else 
            hz_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln10_fu_116_p2 <= "1" when (t_fu_58 = ap_const_lv6_28) else "0";
    p_fict_s_address0 <= zext_ln10_fu_128_p1(6 - 1 downto 0);

    p_fict_s_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_fict_s_ce0 <= ap_const_logic_1;
        else 
            p_fict_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln10_fu_128_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_fu_58),64));
end behav;
