Timing Analyzer report for top_module
Fri Feb 07 22:48:25 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK'
 23. Slow 1200mV 0C Model Hold: 'CLK'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK'
 31. Fast 1200mV 0C Model Hold: 'CLK'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top_module                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.9%      ;
;     Processor 3            ;   5.3%      ;
;     Processor 4            ;   4.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; db/SDC3.sdc   ; OK     ; Fri Feb 07 22:48:24 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 224.72 MHz ; 224.72 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.550 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.288 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; CLK   ; 1.000 ; 0.000                             ;
+-------+-------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.550 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|en_rd                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.073      ; 4.571      ;
; 0.558 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_sec_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.073      ; 4.563      ;
; 0.717 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd                               ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.073      ; 4.404      ;
; 0.776 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.073      ; 4.345      ;
; 0.793 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_3th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.073      ; 4.328      ;
; 0.908 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.073      ; 4.213      ;
; 1.078 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.063     ; 3.874      ;
; 1.084 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[7]                                                       ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.935      ;
; 1.099 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[18]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.920      ;
; 1.102 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.073      ; 4.019      ;
; 1.102 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[19]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.917      ;
; 1.102 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.849      ;
; 1.190 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[14]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.035      ; 3.860      ;
; 1.194 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.757      ;
; 1.201 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|en_rd                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.074      ; 3.921      ;
; 1.209 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_sec_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.074      ; 3.913      ;
; 1.223 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[9]                                                       ; CLK          ; CLK         ; 5.000        ; 0.007      ; 3.799      ;
; 1.275 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[23]                                                      ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.755      ;
; 1.280 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[10]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.739      ;
; 1.285 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[11]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.734      ;
; 1.296 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[12]                                                      ; CLK          ; CLK         ; 5.000        ; 0.014      ; 3.733      ;
; 1.297 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[22]                                                      ; CLK          ; CLK         ; 5.000        ; 0.007      ; 3.725      ;
; 1.298 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[2]                                                       ; CLK          ; CLK         ; 5.000        ; 0.006      ; 3.723      ;
; 1.301 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.650      ;
; 1.302 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[23]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.756      ;
; 1.306 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[21]                                                      ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.724      ;
; 1.310 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[4]                                                       ; CLK          ; CLK         ; 5.000        ; 0.005      ; 3.710      ;
; 1.334 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[17]                                                      ; CLK          ; CLK         ; 5.000        ; 0.036      ; 3.717      ;
; 1.336 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[21]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.722      ;
; 1.339 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[9]                                                                           ; CLK          ; CLK         ; 5.000        ; 0.012      ; 3.688      ;
; 1.340 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[6]                                                       ; CLK          ; CLK         ; 5.000        ; 0.007      ; 3.682      ;
; 1.355 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[15]                                                      ; CLK          ; CLK         ; 5.000        ; 0.036      ; 3.696      ;
; 1.360 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[13]                                                      ; CLK          ; CLK         ; 5.000        ; 0.036      ; 3.691      ;
; 1.361 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.590      ;
; 1.365 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[20]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.654      ;
; 1.367 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[17]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.060      ; 3.708      ;
; 1.368 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd                               ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.074      ; 3.754      ;
; 1.372 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.073      ; 3.749      ;
; 1.375 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[16]                                                      ; CLK          ; CLK         ; 5.000        ; 0.036      ; 3.676      ;
; 1.375 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[19]                                                      ; CLK          ; CLK         ; 5.000        ; 0.036      ; 3.676      ;
; 1.378 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[14]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.641      ;
; 1.379 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[11]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.640      ;
; 1.380 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[15]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.060      ; 3.695      ;
; 1.382 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[18]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.648      ;
; 1.387 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[13]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.060      ; 3.688      ;
; 1.387 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                    ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.566      ;
; 1.390 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[22]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.629      ;
; 1.392 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[19]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.060      ; 3.683      ;
; 1.395 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[8]                                                       ; CLK          ; CLK         ; 5.000        ; 0.014      ; 3.634      ;
; 1.398 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.555      ;
; 1.401 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                    ; CLK          ; CLK         ; 5.000        ; -0.061     ; 3.553      ;
; 1.401 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.063     ; 3.551      ;
; 1.402 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.061     ; 3.552      ;
; 1.403 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[16]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.060      ; 3.672      ;
; 1.409 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[5]                                                       ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.610      ;
; 1.409 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[3]                                                       ; CLK          ; CLK         ; 5.000        ; 0.006      ; 3.612      ;
; 1.411 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[0]                                                       ; CLK          ; CLK         ; 5.000        ; 0.006      ; 3.610      ;
; 1.411 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[1]                                                       ; CLK          ; CLK         ; 5.000        ; 0.006      ; 3.610      ;
; 1.417 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.067     ; 3.531      ;
; 1.419 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[17]                                                      ; CLK          ; CLK         ; 5.000        ; 0.014      ; 3.610      ;
; 1.421 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[9]                                                       ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.598      ;
; 1.421 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[10]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.609      ;
; 1.423 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[8]                                                                           ; CLK          ; CLK         ; 5.000        ; 0.042      ; 3.634      ;
; 1.427 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.074      ; 3.695      ;
; 1.427 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[17]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.603      ;
; 1.432 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[10]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.587      ;
; 1.436 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[11]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.594      ;
; 1.437 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.516      ;
; 1.438 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[20]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.592      ;
; 1.443 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[14]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.587      ;
; 1.444 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_3th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.074      ; 3.678      ;
; 1.453 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.498      ;
; 1.455 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[0]                                                       ; CLK          ; CLK         ; 5.000        ; 0.008      ; 3.568      ;
; 1.456 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[11]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.574      ;
; 1.460 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.061     ; 3.494      ;
; 1.464 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[6]                                                       ; CLK          ; CLK         ; 5.000        ; 0.008      ; 3.559      ;
; 1.470 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.481      ;
; 1.471 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.480      ;
; 1.475 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.476      ;
; 1.479 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[14]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.540      ;
; 1.479 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.472      ;
; 1.479 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.472      ;
; 1.479 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                    ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.474      ;
; 1.481 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[15]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.549      ;
; 1.487 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[3]                                                       ; CLK          ; CLK         ; 5.000        ; 0.008      ; 3.536      ;
; 1.490 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.463      ;
; 1.498 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[7]                                                       ; CLK          ; CLK         ; 5.000        ; 0.008      ; 3.525      ;
; 1.501 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[8]                                                                           ; CLK          ; CLK         ; 5.000        ; 0.060      ; 3.574      ;
; 1.509 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.442      ;
; 1.510 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.441      ;
; 1.512 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.439      ;
; 1.513 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.438      ;
; 1.514 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.437      ;
; 1.517 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.434      ;
; 1.518 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.433      ;
; 1.518 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.433      ;
; 1.521 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.430      ;
; 1.521 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.430      ;
; 1.529 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.062     ; 3.424      ;
; 1.530 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[15]                                                      ; CLK          ; CLK         ; 5.000        ; 0.004      ; 3.489      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.288 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[21]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.394      ; 0.869      ;
; 0.295 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[14]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.391      ; 0.873      ;
; 0.301 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[0]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.390      ; 0.878      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[8]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.391      ; 0.889      ;
; 0.316 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[20]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.391      ; 0.894      ;
; 0.320 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[8]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.889      ;
; 0.322 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[9]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.391      ; 0.900      ;
; 0.326 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[12]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.895      ;
; 0.330 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[10]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.391      ; 0.908      ;
; 0.333 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[14]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.391      ; 0.911      ;
; 0.340 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[16]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.909      ;
; 0.341 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[11]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.910      ;
; 0.343 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[12]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.391      ; 0.921      ;
; 0.344 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[17]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.913      ;
; 0.348 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[10]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.917      ;
; 0.349 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[15]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.918      ;
; 0.355 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[18]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.382      ; 0.924      ;
; 0.356 ; uart_rx:UART_RX|data_temp[0]                                                                                                                 ; uart_rx:UART_RX|data_temp[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[1]                                                                                                                 ; uart_rx:UART_RX|data_temp[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[2]                                                                                                                 ; uart_rx:UART_RX|data_temp[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[4]                                                                                                                 ; uart_rx:UART_RX|data_temp[4]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[5]                                                                                                                 ; uart_rx:UART_RX|data_temp[5]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[6]                                                                                                                 ; uart_rx:UART_RX|data_temp[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_done_o                                                                                                                    ; uart_tx:UART_TX|tx_done_o                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                   ; uart_tx:UART_TX|tx_bits[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                   ; uart_tx:UART_TX|tx_bits[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_start1                                                                                                               ; uart_tx:UART_TX|state.s_start1                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                   ; uart_tx:UART_TX|tx_bits[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|en_cnt                                                                                                                       ; uart_tx:UART_TX|en_cnt                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_idle                                                                                                                 ; uart_tx:UART_TX|state.s_idle                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_wr                                                                                                                   ; uart_tx:UART_TX|state.s_wr                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr_angle[7]                                         ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr_angle[7]                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                           ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[2]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[2]                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[5]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[5]                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[6]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[6]                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[7]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[7]                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[4]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[4]                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[3]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[3]                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[0]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[0]                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[1]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[1]                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|cur_state.IDLE                                              ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|cur_state.IDLE                                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|start_next_stage                                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|start_next_stage                                        ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|cur_state.IDLE                                          ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|cur_state.IDLE                                          ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[4]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[4]                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[1]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[1]                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[0]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[0]                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[1]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[1]                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[2]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[2]                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[3]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[3]                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[3]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[3]                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[4]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[4]                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[6]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[6]                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[6]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[6]                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[5]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[5]                                                    ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[5]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[5]                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|start_next_stage                                                ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|cur_state.IDLE                                                  ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|cur_state.IDLE                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[3]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[3]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[3]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[0]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[0]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[1]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[2]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[2]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[0]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[1]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[5]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[5]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[5]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[5]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[4]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[4]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[4]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[6]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[6]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|start_next_stage                                                ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[0]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[0]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[1]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[2]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[3]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[4]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[4]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[5]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[5]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[2]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[1]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|cur_state.IDLE                                                  ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|cur_state.IDLE                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|start_next_stage                                                ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[0]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[1]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[3]                                                            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                                                       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.541 ns




+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 250.38 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 1.006 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.287 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.006 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|en_rd                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.050      ; 4.084      ;
; 1.013 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_sec_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.050      ; 4.077      ;
; 1.147 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd                               ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.943      ;
; 1.204 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.886      ;
; 1.222 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_3th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.868      ;
; 1.329 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.761      ;
; 1.470 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.488      ;
; 1.480 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[7]                                                       ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.546      ;
; 1.492 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[18]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.534      ;
; 1.498 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[19]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.528      ;
; 1.502 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.456      ;
; 1.507 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.583      ;
; 1.545 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.413      ;
; 1.557 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|en_rd                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.051      ; 3.534      ;
; 1.558 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_sec_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.051      ; 3.533      ;
; 1.565 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[14]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.041      ; 3.491      ;
; 1.589 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[9]                                                       ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.441      ;
; 1.663 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.295      ;
; 1.668 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[10]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.358      ;
; 1.673 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[11]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.353      ;
; 1.677 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[23]                                                      ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.359      ;
; 1.684 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[12]                                                      ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.352      ;
; 1.686 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[2]                                                       ; CLK          ; CLK         ; 5.000        ; 0.013      ; 3.342      ;
; 1.693 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[22]                                                      ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.337      ;
; 1.693 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.265      ;
; 1.700 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[4]                                                       ; CLK          ; CLK         ; 5.000        ; 0.012      ; 3.327      ;
; 1.703 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[23]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.360      ;
; 1.705 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[21]                                                      ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.331      ;
; 1.706 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[17]                                                      ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.352      ;
; 1.708 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd                               ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.051      ; 3.383      ;
; 1.718 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                    ; CLK          ; CLK         ; 5.000        ; -0.054     ; 3.243      ;
; 1.721 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[9]                                                                           ; CLK          ; CLK         ; 5.000        ; 0.019      ; 3.313      ;
; 1.729 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[6]                                                       ; CLK          ; CLK         ; 5.000        ; 0.015      ; 3.301      ;
; 1.731 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.054     ; 3.230      ;
; 1.734 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[21]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.329      ;
; 1.736 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[15]                                                      ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.322      ;
; 1.740 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[13]                                                      ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.318      ;
; 1.745 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[20]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.281      ;
; 1.747 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.050      ; 3.343      ;
; 1.749 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[17]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.332      ;
; 1.750 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[11]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.276      ;
; 1.751 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[19]                                                      ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.307      ;
; 1.752 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[14]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.274      ;
; 1.753 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[16]                                                      ; CLK          ; CLK         ; 5.000        ; 0.043      ; 3.305      ;
; 1.754 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[22]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.272      ;
; 1.754 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[19]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.327      ;
; 1.761 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[15]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.320      ;
; 1.763 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[18]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.022      ; 3.274      ;
; 1.764 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.054     ; 3.197      ;
; 1.765 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[13]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.316      ;
; 1.768 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.190      ;
; 1.769 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[8]                                                       ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.267      ;
; 1.776 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[3]                                                       ; CLK          ; CLK         ; 5.000        ; 0.013      ; 3.252      ;
; 1.778 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.051      ; 3.313      ;
; 1.778 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[16]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.303      ;
; 1.780 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[5]                                                       ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.246      ;
; 1.780 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.061     ; 3.174      ;
; 1.781 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[0]                                                       ; CLK          ; CLK         ; 5.000        ; 0.013      ; 3.247      ;
; 1.781 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[1]                                                       ; CLK          ; CLK         ; 5.000        ; 0.013      ; 3.247      ;
; 1.783 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.175      ;
; 1.790 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[10]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.236      ;
; 1.790 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[17]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.022      ; 3.247      ;
; 1.791 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_3th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.051      ; 3.300      ;
; 1.791 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[17]                                                      ; CLK          ; CLK         ; 5.000        ; 0.021      ; 3.245      ;
; 1.792 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[9]                                                       ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.234      ;
; 1.793 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                    ; CLK          ; CLK         ; 5.000        ; -0.054     ; 3.168      ;
; 1.793 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                    ; CLK          ; CLK         ; 5.000        ; -0.054     ; 3.168      ;
; 1.795 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.054     ; 3.166      ;
; 1.796 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[10]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.022      ; 3.241      ;
; 1.797 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[8]                                                                           ; CLK          ; CLK         ; 5.000        ; 0.048      ; 3.266      ;
; 1.802 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[11]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.022      ; 3.235      ;
; 1.805 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[20]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.022      ; 3.232      ;
; 1.805 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Re_i_temp[14]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.022      ; 3.232      ;
; 1.806 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.054     ; 3.155      ;
; 1.808 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[11]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.022      ; 3.229      ;
; 1.808 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[0]                                                       ; CLK          ; CLK         ; 5.000        ; 0.016      ; 3.223      ;
; 1.821 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[6]                                                       ; CLK          ; CLK         ; 5.000        ; 0.016      ; 3.210      ;
; 1.829 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[15]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.022      ; 3.208      ;
; 1.830 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[14]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.196      ;
; 1.832 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[3]                                                       ; CLK          ; CLK         ; 5.000        ; 0.016      ; 3.199      ;
; 1.833 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[7]                                                       ; CLK          ; CLK         ; 5.000        ; 0.016      ; 3.198      ;
; 1.839 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.054     ; 3.122      ;
; 1.841 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.116      ;
; 1.842 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.115      ;
; 1.844 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.113      ;
; 1.846 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.111      ;
; 1.846 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.111      ;
; 1.848 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.054     ; 3.113      ;
; 1.861 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[8]                                                                           ; CLK          ; CLK         ; 5.000        ; 0.066      ; 3.220      ;
; 1.871 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[15]                                                      ; CLK          ; CLK         ; 5.000        ; 0.011      ; 3.155      ;
; 1.876 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.081      ;
; 1.877 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.080      ;
; 1.879 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.078      ;
; 1.879 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.078      ;
; 1.880 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.077      ;
; 1.881 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.076      ;
; 1.881 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.076      ;
; 1.882 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.075      ;
; 1.884 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.073      ;
; 1.884 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.073      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[14]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.351      ; 0.807      ;
; 0.289 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[21]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.353      ; 0.811      ;
; 0.293 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[0]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.350      ; 0.812      ;
; 0.302 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[8]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.351      ; 0.822      ;
; 0.307 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[20]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                          ; CLK          ; CLK         ; 0.000        ; 0.351      ; 0.827      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                                                       ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[0]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                                            ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[1]                                                            ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[3]                                                            ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[2]                                                            ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[3]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[3]                                                       ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[0]                                                                                                                 ; uart_rx:UART_RX|data_temp[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[1]                                                                                                                 ; uart_rx:UART_RX|data_temp[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[2]                                                                                                                 ; uart_rx:UART_RX|data_temp[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[4]                                                                                                                 ; uart_rx:UART_RX|data_temp[4]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[5]                                                                                                                 ; uart_rx:UART_RX|data_temp[5]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[6]                                                                                                                 ; uart_rx:UART_RX|data_temp[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_done_o                                                                                                                    ; uart_tx:UART_TX|tx_done_o                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                   ; uart_tx:UART_TX|tx_bits[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                   ; uart_tx:UART_TX|tx_bits[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|state.s_start1                                                                                                               ; uart_tx:UART_TX|state.s_start1                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                   ; uart_tx:UART_TX|tx_bits[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|en_cnt                                                                                                                       ; uart_tx:UART_TX|en_cnt                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|state.s_idle                                                                                                                 ; uart_tx:UART_TX|state.s_idle                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|state.s_wr                                                                                                                   ; uart_tx:UART_TX|state.s_wr                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr_angle[7]                                         ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr_angle[7]                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                           ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[2]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[2]                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[5]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[5]                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[6]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[6]                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[7]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[7]                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[4]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[4]                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[3]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[3]                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[0]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[0]                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[1]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[1]                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|cur_state.IDLE                                              ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|cur_state.IDLE                                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|start_next_stage                                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|start_next_stage                                        ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|cur_state.IDLE                                          ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|cur_state.IDLE                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[4]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[4]                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[1]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[1]                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[0]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[0]                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[1]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[1]                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[2]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[2]                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[3]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[3]                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[3]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[3]                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[4]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[4]                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[6]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[6]                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[6]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[6]                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[5]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[5]                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[5]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[5]                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|start_next_stage                                                ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|cur_state.IDLE                                                  ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|cur_state.IDLE                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[3]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[3]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[3]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[0]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[0]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[1]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[2]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[2]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[0]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[1]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[5]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[5]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[5]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[5]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[4]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[4]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[4]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[6]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[6]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|start_next_stage                                                ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[0]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[0]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[1]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[2]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[3]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[4]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[4]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[5]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[5]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[2]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[1]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|cur_state.IDLE                                                  ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|cur_state.IDLE                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|start_next_stage                                                ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[3]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[2]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[1]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|cur_state.IDLE                                                  ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|cur_state.IDLE                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                                                ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|rd_ptr[0]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|rd_ptr[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|k[0]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|k[0]                                                            ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.654 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 2.422 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.129 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.422 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|en_rd                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.028      ; 2.635      ;
; 2.430 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_sec_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.028      ; 2.627      ;
; 2.525 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd                               ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.028      ; 2.532      ;
; 2.551 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.028      ; 2.506      ;
; 2.561 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_3th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.028      ; 2.496      ;
; 2.626 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.028      ; 2.431      ;
; 2.720 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.028      ; 2.337      ;
; 2.738 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.232      ;
; 2.791 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.179      ;
; 2.836 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|en_rd                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.029      ; 2.222      ;
; 2.844 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_sec_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.029      ; 2.214      ;
; 2.849 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.121      ;
; 2.873 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.028      ; 2.184      ;
; 2.899 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                    ; CLK          ; CLK         ; 5.000        ; -0.034     ; 2.074      ;
; 2.899 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.034     ; 2.074      ;
; 2.918 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.052      ;
; 2.922 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.048      ;
; 2.931 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                        ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.034     ; 2.042      ;
; 2.939 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd                               ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.029      ; 2.119      ;
; 2.942 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.028      ;
; 2.944 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                    ; CLK          ; CLK         ; 5.000        ; -0.034     ; 2.029      ;
; 2.950 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                         ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[9]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.033     ; 2.024      ;
; 2.950 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                         ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[10]                                                                           ; CLK          ; CLK         ; 5.000        ; -0.033     ; 2.024      ;
; 2.950 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                         ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[14]                                                                           ; CLK          ; CLK         ; 5.000        ; -0.033     ; 2.024      ;
; 2.950 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                         ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[8]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.033     ; 2.024      ;
; 2.950 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                         ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|index_wr[5]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.033     ; 2.024      ;
; 2.950 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                         ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|index_wr[2]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.033     ; 2.024      ;
; 2.950 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                         ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|index_wr[0]                                                                            ; CLK          ; CLK         ; 5.000        ; -0.033     ; 2.024      ;
; 2.950 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.034     ; 2.023      ;
; 2.956 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[18]                                                      ; CLK          ; CLK         ; 5.000        ; -0.009     ; 2.042      ;
; 2.956 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[7]                                                       ; CLK          ; CLK         ; 5.000        ; -0.009     ; 2.042      ;
; 2.965 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.029      ; 2.093      ;
; 2.970 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[19]                                                      ; CLK          ; CLK         ; 5.000        ; -0.009     ; 2.028      ;
; 2.974 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.034     ; 1.999      ;
; 2.975 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_3th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.029      ; 2.083      ;
; 2.996 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; CLK          ; CLK         ; 5.000        ; -0.040     ; 1.971      ;
; 3.000 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.970      ;
; 3.002 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                    ; CLK          ; CLK         ; 5.000        ; -0.034     ; 1.971      ;
; 3.008 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.034     ; 1.965      ;
; 3.032 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.034     ; 1.941      ;
; 3.034 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[14]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.013      ; 1.986      ;
; 3.040 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.029      ; 2.018      ;
; 3.046 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_sec_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_sec_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.036     ; 1.925      ;
; 3.053 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.917      ;
; 3.054 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[9]                                                       ; CLK          ; CLK         ; 5.000        ; -0.001     ; 1.952      ;
; 3.058 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.912      ;
; 3.058 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.912      ;
; 3.061 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.909      ;
; 3.064 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.906      ;
; 3.064 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.906      ;
; 3.073 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.897      ;
; 3.075 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                    ; CLK          ; CLK         ; 5.000        ; -0.034     ; 1.898      ;
; 3.078 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.892      ;
; 3.078 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.892      ;
; 3.081 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.034     ; 1.892      ;
; 3.081 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.889      ;
; 3.082 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.888      ;
; 3.082 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.888      ;
; 3.084 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.886      ;
; 3.084 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.886      ;
; 3.085 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.885      ;
; 3.088 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.882      ;
; 3.088 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.882      ;
; 3.096 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[3]                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd                               ; CLK          ; CLK         ; 5.000        ; 0.019      ; 1.930      ;
; 3.097 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[10]                                                      ; CLK          ; CLK         ; 5.000        ; -0.008     ; 1.902      ;
; 3.099 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[11]                                                      ; CLK          ; CLK         ; 5.000        ; -0.008     ; 1.900      ;
; 3.105 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                               ; CLK          ; CLK         ; 5.000        ; -0.034     ; 1.868      ;
; 3.106 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.866      ;
; 3.107 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[23]                                                      ; CLK          ; CLK         ; 5.000        ; 0.003      ; 1.903      ;
; 3.107 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[12]                                                      ; CLK          ; CLK         ; 5.000        ; -0.002     ; 1.898      ;
; 3.109 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[2]                                                       ; CLK          ; CLK         ; 5.000        ; -0.007     ; 1.891      ;
; 3.113 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[6]                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|start_next_stage                ; CLK          ; CLK         ; 5.000        ; -0.036     ; 1.858      ;
; 3.117 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[22]                                                      ; CLK          ; CLK         ; 5.000        ; -0.001     ; 1.889      ;
; 3.118 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[3]                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[7]                           ; CLK          ; CLK         ; 5.000        ; -0.036     ; 1.853      ;
; 3.118 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[3]                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[2]                           ; CLK          ; CLK         ; 5.000        ; -0.036     ; 1.853      ;
; 3.118 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[3]                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[1]                           ; CLK          ; CLK         ; 5.000        ; -0.036     ; 1.853      ;
; 3.118 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[3]                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[4]                           ; CLK          ; CLK         ; 5.000        ; -0.036     ; 1.853      ;
; 3.118 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[3]                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[6]                           ; CLK          ; CLK         ; 5.000        ; -0.036     ; 1.853      ;
; 3.120 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; PROCESS_O_DATA:PROCESS_O_DATA|Im_i_temp[23]                                                                          ; CLK          ; CLK         ; 5.000        ; 0.017      ; 1.904      ;
; 3.122 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[6]                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr_angle[7]                 ; CLK          ; CLK         ; 5.000        ; -0.031     ; 1.854      ;
; 3.124 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_sec_generator|rd_ptr[6]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_sec_generator|rd_ptr[0]                               ; CLK          ; CLK         ; 5.000        ; -0.036     ; 1.847      ;
; 3.125 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Re_i_temp[4]                                                       ; CLK          ; CLK         ; 5.000        ; -0.008     ; 1.874      ;
; 3.125 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[0]                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd                               ; CLK          ; CLK         ; 5.000        ; 0.018      ; 1.900      ;
; 3.126 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.846      ;
; 3.127 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[3]                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[3]                           ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.843      ;
; 3.128 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[6]                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[0]                       ; CLK          ; CLK         ; 5.000        ; -0.037     ; 1.842      ;
; 3.128 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|rd_ptr[1]                           ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd                               ; CLK          ; CLK         ; 5.000        ; 0.018      ; 1.897      ;
; 3.130 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[21]                                                      ; CLK          ; CLK         ; 5.000        ; 0.003      ; 1.880      ;
; 3.130 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[6]                               ; CLK          ; CLK         ; 5.000        ; -0.035     ; 1.842      ;
; 3.133 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid                                                          ; MODIFY_FFT:MODIFY_FFT|multiplexor:multiplexor|Re_o[7]                                                                ; CLK          ; CLK         ; 5.000        ; 0.368      ; 2.242      ;
; 3.133 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid                                                          ; MODIFY_FFT:MODIFY_FFT|multiplexor:multiplexor|Re_o[6]                                                                ; CLK          ; CLK         ; 5.000        ; 0.368      ; 2.242      ;
; 3.133 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid                                                          ; MODIFY_FFT:MODIFY_FFT|multiplexor:multiplexor|Re_o[5]                                                                ; CLK          ; CLK         ; 5.000        ; 0.368      ; 2.242      ;
; 3.133 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid                                                          ; MODIFY_FFT:MODIFY_FFT|multiplexor:multiplexor|Im_o[13]                                                               ; CLK          ; CLK         ; 5.000        ; 0.368      ; 2.242      ;
; 3.134 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|en_rd                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.029      ; 1.924      ;
; 3.138 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_i_temp[20]                                                      ; CLK          ; CLK         ; 5.000        ; -0.008     ; 1.861      ;
; 3.139 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|en_rd                           ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:cos_rtl_0|altsyncram_7p71:auto_generated|ram_block1a0~porta_address_reg0    ; CLK          ; CLK         ; 5.000        ; 0.059      ; 1.949      ;
; 3.140 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|start                                                              ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_o1_temp[20]                                                     ; CLK          ; CLK         ; 5.000        ; 0.135      ; 2.002      ;
; 3.140 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|start                                                              ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_o1_temp[12]                                                     ; CLK          ; CLK         ; 5.000        ; 0.135      ; 2.002      ;
; 3.140 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|start                                                              ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_o1_temp[14]                                                     ; CLK          ; CLK         ; 5.000        ; 0.135      ; 2.002      ;
; 3.140 ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|start                                                              ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|Im_o1_temp[16]                                                     ; CLK          ; CLK         ; 5.000        ; 0.135      ; 2.002      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.129 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[21]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.234      ; 0.467      ;
; 0.140 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[14]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.471      ;
; 0.149 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[0]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.479      ;
; 0.151 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[20]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.482      ;
; 0.154 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[8]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.485      ;
; 0.158 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[9]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.489      ;
; 0.163 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[12]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.494      ;
; 0.164 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[8]                                                                                                    ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[10]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.495      ;
; 0.165 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[14]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.227      ; 0.496      ;
; 0.167 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[12]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.495      ;
; 0.174 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[11]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.502      ;
; 0.175 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[17]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.503      ;
; 0.177 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[16]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.505      ;
; 0.178 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|x_real_i[10]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.506      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[15]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.507      ;
; 0.181 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.505      ;
; 0.182 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.504      ;
; 0.183 ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|y_real_i[18]                                                                                                   ; MODIFY_FFT:MODIFY_FFT|RAM:RAM|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~porta_datain_reg0                                                    ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.511      ;
; 0.186 ; uart_tx:UART_TX|tx_done_o                                                                                                                    ; uart_tx:UART_TX|tx_done_o                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|state.s_start1                                                                                                               ; uart_tx:UART_TX|state.s_start1                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|en_cnt                                                                                                                       ; uart_tx:UART_TX|en_cnt                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|state.s_idle                                                                                                                 ; uart_tx:UART_TX|state.s_idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.510      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr_angle[7]                                         ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr_angle[7]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                           ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[2]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[5]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[6]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[4]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[4]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[3]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[0]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[1]                                                   ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|cur_state.IDLE                                          ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|cur_state.IDLE                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[4]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[1]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[0]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[0]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[1]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[1]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[2]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[2]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[3]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[3]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[3]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[4]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[4]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[6]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[6]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[6]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[6]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[5]                                                    ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|k[5]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[5]                                               ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|final_addres_generator:addres_final_generator|rd_ptr[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|start_next_stage                                                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|cur_state.IDLE                                                  ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|cur_state.IDLE                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[3]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[3]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[3]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[0]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[2]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[2]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[0]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[0]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[1]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[1]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[5]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[5]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[5]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[5]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[4]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|k[4]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[4]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[4]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[6]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_7th_generator|rd_ptr[6]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|start_next_stage                                                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[0]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[3]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[3]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[2]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[0]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[1]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[4]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|k[4]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[4]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[5]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|rd_ptr[5]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|i[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|cur_state.IDLE                                                  ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_6th_generator|cur_state.IDLE                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|start_next_stage                                                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[0]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[0]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[7]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[0]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[3]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[5]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[6]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|k[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[2]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[3]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[3]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[1]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                                                       ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|rd_ptr[4]                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[3]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[3]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[2]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[2]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[1]                                                            ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|i[1]                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|cur_state.IDLE                                                  ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_5th_generator|cur_state.IDLE                                                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                                                ; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_generator:addres_4th_generator|start_next_stage                                                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.044 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.550 ; 0.129 ; N/A      ; N/A     ; 1.000               ;
;  CLK             ; 0.550 ; 0.129 ; N/A      ; N/A     ; 1.000               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST_N                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 6379     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 6379     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 786   ; 786  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+----------------------------------------------------------------------------------------+-------+------+---------------+
; Target                                                                                 ; Clock ; Type ; Status        ;
+----------------------------------------------------------------------------------------+-------+------+---------------+
; CLK                                                                                    ; CLK   ; Base ; Constrained   ;
; MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd ;       ; Base ; Unconstrained ;
; MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid                            ;       ; Base ; Unconstrained ;
+----------------------------------------------------------------------------------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Feb 07 22:48:23 2025
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 112 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'db/SDC3.sdc'
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[15] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|rd_ptr_angle[7] is being clocked by MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.550               0.000 CLK 
Info (332146): Worst-case hold slack is 0.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.288               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.541 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[15] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|rd_ptr_angle[7] is being clocked by MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.006               0.000 CLK 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.654 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[15] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|rd_ptr_angle[7] is being clocked by MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL|addres_1st_generator:addres_1st_generator|en_rd
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.422               0.000 CLK 
Info (332146): Worst-case hold slack is 0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.129               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.044 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Fri Feb 07 22:48:25 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


