

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Fri Oct 13 09:24:17 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,delta=1
    12                           	psect	text1,global,reloc=2,class=CODE,delta=1
    13                           	psect	text2,global,reloc=2,class=CODE,delta=1
    14                           	psect	text3,global,reloc=2,class=CODE,delta=1
    15                           	psect	text4,global,reloc=2,class=CODE,delta=1
    16                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    17                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    18                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20   000000                     
    21                           ; Generated 23/03/2023 GMT
    22                           ; 
    23                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F4620 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55   000000                     
    56                           	psect	idataCOMRAM
    57   0013B4                     __pidataCOMRAM:
    58                           	callstack 0
    59                           
    60                           ;initializer for _port_registers
    61   0013B4  80                 	db	128
    62   0013B5  0F                 	db	15
    63   0013B6  81                 	db	129
    64   0013B7  0F                 	db	15
    65   0013B8  82                 	db	130
    66   0013B9  0F                 	db	15
    67   0013BA  83                 	db	131
    68   0013BB  0F                 	db	15
    69   0013BC  84                 	db	132
    70   0013BD  0F                 	db	15
    71                           
    72                           ;initializer for _lat_registers
    73   0013BE  89                 	db	137
    74   0013BF  0F                 	db	15
    75   0013C0  8A                 	db	138
    76   0013C1  0F                 	db	15
    77   0013C2  8B                 	db	139
    78   0013C3  0F                 	db	15
    79   0013C4  8C                 	db	140
    80   0013C5  0F                 	db	15
    81   0013C6  8D                 	db	141
    82   0013C7  0F                 	db	15
    83                           
    84                           ;initializer for _tris_registers
    85   0013C8  92                 	db	146
    86   0013C9  0F                 	db	15
    87   0013CA  93                 	db	147
    88   0013CB  0F                 	db	15
    89   0013CC  94                 	db	148
    90   0013CD  0F                 	db	15
    91   0013CE  95                 	db	149
    92   0013CF  0F                 	db	15
    93   0013D0  96                 	db	150
    94   0013D1  0F                 	db	15
    95                           
    96                           ;initializer for _btn_1
    97   0013D2  43                 	db	67
    98                           
    99                           ;initializer for _led_3
   100   0013D3  12                 	db	18
   101                           
   102                           ;initializer for _led_2
   103   0013D4  0A                 	db	10
   104                           
   105                           ;initializer for _led_1
   106   0013D5  02                 	db	2
   107                           
   108                           	psect	nvCOMRAM
   109   000032                     __pnvCOMRAM:
   110                           	callstack 0
   111   000032                     _ret:
   112                           	callstack 0
   113   000032                     	ds	1
   114   000000                     _PORTE	set	3972
   115   000000                     _PORTD	set	3971
   116   000000                     _PORTC	set	3970
   117   000000                     _PORTB	set	3969
   118   000000                     _PORTA	set	3968
   119   000000                     _LATA	set	3977
   120   000000                     _TRISA	set	3986
   121   000000                     _TRISE	set	3990
   122   000000                     _TRISD	set	3989
   123   000000                     _TRISC	set	3988
   124   000000                     _TRISB	set	3987
   125   000000                     _LATE	set	3981
   126   000000                     _LATD	set	3980
   127   000000                     _LATC	set	3979
   128   000000                     _LATB	set	3978
   129                           
   130                           ; #config settings
   131                           
   132                           	psect	cinit
   133   001386                     __pcinit:
   134                           	callstack 0
   135   001386                     start_initialization:
   136                           	callstack 0
   137   001386                     __initialization:
   138                           	callstack 0
   139                           
   140                           ; Initialize objects allocated to COMRAM (34 bytes)
   141                           ; load TBLPTR registers with __pidataCOMRAM
   142   001386  0EB4               	movlw	low __pidataCOMRAM
   143   001388  6EF6               	movwf	tblptrl,c
   144   00138A  0E13               	movlw	high __pidataCOMRAM
   145   00138C  6EF7               	movwf	tblptrh,c
   146   00138E  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   147   001390  6EF8               	movwf	tblptru,c
   148   001392  EE00  F001         	lfsr	0,__pdataCOMRAM
   149   001396  EE10 F022          	lfsr	1,34
   150   00139A                     copy_data0:
   151   00139A  0009               	tblrd		*+
   152   00139C  CFF5 FFEE          	movff	tablat,postinc0
   153   0013A0  50E5               	movf	postdec1,w,c
   154   0013A2  50E1               	movf	fsr1l,w,c
   155   0013A4  E1FA               	bnz	copy_data0
   156                           
   157                           ; Clear objects allocated to COMRAM (2 bytes)
   158   0013A6  6A31               	clrf	(__pbssCOMRAM+1)& (0+255),c
   159   0013A8  6A30               	clrf	__pbssCOMRAM& (0+255),c
   160   0013AA                     end_of_initialization:
   161                           	callstack 0
   162   0013AA                     __end_of__initialization:
   163                           	callstack 0
   164   0013AA  0E00               	movlw	low (__Lmediumconst shr (0+16))
   165   0013AC  6EF8               	movwf	tblptru,c
   166   0013AE  0100               	movlb	0
   167   0013B0  EF62  F009         	goto	_main	;jump to C main() function
   168                           
   169                           	psect	bssCOMRAM
   170   000030                     __pbssCOMRAM:
   171                           	callstack 0
   172   000030                     _btn_1_st:
   173                           	callstack 0
   174   000030                     	ds	1
   175   000031                     _led_1_st:
   176                           	callstack 0
   177   000031                     	ds	1
   178                           
   179                           	psect	dataCOMRAM
   180   000001                     __pdataCOMRAM:
   181                           	callstack 0
   182   000001                     _port_registers:
   183                           	callstack 0
   184   000001                     	ds	10
   185   00000B                     _lat_registers:
   186                           	callstack 0
   187   00000B                     	ds	10
   188   000015                     _tris_registers:
   189                           	callstack 0
   190   000015                     	ds	10
   191   00001F                     _btn_1:
   192                           	callstack 0
   193   00001F                     	ds	1
   194   000020                     _led_3:
   195                           	callstack 0
   196   000020                     	ds	1
   197   000021                     _led_2:
   198                           	callstack 0
   199   000021                     	ds	1
   200   000022                     _led_1:
   201                           	callstack 0
   202   000022                     	ds	1
   203                           
   204                           	psect	cstackCOMRAM
   205   000023                     __pcstackCOMRAM:
   206                           	callstack 0
   207   000023                     gpio_pin_direction_initialize@_pin_config:
   208                           	callstack 0
   209   000023                     gpio_pin_write_logic@_pin_config:
   210                           	callstack 0
   211   000023                     gpio_pin_toggle_logic@_pin_config:
   212                           	callstack 0
   213                           
   214                           ; 1 bytes @ 0x0
   215   000023                     	ds	1
   216   000024                     ??_gpio_pin_direction_initialize:
   217   000024                     ??_gpio_pin_toggle_logic:
   218   000024                     gpio_pin_write_logic@logic:
   219                           	callstack 0
   220                           
   221                           ; 1 bytes @ 0x1
   222   000024                     	ds	1
   223   000025                     ??_gpio_pin_write_logic:
   224                           
   225                           ; 1 bytes @ 0x2
   226   000025                     	ds	3
   227   000028                     gpio_pin_toggle_logic@ret:
   228                           	callstack 0
   229                           
   230                           ; 1 bytes @ 0x5
   231   000028                     	ds	1
   232   000029                     gpio_pin_direction_initialize@ret:
   233                           	callstack 0
   234                           
   235                           ; 1 bytes @ 0x6
   236   000029                     	ds	1
   237   00002A                     gpio_pin_write_logic@ret:
   238                           	callstack 0
   239                           
   240                           ; 1 bytes @ 0x7
   241   00002A                     	ds	1
   242   00002B                     gpio_pin_initialize@_pin_config:
   243                           	callstack 0
   244                           
   245                           ; 1 bytes @ 0x8
   246   00002B                     	ds	1
   247   00002C                     ??_gpio_pin_initialize:
   248                           
   249                           ; 1 bytes @ 0x9
   250   00002C                     	ds	1
   251   00002D                     gpio_pin_initialize@ret:
   252                           	callstack 0
   253                           
   254                           ; 1 bytes @ 0xA
   255   00002D                     	ds	1
   256   00002E                     ??_main:
   257                           
   258                           ; 1 bytes @ 0xB
   259   00002E                     	ds	2
   260                           
   261 ;;
   262 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   263 ;;
   264 ;; *************** function _main *****************
   265 ;; Defined at:
   266 ;;		line 42 in file "appplication.c"
   267 ;; Parameters:    Size  Location     Type
   268 ;;		None
   269 ;; Auto vars:     Size  Location     Type
   270 ;;		None
   271 ;; Return value:  Size  Location     Type
   272 ;;                  2  143[None  ] int 
   273 ;; Registers used:
   274 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   275 ;; Tracked objects:
   276 ;;		On entry : 0/0
   277 ;;		On exit  : 0/0
   278 ;;		Unchanged: 0/0
   279 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   280 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   281 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   282 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   283 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   284 ;;Total ram usage:        2 bytes
   285 ;; Hardware stack levels required when called: 2
   286 ;; This function calls:
   287 ;;		_gpio_pin_initialize
   288 ;;		_gpio_pin_toggle_logic
   289 ;;		_gpio_pin_write_logic
   290 ;; This function is called by:
   291 ;;		Startup code after reset
   292 ;; This function uses a non-reentrant model
   293 ;;
   294                           
   295                           	psect	text0
   296   0012C4                     __ptext0:
   297                           	callstack 0
   298   0012C4                     _main:
   299                           	callstack 29
   300   0012C4                     
   301                           ;appplication.c: 44:     ret = gpio_pin_initialize(&btn_1);
   302   0012C4  0E1F               	movlw	low _btn_1
   303   0012C6  6E2B               	movwf	gpio_pin_initialize@_pin_config^0,c
   304   0012C8  EC99  F009         	call	_gpio_pin_initialize	;wreg free
   305   0012CC  6E32               	movwf	_ret^0,c
   306                           
   307                           ;appplication.c: 45:     ret = gpio_pin_initialize(&led_1);
   308   0012CE  0E22               	movlw	low _led_1
   309   0012D0  6E2B               	movwf	gpio_pin_initialize@_pin_config^0,c
   310   0012D2  EC99  F009         	call	_gpio_pin_initialize	;wreg free
   311   0012D6  6E32               	movwf	_ret^0,c
   312                           
   313                           ;appplication.c: 46:     ret = gpio_pin_initialize(&led_2);
   314   0012D8  0E21               	movlw	low _led_2
   315   0012DA  6E2B               	movwf	gpio_pin_initialize@_pin_config^0,c
   316   0012DC  EC99  F009         	call	_gpio_pin_initialize	;wreg free
   317   0012E0  6E32               	movwf	_ret^0,c
   318                           
   319                           ;appplication.c: 47:     ret = gpio_pin_initialize(&led_3);
   320   0012E2  0E20               	movlw	low _led_3
   321   0012E4  6E2B               	movwf	gpio_pin_initialize@_pin_config^0,c
   322   0012E6  EC99  F009         	call	_gpio_pin_initialize	;wreg free
   323   0012EA  6E32               	movwf	_ret^0,c
   324                           
   325                           ;appplication.c: 48:     ret = gpio_pin_write_logic(&led_2, GPIO_HIGH);
   326   0012EC  0E21               	movlw	low _led_2
   327   0012EE  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   328   0012F0  0E01               	movlw	1
   329   0012F2  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   330   0012F4  EC94  F008         	call	_gpio_pin_write_logic	;wreg free
   331   0012F8  6E32               	movwf	_ret^0,c
   332   0012FA                     l144:
   333                           
   334                           ;appplication.c: 52:         ret = gpio_pin_toggle_logic(&led_1);
   335   0012FA  0E22               	movlw	low _led_1
   336   0012FC  6E23               	movwf	gpio_pin_toggle_logic@_pin_config^0,c
   337   0012FE  EC1C  F009         	call	_gpio_pin_toggle_logic	;wreg free
   338   001302  6E32               	movwf	_ret^0,c
   339                           
   340                           ;appplication.c: 54:         ret = gpio_pin_toggle_logic(&led_2);
   341   001304  0E21               	movlw	low _led_2
   342   001306  6E23               	movwf	gpio_pin_toggle_logic@_pin_config^0,c
   343   001308  EC1C  F009         	call	_gpio_pin_toggle_logic	;wreg free
   344   00130C  6E32               	movwf	_ret^0,c
   345   00130E                     
   346                           ;appplication.c: 55:        _delaywdt((unsigned long)((500)*(8000000UL/4000.0)));
   347   00130E  0E04               	movlw	4
   348   001310  6E2F               	movwf	(??_main+1)^0,c
   349   001312  0ECF               	movlw	207
   350   001314  6E2E               	movwf	??_main^0,c
   351   001316  0EA5               	movlw	165
   352   001318                     u467:
   353   001318  0004               	clrwdt	
   354   00131A  2EE8               	decfsz	wreg,f,c
   355   00131C  D7FD               	bra	u467
   356   00131E  2E2E               	decfsz	??_main^0,f,c
   357   001320  D7FB               	bra	u467
   358   001322  2E2F               	decfsz	(??_main+1)^0,f,c
   359   001324  D7F9               	bra	u467
   360   001326  0004               	clrwdt	
   361   001328  0000               	nop	
   362   00132A  EF7D  F009         	goto	l144
   363   00132E  EF00  F000         	goto	start
   364   001332                     __end_of_main:
   365                           	callstack 0
   366                           
   367 ;; *************** function _gpio_pin_toggle_logic *****************
   368 ;; Defined at:
   369 ;;		line 157 in file "MCAL_Layer/GPIO/hal_gpio.c"
   370 ;; Parameters:    Size  Location     Type
   371 ;;  _pin_config     1    0[COMRAM] PTR struct .
   372 ;;		 -> led_2(1), led_1(1), 
   373 ;; Auto vars:     Size  Location     Type
   374 ;;  ret             1    5[COMRAM] unsigned char 
   375 ;; Return value:  Size  Location     Type
   376 ;;                  1    wreg      unsigned char 
   377 ;; Registers used:
   378 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   379 ;; Tracked objects:
   380 ;;		On entry : 0/0
   381 ;;		On exit  : 0/0
   382 ;;		Unchanged: 0/0
   383 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   384 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   385 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   386 ;;      Temps:          4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   387 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   388 ;;Total ram usage:        6 bytes
   389 ;; Hardware stack levels used: 1
   390 ;; This function calls:
   391 ;;		Nothing
   392 ;; This function is called by:
   393 ;;		_main
   394 ;; This function uses a non-reentrant model
   395 ;;
   396                           
   397                           	psect	text1
   398   001238                     __ptext1:
   399                           	callstack 0
   400   001238                     _gpio_pin_toggle_logic:
   401                           	callstack 30
   402   001238                     
   403                           ;MCAL_Layer/GPIO/hal_gpio.c: 158:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
   404   001238  0E01               	movlw	1
   405   00123A  6E28               	movwf	gpio_pin_toggle_logic@ret^0,c
   406                           
   407                           ;MCAL_Layer/GPIO/hal_gpio.c: 159:     if(((void*)0) == _pin_config || _pin_config->pin >
      +                           (8 - 1))
   408   00123C  5023               	movf	gpio_pin_toggle_logic@_pin_config^0,w,c
   409   00123E  B4D8               	btfsc	status,2,c
   410   001240  EF24  F009         	goto	u431
   411   001244  EF26  F009         	goto	u430
   412   001248                     u431:
   413   001248  EF36  F009         	goto	l1048
   414   00124C                     u430:
   415   00124C  5023               	movf	gpio_pin_toggle_logic@_pin_config^0,w,c
   416   00124E  6ED9               	movwf	fsr2l,c
   417   001250  6ADA               	clrf	fsr2h,c
   418   001252  30DF               	rrcf	223,w,c
   419   001254  32E8               	rrcf	wreg,f,c
   420   001256  32E8               	rrcf	wreg,f,c
   421   001258  0B07               	andlw	7
   422   00125A  6E24               	movwf	??_gpio_pin_toggle_logic^0,c
   423   00125C  0E07               	movlw	7
   424   00125E  6424               	cpfsgt	??_gpio_pin_toggle_logic^0,c
   425   001260  EF34  F009         	goto	u441
   426   001264  EF36  F009         	goto	u440
   427   001268                     u441:
   428   001268  EF3A  F009         	goto	l1050
   429   00126C                     u440:
   430   00126C                     l1048:
   431                           
   432                           ;MCAL_Layer/GPIO/hal_gpio.c: 160:     {;MCAL_Layer/GPIO/hal_gpio.c: 161:         ret = (
      +                          Std_ReturnType)0x00;
   433   00126C  0E00               	movlw	0
   434   00126E  6E28               	movwf	gpio_pin_toggle_logic@ret^0,c
   435                           
   436                           ;MCAL_Layer/GPIO/hal_gpio.c: 162:     }
   437   001270  EF60  F009         	goto	l1052
   438   001274                     l1050:
   439                           
   440                           ;MCAL_Layer/GPIO/hal_gpio.c: 164:     {;MCAL_Layer/GPIO/hal_gpio.c: 165:         (*lat_r
      +                          egisters[_pin_config->port] ^= (((uint8)1) << _pin_config->pin));
   441   001274  5023               	movf	gpio_pin_toggle_logic@_pin_config^0,w,c
   442   001276  6ED9               	movwf	fsr2l,c
   443   001278  6ADA               	clrf	fsr2h,c
   444   00127A  30DF               	rrcf	223,w,c
   445   00127C  32E8               	rrcf	wreg,f,c
   446   00127E  32E8               	rrcf	wreg,f,c
   447   001280  0B07               	andlw	7
   448   001282  6E24               	movwf	??_gpio_pin_toggle_logic^0,c
   449   001284  0E01               	movlw	1
   450   001286  6E25               	movwf	(??_gpio_pin_toggle_logic+1)^0,c
   451   001288  2A24               	incf	??_gpio_pin_toggle_logic^0,f,c
   452   00128A  EF49  F009         	goto	u454
   453   00128E                     u455:
   454   00128E  90D8               	bcf	status,0,c
   455   001290  3625               	rlcf	(??_gpio_pin_toggle_logic+1)^0,f,c
   456   001292                     u454:
   457   001292  2E24               	decfsz	??_gpio_pin_toggle_logic^0,f,c
   458   001294  EF47  F009         	goto	u455
   459   001298  5023               	movf	gpio_pin_toggle_logic@_pin_config^0,w,c
   460   00129A  6ED9               	movwf	fsr2l,c
   461   00129C  6ADA               	clrf	fsr2h,c
   462   00129E  50DF               	movf	223,w,c
   463   0012A0  0B07               	andlw	7
   464   0012A2  0D02               	mullw	2
   465   0012A4  50F3               	movf	243,w,c
   466   0012A6  0F0B               	addlw	low _lat_registers
   467   0012A8  6ED9               	movwf	fsr2l,c
   468   0012AA  6ADA               	clrf	fsr2h,c
   469   0012AC  CFDE F026          	movff	postinc2,??_gpio_pin_toggle_logic+2
   470   0012B0  CFDD F027          	movff	postdec2,??_gpio_pin_toggle_logic+3
   471   0012B4  C026  FFD9         	movff	??_gpio_pin_toggle_logic+2,fsr2l
   472   0012B8  C027  FFDA         	movff	??_gpio_pin_toggle_logic+3,fsr2h
   473   0012BC  5025               	movf	(??_gpio_pin_toggle_logic+1)^0,w,c
   474   0012BE  1ADF               	xorwf	indf2,f,c
   475   0012C0                     l1052:
   476                           
   477                           ;MCAL_Layer/GPIO/hal_gpio.c: 167:     return ret;
   478   0012C0  5028               	movf	gpio_pin_toggle_logic@ret^0,w,c
   479   0012C2  0012               	return		;funcret
   480   0012C4                     __end_of_gpio_pin_toggle_logic:
   481                           	callstack 0
   482                           
   483 ;; *************** function _gpio_pin_initialize *****************
   484 ;; Defined at:
   485 ;;		line 134 in file "MCAL_Layer/GPIO/hal_gpio.c"
   486 ;; Parameters:    Size  Location     Type
   487 ;;  _pin_config     1    8[COMRAM] PTR struct .
   488 ;;		 -> led_3(1), led_2(1), led_1(1), btn_1(1), 
   489 ;; Auto vars:     Size  Location     Type
   490 ;;  ret             1   10[COMRAM] unsigned char 
   491 ;; Return value:  Size  Location     Type
   492 ;;                  1    wreg      unsigned char 
   493 ;; Registers used:
   494 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   495 ;; Tracked objects:
   496 ;;		On entry : 0/0
   497 ;;		On exit  : 0/0
   498 ;;		Unchanged: 0/0
   499 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   500 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   501 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   502 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   503 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   504 ;;Total ram usage:        3 bytes
   505 ;; Hardware stack levels used: 1
   506 ;; Hardware stack levels required when called: 1
   507 ;; This function calls:
   508 ;;		_gpio_pin_direction_initialize
   509 ;;		_gpio_pin_write_logic
   510 ;; This function is called by:
   511 ;;		_main
   512 ;; This function uses a non-reentrant model
   513 ;;
   514                           
   515                           	psect	text2
   516   001332                     __ptext2:
   517                           	callstack 0
   518   001332                     _gpio_pin_initialize:
   519                           	callstack 29
   520   001332                     
   521                           ;MCAL_Layer/GPIO/hal_gpio.c: 136:     if(((void*)0) == _pin_config || _pin_config->pin >
      +                           (8 - 1))
   522   001332  502B               	movf	gpio_pin_initialize@_pin_config^0,w,c
   523   001334  B4D8               	btfsc	status,2,c
   524   001336  EF9F  F009         	goto	u411
   525   00133A  EFA1  F009         	goto	u410
   526   00133E                     u411:
   527   00133E  EFB1  F009         	goto	l1036
   528   001342                     u410:
   529   001342  502B               	movf	gpio_pin_initialize@_pin_config^0,w,c
   530   001344  6ED9               	movwf	fsr2l,c
   531   001346  6ADA               	clrf	fsr2h,c
   532   001348  30DF               	rrcf	223,w,c
   533   00134A  32E8               	rrcf	wreg,f,c
   534   00134C  32E8               	rrcf	wreg,f,c
   535   00134E  0B07               	andlw	7
   536   001350  6E2C               	movwf	??_gpio_pin_initialize^0,c
   537   001352  0E07               	movlw	7
   538   001354  642C               	cpfsgt	??_gpio_pin_initialize^0,c
   539   001356  EFAF  F009         	goto	u421
   540   00135A  EFB1  F009         	goto	u420
   541   00135E                     u421:
   542   00135E  EFB5  F009         	goto	l1038
   543   001362                     u420:
   544   001362                     l1036:
   545                           
   546                           ;MCAL_Layer/GPIO/hal_gpio.c: 137:     {;MCAL_Layer/GPIO/hal_gpio.c: 138:         ret = (
      +                          Std_ReturnType)0x00;
   547   001362  0E00               	movlw	0
   548   001364  6E2D               	movwf	gpio_pin_initialize@ret^0,c
   549                           
   550                           ;MCAL_Layer/GPIO/hal_gpio.c: 139:     }
   551   001366  EFC1  F009         	goto	l1040
   552   00136A                     l1038:
   553                           
   554                           ;MCAL_Layer/GPIO/hal_gpio.c: 141:     {;MCAL_Layer/GPIO/hal_gpio.c: 142:         ret = g
      +                          pio_pin_direction_initialize(_pin_config);
   555   00136A  C02B  F023         	movff	gpio_pin_initialize@_pin_config,gpio_pin_direction_initialize@_pin_config
   556   00136E  EC01  F008         	call	_gpio_pin_direction_initialize	;wreg free
   557   001372  6E2D               	movwf	gpio_pin_initialize@ret^0,c
   558                           
   559                           ;MCAL_Layer/GPIO/hal_gpio.c: 143:         ret = gpio_pin_write_logic(_pin_config, GPIO_L
      +                          OW);
   560   001374  C02B  F023         	movff	gpio_pin_initialize@_pin_config,gpio_pin_write_logic@_pin_config
   561   001378  0E00               	movlw	0
   562   00137A  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   563   00137C  EC94  F008         	call	_gpio_pin_write_logic	;wreg free
   564   001380  6E2D               	movwf	gpio_pin_initialize@ret^0,c
   565   001382                     l1040:
   566                           
   567                           ;MCAL_Layer/GPIO/hal_gpio.c: 145:     return ret;
   568   001382  502D               	movf	gpio_pin_initialize@ret^0,w,c
   569   001384  0012               	return		;funcret
   570   001386                     __end_of_gpio_pin_initialize:
   571                           	callstack 0
   572                           
   573 ;; *************** function _gpio_pin_write_logic *****************
   574 ;; Defined at:
   575 ;;		line 78 in file "MCAL_Layer/GPIO/hal_gpio.c"
   576 ;; Parameters:    Size  Location     Type
   577 ;;  _pin_config     1    0[COMRAM] PTR struct .
   578 ;;		 -> led_3(1), led_2(1), led_1(1), btn_1(1), 
   579 ;;  logic           1    1[COMRAM] enum E2811
   580 ;; Auto vars:     Size  Location     Type
   581 ;;  ret             1    7[COMRAM] unsigned char 
   582 ;; Return value:  Size  Location     Type
   583 ;;                  1    wreg      unsigned char 
   584 ;; Registers used:
   585 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   586 ;; Tracked objects:
   587 ;;		On entry : 0/0
   588 ;;		On exit  : 0/0
   589 ;;		Unchanged: 0/0
   590 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   591 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   592 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   593 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   594 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   595 ;;Total ram usage:        8 bytes
   596 ;; Hardware stack levels used: 1
   597 ;; This function calls:
   598 ;;		Nothing
   599 ;; This function is called by:
   600 ;;		_gpio_pin_initialize
   601 ;;		_main
   602 ;; This function uses a non-reentrant model
   603 ;;
   604                           
   605                           	psect	text3
   606   001128                     __ptext3:
   607                           	callstack 0
   608   001128                     _gpio_pin_write_logic:
   609                           	callstack 30
   610   001128                     
   611                           ;MCAL_Layer/GPIO/hal_gpio.c: 79:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
   612   001128  0E01               	movlw	1
   613   00112A  6E2A               	movwf	gpio_pin_write_logic@ret^0,c
   614                           
   615                           ;MCAL_Layer/GPIO/hal_gpio.c: 80:     if(((void*)0) == _pin_config || _pin_config->pin > 
      +                          (8 - 1))
   616   00112C  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   617   00112E  B4D8               	btfsc	status,2,c
   618   001130  EF9C  F008         	goto	u371
   619   001134  EF9E  F008         	goto	u370
   620   001138                     u371:
   621   001138  EFAE  F008         	goto	l1014
   622   00113C                     u370:
   623   00113C  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   624   00113E  6ED9               	movwf	fsr2l,c
   625   001140  6ADA               	clrf	fsr2h,c
   626   001142  30DF               	rrcf	223,w,c
   627   001144  32E8               	rrcf	wreg,f,c
   628   001146  32E8               	rrcf	wreg,f,c
   629   001148  0B07               	andlw	7
   630   00114A  6E25               	movwf	??_gpio_pin_write_logic^0,c
   631   00114C  0E07               	movlw	7
   632   00114E  6425               	cpfsgt	??_gpio_pin_write_logic^0,c
   633   001150  EFAC  F008         	goto	u381
   634   001154  EFAE  F008         	goto	u380
   635   001158                     u381:
   636   001158  EF05  F009         	goto	l1022
   637   00115C                     u380:
   638   00115C                     l1014:
   639                           
   640                           ;MCAL_Layer/GPIO/hal_gpio.c: 81:     {;MCAL_Layer/GPIO/hal_gpio.c: 82:         ret = (St
      +                          d_ReturnType)0x00;
   641   00115C  0E00               	movlw	0
   642   00115E  6E2A               	movwf	gpio_pin_write_logic@ret^0,c
   643                           
   644                           ;MCAL_Layer/GPIO/hal_gpio.c: 83:     }
   645   001160  EF1A  F009         	goto	l1024
   646   001164                     l1016:
   647                           
   648                           ;MCAL_Layer/GPIO/hal_gpio.c: 89:                 (*lat_registers[_pin_config->port] &= ~
      +                          (((uint8)1) << _pin_config->pin));
   649   001164  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   650   001166  6ED9               	movwf	fsr2l,c
   651   001168  6ADA               	clrf	fsr2h,c
   652   00116A  30DF               	rrcf	223,w,c
   653   00116C  32E8               	rrcf	wreg,f,c
   654   00116E  32E8               	rrcf	wreg,f,c
   655   001170  0B07               	andlw	7
   656   001172  6E25               	movwf	??_gpio_pin_write_logic^0,c
   657   001174  0E01               	movlw	1
   658   001176  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   659   001178  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   660   00117A  EFC1  F008         	goto	u394
   661   00117E                     u395:
   662   00117E  90D8               	bcf	status,0,c
   663   001180  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   664   001182                     u394:
   665   001182  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   666   001184  EFBF  F008         	goto	u395
   667   001188  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   668   00118A  0AFF               	xorlw	255
   669   00118C  6E27               	movwf	(??_gpio_pin_write_logic+2)^0,c
   670   00118E  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   671   001190  6ED9               	movwf	fsr2l,c
   672   001192  6ADA               	clrf	fsr2h,c
   673   001194  50DF               	movf	223,w,c
   674   001196  0B07               	andlw	7
   675   001198  0D02               	mullw	2
   676   00119A  50F3               	movf	243,w,c
   677   00119C  0F0B               	addlw	low _lat_registers
   678   00119E  6ED9               	movwf	fsr2l,c
   679   0011A0  6ADA               	clrf	fsr2h,c
   680   0011A2  CFDE F028          	movff	postinc2,??_gpio_pin_write_logic+3
   681   0011A6  CFDD F029          	movff	postdec2,??_gpio_pin_write_logic+4
   682   0011AA  C028  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   683   0011AE  C029  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   684   0011B2  5027               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   685   0011B4  16DF               	andwf	indf2,f,c
   686                           
   687                           ;MCAL_Layer/GPIO/hal_gpio.c: 90:                 break;
   688   0011B6  EF1A  F009         	goto	l1024
   689   0011BA                     l1018:
   690                           
   691                           ;MCAL_Layer/GPIO/hal_gpio.c: 92:                 (*lat_registers[_pin_config->port] |= (
      +                          ((uint8)1) << _pin_config->pin));
   692   0011BA  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   693   0011BC  6ED9               	movwf	fsr2l,c
   694   0011BE  6ADA               	clrf	fsr2h,c
   695   0011C0  30DF               	rrcf	223,w,c
   696   0011C2  32E8               	rrcf	wreg,f,c
   697   0011C4  32E8               	rrcf	wreg,f,c
   698   0011C6  0B07               	andlw	7
   699   0011C8  6E25               	movwf	??_gpio_pin_write_logic^0,c
   700   0011CA  0E01               	movlw	1
   701   0011CC  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   702   0011CE  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   703   0011D0  EFEC  F008         	goto	u404
   704   0011D4                     u405:
   705   0011D4  90D8               	bcf	status,0,c
   706   0011D6  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   707   0011D8                     u404:
   708   0011D8  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   709   0011DA  EFEA  F008         	goto	u405
   710   0011DE  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   711   0011E0  6ED9               	movwf	fsr2l,c
   712   0011E2  6ADA               	clrf	fsr2h,c
   713   0011E4  50DF               	movf	223,w,c
   714   0011E6  0B07               	andlw	7
   715   0011E8  0D02               	mullw	2
   716   0011EA  50F3               	movf	243,w,c
   717   0011EC  0F0B               	addlw	low _lat_registers
   718   0011EE  6ED9               	movwf	fsr2l,c
   719   0011F0  6ADA               	clrf	fsr2h,c
   720   0011F2  CFDE F027          	movff	postinc2,??_gpio_pin_write_logic+2
   721   0011F6  CFDD F028          	movff	postdec2,??_gpio_pin_write_logic+3
   722   0011FA  C027  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
   723   0011FE  C028  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
   724   001202  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   725   001204  12DF               	iorwf	indf2,f,c
   726                           
   727                           ;MCAL_Layer/GPIO/hal_gpio.c: 93:                 break;
   728   001206  EF1A  F009         	goto	l1024
   729   00120A                     l1022:
   730   00120A  5024               	movf	gpio_pin_write_logic@logic^0,w,c
   731   00120C  6E25               	movwf	??_gpio_pin_write_logic^0,c
   732   00120E  6A26               	clrf	(??_gpio_pin_write_logic+1)^0,c
   733                           
   734                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   735                           ; Switch size 1, requested type "simple"
   736                           ; Number of cases is 1, Range of values is 0 to 0
   737                           ; switch strategies available:
   738                           ; Name         Instructions Cycles
   739                           ; simple_byte            4     3 (average)
   740                           ;	Chosen strategy is simple_byte
   741   001210  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   742   001212  0A00               	xorlw	0	; case 0
   743   001214  B4D8               	btfsc	status,2,c
   744   001216  EF0F  F009         	goto	l1068
   745   00121A  EFAE  F008         	goto	l1014
   746   00121E                     l1068:
   747                           
   748                           ; Switch size 1, requested type "simple"
   749                           ; Number of cases is 2, Range of values is 0 to 1
   750                           ; switch strategies available:
   751                           ; Name         Instructions Cycles
   752                           ; simple_byte            7     4 (average)
   753                           ;	Chosen strategy is simple_byte
   754   00121E  5025               	movf	??_gpio_pin_write_logic^0,w,c
   755   001220  0A00               	xorlw	0	; case 0
   756   001222  B4D8               	btfsc	status,2,c
   757   001224  EFB2  F008         	goto	l1016
   758   001228  0A01               	xorlw	1	; case 1
   759   00122A  B4D8               	btfsc	status,2,c
   760   00122C  EFDD  F008         	goto	l1018
   761   001230  EFAE  F008         	goto	l1014
   762   001234                     l1024:
   763                           
   764                           ;MCAL_Layer/GPIO/hal_gpio.c: 99:     return ret;
   765   001234  502A               	movf	gpio_pin_write_logic@ret^0,w,c
   766   001236  0012               	return		;funcret
   767   001238                     __end_of_gpio_pin_write_logic:
   768                           	callstack 0
   769                           
   770 ;; *************** function _gpio_pin_direction_initialize *****************
   771 ;; Defined at:
   772 ;;		line 22 in file "MCAL_Layer/GPIO/hal_gpio.c"
   773 ;; Parameters:    Size  Location     Type
   774 ;;  _pin_config     1    0[COMRAM] PTR struct .
   775 ;;		 -> led_3(1), led_2(1), led_1(1), btn_1(1), 
   776 ;; Auto vars:     Size  Location     Type
   777 ;;  ret             1    6[COMRAM] unsigned char 
   778 ;; Return value:  Size  Location     Type
   779 ;;                  1    wreg      unsigned char 
   780 ;; Registers used:
   781 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   782 ;; Tracked objects:
   783 ;;		On entry : 0/0
   784 ;;		On exit  : 0/0
   785 ;;		Unchanged: 0/0
   786 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   787 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   788 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   789 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   790 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   791 ;;Total ram usage:        7 bytes
   792 ;; Hardware stack levels used: 1
   793 ;; This function calls:
   794 ;;		Nothing
   795 ;; This function is called by:
   796 ;;		_gpio_pin_initialize
   797 ;; This function uses a non-reentrant model
   798 ;;
   799                           
   800                           	psect	text4
   801   001002                     __ptext4:
   802                           	callstack 0
   803   001002                     _gpio_pin_direction_initialize:
   804                           	callstack 29
   805   001002                     
   806                           ;MCAL_Layer/GPIO/hal_gpio.c: 22: Std_ReturnType gpio_pin_direction_initialize(pin_config
      +                          _t *_pin_config);MCAL_Layer/GPIO/hal_gpio.c: 23: {;MCAL_Layer/GPIO/hal_gpio.c: 24:     S
      +                          td_ReturnType ret = (Std_ReturnType)0x01 ;
   807   001002  0E01               	movlw	1
   808   001004  6E29               	movwf	gpio_pin_direction_initialize@ret^0,c
   809                           
   810                           ;MCAL_Layer/GPIO/hal_gpio.c: 25:     if(((void*)0) == _pin_config || _pin_config->pin > 
      +                          (8 - 1))
   811   001006  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   812   001008  B4D8               	btfsc	status,2,c
   813   00100A  EF09  F008         	goto	u311
   814   00100E  EF0B  F008         	goto	u310
   815   001012                     u311:
   816   001012  EF1B  F008         	goto	l992
   817   001016                     u310:
   818   001016  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   819   001018  6ED9               	movwf	fsr2l,c
   820   00101A  6ADA               	clrf	fsr2h,c
   821   00101C  30DF               	rrcf	223,w,c
   822   00101E  32E8               	rrcf	wreg,f,c
   823   001020  32E8               	rrcf	wreg,f,c
   824   001022  0B07               	andlw	7
   825   001024  6E24               	movwf	??_gpio_pin_direction_initialize^0,c
   826   001026  0E07               	movlw	7
   827   001028  6424               	cpfsgt	??_gpio_pin_direction_initialize^0,c
   828   00102A  EF19  F008         	goto	u321
   829   00102E  EF1B  F008         	goto	u320
   830   001032                     u321:
   831   001032  EF72  F008         	goto	l1000
   832   001036                     u320:
   833   001036                     l992:
   834                           
   835                           ;MCAL_Layer/GPIO/hal_gpio.c: 26:     {;MCAL_Layer/GPIO/hal_gpio.c: 27:         ret = (St
      +                          d_ReturnType)0x00;
   836   001036  0E00               	movlw	0
   837   001038  6E29               	movwf	gpio_pin_direction_initialize@ret^0,c
   838                           
   839                           ;MCAL_Layer/GPIO/hal_gpio.c: 28:     }
   840   00103A  EF92  F008         	goto	l1002
   841   00103E                     l994:
   842                           
   843                           ;MCAL_Layer/GPIO/hal_gpio.c: 33:                 (*tris_registers[_pin_config->port] &= 
      +                          ~(((uint8)1) << _pin_config->pin));
   844   00103E  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   845   001040  6ED9               	movwf	fsr2l,c
   846   001042  6ADA               	clrf	fsr2h,c
   847   001044  30DF               	rrcf	223,w,c
   848   001046  32E8               	rrcf	wreg,f,c
   849   001048  32E8               	rrcf	wreg,f,c
   850   00104A  0B07               	andlw	7
   851   00104C  6E24               	movwf	??_gpio_pin_direction_initialize^0,c
   852   00104E  0E01               	movlw	1
   853   001050  6E25               	movwf	(??_gpio_pin_direction_initialize+1)^0,c
   854   001052  2A24               	incf	??_gpio_pin_direction_initialize^0,f,c
   855   001054  EF2E  F008         	goto	u334
   856   001058                     u335:
   857   001058  90D8               	bcf	status,0,c
   858   00105A  3625               	rlcf	(??_gpio_pin_direction_initialize+1)^0,f,c
   859   00105C                     u334:
   860   00105C  2E24               	decfsz	??_gpio_pin_direction_initialize^0,f,c
   861   00105E  EF2C  F008         	goto	u335
   862   001062  5025               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   863   001064  0AFF               	xorlw	255
   864   001066  6E26               	movwf	(??_gpio_pin_direction_initialize+2)^0,c
   865   001068  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   866   00106A  6ED9               	movwf	fsr2l,c
   867   00106C  6ADA               	clrf	fsr2h,c
   868   00106E  50DF               	movf	223,w,c
   869   001070  0B07               	andlw	7
   870   001072  0D02               	mullw	2
   871   001074  50F3               	movf	243,w,c
   872   001076  0F15               	addlw	low _tris_registers
   873   001078  6ED9               	movwf	fsr2l,c
   874   00107A  6ADA               	clrf	fsr2h,c
   875   00107C  CFDE F027          	movff	postinc2,??_gpio_pin_direction_initialize+3
   876   001080  CFDD F028          	movff	postdec2,??_gpio_pin_direction_initialize+4
   877   001084  C027  FFD9         	movff	??_gpio_pin_direction_initialize+3,fsr2l
   878   001088  C028  FFDA         	movff	??_gpio_pin_direction_initialize+4,fsr2h
   879   00108C  5026               	movf	(??_gpio_pin_direction_initialize+2)^0,w,c
   880   00108E  16DF               	andwf	indf2,f,c
   881                           
   882                           ;MCAL_Layer/GPIO/hal_gpio.c: 34:                 break;
   883   001090  EF92  F008         	goto	l1002
   884   001094                     l996:
   885                           
   886                           ;MCAL_Layer/GPIO/hal_gpio.c: 36:                 (*tris_registers[_pin_config->port] |= 
      +                          (((uint8)1) << _pin_config->pin));
   887   001094  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   888   001096  6ED9               	movwf	fsr2l,c
   889   001098  6ADA               	clrf	fsr2h,c
   890   00109A  30DF               	rrcf	223,w,c
   891   00109C  32E8               	rrcf	wreg,f,c
   892   00109E  32E8               	rrcf	wreg,f,c
   893   0010A0  0B07               	andlw	7
   894   0010A2  6E24               	movwf	??_gpio_pin_direction_initialize^0,c
   895   0010A4  0E01               	movlw	1
   896   0010A6  6E25               	movwf	(??_gpio_pin_direction_initialize+1)^0,c
   897   0010A8  2A24               	incf	??_gpio_pin_direction_initialize^0,f,c
   898   0010AA  EF59  F008         	goto	u344
   899   0010AE                     u345:
   900   0010AE  90D8               	bcf	status,0,c
   901   0010B0  3625               	rlcf	(??_gpio_pin_direction_initialize+1)^0,f,c
   902   0010B2                     u344:
   903   0010B2  2E24               	decfsz	??_gpio_pin_direction_initialize^0,f,c
   904   0010B4  EF57  F008         	goto	u345
   905   0010B8  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   906   0010BA  6ED9               	movwf	fsr2l,c
   907   0010BC  6ADA               	clrf	fsr2h,c
   908   0010BE  50DF               	movf	223,w,c
   909   0010C0  0B07               	andlw	7
   910   0010C2  0D02               	mullw	2
   911   0010C4  50F3               	movf	243,w,c
   912   0010C6  0F15               	addlw	low _tris_registers
   913   0010C8  6ED9               	movwf	fsr2l,c
   914   0010CA  6ADA               	clrf	fsr2h,c
   915   0010CC  CFDE F026          	movff	postinc2,??_gpio_pin_direction_initialize+2
   916   0010D0  CFDD F027          	movff	postdec2,??_gpio_pin_direction_initialize+3
   917   0010D4  C026  FFD9         	movff	??_gpio_pin_direction_initialize+2,fsr2l
   918   0010D8  C027  FFDA         	movff	??_gpio_pin_direction_initialize+3,fsr2h
   919   0010DC  5025               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   920   0010DE  12DF               	iorwf	indf2,f,c
   921                           
   922                           ;MCAL_Layer/GPIO/hal_gpio.c: 37:                 break;
   923   0010E0  EF92  F008         	goto	l1002
   924   0010E4                     l1000:
   925   0010E4  5023               	movf	gpio_pin_direction_initialize@_pin_config^0,w,c
   926   0010E6  6ED9               	movwf	fsr2l,c
   927   0010E8  6ADA               	clrf	fsr2h,c
   928   0010EA  BCDF               	btfsc	indf2,6,c
   929   0010EC  EF7A  F008         	goto	u351
   930   0010F0  EF7D  F008         	goto	u350
   931   0010F4                     u351:
   932   0010F4  0E01               	movlw	1
   933   0010F6  EF7E  F008         	goto	u360
   934   0010FA                     u350:
   935   0010FA  0E00               	movlw	0
   936   0010FC                     u360:
   937   0010FC  6E24               	movwf	??_gpio_pin_direction_initialize^0,c
   938   0010FE  6A25               	clrf	(??_gpio_pin_direction_initialize+1)^0,c
   939                           
   940                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   941                           ; Switch size 1, requested type "simple"
   942                           ; Number of cases is 1, Range of values is 0 to 0
   943                           ; switch strategies available:
   944                           ; Name         Instructions Cycles
   945                           ; simple_byte            4     3 (average)
   946                           ;	Chosen strategy is simple_byte
   947   001100  5025               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
   948   001102  0A00               	xorlw	0	; case 0
   949   001104  B4D8               	btfsc	status,2,c
   950   001106  EF87  F008         	goto	l1070
   951   00110A  EF1B  F008         	goto	l992
   952   00110E                     l1070:
   953                           
   954                           ; Switch size 1, requested type "simple"
   955                           ; Number of cases is 2, Range of values is 0 to 1
   956                           ; switch strategies available:
   957                           ; Name         Instructions Cycles
   958                           ; simple_byte            7     4 (average)
   959                           ;	Chosen strategy is simple_byte
   960   00110E  5024               	movf	??_gpio_pin_direction_initialize^0,w,c
   961   001110  0A00               	xorlw	0	; case 0
   962   001112  B4D8               	btfsc	status,2,c
   963   001114  EF1F  F008         	goto	l994
   964   001118  0A01               	xorlw	1	; case 1
   965   00111A  B4D8               	btfsc	status,2,c
   966   00111C  EF4A  F008         	goto	l996
   967   001120  EF1B  F008         	goto	l992
   968   001124                     l1002:
   969                           
   970                           ;MCAL_Layer/GPIO/hal_gpio.c: 42:     return ret;
   971   001124  5029               	movf	gpio_pin_direction_initialize@ret^0,w,c
   972   001126  0012               	return		;funcret
   973   001128                     __end_of_gpio_pin_direction_initialize:
   974                           	callstack 0
   975                           
   976                           	psect	smallconst
   977   001000                     __psmallconst:
   978                           	callstack 0
   979   001000  00                 	db	0
   980   001001  00                 	db	0	; dummy byte at the end
   981   000000                     
   982                           	psect	rparam
   983   000000                     
   984                           	psect	config
   985                           
   986                           ; Padding undefined space
   987   300000                     	org	3145728
   988   300000  FF                 	db	255
   989                           
   990                           ;Config register CONFIG1H @ 0x300001
   991                           ;	Oscillator Selection bits
   992                           ;	OSC = HS, HS oscillator
   993                           ;	Fail-Safe Clock Monitor Enable bit
   994                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   995                           ;	Internal/External Oscillator Switchover bit
   996                           ;	IESO = OFF, Oscillator Switchover mode disabled
   997   300001                     	org	3145729
   998   300001  02                 	db	2
   999                           
  1000                           ;Config register CONFIG2L @ 0x300002
  1001                           ;	Power-up Timer Enable bit
  1002                           ;	PWRT = OFF, PWRT disabled
  1003                           ;	Brown-out Reset Enable bits
  1004                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
  1005                           ;	Brown Out Reset Voltage bits
  1006                           ;	BORV = 1, 
  1007   300002                     	org	3145730
  1008   300002  09                 	db	9
  1009                           
  1010                           ;Config register CONFIG2H @ 0x300003
  1011                           ;	Watchdog Timer Enable bit
  1012                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  1013                           ;	Watchdog Timer Postscale Select bits
  1014                           ;	WDTPS = 32768, 1:32768
  1015   300003                     	org	3145731
  1016   300003  1E                 	db	30
  1017                           
  1018                           ; Padding undefined space
  1019   300004                     	org	3145732
  1020   300004  FF                 	db	255
  1021                           
  1022                           ;Config register CONFIG3H @ 0x300005
  1023                           ;	CCP2 MUX bit
  1024                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  1025                           ;	PORTB A/D Enable bit
  1026                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
  1027                           ;	Low-Power Timer1 Oscillator Enable bit
  1028                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  1029                           ;	MCLR Pin Enable bit
  1030                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  1031   300005                     	org	3145733
  1032   300005  81                 	db	129
  1033                           
  1034                           ;Config register CONFIG4L @ 0x300006
  1035                           ;	Stack Full/Underflow Reset Enable bit
  1036                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1037                           ;	Single-Supply ICSP Enable bit
  1038                           ;	LVP = OFF, Single-Supply ICSP disabled
  1039                           ;	Extended Instruction Set Enable bit
  1040                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  1041                           ;	Background Debugger Enable bit
  1042                           ;	DEBUG = 0x1, unprogrammed default
  1043   300006                     	org	3145734
  1044   300006  81                 	db	129
  1045                           
  1046                           ; Padding undefined space
  1047   300007                     	org	3145735
  1048   300007  FF                 	db	255
  1049                           
  1050                           ;Config register CONFIG5L @ 0x300008
  1051                           ;	Code Protection bit
  1052                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  1053                           ;	Code Protection bit
  1054                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  1055                           ;	Code Protection bit
  1056                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  1057                           ;	Code Protection bit
  1058                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  1059   300008                     	org	3145736
  1060   300008  0F                 	db	15
  1061                           
  1062                           ;Config register CONFIG5H @ 0x300009
  1063                           ;	Boot Block Code Protection bit
  1064                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  1065                           ;	Data EEPROM Code Protection bit
  1066                           ;	CPD = OFF, Data EEPROM not code-protected
  1067   300009                     	org	3145737
  1068   300009  C0                 	db	192
  1069                           
  1070                           ;Config register CONFIG6L @ 0x30000A
  1071                           ;	Write Protection bit
  1072                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  1073                           ;	Write Protection bit
  1074                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  1075                           ;	Write Protection bit
  1076                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  1077                           ;	Write Protection bit
  1078                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  1079   30000A                     	org	3145738
  1080   30000A  0F                 	db	15
  1081                           
  1082                           ;Config register CONFIG6H @ 0x30000B
  1083                           ;	Configuration Register Write Protection bit
  1084                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  1085                           ;	Boot Block Write Protection bit
  1086                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  1087                           ;	Data EEPROM Write Protection bit
  1088                           ;	WRTD = OFF, Data EEPROM not write-protected
  1089   30000B                     	org	3145739
  1090   30000B  E0                 	db	224
  1091                           
  1092                           ;Config register CONFIG7L @ 0x30000C
  1093                           ;	Table Read Protection bit
  1094                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1095                           ;	Table Read Protection bit
  1096                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1097                           ;	Table Read Protection bit
  1098                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1099                           ;	Table Read Protection bit
  1100                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1101   30000C                     	org	3145740
  1102   30000C  0F                 	db	15
  1103                           
  1104                           ;Config register CONFIG7H @ 0x30000D
  1105                           ;	Boot Block Table Read Protection bit
  1106                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1107   30000D                     	org	3145741
  1108   30000D  40                 	db	64
  1109                           tosu	equ	0xFFF
  1110                           tosh	equ	0xFFE
  1111                           tosl	equ	0xFFD
  1112                           stkptr	equ	0xFFC
  1113                           pclatu	equ	0xFFB
  1114                           pclath	equ	0xFFA
  1115                           pcl	equ	0xFF9
  1116                           tblptru	equ	0xFF8
  1117                           tblptrh	equ	0xFF7
  1118                           tblptrl	equ	0xFF6
  1119                           tablat	equ	0xFF5
  1120                           prodh	equ	0xFF4
  1121                           prodl	equ	0xFF3
  1122                           indf0	equ	0xFEF
  1123                           postinc0	equ	0xFEE
  1124                           postdec0	equ	0xFED
  1125                           preinc0	equ	0xFEC
  1126                           plusw0	equ	0xFEB
  1127                           fsr0h	equ	0xFEA
  1128                           fsr0l	equ	0xFE9
  1129                           wreg	equ	0xFE8
  1130                           indf1	equ	0xFE7
  1131                           postinc1	equ	0xFE6
  1132                           postdec1	equ	0xFE5
  1133                           preinc1	equ	0xFE4
  1134                           plusw1	equ	0xFE3
  1135                           fsr1h	equ	0xFE2
  1136                           fsr1l	equ	0xFE1
  1137                           bsr	equ	0xFE0
  1138                           indf2	equ	0xFDF
  1139                           postinc2	equ	0xFDE
  1140                           postdec2	equ	0xFDD
  1141                           preinc2	equ	0xFDC
  1142                           plusw2	equ	0xFDB
  1143                           fsr2h	equ	0xFDA
  1144                           fsr2l	equ	0xFD9
  1145                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        34
    BSS         2
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     13      50
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_initialize@_pin_config	PTR struct . size(1) Largest target is 1
		 -> btn_1(COMRAM[1]), led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    gpio_pin_initialize@_pin_config	PTR struct . size(1) Largest target is 1
		 -> btn_1(COMRAM[1]), led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    gpio_pin_toggle_logic@_pin_config	PTR struct . size(1) Largest target is 1
		 -> led_1(COMRAM[1]), led_2(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config	PTR struct . size(1) Largest target is 1
		 -> btn_1(COMRAM[1]), led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_initialize
    _gpio_pin_initialize->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0    1903
                                             11 COMRAM     2     2      0
                _gpio_pin_initialize
              _gpio_pin_toggle_logic
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_toggle_logic                                6     5      1     264
                                              0 COMRAM     6     5      1
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_initialize                                  3     2      1    1156
                                              8 COMRAM     3     2      1
      _gpio_pin_direction_initialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                 8     6      2     483
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_direction_initialize                        7     6      1     255
                                              0 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_initialize
     _gpio_pin_direction_initialize
     _gpio_pin_write_logic
   _gpio_pin_toggle_logic
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      D      32       1       39.4%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      32      39        0.0%
DATA                 0      0      32       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Fri Oct 13 09:24:17 2023

                                      l48 1126                                        l81 1384  
                                      l67 1236                                        l88 12C2  
                                     l144 12FA                                       l990 1016  
                                     l992 1036                                       l994 103E  
                                     l996 1094                                       l988 1002  
                                     u310 1016                                       u311 1012  
                                     u320 1036                                       u321 1032  
                                     u410 1342                                       u411 133E  
                                     u404 11D8                                       u420 1362  
                                     u405 11D4                                       u421 135E  
                                     u350 10FA                                       u334 105C  
                                     u430 124C                                       u351 10F4  
                                     u335 1058                                       u431 1248  
                                     u360 10FC                                       u344 10B2  
                                     u440 126C                                       u345 10AE  
                                     u441 1268                                       u370 113C  
                                     u371 1138                                       u380 115C  
                                     u381 1158                                       u454 1292  
                                     u455 128E                                       u394 1182  
                                     u395 117E                                       u467 1318  
                                     _ret 0032                                       wreg 0FE8  
                                    l1000 10E4                                      l1002 1124  
                                    l1010 1128                                      l1012 113C  
                                    l1022 120A                                      l1014 115C  
                                    l1016 1164                                      l1024 1234  
                                    l1040 1382                                      l1032 1332  
                                    l1018 11BA                                      l1034 1342  
                                    l1050 1274                                      l1036 1362  
                                    l1052 12C0                                      l1044 1238  
                                    l1070 110E                                      l1038 136A  
                                    l1046 124C                                      l1048 126C  
                                    l1056 12C4                                      l1058 130E  
                                    l1068 121E                                      _LATA 0F89  
                                    _LATB 0F8A                                      _LATC 0F8B  
                                    _LATD 0F8C                                      _LATE 0F8D  
                                    _main 12C4                                      fsr2h 0FDA  
                                    indf2 0FDF                                      fsr1l 0FE1  
                                    fsr2l 0FD9                                      prodl 0FF3  
                                    start 0000                              ___param_bank 0000  
                  ?_gpio_pin_toggle_logic 0023                      _gpio_pin_write_logic 1128  
                                   ?_main 0023                                     _PORTA 0F80  
                                   _PORTB 0F81                                     _PORTC 0F82  
                                   _PORTD 0F83                                     _PORTE 0F84  
                                   _TRISA 0F92                                     _TRISB 0F93  
                                   _TRISC 0F94                                     _TRISD 0F95  
                                   _TRISE 0F96                                     _led_1 0022  
                                   _btn_1 001F                                     _led_2 0021  
                                   _led_3 0020                                     tablat 0FF5  
                                   status 0FD8            ?_gpio_pin_direction_initialize 0023  
                         __initialization 1386                              __end_of_main 1332  
                   ?_gpio_pin_write_logic 0023                             _lat_registers 000B  
                                  ??_main 002E                             __activetblptr 0002  
        gpio_pin_toggle_logic@_pin_config 0023                  gpio_pin_toggle_logic@ret 0028  
                                  isa$std 0001                              __pdataCOMRAM 0001  
                            __mediumconst 0000                                    tblptrh 0FF7  
                                  tblptrl 0FF6                                    tblptru 0FF8  
                              __accesstop 0080                   __end_of__initialization 13AA  
                           ___rparam_used 0001                    ??_gpio_pin_write_logic 0025  
                          __pcstackCOMRAM 0023  gpio_pin_direction_initialize@_pin_config 0023  
                              __pnvCOMRAM 0032                   ??_gpio_pin_toggle_logic 0024  
                          _tris_registers 0015                                   __Hparam 0000  
                                 __Lparam 0000                       _gpio_pin_initialize 1332  
                            __psmallconst 1000                                   __pcinit 1386  
                                 __ramtop 1000                                   __ptext0 12C4  
                                 __ptext1 1238                                   __ptext2 1332  
                                 __ptext3 1128                                   __ptext4 1002  
         ??_gpio_pin_direction_initialize 0024                      ?_gpio_pin_initialize 002B  
                    end_of_initialization 13AA                             __Lmediumconst 0000  
                                 postdec1 0FE5                                   postdec2 0FDD  
                                 postinc0 0FEE                                   postinc2 0FDE  
                   ??_gpio_pin_initialize 002C                             __pidataCOMRAM 13B4  
                     start_initialization 1386     __end_of_gpio_pin_direction_initialize 1128  
           _gpio_pin_direction_initialize 1002             __end_of_gpio_pin_toggle_logic 12C4  
                             __pbssCOMRAM 0030           gpio_pin_write_logic@_pin_config 0023  
               gpio_pin_write_logic@logic 0024                               __smallconst 1000  
        gpio_pin_direction_initialize@ret 0029                    gpio_pin_initialize@ret 002D  
                 gpio_pin_write_logic@ret 002A                                 copy_data0 139A  
                                __Hrparam 0000                                  __Lrparam 0000  
             __end_of_gpio_pin_initialize 1386            gpio_pin_initialize@_pin_config 002B  
                                _led_1_st 0031                                  _btn_1_st 0030  
                                isa$xinst 0000              __end_of_gpio_pin_write_logic 1238  
                   _gpio_pin_toggle_logic 1238                            _port_registers 0001  
