Release 14.4 - par P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Tue Mar 24 17:14:48 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   fx2_vga_red_i<5>_IBUF
   fx2_vga_red_i<6>_IBUF
   fx2_vga_red_i<7>_IBUF
   fx2_vga_red_i<8>_IBUF
   fx2_vga_red_i<9>_IBUF


