#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jul 25 12:25:11 2025
# Process ID: 11204
# Current directory: D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32916 D:\work_2\FPGA_Harman_Final_Project\0725_camShift\0723_histogram\250530_VGA_OV670.xpr
# Log file: D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/vivado.log
# Journal file: D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/Users/kccistc/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
ERROR: [Vivado 12-106] *** Exception: java.util.EmptyStackException (See D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/vivado_pid11204.debug)
close [ open D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv w ]
add_files D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: OV7670_VGA_Display
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.328 ; gain = 248.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7670_VGA_Display' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WAIT bound to: 1 - type: integer 
	Parameter FIRST bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/btn_debounce.v:2]
	Parameter DEBOUNCE_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/btn_debounce.v:2]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce_keep' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/btn_debounce_keep.v:23]
	Parameter DEBOUNCE_COUNT bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce_keep' (2#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/btn_debounce_keep.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_clk_gen' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:298]
INFO: [Synth 8-6155] done synthesizing module 'I2C_clk_gen' (3#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:298]
INFO: [Synth 8-6157] synthesizing module 'SCCB_controlUnit' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:99]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:199]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:223]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:247]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:182]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_controlUnit' (4#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:45]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (5#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (6#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (7#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv:49]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv:73]
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (8#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv:73]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv:108]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (9#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (10#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_MemController.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (11#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_MemController.sv:4]
INFO: [Synth 8-6157] synthesizing module 'HSV_Filter' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/HSV_Filter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'HSV_Filter' (12#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/HSV_Filter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Histogram' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/Histogram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Histogram_Control_Unit' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/Histogram.sv:30]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter SAVE bound to: 2 - type: integer 
	Parameter FIND_MAX bound to: 3 - type: integer 
	Parameter X_max bound to: 160 - type: integer 
	Parameter X_min bound to: 80 - type: integer 
	Parameter Y_max bound to: 120 - type: integer 
	Parameter Y_min bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Histogram_Control_Unit' (13#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/Histogram.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Histrogram_ram' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histrogram_ram' (14#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histogram' (15#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/Histogram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'BackProjection' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SimilarityCalc' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/BackProjection.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'SimilarityCalc' (16#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/BackProjection.sv:37]
INFO: [Synth 8-6157] synthesizing module 'BPBuffer' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BPBuffer' (17#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BackProjection' (18#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShiftCore' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_ControlUnit' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv:40]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_ControlUnit' (19#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv:40]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_Datapath' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_Datapath' (20#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'MeanShiftCore' (21#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'x_max' does not match port width (10) of module 'MeanShiftCore' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:362]
WARNING: [Synth 8-689] width (32) of port connection 'y_max' does not match port width (10) of module 'MeanShiftCore' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:363]
INFO: [Synth 8-6157] synthesizing module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:102]
INFO: [Synth 8-6157] synthesizing module 'sqrt' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'sqrt' (22#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:158]
WARNING: [Synth 8-689] width (8) of port connection 'sqrt_out' does not match port width (16) of module 'sqrt' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:143]
WARNING: [Synth 8-689] width (8) of port connection 'sqrt_out' does not match port width (16) of module 'sqrt' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'scale_Calc' (23#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ISP_for_pen' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cursor_detector' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv:93]
	Parameter margin bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cursor_detector' (24#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv:93]
INFO: [Synth 8-6157] synthesizing module 'erosion' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'erosion' (25#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv:108]
INFO: [Synth 8-6157] synthesizing module 'dense_pixel' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv:162]
	Parameter heart bound to: 400'b0000000010101010000000001010101000000000000010100001000110101010000100011010000010100001100100010001000100010001000110101010000110010001000100010001000100011010101000010001000100010001000100010001101000001010000100010001000100010001101000000000000010100001000100010001101000000000000000000000101000010001101000000000000000000000000000001010101000000000000000000000000000000000000000000000000000000000 
	Parameter glasses bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010101010101010101010101010101010101010101010100110101010101010101001101010101010000010101001101000000000101010011010101000000000101010100000000000001010101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter glitter bound to: 400'b0000000000000000101000000000000000000000000000000000101000111010000000000000000000000000000010100011101000000000000000000000101010100011001110011010101000000000101000110011001100110011100100111010000000001010101000110011001110101010000000000000000010100011001100111010000000000000000000000000101000111010000000000000000000000000000010100011101000000000000000000000000000000000101000000000000000000000 
	Parameter smile bound to: 400'b0000000010101010101010101010101000000000000010100011001100110011001100111010000010100011001100110011001100110011001110101010001100111010001100111010001100111010101000110011001100110011001100110011101010100011101000110011001100111010001110101010001100111010101010101010001100111010101000110011001100110011001100110011101000001010001100110011001100110011101000000000000010101010101010101010101000000000 
	Parameter h bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000010100000000000000000000010100000000000001010000000000000000000001010101010101010101000000000000000000000101000000000000010100000000000000000000010100000000000001010000000000000000000001010000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter a bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000001010000010100000000000000000000000001010101010101010101000000000000000000000101000000000000010100000000000000000000010100000000000001010000000000000000000001010000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter r bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010101010100000000000000000000000001010000000001010000000000000000000000000000010101010101000000000000000000000000000001010000010100000000000000000000000001010000000001010000000000000000000001010000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter m bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000010100000000000000000000010101010000010101010000000000000000000001010000010100000101000000000000000000000101000000000000010100000000000000000000010100000000000001010000000000000000000001010000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter n bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000010100000000000000000000010100000000010101010000000000000000000001010000010100000101000000000000000000000101000001010000010100000000000000000000010101010000000001010000000000000000000001010000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter draw_red bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter draw_orange bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter draw_yellow bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter draw_green bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter draw_blue bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter draw_purple bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter eraser bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000101010100000000000000000000000000000101010011001101000000000000000000000101001101010100110011010000000000000101001100110011010101001101000000000101001100110011001100110101000000000000010100110011001100110101000000000000000000000101001100110101000000000000000000000000000001010101000000000000000000000000000000000000000000000000000000000 
	Parameter no_color bound to: 400'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter alpha bound to: 4'b0100 
INFO: [Synth 8-226] default block is never used [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv:2229]
INFO: [Synth 8-6155] done synthesizing module 'dense_pixel' (26#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv:162]
INFO: [Synth 8-6155] done synthesizing module 'ISP_for_pen' (27#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer_320x240' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer_320x240.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer_320x240' (28#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer_320x240.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100M_to_10Hz' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:665]
	Parameter COUNT_MAX bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100M_to_10Hz' (29#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:665]
INFO: [Synth 8-6157] synthesizing module 'reg_x_y' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:643]
INFO: [Synth 8-6155] done synthesizing module 'reg_x_y' (30#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:643]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer_160x120_cursor' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer_160x120_cursor' (31#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'QVGA_MemController' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/QVGA_MemController.sv:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START_RIGHT bound to: 1 - type: integer 
	Parameter START_LEFT bound to: 2 - type: integer 
	Parameter default_rgb bound to: 12'b111111111111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/QVGA_MemController.sv:132]
INFO: [Synth 8-6155] done synthesizing module 'QVGA_MemController' (32#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/QVGA_MemController.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:92]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (33#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:92]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:115]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (34#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:115]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:132]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (35#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:132]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:147]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (36#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:147]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:160]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (37#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:160]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:179]
INFO: [Synth 8-226] default block is never used [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:184]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (38#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:179]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (39#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:74]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (40#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'gesture' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/new/gesture.sv:3]
	Parameter DIR_NONE bound to: 4'b0000 
	Parameter DIR_RIGHT bound to: 4'b0001 
	Parameter DIR_RIGHT_DOWN bound to: 4'b0010 
	Parameter DIR_DOWN bound to: 4'b0011 
	Parameter DIR_LEFT_DOWN bound to: 4'b0100 
	Parameter DIR_LEFT bound to: 4'b0101 
	Parameter DIR_LEFT_UP bound to: 4'b0110 
	Parameter DIR_UP bound to: 4'b0111 
	Parameter DIR_RIGHT_UP bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/new/gesture.sv:226]
INFO: [Synth 8-6155] done synthesizing module 'gesture' (41#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/new/gesture.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gesture_to_number' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/new/gesture.sv:331]
	Parameter DIR_NONE bound to: 4'b0000 
	Parameter DIR_RIGHT bound to: 4'b0001 
	Parameter DIR_RIGHT_DOWN bound to: 4'b0010 
	Parameter DIR_DOWN bound to: 4'b0011 
	Parameter DIR_LEFT_DOWN bound to: 4'b0100 
	Parameter DIR_LEFT bound to: 4'b0101 
	Parameter DIR_LEFT_UP bound to: 4'b0110 
	Parameter DIR_UP bound to: 4'b0111 
	Parameter DIR_RIGHT_UP bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'gesture_to_number' (42#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/new/gesture.sv:331]
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/VGA_code/UART_TX.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter D bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/VGA_code/UART_TX.v:78]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (43#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/VGA_code/UART_TX.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_genp' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/VGA_code/UART_TX.v:156]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_genp' (44#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/VGA_code/UART_TX.v:156]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_VGA_Display' (45#1) [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1712.598 ; gain = 471.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1712.598 ; gain = 471.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1712.598 ; gain = 471.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1712.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/constrs_1/imports/250530_VGA_OV670/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/constrs_1/imports/250530_VGA_OV670/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1798.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1936.281 ; gain = 694.758
106 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1936.281 ; gain = 831.625
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jul 25 12:37:34 2025] Launched synth_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/synth_1/runme.log
[Fri Jul 25 12:37:34 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1997.621 ; gain = 26.719
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB7B2BA
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/impl_1/OV7670_VGA_Display.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/impl_1/OV7670_VGA_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jul 25 12:44:25 2025] Launched synth_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/synth_1/runme.log
[Fri Jul 25 12:44:25 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/impl_1/OV7670_VGA_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/impl_1/OV7670_VGA_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv w ]
add_files -fileset sim_1 D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv
set_property top tb_scale [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/VGA_code/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-311] analyzing module baud_tick_genp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/btn_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/btn_debounce_keep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_debounce_keep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fndController
INFO: [VRFC 10-311] analyzing module mux_4x1_1bit
INFO: [VRFC 10-311] analyzing module clk_div_1khz
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-311] analyzing module decoder_2x4
INFO: [VRFC 10-311] analyzing module digitSplitter
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-311] analyzing module BCDtoSEG_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/BackProjection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BackProjection
INFO: [VRFC 10-311] analyzing module SimilarityCalc
INFO: [VRFC 10-311] analyzing module BPBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/HSV_Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HSV_Filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Histogram
INFO: [VRFC 10-311] analyzing module Histogram_Control_Unit
INFO: [VRFC 10-311] analyzing module Histrogram_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP_for_pen
INFO: [VRFC 10-311] analyzing module cursor_detector
INFO: [VRFC 10-311] analyzing module erosion
INFO: [VRFC 10-311] analyzing module dense_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_MemController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_MemController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/QVGA_MemController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QVGA_MemController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Controller
INFO: [VRFC 10-311] analyzing module pixel_clk_gen
INFO: [VRFC 10-311] analyzing module pixel_counter
INFO: [VRFC 10-311] analyzing module vga_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_cursor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer_320x240.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_320x240
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/new/gesture.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gesture
INFO: [VRFC 10-311] analyzing module gesture_to_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_intf
INFO: [VRFC 10-311] analyzing module SCCB_controlUnit
INFO: [VRFC 10-311] analyzing module I2C_clk_gen
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_VGA_Display
INFO: [VRFC 10-2458] undeclared symbol center_valid, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:374]
INFO: [VRFC 10-2458] undeclared symbol scale_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:392]
INFO: [VRFC 10-2458] undeclared symbol tick, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:562]
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-311] analyzing module mux_14bit
INFO: [VRFC 10-311] analyzing module reg_x_y
INFO: [VRFC 10-311] analyzing module clk_div_100M_to_10Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/UART_FIFO_STOPWATCH/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2458] undeclared symbol w_tx_finish, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/UART_FIFO_STOPWATCH/uart.v:31]
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module baud_tick_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt
Compiling module xil_defaultlib.scale_Calc
Compiling module xil_defaultlib.tb_scale
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_scale_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/xsim.dir/tb_scale_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 25 13:34:46 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_scale_behav -key {Behavioral:sim_1:Functional:tb_scale} -tclbatch {tb_scale.tcl} -view {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg
WARNING: Simulation object /tb_uart/clk was not found in the design.
WARNING: Simulation object /tb_uart/reset was not found in the design.
WARNING: Simulation object /tb_uart/two_byte_done was not found in the design.
WARNING: Simulation object /tb_uart/x_count was not found in the design.
WARNING: Simulation object /tb_uart/y_count was not found in the design.
WARNING: Simulation object /tb_uart/keep_start was not found in the design.
WARNING: Simulation object /tb_uart/all_trans_complete was not found in the design.
WARNING: Simulation object /tb_uart/state was not found in the design.
WARNING: Simulation object /tb_uart/next was not found in the design.
WARNING: Simulation object /tb_uart/x_coord was not found in the design.
WARNING: Simulation object /tb_uart/y_coord was not found in the design.
WARNING: Simulation object /tb_uart/rAddr_320x240 was not found in the design.
WARNING: Simulation object /tb_uart/tx_data was not found in the design.
WARNING: Simulation object /tb_uart/cu_state was not found in the design.
WARNING: Simulation object /tb_uart/red_port was not found in the design.
WARNING: Simulation object /tb_uart/green_port was not found in the design.
WARNING: Simulation object /tb_uart/blue_port was not found in the design.
WARNING: Simulation object /tb_uart/uart_start_btn was not found in the design.
WARNING: Simulation object /tb_uart/start_trigger was not found in the design.
WARNING: Simulation object /tb_uart/tx was not found in the design.
WARNING: Simulation object /tb_uart/tx_done was not found in the design.
WARNING: Simulation object /tb_uart/tx_finish was not found in the design.
WARNING: Simulation object /tb_uart/oe was not found in the design.
WARNING: Simulation object /tb_uart/qvga_rData was not found in the design.
WARNING: Simulation object /tb_uart/IDLE was not found in the design.
WARNING: Simulation object /tb_uart/FIRST_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/SECOND_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/U_QVGA_MemController/rData was not found in the design.
WARNING: Simulation object /tb_uart/U_FrameBuffer_320x240/rData was not found in the design.
WARNING: Simulation object /tb_uart/dut_uart/w_tick was not found in the design.
source tb_scale.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_scale_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3553.223 ; gain = 53.703
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3556.152 ; gain = 2.930
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3562.105 ; gain = 1.797
run 1 us
run 1 us
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3562.359 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jul 25 14:00:21 2025] Launched synth_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/synth_1/runme.log
[Fri Jul 25 14:00:21 2025] Launched impl_1...
Run output will be captured here: D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/impl_1/runme.log
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove:           : "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove:           : "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/simulate.log"
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.runs/impl_1/OV7670_VGA_Display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scale
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt
Compiling module xil_defaultlib.scale_Calc
Compiling module xil_defaultlib.tb_scale
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_scale_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3564.848 ; gain = 0.855
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt_newton
INFO: [VRFC 10-2458] undeclared symbol sqrt_out, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:150]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scale
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'k' on this module [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:120]
ERROR: [VRFC 10-3180] cannot find port 'k' on this module [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:129]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'k' on this module [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:120]
ERROR: [VRFC 10-3180] cannot find port 'k' on this module [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:129]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/VGA_code/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-311] analyzing module baud_tick_genp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/btn_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/btn_debounce_keep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_debounce_keep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/fndController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fndController
INFO: [VRFC 10-311] analyzing module mux_4x1_1bit
INFO: [VRFC 10-311] analyzing module clk_div_1khz
INFO: [VRFC 10-311] analyzing module counter_2bit
INFO: [VRFC 10-311] analyzing module decoder_2x4
INFO: [VRFC 10-311] analyzing module digitSplitter
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-311] analyzing module BCDtoSEG_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/BackProjection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BackProjection
INFO: [VRFC 10-311] analyzing module SimilarityCalc
INFO: [VRFC 10-311] analyzing module BPBuffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/HSV_Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HSV_Filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Histogram
INFO: [VRFC 10-311] analyzing module Histogram_Control_Unit
INFO: [VRFC 10-311] analyzing module Histrogram_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP_for_pen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP_for_pen
INFO: [VRFC 10-311] analyzing module cursor_detector
INFO: [VRFC 10-311] analyzing module erosion
INFO: [VRFC 10-311] analyzing module dense_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_MemController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_MemController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/QVGA_MemController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QVGA_MemController
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/250530_VGA_OV670/VGA_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Controller
INFO: [VRFC 10-311] analyzing module pixel_clk_gen
INFO: [VRFC 10-311] analyzing module pixel_counter
INFO: [VRFC 10-311] analyzing module vga_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_cursor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/frame_buffer_320x240.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_320x240
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/new/gesture.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gesture
INFO: [VRFC 10-311] analyzing module gesture_to_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/sccb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_intf
INFO: [VRFC 10-311] analyzing module SCCB_controlUnit
INFO: [VRFC 10-311] analyzing module I2C_clk_gen
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_VGA_Display
INFO: [VRFC 10-2458] undeclared symbol center_valid, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:374]
INFO: [VRFC 10-2458] undeclared symbol scale_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:392]
INFO: [VRFC 10-2458] undeclared symbol tick, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/OV7670_VGA_Display.sv:562]
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-311] analyzing module mux_14bit
INFO: [VRFC 10-311] analyzing module reg_x_y
INFO: [VRFC 10-311] analyzing module clk_div_100M_to_10Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/UART_FIFO_STOPWATCH/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2458] undeclared symbol w_tx_finish, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/imports/UART_FIFO_STOPWATCH/uart.v:31]
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module baud_tick_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt_newton
INFO: [VRFC 10-2458] undeclared symbol sqrt_out, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:150]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scale
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <sqrt> not found while processing module instance <X_sqrt> [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:116]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt_newton
INFO: [VRFC 10-2458] undeclared symbol sqrt_out, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:150]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scale
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <sqrt> not found while processing module instance <X_sqrt> [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:116]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2458] undeclared symbol sqrt_out, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:150]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scale
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'k' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'k' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt
Compiling module xil_defaultlib.scale_Calc
Compiling module xil_defaultlib.tb_scale
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_scale_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/xsim.dir/tb_scale_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 25 14:17:59 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_scale_behav -key {Behavioral:sim_1:Functional:tb_scale} -tclbatch {tb_scale.tcl} -view {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg
WARNING: Simulation object /tb_uart/clk was not found in the design.
WARNING: Simulation object /tb_uart/reset was not found in the design.
WARNING: Simulation object /tb_uart/two_byte_done was not found in the design.
WARNING: Simulation object /tb_uart/x_count was not found in the design.
WARNING: Simulation object /tb_uart/y_count was not found in the design.
WARNING: Simulation object /tb_uart/keep_start was not found in the design.
WARNING: Simulation object /tb_uart/all_trans_complete was not found in the design.
WARNING: Simulation object /tb_uart/state was not found in the design.
WARNING: Simulation object /tb_uart/next was not found in the design.
WARNING: Simulation object /tb_uart/x_coord was not found in the design.
WARNING: Simulation object /tb_uart/y_coord was not found in the design.
WARNING: Simulation object /tb_uart/rAddr_320x240 was not found in the design.
WARNING: Simulation object /tb_uart/tx_data was not found in the design.
WARNING: Simulation object /tb_uart/cu_state was not found in the design.
WARNING: Simulation object /tb_uart/red_port was not found in the design.
WARNING: Simulation object /tb_uart/green_port was not found in the design.
WARNING: Simulation object /tb_uart/blue_port was not found in the design.
WARNING: Simulation object /tb_uart/uart_start_btn was not found in the design.
WARNING: Simulation object /tb_uart/start_trigger was not found in the design.
WARNING: Simulation object /tb_uart/tx was not found in the design.
WARNING: Simulation object /tb_uart/tx_done was not found in the design.
WARNING: Simulation object /tb_uart/tx_finish was not found in the design.
WARNING: Simulation object /tb_uart/oe was not found in the design.
WARNING: Simulation object /tb_uart/qvga_rData was not found in the design.
WARNING: Simulation object /tb_uart/IDLE was not found in the design.
WARNING: Simulation object /tb_uart/FIRST_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/SECOND_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/U_QVGA_MemController/rData was not found in the design.
WARNING: Simulation object /tb_uart/U_FrameBuffer_320x240/rData was not found in the design.
WARNING: Simulation object /tb_uart/dut_uart/w_tick was not found in the design.
source tb_scale.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=x
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=x
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=x
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=x
$finish called at time : 405 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_scale_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3571.902 ; gain = 7.055
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'k' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'k' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=x
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=x
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=x
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=x
$finish called at time : 405 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3579.445 ; gain = 7.543
run 1 us
run 1 us
run 1 us
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'k' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'k' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=x
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=x
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=x
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=x
$finish called at time : 405 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3584.418 ; gain = 0.277
run 1 us
run 1 us
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'k' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'k' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=x
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=x
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=x
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=x
$finish called at time : 405 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3586.586 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2458] undeclared symbol calc, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:153]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scale
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt
Compiling module xil_defaultlib.scale_Calc
Compiling module xil_defaultlib.tb_scale
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_scale_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_scale_behav -key {Behavioral:sim_1:Functional:tb_scale} -tclbatch {tb_scale.tcl} -view {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg
WARNING: Simulation object /tb_uart/clk was not found in the design.
WARNING: Simulation object /tb_uart/reset was not found in the design.
WARNING: Simulation object /tb_uart/two_byte_done was not found in the design.
WARNING: Simulation object /tb_uart/x_count was not found in the design.
WARNING: Simulation object /tb_uart/y_count was not found in the design.
WARNING: Simulation object /tb_uart/keep_start was not found in the design.
WARNING: Simulation object /tb_uart/all_trans_complete was not found in the design.
WARNING: Simulation object /tb_uart/state was not found in the design.
WARNING: Simulation object /tb_uart/next was not found in the design.
WARNING: Simulation object /tb_uart/x_coord was not found in the design.
WARNING: Simulation object /tb_uart/y_coord was not found in the design.
WARNING: Simulation object /tb_uart/rAddr_320x240 was not found in the design.
WARNING: Simulation object /tb_uart/tx_data was not found in the design.
WARNING: Simulation object /tb_uart/cu_state was not found in the design.
WARNING: Simulation object /tb_uart/red_port was not found in the design.
WARNING: Simulation object /tb_uart/green_port was not found in the design.
WARNING: Simulation object /tb_uart/blue_port was not found in the design.
WARNING: Simulation object /tb_uart/uart_start_btn was not found in the design.
WARNING: Simulation object /tb_uart/start_trigger was not found in the design.
WARNING: Simulation object /tb_uart/tx was not found in the design.
WARNING: Simulation object /tb_uart/tx_done was not found in the design.
WARNING: Simulation object /tb_uart/tx_finish was not found in the design.
WARNING: Simulation object /tb_uart/oe was not found in the design.
WARNING: Simulation object /tb_uart/qvga_rData was not found in the design.
WARNING: Simulation object /tb_uart/IDLE was not found in the design.
WARNING: Simulation object /tb_uart/FIRST_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/SECOND_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/U_QVGA_MemController/rData was not found in the design.
WARNING: Simulation object /tb_uart/U_FrameBuffer_320x240/rData was not found in the design.
WARNING: Simulation object /tb_uart/dut_uart/w_tick was not found in the design.
source tb_scale.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=x
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=x
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=x
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=x
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_scale_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=x
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=x
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=x
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=x
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3587.266 ; gain = 0.000
run 1 us
run 1 us
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=x
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=x
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=x
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=x
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3590.418 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove:           : "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove:           : "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=x
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=x
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=x
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=x
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3592.984 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=x
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=x
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=x
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=x
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3593.234 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scale
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt
Compiling module xil_defaultlib.scale_Calc
Compiling module xil_defaultlib.tb_scale
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_scale_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=20
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=20
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=20
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=20
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3838.730 ; gain = 0.000
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove:           : "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove:           : "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=20
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=20
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=20
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=20
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3838.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_scale_behav -key {Behavioral:sim_1:Functional:tb_scale} -tclbatch {tb_scale.tcl} -view {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg
WARNING: Simulation object /tb_uart/clk was not found in the design.
WARNING: Simulation object /tb_uart/reset was not found in the design.
WARNING: Simulation object /tb_uart/two_byte_done was not found in the design.
WARNING: Simulation object /tb_uart/x_count was not found in the design.
WARNING: Simulation object /tb_uart/y_count was not found in the design.
WARNING: Simulation object /tb_uart/keep_start was not found in the design.
WARNING: Simulation object /tb_uart/all_trans_complete was not found in the design.
WARNING: Simulation object /tb_uart/state was not found in the design.
WARNING: Simulation object /tb_uart/next was not found in the design.
WARNING: Simulation object /tb_uart/x_coord was not found in the design.
WARNING: Simulation object /tb_uart/y_coord was not found in the design.
WARNING: Simulation object /tb_uart/rAddr_320x240 was not found in the design.
WARNING: Simulation object /tb_uart/tx_data was not found in the design.
WARNING: Simulation object /tb_uart/cu_state was not found in the design.
WARNING: Simulation object /tb_uart/red_port was not found in the design.
WARNING: Simulation object /tb_uart/green_port was not found in the design.
WARNING: Simulation object /tb_uart/blue_port was not found in the design.
WARNING: Simulation object /tb_uart/uart_start_btn was not found in the design.
WARNING: Simulation object /tb_uart/start_trigger was not found in the design.
WARNING: Simulation object /tb_uart/tx was not found in the design.
WARNING: Simulation object /tb_uart/tx_done was not found in the design.
WARNING: Simulation object /tb_uart/tx_finish was not found in the design.
WARNING: Simulation object /tb_uart/oe was not found in the design.
WARNING: Simulation object /tb_uart/qvga_rData was not found in the design.
WARNING: Simulation object /tb_uart/IDLE was not found in the design.
WARNING: Simulation object /tb_uart/FIRST_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/SECOND_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/U_QVGA_MemController/rData was not found in the design.
WARNING: Simulation object /tb_uart/U_FrameBuffer_320x240/rData was not found in the design.
WARNING: Simulation object /tb_uart/dut_uart/w_tick was not found in the design.
source tb_scale.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=20
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=20
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=20
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=20
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_scale_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove:           : "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove:           : "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:122]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:131]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=20
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=20
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=20
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=20
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
run 1 us
run 1 us
run 1 us
run 1 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scale
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt
Compiling module xil_defaultlib.scale_Calc
Compiling module xil_defaultlib.tb_scale
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_scale_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=20
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=20
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=20
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=20
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3838.730 ; gain = 0.000
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_scale_Calc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt
Compiling module xil_defaultlib.scale_Calc
Compiling module xil_defaultlib.tb_scale
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_scale_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_scale_behav -key {Behavioral:sim_1:Functional:tb_scale} -tclbatch {tb_scale.tcl} -view {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg
WARNING: Simulation object /tb_uart/clk was not found in the design.
WARNING: Simulation object /tb_uart/reset was not found in the design.
WARNING: Simulation object /tb_uart/two_byte_done was not found in the design.
WARNING: Simulation object /tb_uart/x_count was not found in the design.
WARNING: Simulation object /tb_uart/y_count was not found in the design.
WARNING: Simulation object /tb_uart/keep_start was not found in the design.
WARNING: Simulation object /tb_uart/all_trans_complete was not found in the design.
WARNING: Simulation object /tb_uart/state was not found in the design.
WARNING: Simulation object /tb_uart/next was not found in the design.
WARNING: Simulation object /tb_uart/x_coord was not found in the design.
WARNING: Simulation object /tb_uart/y_coord was not found in the design.
WARNING: Simulation object /tb_uart/rAddr_320x240 was not found in the design.
WARNING: Simulation object /tb_uart/tx_data was not found in the design.
WARNING: Simulation object /tb_uart/cu_state was not found in the design.
WARNING: Simulation object /tb_uart/red_port was not found in the design.
WARNING: Simulation object /tb_uart/green_port was not found in the design.
WARNING: Simulation object /tb_uart/blue_port was not found in the design.
WARNING: Simulation object /tb_uart/uart_start_btn was not found in the design.
WARNING: Simulation object /tb_uart/start_trigger was not found in the design.
WARNING: Simulation object /tb_uart/tx was not found in the design.
WARNING: Simulation object /tb_uart/tx_done was not found in the design.
WARNING: Simulation object /tb_uart/tx_finish was not found in the design.
WARNING: Simulation object /tb_uart/oe was not found in the design.
WARNING: Simulation object /tb_uart/qvga_rData was not found in the design.
WARNING: Simulation object /tb_uart/IDLE was not found in the design.
WARNING: Simulation object /tb_uart/FIRST_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/SECOND_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/U_QVGA_MemController/rData was not found in the design.
WARNING: Simulation object /tb_uart/U_FrameBuffer_320x240/rData was not found in the design.
WARNING: Simulation object /tb_uart/dut_uart/w_tick was not found in the design.
source tb_scale.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=20
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=20
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=20
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=20
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_scale_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_scale' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim/background.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_scale_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/uart_cu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_cu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/emoji_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emoji_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/framebuffer_160x120_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer_160x120_draw_erase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISP
INFO: [VRFC 10-2458] undeclared symbol rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/ISP.sv:53]
INFO: [VRFC 10-311] analyzing module chromakey
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-311] analyzing module gaussian
INFO: [VRFC 10-311] analyzing module sobel_filter
INFO: [VRFC 10-311] analyzing module checkerboard_mask
INFO: [VRFC 10-311] analyzing module cartoon_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/UpDownNumber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_number
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/User_Tracking_UART_Tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module User_Tracking_UART_Tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/MeanShiftCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore
INFO: [VRFC 10-311] analyzing module MeanShift_ControlUnit
INFO: [VRFC 10-311] analyzing module MeanShift_Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scale_Calc
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/MeanShiftCore_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MeanShiftCore_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
INFO: [VRFC 10-2458] undeclared symbol uart_start_btn, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:26]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:87]
INFO: [VRFC 10-2458] undeclared symbol tx_done, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:88]
INFO: [VRFC 10-2458] undeclared symbol oe, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:105]
INFO: [VRFC 10-2458] undeclared symbol w_rclk, assumed default net type wire [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_uart.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_Histogram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Histogram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ScaleController
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
"xelab -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 312bbbdadd794800abc980b83578472b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_scale_behav xil_defaultlib.tb_scale xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'sqrt_out' [D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sources_1/new/scale_Calc.sv:135]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt
Compiling module xil_defaultlib.scale_Calc
Compiling module xil_defaultlib.tb_scale
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_scale_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_scale_behav -key {Behavioral:sim_1:Functional:tb_scale} -tclbatch {tb_scale.tcl} -view {D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/tb_uart_behav.wcfg
WARNING: Simulation object /tb_uart/clk was not found in the design.
WARNING: Simulation object /tb_uart/reset was not found in the design.
WARNING: Simulation object /tb_uart/two_byte_done was not found in the design.
WARNING: Simulation object /tb_uart/x_count was not found in the design.
WARNING: Simulation object /tb_uart/y_count was not found in the design.
WARNING: Simulation object /tb_uart/keep_start was not found in the design.
WARNING: Simulation object /tb_uart/all_trans_complete was not found in the design.
WARNING: Simulation object /tb_uart/state was not found in the design.
WARNING: Simulation object /tb_uart/next was not found in the design.
WARNING: Simulation object /tb_uart/x_coord was not found in the design.
WARNING: Simulation object /tb_uart/y_coord was not found in the design.
WARNING: Simulation object /tb_uart/rAddr_320x240 was not found in the design.
WARNING: Simulation object /tb_uart/tx_data was not found in the design.
WARNING: Simulation object /tb_uart/cu_state was not found in the design.
WARNING: Simulation object /tb_uart/red_port was not found in the design.
WARNING: Simulation object /tb_uart/green_port was not found in the design.
WARNING: Simulation object /tb_uart/blue_port was not found in the design.
WARNING: Simulation object /tb_uart/uart_start_btn was not found in the design.
WARNING: Simulation object /tb_uart/start_trigger was not found in the design.
WARNING: Simulation object /tb_uart/tx was not found in the design.
WARNING: Simulation object /tb_uart/tx_done was not found in the design.
WARNING: Simulation object /tb_uart/tx_finish was not found in the design.
WARNING: Simulation object /tb_uart/oe was not found in the design.
WARNING: Simulation object /tb_uart/qvga_rData was not found in the design.
WARNING: Simulation object /tb_uart/IDLE was not found in the design.
WARNING: Simulation object /tb_uart/FIRST_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/SECOND_BYTE was not found in the design.
WARNING: Simulation object /tb_uart/U_QVGA_MemController/rData was not found in the design.
WARNING: Simulation object /tb_uart/U_FrameBuffer_320x240/rData was not found in the design.
WARNING: Simulation object /tb_uart/dut_uart/w_tick was not found in the design.
source tb_scale.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
M00=5000, M20=2000000, M02=1000000, x_center=20, y_center=10 --> width=x, height=20
M00=10000, M20=4500000, M02=3600000, x_center=25, y_center=18 --> width=x, height=20
M00=20000, M20=10000000, M02=8000000, x_center=50, y_center=45 --> width=x, height=20
M00=8000, M20=1600000, M02=1200000, x_center=14, y_center=12 --> width=x, height=20
$finish called at time : 435 ns : File "D:/work_2/FPGA_Harman_Final_Project/0725_camShift/0723_histogram/250530_VGA_OV670.srcs/sim_1/new/tb_scale.sv" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_scale_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 25 15:07:45 2025...
