current_goal: info: loading goal `Design_Read' (in progress)
current_goal: info: finished loading goal `Design_Read' (ok)

INFO:    SpyGlass will run goal(s) 'Design_Read'.


RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/spyglass)
RTL SGDC checks have been disabled as synthesis is not happening in the run.

INFO [76]    Using './counter/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule ZeroSizeFile (Rule 1 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck01 (Rule 2 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 3 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 4 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 5 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 6 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoleteRules (Rule 7 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportDeprecatedRules (Rule 8 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 9 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 10 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 11 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 12 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 13 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 14 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 15 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 16 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 17 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 18 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 19 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 20 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 21 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 22 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 23 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 24 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 25 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 26 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 27 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 28 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 29 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 30 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 31 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 32 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 33 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 34 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 35 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 36 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 37 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 38 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 39 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 40 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 41 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 42 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 43 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 44 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 45 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup01 (Rule 46 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 47 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 48 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 49 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 50 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 51 of total 117) .... done (Time = 0.00s, Memory = 192.0K)
Checking Rule CMD_ignorelibs01 (Rule 52 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 53 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 54 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 55 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "rtl/adbg_axi_biu.sv" ....
 Analyzing source file "rtl/adbg_axi_defines.v" ....
 Analyzing source file "rtl/adbg_axi_module.sv" ....
 Analyzing source file "rtl/adbg_crc32.sv" ....
 Analyzing source file "rtl/adbg_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_biu.sv" ....
 Analyzing source file "rtl/adbg_or1k_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_module.sv" ....
 Analyzing source file "rtl/adbg_or1k_status_reg.sv" ....
 Analyzing source file "rtl/adbg_tap_defines.v" ....
 Analyzing source file "rtl/adbg_tap_top.sv" ....
 Analyzing source file "rtl/adbg_top.sv" ....
 Analyzing source file "rtl/adv_dbg_if.sv" ....
 Analyzing source file "rtl/apb2per.sv" ....
 Analyzing source file "rtl/apb_bus.sv" ....
 Analyzing source file "rtl/apb_event_unit.sv" ....
 Analyzing source file "rtl/apb_fll_if.sv" ....
 Analyzing source file "rtl/apb_gpio.sv" ....
 Analyzing source file "rtl/apb_i2c.sv" ....
 Analyzing source file "rtl/apb_mock_uart.sv" ....
 Analyzing source file "rtl/apb_node.sv" ....
 Analyzing source file "rtl/apb_node_wrap.sv" ....
 Analyzing source file "rtl/apb_pulpino.sv" ....
 Analyzing source file "rtl/apb_spi_master.sv" ....
 Analyzing source file "rtl/apb_timer.sv" ....
 Analyzing source file "rtl/apb_uart_sv.sv" ....
 Analyzing source file "rtl/apu_core_package.sv" ....
 Analyzing source file "rtl/apu_defines.sv" ....
 Analyzing source file "rtl/apu_macros.sv" ....
 Analyzing source file "rtl/axi2apb.sv" ....
 Analyzing source file "rtl/axi2apb_wrap.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_DW.sv" ....
 Analyzing source file "rtl/axi_AR_allocator.sv" ....
 Analyzing source file "rtl/axi_ArbitrationTree.sv" ....
 Analyzing source file "rtl/axi_ar_buffer.sv" ....
 Analyzing source file "rtl/axi_AW_allocator.sv" ....
 Analyzing source file "rtl/axi_aw_buffer.sv" ....
 Analyzing source file "rtl/axi_b_buffer.sv" ....
 Analyzing source file "rtl/axi_BR_allocator.sv" ....
 Analyzing source file "rtl/axi_bus.sv" ....
 Analyzing source file "rtl/axi_BW_allocator.sv" ....
 Analyzing source file "rtl/axi_DW_allocator.sv" ....
 Analyzing source file "rtl/axi_FanInPrimitive_Req.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP_wrap.sv" ....
 Analyzing source file "rtl/axi_multiplexer.sv" ....
 Analyzing source file "rtl/axi_node_intf_wrap.sv" ....
 Analyzing source file "rtl/axi_node.sv" ....
 Analyzing source file "rtl/axi_pkg.sv" ....
 Analyzing source file "rtl/axi_r_buffer.sv" ....
 Analyzing source file "rtl/axi_read_only_ctrl.sv" ....
 Analyzing source file "rtl/axi_request_block.sv" ....
 Analyzing source file "rtl/axi_response_block.sv" ....
 Analyzing source file "rtl/axi_RR_Flag_Req.sv" ....
 Analyzing source file "rtl/axi_single_slice.sv" ....
 Analyzing source file "rtl/axi_slice.sv" ....
 Analyzing source file "rtl/axi_slice_wrap.sv" ....
 Analyzing source file "rtl/axi_spi_slave.sv" ....
 Analyzing source file "rtl/axi_spi_slave_wrap.sv" ....
 Analyzing source file "rtl/axi_w_buffer.sv" ....
 Analyzing source file "rtl/axi_write_only_ctrl.sv" ....
 Analyzing source file "rtl/boot_code.sv" ....
 Analyzing source file "rtl/boot_rom_wrap.sv" ....
 Analyzing source file "rtl/cf_math_pkg.sv" ....
 Analyzing source file "rtl/clk_rst_gen.sv" ....
 Analyzing source file "rtl/cluster_clock_gating.sv" ....
 Analyzing source file "rtl/cluster_clock_inverter.sv" ....
 Analyzing source file "rtl/cluster_clock_mux2.sv" ....
 Analyzing source file "rtl/config.sv" ....
 Analyzing source file "rtl/core2axi.sv" ....
 Analyzing source file "rtl/core2axi_wrap.sv" ....
 Analyzing source file "rtl/core_region.sv" ....
 Analyzing source file "rtl/dc_data_buffer.sv" ....
 Analyzing source file "rtl/dc_full_detector.v" ....
 Analyzing source file "rtl/dc_synchronizer.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_din.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_dout.v" ....
 Analyzing source file "rtl/dc_token_ring.v" ....
 Analyzing source file "rtl/debug_bus.sv" ....
 Analyzing source file "rtl/defines_event_unit.sv" ....
 Analyzing source file "rtl/dp_ram.sv" ....
 Analyzing source file "rtl/dp_ram_wrap.sv" ....
 Analyzing source file "rtl/fifo_v2.sv" ....
 Analyzing source file "rtl/fifo_v3.sv" ....
 Analyzing source file "rtl/generic_fifo.sv" ....
 Analyzing source file "rtl/generic_service_unit.sv" ....
 Analyzing source file "rtl/i2c_master_bit_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_byte_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_defines.sv" ....
 Analyzing source file "rtl/instr_ram_wrap.sv" ....
 Analyzing source file "rtl/io_generic_fifo.sv" ....
 Analyzing source file "rtl/onehot_to_bin.sv" ....
 Analyzing source file "rtl/periph_bus_wrap.sv" ....
 Analyzing source file "rtl/peripherals.sv" ....
 Analyzing source file "rtl/pulp_clock_gating.sv" ....
 Analyzing source file "rtl/pulp_clock_inverter.sv" ....
 Analyzing source file "rtl/pulp_clock_mux2.sv" ....
 Analyzing source file "rtl/pulpino_top.sv" ....
 Analyzing source file "rtl/pulpino_wrap.v" ....
 Analyzing source file "rtl/ram_mux.sv" ....
 Analyzing source file "rtl/random_stalls.sv" ....
 Analyzing source file "rtl/register_file_test_wrap.sv" ....
 Analyzing source file "rtl/fpnew_pkg.sv" ....
 Analyzing source file "rtl/riscv_defines.v" ....
 Analyzing source file "rtl/risc_mult.sv" ....
 Analyzing source file "rtl/riscv_alu_div.sv" ....
 Analyzing source file "rtl/riscv_alu.sv" ....
 Analyzing source file "rtl/riscv_compressed_decoder.sv" ....
 Analyzing source file "rtl/riscv_config.sv" ....
 Analyzing source file "rtl/riscv_controller.sv" ....
 Analyzing source file "rtl/riscv_core.sv" ....
 Analyzing source file "rtl/riscv_cs_registers.sv" ....
 Analyzing source file "rtl/riscv_decoder.sv" ....
 Analyzing source file "rtl/riscv_ex_stage.sv" ....
 Analyzing source file "rtl/riscv_fetch_fifo.sv" ....
 Analyzing source file "rtl/riscv_hwloop_controller.sv" ....
 Analyzing source file "rtl/riscv_hwloop_regs.sv" ....
 Analyzing source file "rtl/riscv_id_stage.sv" ....
 Analyzing source file "rtl/riscv_if_stage.sv" ....
 Analyzing source file "rtl/riscv_int_controller.sv" ....
 Analyzing source file "rtl/riscv_load_store_unit.sv" ....
 Analyzing source file "rtl/riscv_mult.sv" ....
 Analyzing source file "rtl/riscv_prefetch_buffer.sv" ....
 Analyzing source file "rtl/riscv_register_file.sv" ....
 Analyzing source file "rtl/rstgen.sv" ....
 Analyzing source file "rtl/sleep_unit.sv" ....
 Analyzing source file "rtl/spi_master_apb_if.sv" ....
 Analyzing source file "rtl/spi_master_clkgen.sv" ....
 Analyzing source file "rtl/spi_master_controller.sv" ....
 Analyzing source file "rtl/spi_master_fifo.sv" ....
 Analyzing source file "rtl/spi_master_rx.sv" ....
 Analyzing source file "rtl/spi_master_tx.sv" ....
 Analyzing source file "rtl/spi_slave_axi_plug.sv" ....
 Analyzing source file "rtl/spi_slave_cmd_parser.sv" ....
 Analyzing source file "rtl/spi_slave_controller.sv" ....
 Analyzing source file "rtl/spi_slave_dc_fifo.sv" ....
 Analyzing source file "rtl/spi_slave_regs.sv" ....
 Analyzing source file "rtl/spi_slave_rx.sv" ....
 Analyzing source file "rtl/spi_slave_syncro.sv" ....
 Analyzing source file "rtl/spi_slave_tx.sv" ....
 Analyzing source file "rtl/sp_ram.sv" ....
 Analyzing source file "rtl/sp_ram_wrap.sv" ....
 Analyzing source file "rtl/timer.sv" ....
 Analyzing source file "rtl/uart_interrupt.sv" ....
 Analyzing source file "rtl/uart_rx.sv" ....
 Analyzing source file "rtl/uart_tx.sv" ....
***Syntax Errors detected - RULE CHECKING ABORTED***
Checking Rule ViolationLimitReached (Rule 56 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 57 of total 117) .... done (Time = 0.00s, Memory = 0.0K)

SpyGlass Rule Checking ABORTED.

        ********** LICENSE EXPIRY NOTIFICATION **********
        Some or all of the license features at following license server(s)
        are about to expire.

        License Server: 27020@vlsi (HostID: 40ed00a2eb46)
            Example: Feature "oemunlock 2024.09 (or > 2024.09)" expires in next 8 days.

        You can use command "lmstat -a -c <License Server>" to get
        details about the given license.

        Please contact Spyglass Support or your CAD administrator
        to renew your licenses.
        ********** END OF LICENSE EXPIRY NOTIFICATION **********


Generating data for Console...

Generating moresimple report from './counter/Design_Read/spyglass.vdb' to './counter/Design_Read/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './counter/Design_Read/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './counter/Design_Read/spyglass.vdb' to './counter/Design_Read/spyglass_reports/no_msg_reporting_rules.rpt' ....

Policy specific data (reports) are present in the directory './counter/Design_Read/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './counter/consolidated_reports/Design_Read/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      Design_Read
   Command-line read  :      0 fatal,      0 error,        2 warnings,     1 information message 
** Design Read        :      7 fatals,     1 error,        0 warning,      0 information message 
   -------------------------------------------------------------------------------------
** Total              :      7 fatals,     1 error,        2 warnings,     1 information message 

  Total Number of Generated Messages     :        11 (7 fatals, 1 error, 2 warnings, 1 Info)
  Number of Reported Messages            :        11 (7 fatals, 1 error, 2 warnings, 1 Info)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

Following FATAL message(s) generated in current run -

Rule         Severity   File                           Line   Message
-------------------------------------------------------------------------
STX_VE_602   Syntax     rtl/fpnew_pkg.sv               14     Redefinition of name ( fpnew_pkg ). Previously defined in file ( rtl/fpnew_pkg.sv ), at line ( 14 )
STX_VE_602   Syntax     rtl/apu_core_package.sv        22     Redefinition of name ( apu_core_package ). Previously defined in file ( rtl/apu_core_package.sv ), at line ( 22 )
STX_VE_602   Syntax     rtl/fpnew_pkg.sv               14     Redefinition of name ( fpnew_pkg ). Previously defined in file ( rtl/fpnew_pkg.sv ), at line ( 14 )
STX_VE_602   Syntax     rtl/riscv_defines.v            26     Redefinition of name ( riscv_defines ). Previously defined in file ( rtl/riscv_defines.v ), at line ( 26 )
STX_VE_602   Syntax     rtl/cf_math_pkg.sv             18     Redefinition of name ( cf_math_pkg ). Previously defined in file ( rtl/cf_math_pkg.sv ), at line ( 18 )
STX_VE_492   Syntax     rtl/riscv_load_store_unit.sv   293    Syntax error near ( final ). Please use 'set_option allow_non_lrm yes or set_option non_lrm_options allow_assert_final' to allow ( final construct ) NON-LRM feature
STX_VE_589   Syntax     rtl/riscv_mult.sv              28     Module name ( riscv_mult ) previously declared in file ( rtl/risc_mult.sv ), at line no < 28 >. Specify 'set_option allow_module_override yes' to support multiple module definitions with the same name
Checking Rule ViolationLimitReached (Rule 56 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
run_goal: info: updating spyglass.log with goal summary
---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      Design_Read
   Top Module         :      
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/nitintyagi/pulpino/counter/consolidated_reports/Design_Read/ 

   SpyGlass LogFile: 
    /home/nitintyagi/pulpino/counter/Design_Read/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
     <Not Available>
  

   Technology Reports:  
     <Not Available>
   
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:         7 Fatals,    1 Errors,      2 Warnings,      1 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
run_goal: info: spyglass.log successfully updated with goal summary
6 {Rule-checking terminated due to FATAL errors - design syntax error}
INFO:    SpyGlass will run goal(s) 'Design_Read'.


RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vW-2024.09) ... (picked from /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/policies/spyglass)
RTL SGDC checks have been disabled as synthesis is not happening in the run.

INFO [76]    Using './counter/WORK/64' as the Work Directory for 64bit precompiled dump.
Checking Rule ZeroSizeFile (Rule 1 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck01 (Rule 2 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 3 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 4 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 5 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 6 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoleteRules (Rule 7 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportDeprecatedRules (Rule 8 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 9 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 10 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock05 (Rule 11 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 12 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 13 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 14 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_value03 (Rule 15 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 16 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 17 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain07 (Rule 18 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 19 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 20 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive01 (Rule 21 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 22 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 23 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 24 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 25 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 26 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 27 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 28 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 29 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 30 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 31 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 32 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 33 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 34 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 35 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 36 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 37 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 38 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 39 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 40 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 41 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 42 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 43 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 44 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 45 of total 117) .... done (Time = 0.00s, Memory = 128.0K)
Checking Rule SGDC_ungroup01 (Rule 46 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 47 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 48 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 49 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port18 (Rule 50 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 51 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule CMD_ignorelibs01 (Rule 52 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 53 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 54 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 55 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "rtl/adbg_axi_biu.sv" ....
 Analyzing source file "rtl/adbg_axi_defines.v" ....
 Analyzing source file "rtl/adbg_axi_module.sv" ....
 Analyzing source file "rtl/adbg_crc32.sv" ....
 Analyzing source file "rtl/adbg_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_biu.sv" ....
 Analyzing source file "rtl/adbg_or1k_defines.v" ....
 Analyzing source file "rtl/adbg_or1k_module.sv" ....
 Analyzing source file "rtl/adbg_or1k_status_reg.sv" ....
 Analyzing source file "rtl/adbg_tap_defines.v" ....
 Analyzing source file "rtl/adbg_tap_top.sv" ....
 Analyzing source file "rtl/adbg_top.sv" ....
 Analyzing source file "rtl/adv_dbg_if.sv" ....
 Analyzing source file "rtl/apb2per.sv" ....
 Analyzing source file "rtl/apb_bus.sv" ....
 Analyzing source file "rtl/apb_event_unit.sv" ....
 Analyzing source file "rtl/apb_fll_if.sv" ....
 Analyzing source file "rtl/apb_gpio.sv" ....
 Analyzing source file "rtl/apb_i2c.sv" ....
 Analyzing source file "rtl/apb_mock_uart.sv" ....
 Analyzing source file "rtl/apb_node.sv" ....
 Analyzing source file "rtl/apb_node_wrap.sv" ....
 Analyzing source file "rtl/apb_pulpino.sv" ....
 Analyzing source file "rtl/apb_spi_master.sv" ....
 Analyzing source file "rtl/apb_timer.sv" ....
 Analyzing source file "rtl/apb_uart_sv.sv" ....
 Analyzing source file "rtl/apu_core_package.sv" ....
 Analyzing source file "rtl/apu_defines.sv" ....
 Analyzing source file "rtl/apu_macros.sv" ....
 Analyzing source file "rtl/axi2apb.sv" ....
 Analyzing source file "rtl/axi2apb_wrap.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_AW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BR.sv" ....
 Analyzing source file "rtl/axi_address_decoder_BW.sv" ....
 Analyzing source file "rtl/axi_address_decoder_DW.sv" ....
 Analyzing source file "rtl/axi_AR_allocator.sv" ....
 Analyzing source file "rtl/axi_ArbitrationTree.sv" ....
 Analyzing source file "rtl/axi_ar_buffer.sv" ....
 Analyzing source file "rtl/axi_AW_allocator.sv" ....
 Analyzing source file "rtl/axi_aw_buffer.sv" ....
 Analyzing source file "rtl/axi_b_buffer.sv" ....
 Analyzing source file "rtl/axi_BR_allocator.sv" ....
 Analyzing source file "rtl/axi_bus.sv" ....
 Analyzing source file "rtl/axi_BW_allocator.sv" ....
 Analyzing source file "rtl/axi_DW_allocator.sv" ....
 Analyzing source file "rtl/axi_FanInPrimitive_Req.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP.sv" ....
 Analyzing source file "rtl/axi_mem_if_SP_wrap.sv" ....
 Analyzing source file "rtl/axi_multiplexer.sv" ....
 Analyzing source file "rtl/axi_node_intf_wrap.sv" ....
 Analyzing source file "rtl/axi_node.sv" ....
 Analyzing source file "rtl/axi_pkg.sv" ....
 Analyzing source file "rtl/axi_r_buffer.sv" ....
 Analyzing source file "rtl/axi_read_only_ctrl.sv" ....
 Analyzing source file "rtl/axi_request_block.sv" ....
 Analyzing source file "rtl/axi_response_block.sv" ....
 Analyzing source file "rtl/axi_RR_Flag_Req.sv" ....
 Analyzing source file "rtl/axi_single_slice.sv" ....
 Analyzing source file "rtl/axi_slice.sv" ....
 Analyzing source file "rtl/axi_slice_wrap.sv" ....
 Analyzing source file "rtl/axi_spi_slave.sv" ....
 Analyzing source file "rtl/axi_spi_slave_wrap.sv" ....
 Analyzing source file "rtl/axi_w_buffer.sv" ....
 Analyzing source file "rtl/axi_write_only_ctrl.sv" ....
 Analyzing source file "rtl/boot_code.sv" ....
 Analyzing source file "rtl/boot_rom_wrap.sv" ....
 Analyzing source file "rtl/cf_math_pkg.sv" ....
 Analyzing source file "rtl/clk_rst_gen.sv" ....
 Analyzing source file "rtl/cluster_clock_gating.sv" ....
 Analyzing source file "rtl/cluster_clock_inverter.sv" ....
 Analyzing source file "rtl/cluster_clock_mux2.sv" ....
 Analyzing source file "rtl/config.sv" ....
 Analyzing source file "rtl/core2axi.sv" ....
 Analyzing source file "rtl/core2axi_wrap.sv" ....
 Analyzing source file "rtl/core_region.sv" ....
 Analyzing source file "rtl/dc_data_buffer.sv" ....
 Analyzing source file "rtl/dc_full_detector.v" ....
 Analyzing source file "rtl/dc_synchronizer.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_din.v" ....
 Analyzing source file "rtl/dc_token_ring_fifo_dout.v" ....
 Analyzing source file "rtl/dc_token_ring.v" ....
 Analyzing source file "rtl/debug_bus.sv" ....
 Analyzing source file "rtl/defines_event_unit.sv" ....
 Analyzing source file "rtl/dp_ram.sv" ....
 Analyzing source file "rtl/dp_ram_wrap.sv" ....
 Analyzing source file "rtl/fifo_v2.sv" ....
 Analyzing source file "rtl/fifo_v3.sv" ....
 Analyzing source file "rtl/generic_fifo.sv" ....
 Analyzing source file "rtl/generic_service_unit.sv" ....
 Analyzing source file "rtl/i2c_master_bit_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_byte_ctrl.sv" ....
 Analyzing source file "rtl/i2c_master_defines.sv" ....
 Analyzing source file "rtl/instr_ram_wrap.sv" ....
 Analyzing source file "rtl/io_generic_fifo.sv" ....
 Analyzing source file "rtl/onehot_to_bin.sv" ....
 Analyzing source file "rtl/periph_bus_wrap.sv" ....
 Analyzing source file "rtl/peripherals.sv" ....
 Analyzing source file "rtl/pulp_clock_gating.sv" ....
 Analyzing source file "rtl/pulp_clock_inverter.sv" ....
 Analyzing source file "rtl/pulp_clock_mux2.sv" ....
 Analyzing source file "rtl/pulpino_top.sv" ....
 Analyzing source file "rtl/pulpino_wrap.v" ....
 Analyzing source file "rtl/ram_mux.sv" ....
 Analyzing source file "rtl/random_stalls.sv" ....
 Analyzing source file "rtl/register_file_test_wrap.sv" ....
 Analyzing source file "rtl/fpnew_pkg.sv" ....
 Analyzing source file "rtl/riscv_defines.v" ....
 Analyzing source file "rtl/risc_mult.sv" ....
 Analyzing source file "rtl/riscv_alu_div.sv" ....
 Analyzing source file "rtl/riscv_alu.sv" ....
 Analyzing source file "rtl/riscv_compressed_decoder.sv" ....
 Analyzing source file "rtl/riscv_config.sv" ....
 Analyzing source file "rtl/riscv_controller.sv" ....
 Analyzing source file "rtl/riscv_core.sv" ....
 Analyzing source file "rtl/riscv_cs_registers.sv" ....
 Analyzing source file "rtl/riscv_decoder.sv" ....
 Analyzing source file "rtl/riscv_ex_stage.sv" ....
 Analyzing source file "rtl/riscv_fetch_fifo.sv" ....
 Analyzing source file "rtl/riscv_hwloop_controller.sv" ....
 Analyzing source file "rtl/riscv_hwloop_regs.sv" ....
 Analyzing source file "rtl/riscv_id_stage.sv" ....
 Analyzing source file "rtl/riscv_if_stage.sv" ....
 Analyzing source file "rtl/riscv_int_controller.sv" ....
 Analyzing source file "rtl/riscv_load_store_unit.sv" ....
 Analyzing source file "rtl/riscv_mult.sv" ....
 Analyzing source file "rtl/riscv_prefetch_buffer.sv" ....
 Analyzing source file "rtl/riscv_register_file.sv" ....
 Analyzing source file "rtl/rstgen.sv" ....
 Analyzing source file "rtl/sleep_unit.sv" ....
 Analyzing source file "rtl/spi_master_apb_if.sv" ....
 Analyzing source file "rtl/spi_master_clkgen.sv" ....
 Analyzing source file "rtl/spi_master_controller.sv" ....
 Analyzing source file "rtl/spi_master_fifo.sv" ....
 Analyzing source file "rtl/spi_master_rx.sv" ....
 Analyzing source file "rtl/spi_master_tx.sv" ....
 Analyzing source file "rtl/spi_slave_axi_plug.sv" ....
 Analyzing source file "rtl/spi_slave_cmd_parser.sv" ....
 Analyzing source file "rtl/spi_slave_controller.sv" ....
 Analyzing source file "rtl/spi_slave_dc_fifo.sv" ....
 Analyzing source file "rtl/spi_slave_regs.sv" ....
 Analyzing source file "rtl/spi_slave_rx.sv" ....
 Analyzing source file "rtl/spi_slave_syncro.sv" ....
 Analyzing source file "rtl/spi_slave_tx.sv" ....
 Analyzing source file "rtl/sp_ram.sv" ....
 Analyzing source file "rtl/sp_ram_wrap.sv" ....
 Analyzing source file "rtl/timer.sv" ....
 Analyzing source file "rtl/uart_interrupt.sv" ....
 Analyzing source file "rtl/uart_rx.sv" ....
 Analyzing source file "rtl/uart_tx.sv" ....
***Syntax Errors detected - RULE CHECKING ABORTED***
Checking Rule ViolationLimitReached (Rule 56 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 57 of total 117) .... done (Time = 0.00s, Memory = 0.0K)

SpyGlass Rule Checking ABORTED.

        ********** LICENSE EXPIRY NOTIFICATION **********
        Some or all of the license features at following license server(s)
        are about to expire.

        License Server: 27020@vlsi (HostID: 40ed00a2eb46)
            Example: Feature "oemunlock 2024.09 (or > 2024.09)" expires in next 8 days.

        You can use command "lmstat -a -c <License Server>" to get
        details about the given license.

        Please contact Spyglass Support or your CAD administrator
        to renew your licenses.
        ********** END OF LICENSE EXPIRY NOTIFICATION **********


Generating data for Console...

Generating moresimple report from './counter/Design_Read/spyglass.vdb' to './counter/Design_Read/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './counter/Design_Read/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './counter/Design_Read/spyglass.vdb' to './counter/Design_Read/spyglass_reports/no_msg_reporting_rules.rpt' ....

Policy specific data (reports) are present in the directory './counter/Design_Read/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './counter/consolidated_reports/Design_Read/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Goal Run           :      Design_Read
   Command-line read  :      0 fatal,      0 error,        2 warnings,     1 information message 
** Design Read        :      7 fatals,     0 error,        0 warning,      0 information message 
   -------------------------------------------------------------------------------------
** Total              :      7 fatals,     0 error,        2 warnings,     1 information message 

  Total Number of Generated Messages     :        10 (7 fatals, 0 error, 2 warnings, 1 Info)
  Number of Reported Messages            :        10 (7 fatals, 0 error, 2 warnings, 1 Info)

  NOTE: It is recommended to first fix/reconcile fatals/errors reported on
        lines starting with ** as subsequent issues might be related to it.
        Please re-run SpyGlass once ** prefixed lines are fatal/error clean.

---------------------------------------------------------------------------------------------

Following FATAL message(s) generated in current run -

Rule         Severity   File                           Line   Message
-------------------------------------------------------------------------
STX_VE_602   Syntax     rtl/fpnew_pkg.sv               14     Redefinition of name ( fpnew_pkg ). Previously defined in file ( rtl/fpnew_pkg.sv ), at line ( 14 )
STX_VE_602   Syntax     rtl/apu_core_package.sv        22     Redefinition of name ( apu_core_package ). Previously defined in file ( rtl/apu_core_package.sv ), at line ( 22 )
STX_VE_602   Syntax     rtl/fpnew_pkg.sv               14     Redefinition of name ( fpnew_pkg ). Previously defined in file ( rtl/fpnew_pkg.sv ), at line ( 14 )
STX_VE_602   Syntax     rtl/riscv_defines.v            26     Redefinition of name ( riscv_defines ). Previously defined in file ( rtl/riscv_defines.v ), at line ( 26 )
STX_VE_602   Syntax     rtl/cf_math_pkg.sv             18     Redefinition of name ( cf_math_pkg ). Previously defined in file ( rtl/cf_math_pkg.sv ), at line ( 18 )
STX_VE_492   Syntax     rtl/riscv_load_store_unit.sv   293    Syntax error near ( final ). Please use 'set_option allow_non_lrm yes or set_option non_lrm_options allow_assert_final' to allow ( final construct ) NON-LRM feature
STX_VE_589   Syntax     rtl/riscv_mult.sv              28     Module name ( riscv_mult ) previously declared in file ( rtl/risc_mult.sv ), at line no < 28 >. Specify 'set_option allow_module_override yes' to support multiple module definitions with the same name
Checking Rule ViolationLimitReached (Rule 56 of total 117) .... done (Time = 0.00s, Memory = 0.0K)
run_goal: info: updating spyglass.log with goal summary
---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      Design_Read
   Top Module         :      
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/nitintyagi/pulpino/counter/consolidated_reports/Design_Read/ 

   SpyGlass LogFile: 
    /home/nitintyagi/pulpino/counter/Design_Read/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
     <Not Available>
  

   Technology Reports:  
     <Not Available>
   
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:         7 Fatals,    0 Errors,      2 Warnings,      1 Infos
---------------------------------------------------------------------------------------------------
   
---------------------------------------------------------------------------------------------------
 
run_goal: info: spyglass.log successfully updated with goal summary
6 {Rule-checking terminated due to FATAL errors - design syntax error}