#ifndef _RXANA_ADC_PI_MSG_H_
#define _RXANA_ADC_PI_MSG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_GLOBAL_BASE  ( 0x06027b10 )
#define DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q0_BASE      ( 0x0602bb10 )
#define DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q1_BASE      ( 0x0602fb10 )
#define DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q2_BASE      ( 0x06033b10 )
#define DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q3_BASE      ( 0x06037b10 )
#define DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_GLOBAL_BASE  ( 0x06827b10 )
#define DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q0_BASE      ( 0x0682bb10 )
#define DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q1_BASE      ( 0x0682fb10 )
#define DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q2_BASE      ( 0x06833b10 )
#define DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q3_BASE      ( 0x06837b10 )
#define DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_GLOBAL_BASE  ( 0x07027b10 )
#define DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q0_BASE      ( 0x0702bb10 )
#define DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q1_BASE      ( 0x0702fb10 )
#define DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q2_BASE      ( 0x07033b10 )
#define DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q3_BASE      ( 0x07037b10 )
#define DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_GLOBAL_BASE  ( 0x07827b10 )
#define DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q0_BASE      ( 0x0782bb10 )
#define DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q1_BASE      ( 0x0782fb10 )
#define DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q2_BASE      ( 0x07833b10 )
#define DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q3_BASE      ( 0x07837b10 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_OFFSET ( 0x00000000U )
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_OFFSET ( 0x00000004U )
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_OFFSET ( 0x00000008U )
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_OFFSET ( 0x0000000cU )
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_OFFSET ( 0x00000010U )
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_OFFSET ( 0x00000014U )
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_OFFSET ( 0x00000018U )
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_OFFSET ( 0x0000001cU )
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_OFFSET ( 0x00000020U )
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_OFFSET ( 0x00000024U )
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_OFFSET ( 0x00000028U )
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_OFFSET ( 0x0000002cU )
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_OFFSET ( 0x00000030U )
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_OFFSET ( 0x00000034U )
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_OFFSET ( 0x00000038U )
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_OFFSET ( 0x0000003cU )
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_OFFSET ( 0x00000040U )
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_OFFSET ( 0x00000044U )
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_OFFSET ( 0x00000048U )
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_OFFSET ( 0x0000004cU )
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_OFFSET ( 0x00000050U )
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_OFFSET ( 0x00000054U )
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_OFFSET ( 0x00000058U )
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_OFFSET ( 0x0000005cU )
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_OFFSET ( 0x00000060U )
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_OFFSET ( 0x00000064U )
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_OFFSET ( 0x00000068U )
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_OFFSET ( 0x0000006cU )
#define RXANA_ADC_PI_MSG_SHARED_CTRL0_OFFSET ( 0x00000070U )
#define RXANA_ADC_PI_MSG_SPARE0_OFFSET ( 0x00000074U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_OFFSET ) ))
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_OFFSET ) ))
#define RXANA_ADC_PI_MSG_SHARED_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_SHARED_CTRL0_OFFSET ) ))
#define RXANA_ADC_PI_MSG_SPARE0_ADR(_BASE) (( ( _BASE ) + ( RXANA_ADC_PI_MSG_SPARE0_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q0_PHASE_CTRL0 register description at address offset 0x0
  *
  * Register default value:        0x01200180
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q0_phase_ctrl0
  * rxpi_q0_phase_ctrl0
  */

typedef union {
  struct {
    uint32_t ADCFE_Q0_PI0_PHASE_GRY : 10;
    ///< PI phase control SLICE0
    ///< AccessType="RW" BitOffset="0" ResetValue="0x180"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t ADCFE_Q0_PI1_PHASE_GRY : 10;
    ///< PI phase control SLICE1
    ///< AccessType="RW" BitOffset="16" ResetValue="0x120"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q0_phase_ctrl0_reg_t;

#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_DEFAULT (0x01200180U)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_RD_MASK (0x03ff03ffU)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_WR_MASK (0x03ff03ffU)


///< PI phase control SLICE0
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_ADCFE_Q0_PI0_PHASE_GRY_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_ADCFE_Q0_PI0_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_ADCFE_Q0_PI0_PHASE_GRY_BF_MSK (0x000003FF)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_ADCFE_Q0_PI0_PHASE_GRY_BF_DEF (0x00000180)

///< PI phase control SLICE1
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_ADCFE_Q0_PI1_PHASE_GRY_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_ADCFE_Q0_PI1_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_ADCFE_Q0_PI1_PHASE_GRY_BF_MSK (0x03FF0000)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_ADCFE_Q0_PI1_PHASE_GRY_BF_DEF (0x01200000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q0_PHASE_CTRL1 register description at address offset 0x4
  *
  * Register default value:        0x01400120
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q0_phase_ctrl1
  * rxpi_q0_phase_ctrl1
  */

typedef union {
  struct {
    uint32_t ADCFE_Q0_PI2_PHASE_GRY : 10;
    ///< PI phase control SLICE2
    ///< AccessType="RW" BitOffset="0" ResetValue="0x120"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t ADCFE_Q0_PI3_PHASE_GRY : 10;
    ///< PI phase control SLICE3
    ///< AccessType="RW" BitOffset="16" ResetValue="0x140"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q0_phase_ctrl1_reg_t;

#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_DEFAULT (0x01400120U)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_RD_MASK (0x03ff03ffU)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_WR_MASK (0x03ff03ffU)


///< PI phase control SLICE2
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_ADCFE_Q0_PI2_PHASE_GRY_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_ADCFE_Q0_PI2_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_ADCFE_Q0_PI2_PHASE_GRY_BF_MSK (0x000003FF)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_ADCFE_Q0_PI2_PHASE_GRY_BF_DEF (0x00000120)

///< PI phase control SLICE3
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_ADCFE_Q0_PI3_PHASE_GRY_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_ADCFE_Q0_PI3_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_ADCFE_Q0_PI3_PHASE_GRY_BF_MSK (0x03FF0000)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_ADCFE_Q0_PI3_PHASE_GRY_BF_DEF (0x01400000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q0_PHASE_CTRL2 register description at address offset 0x8
  *
  * Register default value:        0x00000200
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q0_phase_ctrl2
  * rxpi_q0_phase_ctrl2
  */

typedef union {
  struct {
    uint32_t ADCFE_Q0_PI0_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI1_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI2_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI3_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI0_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI1_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI2_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI3_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t ADCFE_REG_PI_BLEED_TUNE : 3;
    ///< Bypass vccreg1_adcfe to vcc1
    ///< AccessType="RW" BitOffset="8" ResetValue="0x2"
    uint32_t ADCFE_REG_PI_PD_B : 1;
    ///< Bypass vccreg2_adcfe to vcc1
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI_U0_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI_U1_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI_U2_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI_U3_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q0_phase_ctrl2_reg_t;

#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_DEFAULT (0x00000200U)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_RD_MASK (0x0000ffffU)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_WR_MASK (0x0000ffffU)


///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI0_EN_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI0_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI0_EN_BF_MSK (0x00000001)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI0_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI1_EN_BF_OFF ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI1_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI1_EN_BF_MSK (0x00000002)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI1_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI2_EN_BF_OFF ( 2)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI2_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI2_EN_BF_MSK (0x00000004)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI2_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI3_EN_BF_OFF ( 3)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI3_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI3_EN_BF_MSK (0x00000008)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI3_EN_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI0_PULLUPDNB_BF_OFF ( 4)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI0_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI0_PULLUPDNB_BF_MSK (0x00000010)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI0_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI1_PULLUPDNB_BF_OFF ( 5)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI1_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI1_PULLUPDNB_BF_MSK (0x00000020)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI1_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI2_PULLUPDNB_BF_OFF ( 6)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI2_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI2_PULLUPDNB_BF_MSK (0x00000040)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI2_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI3_PULLUPDNB_BF_OFF ( 7)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI3_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI3_PULLUPDNB_BF_MSK (0x00000080)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI3_PULLUPDNB_BF_DEF (0x00000000)

///< Bypass vccreg1_adcfe to vcc1
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_PI_BLEED_TUNE_BF_OFF ( 8)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_PI_BLEED_TUNE_BF_WID ( 3)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_PI_BLEED_TUNE_BF_MSK (0x00000700)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_PI_BLEED_TUNE_BF_DEF (0x00000200)

///< Bypass vccreg2_adcfe to vcc1
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_PI_PD_B_BF_OFF (11)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_PI_PD_B_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_PI_PD_B_BF_MSK (0x00000800)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_PI_PD_B_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U0_PHASE_SPARE_BF_OFF (12)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U0_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U0_PHASE_SPARE_BF_MSK (0x00001000)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U0_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U1_PHASE_SPARE_BF_OFF (13)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U1_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U1_PHASE_SPARE_BF_MSK (0x00002000)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U1_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U2_PHASE_SPARE_BF_OFF (14)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U2_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U2_PHASE_SPARE_BF_MSK (0x00004000)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U2_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U3_PHASE_SPARE_BF_OFF (15)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U3_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U3_PHASE_SPARE_BF_MSK (0x00008000)
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADCFE_Q0_PI_U3_PHASE_SPARE_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q0_PREBUF_OFC register description at address offset 0xc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q0_prebuf_ofc
  * rxpi_q0_prebuf_ofc
  */

typedef union {
  struct {
    uint32_t ADCFE_Q0_PREBUF_OFC_FINE : 5;
    ///< Gry coding
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="5" ResetValue="None"
    uint32_t ADCFE_Q0_PREBUF_OFC_FINE_OVR : 4;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t  : 12;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
    uint32_t ADCFE_Q0_PREBUF_OFC_COARSE : 6;
    ///< ofc coarse code. 5-bit binary
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t ADCFE_Q0_PREBUF_OFC_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q0_prebuf_ofc_reg_t;

#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_DEFAULT (0x00000000U)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_RD_MASK (0x7f000f1fU)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_WR_MASK (0x7f000f1fU)


///< Gry coding
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_FINE_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_FINE_BF_WID ( 5)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_FINE_BF_MSK (0x0000001F)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_FINE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_FINE_OVR_BF_OFF ( 8)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_FINE_OVR_BF_WID ( 4)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_FINE_OVR_BF_MSK (0x00000F00)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_FINE_OVR_BF_DEF (0x00000000)

///< ofc coarse code. 5-bit binary
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_COARSE_BF_OFF (24)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_COARSE_BF_WID ( 6)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_COARSE_BF_MSK (0x3F000000)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_COARSE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_SPARE_BF_OFF (30)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_SPARE_BF_MSK (0x40000000)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADCFE_Q0_PREBUF_OFC_SPARE_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q0_PREBUF_CTRL0 register description at address offset 0x10
  *
  * Register default value:        0x00018060
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q0_prebuf_ctrl0
  * rxpi_q0_prebuf_ctrl0
  */

typedef union {
  struct {
    uint32_t ADCFE_Q0_PREBUF_DCMON : 5;
    ///< Prebuff dcmon address for quartet0. amon control bits 0- gmStage current,
    ///< 1- cmref(p), inc(n), 2- pbias_cur(p), nbias(n), 3- load_outp(n), load_outn(p),
    ///< 4- ofc_cur_dac (n)
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t ADCFE_Q0_PREBUF_CM_N_SHIFT : 1;
    ///< enable current thief in prebuff
    ///< AccessType="RW" BitOffset="5" ResetValue="0x1"
    uint32_t ADCFE_Q0_BCASCODE_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t ADCFE_Q0_PI_ICK3EN : 2;
    ///< PI configuration per quarts - for pin cl3
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t ADCFE_Q0_PI_ICK2EN : 2;
    ///< PI configuration per quarts - for pin cl2
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t ADCFE_Q0_PREBUF_GM_BIAS_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x30"
    uint32_t ADCFE_Q0_PREBUF_PD_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t  : 14;
    ///< Reserved
    ///< AccessType="RO" BitOffset="18" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q0_prebuf_ctrl0_reg_t;

#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_DEFAULT (0x00018060U)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_RD_MASK (0x0003ffffU)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_WR_MASK (0x0003ffffU)


///< Prebuff dcmon address for quartet0. amon control bits 0- gmStage current,
///< 1- cmref(p), inc(n), 2- pbias_cur(p), nbias(n), 3- load_outp(n), load_outn(p),
///< 4- ofc_cur_dac (n)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_DCMON_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_DCMON_BF_WID ( 5)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_DCMON_BF_MSK (0x0000001F)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_DCMON_BF_DEF (0x00000000)

///< enable current thief in prebuff
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_CM_N_SHIFT_BF_OFF ( 5)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_CM_N_SHIFT_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_CM_N_SHIFT_BF_MSK (0x00000020)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_CM_N_SHIFT_BF_DEF (0x00000020)

#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_BCASCODE_EN_BF_OFF ( 6)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_BCASCODE_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_BCASCODE_EN_BF_MSK (0x00000040)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_BCASCODE_EN_BF_DEF (0x00000040)

///< PI configuration per quarts - for pin cl3
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PI_ICK3EN_BF_OFF ( 7)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PI_ICK3EN_BF_WID ( 2)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PI_ICK3EN_BF_MSK (0x00000180)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PI_ICK3EN_BF_DEF (0x00000000)

///< PI configuration per quarts - for pin cl2
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PI_ICK2EN_BF_OFF ( 9)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PI_ICK2EN_BF_WID ( 2)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PI_ICK2EN_BF_MSK (0x00000600)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PI_ICK2EN_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_GM_BIAS_GRY_BF_OFF (11)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_GM_BIAS_GRY_BF_WID ( 6)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_GM_BIAS_GRY_BF_MSK (0x0001F800)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_GM_BIAS_GRY_BF_DEF (0x00018000)

#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_PD_B_BF_OFF (17)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_PD_B_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_PD_B_BF_MSK (0x00020000)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADCFE_Q0_PREBUF_PD_B_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q0_PREBUF_CTRL1 register description at address offset 0x14
  *
  * Register default value:        0x003F00FF
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q0_prebuf_ctrl1
  * rxpi_q0_prebuf_ctrl1
  */

typedef union {
  struct {
    uint32_t ADCFE_Q0_PREBUF_GM_PSW_THERM : 16;
    ///< P-switch gain 6-bit thermo
    ///< AccessType="RW" BitOffset="0" ResetValue="0xFF"
    uint32_t ADCFE_Q0_PREBUF_GM_NSW_THERM : 16;
    ///< N-switch gain 6-bit thermo
    ///< AccessType="RW" BitOffset="16" ResetValue="0x3F"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q0_prebuf_ctrl1_reg_t;

#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_DEFAULT (0x003f00ffU)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_RD_MASK (0xffffffffU)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_WR_MASK (0xffffffffU)


///< P-switch gain 6-bit thermo
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_ADCFE_Q0_PREBUF_GM_PSW_THERM_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_ADCFE_Q0_PREBUF_GM_PSW_THERM_BF_WID (16)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_ADCFE_Q0_PREBUF_GM_PSW_THERM_BF_MSK (0x0000FFFF)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_ADCFE_Q0_PREBUF_GM_PSW_THERM_BF_DEF (0x000000FF)

///< N-switch gain 6-bit thermo
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_ADCFE_Q0_PREBUF_GM_NSW_THERM_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_ADCFE_Q0_PREBUF_GM_NSW_THERM_BF_WID (16)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_ADCFE_Q0_PREBUF_GM_NSW_THERM_BF_MSK (0xFFFF0000)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_ADCFE_Q0_PREBUF_GM_NSW_THERM_BF_DEF (0x003F0000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q0_PREBUF_CTRL2 register description at address offset 0x18
  *
  * Register default value:        0x0000003F
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q0_prebuf_ctrl2
  * rxpi_q0_prebuf_ctrl2
  */

typedef union {
  struct {
    uint32_t ADCFE_Q0_PREBUF_RES_TRIM_THERM : 31;
    ///< thermometer coded load resistor control
    ///< AccessType="RW" BitOffset="0" ResetValue="0x3F"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q0_prebuf_ctrl2_reg_t;

#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_DEFAULT (0x0000003fU)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_RD_MASK (0x7fffffffU)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_WR_MASK (0x7fffffffU)


///< thermometer coded load resistor control
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_ADCFE_Q0_PREBUF_RES_TRIM_THERM_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_ADCFE_Q0_PREBUF_RES_TRIM_THERM_BF_WID (31)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_ADCFE_Q0_PREBUF_RES_TRIM_THERM_BF_MSK (0x7FFFFFFF)
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_ADCFE_Q0_PREBUF_RES_TRIM_THERM_BF_DEF (0x0000003F)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q1_PHASE_CTRL0 register description at address offset 0x1c
  *
  * Register default value:        0x01200180
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q1_phase_ctrl0
  * rxpi_q1_phase_ctrl0
  */

typedef union {
  struct {
    uint32_t ADCFE_Q1_PI0_PHASE_GRY : 10;
    ///< PI phase control SLICE0
    ///< AccessType="RW" BitOffset="0" ResetValue="0x180"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t ADCFE_Q1_PI1_PHASE_GRY : 10;
    ///< PI phase control SLICE1
    ///< AccessType="RW" BitOffset="16" ResetValue="0x120"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q1_phase_ctrl0_reg_t;

#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_DEFAULT (0x01200180U)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_RD_MASK (0x03ff03ffU)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_WR_MASK (0x03ff03ffU)


///< PI phase control SLICE0
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_ADCFE_Q1_PI0_PHASE_GRY_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_ADCFE_Q1_PI0_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_ADCFE_Q1_PI0_PHASE_GRY_BF_MSK (0x000003FF)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_ADCFE_Q1_PI0_PHASE_GRY_BF_DEF (0x00000180)

///< PI phase control SLICE1
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_ADCFE_Q1_PI1_PHASE_GRY_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_ADCFE_Q1_PI1_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_ADCFE_Q1_PI1_PHASE_GRY_BF_MSK (0x03FF0000)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_ADCFE_Q1_PI1_PHASE_GRY_BF_DEF (0x01200000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q1_PHASE_CTRL1 register description at address offset 0x20
  *
  * Register default value:        0x01400120
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q1_phase_ctrl1
  * rxpi_q1_phase_ctrl1
  */

typedef union {
  struct {
    uint32_t ADCFE_Q1_PI2_PHASE_GRY : 10;
    ///< PI phase control SLICE2
    ///< AccessType="RW" BitOffset="0" ResetValue="0x120"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t ADCFE_Q1_PI3_PHASE_GRY : 10;
    ///< PI phase control SLICE3
    ///< AccessType="RW" BitOffset="16" ResetValue="0x140"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q1_phase_ctrl1_reg_t;

#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_DEFAULT (0x01400120U)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_RD_MASK (0x03ff03ffU)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_WR_MASK (0x03ff03ffU)


///< PI phase control SLICE2
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_ADCFE_Q1_PI2_PHASE_GRY_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_ADCFE_Q1_PI2_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_ADCFE_Q1_PI2_PHASE_GRY_BF_MSK (0x000003FF)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_ADCFE_Q1_PI2_PHASE_GRY_BF_DEF (0x00000120)

///< PI phase control SLICE3
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_ADCFE_Q1_PI3_PHASE_GRY_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_ADCFE_Q1_PI3_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_ADCFE_Q1_PI3_PHASE_GRY_BF_MSK (0x03FF0000)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_ADCFE_Q1_PI3_PHASE_GRY_BF_DEF (0x01400000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q1_PHASE_CTRL2 register description at address offset 0x24
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q1_phase_ctrl2
  * rxpi_q1_phase_ctrl2
  */

typedef union {
  struct {
    uint32_t ADCFE_Q1_PI0_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI1_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI2_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI3_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI0_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI1_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI2_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI3_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI_U0_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI_U1_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI_U2_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI_U3_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q1_phase_ctrl2_reg_t;

#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_DEFAULT (0x00000000U)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_RD_MASK (0x00000fffU)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_WR_MASK (0x00000fffU)


///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI0_EN_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI0_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI0_EN_BF_MSK (0x00000001)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI0_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI1_EN_BF_OFF ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI1_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI1_EN_BF_MSK (0x00000002)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI1_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI2_EN_BF_OFF ( 2)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI2_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI2_EN_BF_MSK (0x00000004)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI2_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI3_EN_BF_OFF ( 3)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI3_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI3_EN_BF_MSK (0x00000008)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI3_EN_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI0_PULLUPDNB_BF_OFF ( 4)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI0_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI0_PULLUPDNB_BF_MSK (0x00000010)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI0_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI1_PULLUPDNB_BF_OFF ( 5)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI1_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI1_PULLUPDNB_BF_MSK (0x00000020)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI1_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI2_PULLUPDNB_BF_OFF ( 6)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI2_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI2_PULLUPDNB_BF_MSK (0x00000040)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI2_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI3_PULLUPDNB_BF_OFF ( 7)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI3_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI3_PULLUPDNB_BF_MSK (0x00000080)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI3_PULLUPDNB_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U0_PHASE_SPARE_BF_OFF ( 8)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U0_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U0_PHASE_SPARE_BF_MSK (0x00000100)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U0_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U1_PHASE_SPARE_BF_OFF ( 9)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U1_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U1_PHASE_SPARE_BF_MSK (0x00000200)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U1_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U2_PHASE_SPARE_BF_OFF (10)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U2_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U2_PHASE_SPARE_BF_MSK (0x00000400)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U2_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U3_PHASE_SPARE_BF_OFF (11)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U3_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U3_PHASE_SPARE_BF_MSK (0x00000800)
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADCFE_Q1_PI_U3_PHASE_SPARE_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q1_PREBUF_OFC register description at address offset 0x28
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q1_prebuf_ofc
  * rxpi_q1_prebuf_ofc
  */

typedef union {
  struct {
    uint32_t ADCFE_Q1_PREBUF_OFC_FINE : 5;
    ///< Gry coding
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="5" ResetValue="None"
    uint32_t ADCFE_Q1_PREBUF_OFC_FINE_OVR : 4;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t  : 12;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
    uint32_t ADCFE_Q1_PREBUF_OFC_COARSE : 6;
    ///< ofc coarse code. 5-bit binary
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t ADCFE_Q1_PREBUF_OFC_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q1_prebuf_ofc_reg_t;

#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_DEFAULT (0x00000000U)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_RD_MASK (0x7f000f1fU)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_WR_MASK (0x7f000f1fU)


///< Gry coding
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_FINE_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_FINE_BF_WID ( 5)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_FINE_BF_MSK (0x0000001F)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_FINE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_FINE_OVR_BF_OFF ( 8)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_FINE_OVR_BF_WID ( 4)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_FINE_OVR_BF_MSK (0x00000F00)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_FINE_OVR_BF_DEF (0x00000000)

///< ofc coarse code. 5-bit binary
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_COARSE_BF_OFF (24)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_COARSE_BF_WID ( 6)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_COARSE_BF_MSK (0x3F000000)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_COARSE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_SPARE_BF_OFF (30)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_SPARE_BF_MSK (0x40000000)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADCFE_Q1_PREBUF_OFC_SPARE_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q1_PREBUF_CTRL0 register description at address offset 0x2c
  *
  * Register default value:        0x00018060
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q1_prebuf_ctrl0
  * rxpi_q1_prebuf_ctrl0
  */

typedef union {
  struct {
    uint32_t ADCFE_Q1_PREBUF_DCMON : 5;
    ///< Prebuff dcmon address for quartet0. amon control bits 0- gmStage current,
    ///< 1- cmref(p), inc(n), 2- pbias_cur(p), nbias(n), 3- load_outp(n), load_outn(p),
    ///< 4- ofc_cur_dac (n)
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t ADCFE_Q1_PREBUF_CM_N_SHIFT : 1;
    ///< enable current thief in prebuff
    ///< AccessType="RW" BitOffset="5" ResetValue="0x1"
    uint32_t ADCFE_Q1_BCASCODE_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t ADCFE_Q1_PI_ICK3EN : 2;
    ///< PI configuration per quarts - for pin cl3
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t ADCFE_Q1_PI_ICK2EN : 2;
    ///< PI configuration per quarts - for pin cl2
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t ADCFE_Q1_PREBUF_GM_BIAS_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x30"
    uint32_t ADCFE_Q1_PREBUF_PD_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t  : 14;
    ///< Reserved
    ///< AccessType="RO" BitOffset="18" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q1_prebuf_ctrl0_reg_t;

#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_DEFAULT (0x00018060U)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_RD_MASK (0x0003ffffU)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_WR_MASK (0x0003ffffU)


///< Prebuff dcmon address for quartet0. amon control bits 0- gmStage current,
///< 1- cmref(p), inc(n), 2- pbias_cur(p), nbias(n), 3- load_outp(n), load_outn(p),
///< 4- ofc_cur_dac (n)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_DCMON_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_DCMON_BF_WID ( 5)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_DCMON_BF_MSK (0x0000001F)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_DCMON_BF_DEF (0x00000000)

///< enable current thief in prebuff
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_CM_N_SHIFT_BF_OFF ( 5)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_CM_N_SHIFT_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_CM_N_SHIFT_BF_MSK (0x00000020)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_CM_N_SHIFT_BF_DEF (0x00000020)

#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_BCASCODE_EN_BF_OFF ( 6)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_BCASCODE_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_BCASCODE_EN_BF_MSK (0x00000040)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_BCASCODE_EN_BF_DEF (0x00000040)

///< PI configuration per quarts - for pin cl3
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PI_ICK3EN_BF_OFF ( 7)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PI_ICK3EN_BF_WID ( 2)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PI_ICK3EN_BF_MSK (0x00000180)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PI_ICK3EN_BF_DEF (0x00000000)

///< PI configuration per quarts - for pin cl2
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PI_ICK2EN_BF_OFF ( 9)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PI_ICK2EN_BF_WID ( 2)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PI_ICK2EN_BF_MSK (0x00000600)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PI_ICK2EN_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_GM_BIAS_GRY_BF_OFF (11)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_GM_BIAS_GRY_BF_WID ( 6)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_GM_BIAS_GRY_BF_MSK (0x0001F800)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_GM_BIAS_GRY_BF_DEF (0x00018000)

#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_PD_B_BF_OFF (17)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_PD_B_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_PD_B_BF_MSK (0x00020000)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADCFE_Q1_PREBUF_PD_B_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q1_PREBUF_CTRL1 register description at address offset 0x30
  *
  * Register default value:        0x003F00FF
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q1_prebuf_ctrl1
  * rxpi_q1_prebuf_ctrl1
  */

typedef union {
  struct {
    uint32_t ADCFE_Q1_PREBUF_GM_PSW_THERM : 16;
    ///< P-switch gain 6-bit thermo
    ///< AccessType="RW" BitOffset="0" ResetValue="0xFF"
    uint32_t ADCFE_Q1_PREBUF_GM_NSW_THERM : 16;
    ///< N-switch gain 6-bit thermo
    ///< AccessType="RW" BitOffset="16" ResetValue="0x3F"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q1_prebuf_ctrl1_reg_t;

#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_DEFAULT (0x003f00ffU)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_RD_MASK (0xffffffffU)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_WR_MASK (0xffffffffU)


///< P-switch gain 6-bit thermo
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_ADCFE_Q1_PREBUF_GM_PSW_THERM_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_ADCFE_Q1_PREBUF_GM_PSW_THERM_BF_WID (16)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_ADCFE_Q1_PREBUF_GM_PSW_THERM_BF_MSK (0x0000FFFF)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_ADCFE_Q1_PREBUF_GM_PSW_THERM_BF_DEF (0x000000FF)

///< N-switch gain 6-bit thermo
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_ADCFE_Q1_PREBUF_GM_NSW_THERM_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_ADCFE_Q1_PREBUF_GM_NSW_THERM_BF_WID (16)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_ADCFE_Q1_PREBUF_GM_NSW_THERM_BF_MSK (0xFFFF0000)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_ADCFE_Q1_PREBUF_GM_NSW_THERM_BF_DEF (0x003F0000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q1_PREBUF_CTRL2 register description at address offset 0x34
  *
  * Register default value:        0x0000003F
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q1_prebuf_ctrl2
  * rxpi_q1_prebuf_ctrl2
  */

typedef union {
  struct {
    uint32_t ADCFE_Q1_PREBUF_RES_TRIM_THERM : 31;
    ///< thermometer coded load resistor control
    ///< AccessType="RW" BitOffset="0" ResetValue="0x3F"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q1_prebuf_ctrl2_reg_t;

#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_DEFAULT (0x0000003fU)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_RD_MASK (0x7fffffffU)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_WR_MASK (0x7fffffffU)


///< thermometer coded load resistor control
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_ADCFE_Q1_PREBUF_RES_TRIM_THERM_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_ADCFE_Q1_PREBUF_RES_TRIM_THERM_BF_WID (31)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_ADCFE_Q1_PREBUF_RES_TRIM_THERM_BF_MSK (0x7FFFFFFF)
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_ADCFE_Q1_PREBUF_RES_TRIM_THERM_BF_DEF (0x0000003F)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q2_PHASE_CTRL0 register description at address offset 0x38
  *
  * Register default value:        0x01200180
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q2_phase_ctrl0
  * rxpi_q2_phase_ctrl0
  */

typedef union {
  struct {
    uint32_t ADCFE_Q2_PI0_PHASE_GRY : 10;
    ///< PI phase control SLICE0
    ///< AccessType="RW" BitOffset="0" ResetValue="0x180"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t ADCFE_Q2_PI1_PHASE_GRY : 10;
    ///< PI phase control SLICE1
    ///< AccessType="RW" BitOffset="16" ResetValue="0x120"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q2_phase_ctrl0_reg_t;

#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_DEFAULT (0x01200180U)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_RD_MASK (0x03ff03ffU)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_WR_MASK (0x03ff03ffU)


///< PI phase control SLICE0
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_ADCFE_Q2_PI0_PHASE_GRY_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_ADCFE_Q2_PI0_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_ADCFE_Q2_PI0_PHASE_GRY_BF_MSK (0x000003FF)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_ADCFE_Q2_PI0_PHASE_GRY_BF_DEF (0x00000180)

///< PI phase control SLICE1
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_ADCFE_Q2_PI1_PHASE_GRY_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_ADCFE_Q2_PI1_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_ADCFE_Q2_PI1_PHASE_GRY_BF_MSK (0x03FF0000)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_ADCFE_Q2_PI1_PHASE_GRY_BF_DEF (0x01200000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q2_PHASE_CTRL1 register description at address offset 0x3c
  *
  * Register default value:        0x01400120
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q2_phase_ctrl1
  * rxpi_q2_phase_ctrl1
  */

typedef union {
  struct {
    uint32_t ADCFE_Q2_PI2_PHASE_GRY : 10;
    ///< PI phase control SLICE2
    ///< AccessType="RW" BitOffset="0" ResetValue="0x120"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t ADCFE_Q2_PI3_PHASE_GRY : 10;
    ///< PI phase control SLICE3
    ///< AccessType="RW" BitOffset="16" ResetValue="0x140"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q2_phase_ctrl1_reg_t;

#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_DEFAULT (0x01400120U)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_RD_MASK (0x03ff03ffU)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_WR_MASK (0x03ff03ffU)


///< PI phase control SLICE2
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_ADCFE_Q2_PI2_PHASE_GRY_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_ADCFE_Q2_PI2_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_ADCFE_Q2_PI2_PHASE_GRY_BF_MSK (0x000003FF)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_ADCFE_Q2_PI2_PHASE_GRY_BF_DEF (0x00000120)

///< PI phase control SLICE3
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_ADCFE_Q2_PI3_PHASE_GRY_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_ADCFE_Q2_PI3_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_ADCFE_Q2_PI3_PHASE_GRY_BF_MSK (0x03FF0000)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_ADCFE_Q2_PI3_PHASE_GRY_BF_DEF (0x01400000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q2_PHASE_CTRL2 register description at address offset 0x40
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q2_phase_ctrl2
  * rxpi_q2_phase_ctrl2
  */

typedef union {
  struct {
    uint32_t ADCFE_Q2_PI0_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI1_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI2_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI3_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI0_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI1_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI2_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI3_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI_U0_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI_U1_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI_U2_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI_U3_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q2_phase_ctrl2_reg_t;

#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_DEFAULT (0x00000000U)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_RD_MASK (0x00000fffU)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_WR_MASK (0x00000fffU)


///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI0_EN_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI0_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI0_EN_BF_MSK (0x00000001)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI0_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI1_EN_BF_OFF ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI1_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI1_EN_BF_MSK (0x00000002)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI1_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI2_EN_BF_OFF ( 2)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI2_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI2_EN_BF_MSK (0x00000004)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI2_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI3_EN_BF_OFF ( 3)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI3_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI3_EN_BF_MSK (0x00000008)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI3_EN_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI0_PULLUPDNB_BF_OFF ( 4)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI0_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI0_PULLUPDNB_BF_MSK (0x00000010)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI0_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI1_PULLUPDNB_BF_OFF ( 5)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI1_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI1_PULLUPDNB_BF_MSK (0x00000020)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI1_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI2_PULLUPDNB_BF_OFF ( 6)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI2_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI2_PULLUPDNB_BF_MSK (0x00000040)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI2_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI3_PULLUPDNB_BF_OFF ( 7)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI3_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI3_PULLUPDNB_BF_MSK (0x00000080)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI3_PULLUPDNB_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U0_PHASE_SPARE_BF_OFF ( 8)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U0_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U0_PHASE_SPARE_BF_MSK (0x00000100)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U0_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U1_PHASE_SPARE_BF_OFF ( 9)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U1_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U1_PHASE_SPARE_BF_MSK (0x00000200)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U1_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U2_PHASE_SPARE_BF_OFF (10)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U2_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U2_PHASE_SPARE_BF_MSK (0x00000400)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U2_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U3_PHASE_SPARE_BF_OFF (11)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U3_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U3_PHASE_SPARE_BF_MSK (0x00000800)
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADCFE_Q2_PI_U3_PHASE_SPARE_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q2_PREBUF_OFC register description at address offset 0x44
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q2_prebuf_ofc
  * rxpi_q2_prebuf_ofc
  */

typedef union {
  struct {
    uint32_t ADCFE_Q2_PREBUF_OFC_FINE : 5;
    ///< Gry coding
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="5" ResetValue="None"
    uint32_t ADCFE_Q2_PREBUF_OFC_FINE_OVR : 4;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t  : 12;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
    uint32_t ADCFE_Q2_PREBUF_OFC_COARSE : 6;
    ///< ofc coarse code. 5-bit binary
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t ADCFE_Q2_PREBUF_OFC_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q2_prebuf_ofc_reg_t;

#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_DEFAULT (0x00000000U)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_RD_MASK (0x7f000f1fU)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_WR_MASK (0x7f000f1fU)


///< Gry coding
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_FINE_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_FINE_BF_WID ( 5)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_FINE_BF_MSK (0x0000001F)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_FINE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_FINE_OVR_BF_OFF ( 8)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_FINE_OVR_BF_WID ( 4)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_FINE_OVR_BF_MSK (0x00000F00)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_FINE_OVR_BF_DEF (0x00000000)

///< ofc coarse code. 5-bit binary
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_COARSE_BF_OFF (24)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_COARSE_BF_WID ( 6)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_COARSE_BF_MSK (0x3F000000)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_COARSE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_SPARE_BF_OFF (30)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_SPARE_BF_MSK (0x40000000)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADCFE_Q2_PREBUF_OFC_SPARE_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q2_PREBUF_CTRL0 register description at address offset 0x48
  *
  * Register default value:        0x00018060
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q2_prebuf_ctrl0
  * rxpi_q2_prebuf_ctrl0
  */

typedef union {
  struct {
    uint32_t ADCFE_Q2_PREBUF_DCMON : 5;
    ///< Prebuff dcmon address for quartet0. amon control bits 0- gmStage current,
    ///< 1- cmref(p), inc(n), 2- pbias_cur(p), nbias(n), 3- load_outp(n), load_outn(p),
    ///< 4- ofc_cur_dac (n)
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t ADCFE_Q2_PREBUF_CM_N_SHIFT : 1;
    ///< enable current thief in prebuff
    ///< AccessType="RW" BitOffset="5" ResetValue="0x1"
    uint32_t ADCFE_Q2_BCASCODE_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t ADCFE_Q2_PI_ICK3EN : 2;
    ///< PI configuration per quarts - for pin cl3
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t ADCFE_Q2_PI_ICK2EN : 2;
    ///< PI configuration per quarts - for pin cl2
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t ADCFE_Q2_PREBUF_GM_BIAS_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x30"
    uint32_t ADCFE_Q2_PREBUF_PD_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t  : 14;
    ///< Reserved
    ///< AccessType="RO" BitOffset="18" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q2_prebuf_ctrl0_reg_t;

#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_DEFAULT (0x00018060U)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_RD_MASK (0x0003ffffU)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_WR_MASK (0x0003ffffU)


///< Prebuff dcmon address for quartet0. amon control bits 0- gmStage current,
///< 1- cmref(p), inc(n), 2- pbias_cur(p), nbias(n), 3- load_outp(n), load_outn(p),
///< 4- ofc_cur_dac (n)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_DCMON_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_DCMON_BF_WID ( 5)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_DCMON_BF_MSK (0x0000001F)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_DCMON_BF_DEF (0x00000000)

///< enable current thief in prebuff
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_CM_N_SHIFT_BF_OFF ( 5)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_CM_N_SHIFT_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_CM_N_SHIFT_BF_MSK (0x00000020)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_CM_N_SHIFT_BF_DEF (0x00000020)

#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_BCASCODE_EN_BF_OFF ( 6)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_BCASCODE_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_BCASCODE_EN_BF_MSK (0x00000040)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_BCASCODE_EN_BF_DEF (0x00000040)

///< PI configuration per quarts - for pin cl3
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PI_ICK3EN_BF_OFF ( 7)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PI_ICK3EN_BF_WID ( 2)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PI_ICK3EN_BF_MSK (0x00000180)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PI_ICK3EN_BF_DEF (0x00000000)

///< PI configuration per quarts - for pin cl2
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PI_ICK2EN_BF_OFF ( 9)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PI_ICK2EN_BF_WID ( 2)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PI_ICK2EN_BF_MSK (0x00000600)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PI_ICK2EN_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_GM_BIAS_GRY_BF_OFF (11)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_GM_BIAS_GRY_BF_WID ( 6)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_GM_BIAS_GRY_BF_MSK (0x0001F800)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_GM_BIAS_GRY_BF_DEF (0x00018000)

#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_PD_B_BF_OFF (17)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_PD_B_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_PD_B_BF_MSK (0x00020000)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADCFE_Q2_PREBUF_PD_B_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q2_PREBUF_CTRL1 register description at address offset 0x4c
  *
  * Register default value:        0x003F00FF
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q2_prebuf_ctrl1
  * rxpi_q2_prebuf_ctrl1
  */

typedef union {
  struct {
    uint32_t ADCFE_Q2_PREBUF_GM_PSW_THERM : 16;
    ///< P-switch gain 6-bit thermo
    ///< AccessType="RW" BitOffset="0" ResetValue="0xFF"
    uint32_t ADCFE_Q2_PREBUF_GM_NSW_THERM : 16;
    ///< N-switch gain 6-bit thermo
    ///< AccessType="RW" BitOffset="16" ResetValue="0x3F"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q2_prebuf_ctrl1_reg_t;

#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_DEFAULT (0x003f00ffU)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_RD_MASK (0xffffffffU)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_WR_MASK (0xffffffffU)


///< P-switch gain 6-bit thermo
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_ADCFE_Q2_PREBUF_GM_PSW_THERM_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_ADCFE_Q2_PREBUF_GM_PSW_THERM_BF_WID (16)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_ADCFE_Q2_PREBUF_GM_PSW_THERM_BF_MSK (0x0000FFFF)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_ADCFE_Q2_PREBUF_GM_PSW_THERM_BF_DEF (0x000000FF)

///< N-switch gain 6-bit thermo
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_ADCFE_Q2_PREBUF_GM_NSW_THERM_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_ADCFE_Q2_PREBUF_GM_NSW_THERM_BF_WID (16)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_ADCFE_Q2_PREBUF_GM_NSW_THERM_BF_MSK (0xFFFF0000)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_ADCFE_Q2_PREBUF_GM_NSW_THERM_BF_DEF (0x003F0000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q2_PREBUF_CTRL2 register description at address offset 0x50
  *
  * Register default value:        0x0000003F
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q2_prebuf_ctrl2
  * rxpi_q2_prebuf_ctrl2
  */

typedef union {
  struct {
    uint32_t ADCFE_Q2_PREBUF_RES_TRIM_THERM : 31;
    ///< thermometer coded load resistor control
    ///< AccessType="RW" BitOffset="0" ResetValue="0x3F"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q2_prebuf_ctrl2_reg_t;

#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_DEFAULT (0x0000003fU)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_RD_MASK (0x7fffffffU)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_WR_MASK (0x7fffffffU)


///< thermometer coded load resistor control
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_ADCFE_Q2_PREBUF_RES_TRIM_THERM_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_ADCFE_Q2_PREBUF_RES_TRIM_THERM_BF_WID (31)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_ADCFE_Q2_PREBUF_RES_TRIM_THERM_BF_MSK (0x7FFFFFFF)
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_ADCFE_Q2_PREBUF_RES_TRIM_THERM_BF_DEF (0x0000003F)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q3_PHASE_CTRL0 register description at address offset 0x54
  *
  * Register default value:        0x01200180
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q3_phase_ctrl0
  * rxpi_q3_phase_ctrl0
  */

typedef union {
  struct {
    uint32_t ADCFE_Q3_PI0_PHASE_GRY : 10;
    ///< PI phase control SLICE0
    ///< AccessType="RW" BitOffset="0" ResetValue="0x180"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t ADCFE_Q3_PI1_PHASE_GRY : 10;
    ///< PI phase control SLICE1
    ///< AccessType="RW" BitOffset="16" ResetValue="0x120"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q3_phase_ctrl0_reg_t;

#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_DEFAULT (0x01200180U)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_RD_MASK (0x03ff03ffU)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_WR_MASK (0x03ff03ffU)


///< PI phase control SLICE0
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_ADCFE_Q3_PI0_PHASE_GRY_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_ADCFE_Q3_PI0_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_ADCFE_Q3_PI0_PHASE_GRY_BF_MSK (0x000003FF)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_ADCFE_Q3_PI0_PHASE_GRY_BF_DEF (0x00000180)

///< PI phase control SLICE1
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_ADCFE_Q3_PI1_PHASE_GRY_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_ADCFE_Q3_PI1_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_ADCFE_Q3_PI1_PHASE_GRY_BF_MSK (0x03FF0000)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_ADCFE_Q3_PI1_PHASE_GRY_BF_DEF (0x01200000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q3_PHASE_CTRL1 register description at address offset 0x58
  *
  * Register default value:        0x01400120
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q3_phase_ctrl1
  * rxpi_q3_phase_ctrl1
  */

typedef union {
  struct {
    uint32_t ADCFE_Q3_PI2_PHASE_GRY : 10;
    ///< PI phase control SLICE2
    ///< AccessType="RW" BitOffset="0" ResetValue="0x120"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t ADCFE_Q3_PI3_PHASE_GRY : 10;
    ///< PI phase control SLICE3
    ///< AccessType="RW" BitOffset="16" ResetValue="0x140"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q3_phase_ctrl1_reg_t;

#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_DEFAULT (0x01400120U)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_RD_MASK (0x03ff03ffU)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_WR_MASK (0x03ff03ffU)


///< PI phase control SLICE2
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_ADCFE_Q3_PI2_PHASE_GRY_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_ADCFE_Q3_PI2_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_ADCFE_Q3_PI2_PHASE_GRY_BF_MSK (0x000003FF)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_ADCFE_Q3_PI2_PHASE_GRY_BF_DEF (0x00000120)

///< PI phase control SLICE3
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_ADCFE_Q3_PI3_PHASE_GRY_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_ADCFE_Q3_PI3_PHASE_GRY_BF_WID (10)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_ADCFE_Q3_PI3_PHASE_GRY_BF_MSK (0x03FF0000)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_ADCFE_Q3_PI3_PHASE_GRY_BF_DEF (0x01400000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q3_PHASE_CTRL2 register description at address offset 0x5c
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q3_phase_ctrl2
  * rxpi_q3_phase_ctrl2
  */

typedef union {
  struct {
    uint32_t ADCFE_Q3_PI0_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI1_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI2_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI3_EN : 1;
    ///< PI Enable for FFE0 to FFE3
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI0_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI1_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI2_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI3_PULLUPDNB : 1;
    ///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
    ///< otherwise pi_clk is pulled to vcc
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI_U0_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI_U1_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI_U2_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI_U3_PHASE_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t  : 20;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q3_phase_ctrl2_reg_t;

#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_DEFAULT (0x00000000U)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_RD_MASK (0x00000fffU)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_WR_MASK (0x00000fffU)


///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI0_EN_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI0_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI0_EN_BF_MSK (0x00000001)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI0_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI1_EN_BF_OFF ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI1_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI1_EN_BF_MSK (0x00000002)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI1_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI2_EN_BF_OFF ( 2)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI2_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI2_EN_BF_MSK (0x00000004)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI2_EN_BF_DEF (0x00000000)

///< PI Enable for FFE0 to FFE3
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI3_EN_BF_OFF ( 3)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI3_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI3_EN_BF_MSK (0x00000008)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI3_EN_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI0_PULLUPDNB_BF_OFF ( 4)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI0_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI0_PULLUPDNB_BF_MSK (0x00000010)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI0_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI1_PULLUPDNB_BF_OFF ( 5)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI1_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI1_PULLUPDNB_BF_MSK (0x00000020)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI1_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI2_PULLUPDNB_BF_OFF ( 6)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI2_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI2_PULLUPDNB_BF_MSK (0x00000040)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI2_PULLUPDNB_BF_DEF (0x00000000)

///< disable direction bit. If dis_dit=1'b0, the pi_clk is pulled to vss,
///< otherwise pi_clk is pulled to vcc
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI3_PULLUPDNB_BF_OFF ( 7)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI3_PULLUPDNB_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI3_PULLUPDNB_BF_MSK (0x00000080)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI3_PULLUPDNB_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U0_PHASE_SPARE_BF_OFF ( 8)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U0_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U0_PHASE_SPARE_BF_MSK (0x00000100)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U0_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U1_PHASE_SPARE_BF_OFF ( 9)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U1_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U1_PHASE_SPARE_BF_MSK (0x00000200)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U1_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U2_PHASE_SPARE_BF_OFF (10)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U2_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U2_PHASE_SPARE_BF_MSK (0x00000400)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U2_PHASE_SPARE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U3_PHASE_SPARE_BF_OFF (11)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U3_PHASE_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U3_PHASE_SPARE_BF_MSK (0x00000800)
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADCFE_Q3_PI_U3_PHASE_SPARE_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q3_PREBUF_OFC register description at address offset 0x60
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q3_prebuf_ofc
  * rxpi_q3_prebuf_ofc
  */

typedef union {
  struct {
    uint32_t ADCFE_Q3_PREBUF_OFC_FINE : 5;
    ///< Gry coding
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="5" ResetValue="None"
    uint32_t ADCFE_Q3_PREBUF_OFC_FINE_OVR : 4;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t  : 12;
    ///< Reserved
    ///< AccessType="RO" BitOffset="12" ResetValue="None"
    uint32_t ADCFE_Q3_PREBUF_OFC_COARSE : 6;
    ///< ofc coarse code. 5-bit binary
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t ADCFE_Q3_PREBUF_OFC_SPARE : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q3_prebuf_ofc_reg_t;

#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_DEFAULT (0x00000000U)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_RD_MASK (0x7f000f1fU)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_WR_MASK (0x7f000f1fU)


///< Gry coding
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_FINE_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_FINE_BF_WID ( 5)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_FINE_BF_MSK (0x0000001F)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_FINE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_FINE_OVR_BF_OFF ( 8)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_FINE_OVR_BF_WID ( 4)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_FINE_OVR_BF_MSK (0x00000F00)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_FINE_OVR_BF_DEF (0x00000000)

///< ofc coarse code. 5-bit binary
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_COARSE_BF_OFF (24)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_COARSE_BF_WID ( 6)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_COARSE_BF_MSK (0x3F000000)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_COARSE_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_SPARE_BF_OFF (30)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_SPARE_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_SPARE_BF_MSK (0x40000000)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADCFE_Q3_PREBUF_OFC_SPARE_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q3_PREBUF_CTRL0 register description at address offset 0x64
  *
  * Register default value:        0x00018060
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q3_prebuf_ctrl0
  * rxpi_q3_prebuf_ctrl0
  */

typedef union {
  struct {
    uint32_t ADCFE_Q3_PREBUF_DCMON : 5;
    ///< Prebuff dcmon address for quartet0. amon control bits 0- gmStage current,
    ///< 1- cmref(p), inc(n), 2- pbias_cur(p), nbias(n), 3- load_outp(n), load_outn(p),
    ///< 4- ofc_cur_dac (n)
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t ADCFE_Q3_PREBUF_CM_N_SHIFT : 1;
    ///< enable current thief in prebuff
    ///< AccessType="RW" BitOffset="5" ResetValue="0x1"
    uint32_t ADCFE_Q3_BCASCODE_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x1"
    uint32_t ADCFE_Q3_PI_ICK3EN : 2;
    ///< PI configuration per quarts - for pin cl3
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t ADCFE_Q3_PI_ICK2EN : 2;
    ///< PI configuration per quarts - for pin cl2
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t ADCFE_Q3_PREBUF_GM_BIAS_GRY : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x30"
    uint32_t ADCFE_Q3_PREBUF_PD_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="17" ResetValue="0x0"
    uint32_t  : 14;
    ///< Reserved
    ///< AccessType="RO" BitOffset="18" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q3_prebuf_ctrl0_reg_t;

#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_DEFAULT (0x00018060U)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_RD_MASK (0x0003ffffU)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_WR_MASK (0x0003ffffU)


///< Prebuff dcmon address for quartet0. amon control bits 0- gmStage current,
///< 1- cmref(p), inc(n), 2- pbias_cur(p), nbias(n), 3- load_outp(n), load_outn(p),
///< 4- ofc_cur_dac (n)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_DCMON_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_DCMON_BF_WID ( 5)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_DCMON_BF_MSK (0x0000001F)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_DCMON_BF_DEF (0x00000000)

///< enable current thief in prebuff
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_CM_N_SHIFT_BF_OFF ( 5)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_CM_N_SHIFT_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_CM_N_SHIFT_BF_MSK (0x00000020)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_CM_N_SHIFT_BF_DEF (0x00000020)

#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_BCASCODE_EN_BF_OFF ( 6)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_BCASCODE_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_BCASCODE_EN_BF_MSK (0x00000040)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_BCASCODE_EN_BF_DEF (0x00000040)

///< PI configuration per quarts - for pin cl3
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PI_ICK3EN_BF_OFF ( 7)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PI_ICK3EN_BF_WID ( 2)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PI_ICK3EN_BF_MSK (0x00000180)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PI_ICK3EN_BF_DEF (0x00000000)

///< PI configuration per quarts - for pin cl2
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PI_ICK2EN_BF_OFF ( 9)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PI_ICK2EN_BF_WID ( 2)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PI_ICK2EN_BF_MSK (0x00000600)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PI_ICK2EN_BF_DEF (0x00000000)

#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_GM_BIAS_GRY_BF_OFF (11)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_GM_BIAS_GRY_BF_WID ( 6)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_GM_BIAS_GRY_BF_MSK (0x0001F800)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_GM_BIAS_GRY_BF_DEF (0x00018000)

#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_PD_B_BF_OFF (17)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_PD_B_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_PD_B_BF_MSK (0x00020000)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADCFE_Q3_PREBUF_PD_B_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q3_PREBUF_CTRL1 register description at address offset 0x68
  *
  * Register default value:        0x003F00FF
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q3_prebuf_ctrl1
  * rxpi_q3_prebuf_ctrl1
  */

typedef union {
  struct {
    uint32_t ADCFE_Q3_PREBUF_GM_PSW_THERM : 16;
    ///< P-switch gain 6-bit thermo
    ///< AccessType="RW" BitOffset="0" ResetValue="0xFF"
    uint32_t ADCFE_Q3_PREBUF_GM_NSW_THERM : 16;
    ///< N-switch gain 6-bit thermo
    ///< AccessType="RW" BitOffset="16" ResetValue="0x3F"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q3_prebuf_ctrl1_reg_t;

#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_DEFAULT (0x003f00ffU)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_RD_MASK (0xffffffffU)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_WR_MASK (0xffffffffU)


///< P-switch gain 6-bit thermo
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_ADCFE_Q3_PREBUF_GM_PSW_THERM_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_ADCFE_Q3_PREBUF_GM_PSW_THERM_BF_WID (16)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_ADCFE_Q3_PREBUF_GM_PSW_THERM_BF_MSK (0x0000FFFF)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_ADCFE_Q3_PREBUF_GM_PSW_THERM_BF_DEF (0x000000FF)

///< N-switch gain 6-bit thermo
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_ADCFE_Q3_PREBUF_GM_NSW_THERM_BF_OFF (16)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_ADCFE_Q3_PREBUF_GM_NSW_THERM_BF_WID (16)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_ADCFE_Q3_PREBUF_GM_NSW_THERM_BF_MSK (0xFFFF0000)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_ADCFE_Q3_PREBUF_GM_NSW_THERM_BF_DEF (0x003F0000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_Q3_PREBUF_CTRL2 register description at address offset 0x6c
  *
  * Register default value:        0x0000003F
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_q3_prebuf_ctrl2
  * rxpi_q3_prebuf_ctrl2
  */

typedef union {
  struct {
    uint32_t ADCFE_Q3_PREBUF_RES_TRIM_THERM : 31;
    ///< thermometer coded load resistor control
    ///< AccessType="RW" BitOffset="0" ResetValue="0x3F"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_q3_prebuf_ctrl2_reg_t;

#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_DEFAULT (0x0000003fU)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_RD_MASK (0x7fffffffU)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_WR_MASK (0x7fffffffU)


///< thermometer coded load resistor control
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_ADCFE_Q3_PREBUF_RES_TRIM_THERM_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_ADCFE_Q3_PREBUF_RES_TRIM_THERM_BF_WID (31)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_ADCFE_Q3_PREBUF_RES_TRIM_THERM_BF_MSK (0x7FFFFFFF)
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_ADCFE_Q3_PREBUF_RES_TRIM_THERM_BF_DEF (0x0000003F)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_SHARED_CTRL0 register description at address offset 0x70
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_shared_ctrl0
  * rxpi_shared_ctrl0
  */

typedef union {
  struct {
    uint32_t ADCFE_PI_MNTR_EN : 1;
    ///< Enabling PI clock monitoring
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_shared_ctrl0_reg_t;

#define RXANA_ADC_PI_MSG_SHARED_CTRL0_DEFAULT (0x00000000U)
#define RXANA_ADC_PI_MSG_SHARED_CTRL0_RD_MASK (0x00000001U)
#define RXANA_ADC_PI_MSG_SHARED_CTRL0_WR_MASK (0x00000001U)


///< Enabling PI clock monitoring
#define RXANA_ADC_PI_MSG_SHARED_CTRL0_ADCFE_PI_MNTR_EN_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_SHARED_CTRL0_ADCFE_PI_MNTR_EN_BF_WID ( 1)
#define RXANA_ADC_PI_MSG_SHARED_CTRL0_ADCFE_PI_MNTR_EN_BF_MSK (0x00000001)
#define RXANA_ADC_PI_MSG_SHARED_CTRL0_ADCFE_PI_MNTR_EN_BF_DEF (0x00000000)


/** @brief RXANA_ADC_PI_REGS_MSG_RXANA_ADC_PI_REGS_RXPI_SPARE0 register description at address offset 0x74
  *
  * Register default value:        0xFF000000
  * Register full path in IP: RXANA_ADC_PI_regs_MSG/RXANA_ADC_PI_regs/rxpi_spare0
  * rxpi_spare0
  */

typedef union {
  struct {
    uint32_t RX_ADC_PI_SPARE : 32;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0xFF000000"
  } ;
  uint32_t value;
} rxana_adc_pi_msg_spare0_reg_t;

#define RXANA_ADC_PI_MSG_SPARE0_DEFAULT (0xff000000U)
#define RXANA_ADC_PI_MSG_SPARE0_RD_MASK (0xffffffffU)
#define RXANA_ADC_PI_MSG_SPARE0_WR_MASK (0xffffffffU)


#define RXANA_ADC_PI_MSG_SPARE0_RX_ADC_PI_SPARE_BF_OFF ( 0)
#define RXANA_ADC_PI_MSG_SPARE0_RX_ADC_PI_SPARE_BF_WID (32)
#define RXANA_ADC_PI_MSG_SPARE0_RX_ADC_PI_SPARE_BF_MSK (0xFFFFFFFF)
#define RXANA_ADC_PI_MSG_SPARE0_RX_ADC_PI_SPARE_BF_DEF (0xFF000000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_REG(_BASE) ((rxana_adc_pi_msg_q0_phase_ctrl0_reg_t*) RXANA_ADC_PI_MSG_Q0_PHASE_CTRL0_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_REG(_BASE) ((rxana_adc_pi_msg_q0_phase_ctrl1_reg_t*) RXANA_ADC_PI_MSG_Q0_PHASE_CTRL1_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_REG(_BASE) ((rxana_adc_pi_msg_q0_phase_ctrl2_reg_t*) RXANA_ADC_PI_MSG_Q0_PHASE_CTRL2_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_REG(_BASE) ((rxana_adc_pi_msg_q0_prebuf_ofc_reg_t*) RXANA_ADC_PI_MSG_Q0_PREBUF_OFC_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_REG(_BASE) ((rxana_adc_pi_msg_q0_prebuf_ctrl0_reg_t*) RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL0_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_REG(_BASE) ((rxana_adc_pi_msg_q0_prebuf_ctrl1_reg_t*) RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL1_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_REG(_BASE) ((rxana_adc_pi_msg_q0_prebuf_ctrl2_reg_t*) RXANA_ADC_PI_MSG_Q0_PREBUF_CTRL2_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_REG(_BASE) ((rxana_adc_pi_msg_q1_phase_ctrl0_reg_t*) RXANA_ADC_PI_MSG_Q1_PHASE_CTRL0_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_REG(_BASE) ((rxana_adc_pi_msg_q1_phase_ctrl1_reg_t*) RXANA_ADC_PI_MSG_Q1_PHASE_CTRL1_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_REG(_BASE) ((rxana_adc_pi_msg_q1_phase_ctrl2_reg_t*) RXANA_ADC_PI_MSG_Q1_PHASE_CTRL2_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_REG(_BASE) ((rxana_adc_pi_msg_q1_prebuf_ofc_reg_t*) RXANA_ADC_PI_MSG_Q1_PREBUF_OFC_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_REG(_BASE) ((rxana_adc_pi_msg_q1_prebuf_ctrl0_reg_t*) RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL0_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_REG(_BASE) ((rxana_adc_pi_msg_q1_prebuf_ctrl1_reg_t*) RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL1_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_REG(_BASE) ((rxana_adc_pi_msg_q1_prebuf_ctrl2_reg_t*) RXANA_ADC_PI_MSG_Q1_PREBUF_CTRL2_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_REG(_BASE) ((rxana_adc_pi_msg_q2_phase_ctrl0_reg_t*) RXANA_ADC_PI_MSG_Q2_PHASE_CTRL0_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_REG(_BASE) ((rxana_adc_pi_msg_q2_phase_ctrl1_reg_t*) RXANA_ADC_PI_MSG_Q2_PHASE_CTRL1_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_REG(_BASE) ((rxana_adc_pi_msg_q2_phase_ctrl2_reg_t*) RXANA_ADC_PI_MSG_Q2_PHASE_CTRL2_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_REG(_BASE) ((rxana_adc_pi_msg_q2_prebuf_ofc_reg_t*) RXANA_ADC_PI_MSG_Q2_PREBUF_OFC_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_REG(_BASE) ((rxana_adc_pi_msg_q2_prebuf_ctrl0_reg_t*) RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL0_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_REG(_BASE) ((rxana_adc_pi_msg_q2_prebuf_ctrl1_reg_t*) RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL1_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_REG(_BASE) ((rxana_adc_pi_msg_q2_prebuf_ctrl2_reg_t*) RXANA_ADC_PI_MSG_Q2_PREBUF_CTRL2_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_REG(_BASE) ((rxana_adc_pi_msg_q3_phase_ctrl0_reg_t*) RXANA_ADC_PI_MSG_Q3_PHASE_CTRL0_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_REG(_BASE) ((rxana_adc_pi_msg_q3_phase_ctrl1_reg_t*) RXANA_ADC_PI_MSG_Q3_PHASE_CTRL1_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_REG(_BASE) ((rxana_adc_pi_msg_q3_phase_ctrl2_reg_t*) RXANA_ADC_PI_MSG_Q3_PHASE_CTRL2_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_REG(_BASE) ((rxana_adc_pi_msg_q3_prebuf_ofc_reg_t*) RXANA_ADC_PI_MSG_Q3_PREBUF_OFC_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_REG(_BASE) ((rxana_adc_pi_msg_q3_prebuf_ctrl0_reg_t*) RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL0_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_REG(_BASE) ((rxana_adc_pi_msg_q3_prebuf_ctrl1_reg_t*) RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL1_ADR(_BASE))
#define RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_REG(_BASE) ((rxana_adc_pi_msg_q3_prebuf_ctrl2_reg_t*) RXANA_ADC_PI_MSG_Q3_PREBUF_CTRL2_ADR(_BASE))
#define RXANA_ADC_PI_MSG_SHARED_CTRL0_REG(_BASE) ((rxana_adc_pi_msg_shared_ctrl0_reg_t*) RXANA_ADC_PI_MSG_SHARED_CTRL0_ADR(_BASE))
#define RXANA_ADC_PI_MSG_SPARE0_REG(_BASE) ((rxana_adc_pi_msg_spare0_reg_t*) RXANA_ADC_PI_MSG_SPARE0_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    rxana_adc_pi_msg_q0_phase_ctrl0_reg_t Q0_PHASE_CTRL0; /*< Address offset = 0x0 */
    rxana_adc_pi_msg_q0_phase_ctrl1_reg_t Q0_PHASE_CTRL1; /*< Address offset = 0x4 */
    rxana_adc_pi_msg_q0_phase_ctrl2_reg_t Q0_PHASE_CTRL2; /*< Address offset = 0x8 */
    rxana_adc_pi_msg_q0_prebuf_ofc_reg_t Q0_PREBUF_OFC; /*< Address offset = 0xc */
    rxana_adc_pi_msg_q0_prebuf_ctrl0_reg_t Q0_PREBUF_CTRL0; /*< Address offset = 0x10 */
    rxana_adc_pi_msg_q0_prebuf_ctrl1_reg_t Q0_PREBUF_CTRL1; /*< Address offset = 0x14 */
    rxana_adc_pi_msg_q0_prebuf_ctrl2_reg_t Q0_PREBUF_CTRL2; /*< Address offset = 0x18 */
    rxana_adc_pi_msg_q1_phase_ctrl0_reg_t Q1_PHASE_CTRL0; /*< Address offset = 0x1c */
    rxana_adc_pi_msg_q1_phase_ctrl1_reg_t Q1_PHASE_CTRL1; /*< Address offset = 0x20 */
    rxana_adc_pi_msg_q1_phase_ctrl2_reg_t Q1_PHASE_CTRL2; /*< Address offset = 0x24 */
    rxana_adc_pi_msg_q1_prebuf_ofc_reg_t Q1_PREBUF_OFC; /*< Address offset = 0x28 */
    rxana_adc_pi_msg_q1_prebuf_ctrl0_reg_t Q1_PREBUF_CTRL0; /*< Address offset = 0x2c */
    rxana_adc_pi_msg_q1_prebuf_ctrl1_reg_t Q1_PREBUF_CTRL1; /*< Address offset = 0x30 */
    rxana_adc_pi_msg_q1_prebuf_ctrl2_reg_t Q1_PREBUF_CTRL2; /*< Address offset = 0x34 */
    rxana_adc_pi_msg_q2_phase_ctrl0_reg_t Q2_PHASE_CTRL0; /*< Address offset = 0x38 */
    rxana_adc_pi_msg_q2_phase_ctrl1_reg_t Q2_PHASE_CTRL1; /*< Address offset = 0x3c */
    rxana_adc_pi_msg_q2_phase_ctrl2_reg_t Q2_PHASE_CTRL2; /*< Address offset = 0x40 */
    rxana_adc_pi_msg_q2_prebuf_ofc_reg_t Q2_PREBUF_OFC; /*< Address offset = 0x44 */
    rxana_adc_pi_msg_q2_prebuf_ctrl0_reg_t Q2_PREBUF_CTRL0; /*< Address offset = 0x48 */
    rxana_adc_pi_msg_q2_prebuf_ctrl1_reg_t Q2_PREBUF_CTRL1; /*< Address offset = 0x4c */
    rxana_adc_pi_msg_q2_prebuf_ctrl2_reg_t Q2_PREBUF_CTRL2; /*< Address offset = 0x50 */
    rxana_adc_pi_msg_q3_phase_ctrl0_reg_t Q3_PHASE_CTRL0; /*< Address offset = 0x54 */
    rxana_adc_pi_msg_q3_phase_ctrl1_reg_t Q3_PHASE_CTRL1; /*< Address offset = 0x58 */
    rxana_adc_pi_msg_q3_phase_ctrl2_reg_t Q3_PHASE_CTRL2; /*< Address offset = 0x5c */
    rxana_adc_pi_msg_q3_prebuf_ofc_reg_t Q3_PREBUF_OFC; /*< Address offset = 0x60 */
    rxana_adc_pi_msg_q3_prebuf_ctrl0_reg_t Q3_PREBUF_CTRL0; /*< Address offset = 0x64 */
    rxana_adc_pi_msg_q3_prebuf_ctrl1_reg_t Q3_PREBUF_CTRL1; /*< Address offset = 0x68 */
    rxana_adc_pi_msg_q3_prebuf_ctrl2_reg_t Q3_PREBUF_CTRL2; /*< Address offset = 0x6c */
    rxana_adc_pi_msg_shared_ctrl0_reg_t SHARED_CTRL0; /*< Address offset = 0x70 */
    rxana_adc_pi_msg_spare0_reg_t SPARE0; /*< Address offset = 0x74 */
} rxana_adc_pi_msg_t;     // size: 0x0078

// AddressSpace struct pointer
//
#define DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_GLOBAL  ((rxana_adc_pi_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_GLOBAL_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q0      ((rxana_adc_pi_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q0_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q1      ((rxana_adc_pi_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q1_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q2      ((rxana_adc_pi_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q2_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q3      ((rxana_adc_pi_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_ADC_PI_Q3_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_GLOBAL  ((rxana_adc_pi_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_GLOBAL_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q0      ((rxana_adc_pi_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q0_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q1      ((rxana_adc_pi_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q1_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q2      ((rxana_adc_pi_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q2_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q3      ((rxana_adc_pi_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_ADC_PI_Q3_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_GLOBAL  ((rxana_adc_pi_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_GLOBAL_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q0      ((rxana_adc_pi_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q0_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q1      ((rxana_adc_pi_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q1_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q2      ((rxana_adc_pi_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q2_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q3      ((rxana_adc_pi_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_ADC_PI_Q3_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_GLOBAL  ((rxana_adc_pi_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_GLOBAL_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q0      ((rxana_adc_pi_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q0_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q1      ((rxana_adc_pi_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q1_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q2      ((rxana_adc_pi_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q2_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q3      ((rxana_adc_pi_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_ADC_PI_Q3_BASE)

// ******************************************* /Address Space

#endif      // _RXANA_ADC_PI_MSG_H_

