Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:53:10 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postsynth_timing_max.rpt
| Design            : sv_chip2_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 9.612ns (90.723%)  route 0.983ns (9.277%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 12.531 - 11.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.466     1.694    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     4.695 r  h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.745    h_fltr_1_left/your_instance_name_f1/dout1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.964 r  h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.964    h_fltr_1_left/your_instance_name_f1/dout0_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.077     7.041 r  h_fltr_1_left/your_instance_name_f1/dout0__0/P[23]
                         net (fo=1, unplaced)         0.466     7.508    h_fltr_1_left/your_instance_name_f1/dout0__0_n_82
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.619     9.127 r  h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.127    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    10.204 r  h_fltr_1_left/your_instance_name_f1/dout0__2/P[25]
                         net (fo=1, unplaced)         0.466    10.670    h_fltr_1_left/your_instance_name_f1/dout0__2_n_80
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[0])
                                                      1.619    12.289 r  h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[0]
                         net (fo=1, unplaced)         0.000    12.289    h_fltr_1_left/your_instance_name_f1/dout0__3_n_153
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    11.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562    11.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443    12.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083    12.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.443    12.531    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.140    12.671    
                         clock uncertainty           -0.035    12.636    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995    11.641    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 9.612ns (90.723%)  route 0.983ns (9.277%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 12.531 - 11.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.466     1.694    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     4.695 r  h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.745    h_fltr_1_left/your_instance_name_f1/dout1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.964 r  h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.964    h_fltr_1_left/your_instance_name_f1/dout0_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.077     7.041 r  h_fltr_1_left/your_instance_name_f1/dout0__0/P[23]
                         net (fo=1, unplaced)         0.466     7.508    h_fltr_1_left/your_instance_name_f1/dout0__0_n_82
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.619     9.127 r  h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.127    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    10.204 r  h_fltr_1_left/your_instance_name_f1/dout0__2/P[25]
                         net (fo=1, unplaced)         0.466    10.670    h_fltr_1_left/your_instance_name_f1/dout0__2_n_80
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[10])
                                                      1.619    12.289 r  h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[10]
                         net (fo=1, unplaced)         0.000    12.289    h_fltr_1_left/your_instance_name_f1/dout0__3_n_143
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    11.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562    11.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443    12.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083    12.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.443    12.531    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.140    12.671    
                         clock uncertainty           -0.035    12.636    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.995    11.641    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 9.612ns (90.723%)  route 0.983ns (9.277%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 12.531 - 11.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.466     1.694    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     4.695 r  h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.745    h_fltr_1_left/your_instance_name_f1/dout1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.964 r  h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.964    h_fltr_1_left/your_instance_name_f1/dout0_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.077     7.041 r  h_fltr_1_left/your_instance_name_f1/dout0__0/P[23]
                         net (fo=1, unplaced)         0.466     7.508    h_fltr_1_left/your_instance_name_f1/dout0__0_n_82
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.619     9.127 r  h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.127    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    10.204 r  h_fltr_1_left/your_instance_name_f1/dout0__2/P[25]
                         net (fo=1, unplaced)         0.466    10.670    h_fltr_1_left/your_instance_name_f1/dout0__2_n_80
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[11])
                                                      1.619    12.289 r  h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[11]
                         net (fo=1, unplaced)         0.000    12.289    h_fltr_1_left/your_instance_name_f1/dout0__3_n_142
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    11.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562    11.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443    12.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083    12.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.443    12.531    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.140    12.671    
                         clock uncertainty           -0.035    12.636    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.995    11.641    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 9.612ns (90.723%)  route 0.983ns (9.277%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 12.531 - 11.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.466     1.694    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     4.695 r  h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.745    h_fltr_1_left/your_instance_name_f1/dout1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.964 r  h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.964    h_fltr_1_left/your_instance_name_f1/dout0_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.077     7.041 r  h_fltr_1_left/your_instance_name_f1/dout0__0/P[23]
                         net (fo=1, unplaced)         0.466     7.508    h_fltr_1_left/your_instance_name_f1/dout0__0_n_82
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.619     9.127 r  h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.127    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    10.204 r  h_fltr_1_left/your_instance_name_f1/dout0__2/P[25]
                         net (fo=1, unplaced)         0.466    10.670    h_fltr_1_left/your_instance_name_f1/dout0__2_n_80
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[12])
                                                      1.619    12.289 r  h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[12]
                         net (fo=1, unplaced)         0.000    12.289    h_fltr_1_left/your_instance_name_f1/dout0__3_n_141
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    11.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562    11.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443    12.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083    12.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.443    12.531    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.140    12.671    
                         clock uncertainty           -0.035    12.636    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.995    11.641    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 9.612ns (90.723%)  route 0.983ns (9.277%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 12.531 - 11.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.466     1.694    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     4.695 r  h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.745    h_fltr_1_left/your_instance_name_f1/dout1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.964 r  h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.964    h_fltr_1_left/your_instance_name_f1/dout0_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.077     7.041 r  h_fltr_1_left/your_instance_name_f1/dout0__0/P[23]
                         net (fo=1, unplaced)         0.466     7.508    h_fltr_1_left/your_instance_name_f1/dout0__0_n_82
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.619     9.127 r  h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.127    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    10.204 r  h_fltr_1_left/your_instance_name_f1/dout0__2/P[25]
                         net (fo=1, unplaced)         0.466    10.670    h_fltr_1_left/your_instance_name_f1/dout0__2_n_80
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[13])
                                                      1.619    12.289 r  h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[13]
                         net (fo=1, unplaced)         0.000    12.289    h_fltr_1_left/your_instance_name_f1/dout0__3_n_140
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    11.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562    11.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443    12.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083    12.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.443    12.531    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.140    12.671    
                         clock uncertainty           -0.035    12.636    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -0.995    11.641    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 9.612ns (90.723%)  route 0.983ns (9.277%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 12.531 - 11.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.466     1.694    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     4.695 r  h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.745    h_fltr_1_left/your_instance_name_f1/dout1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.964 r  h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.964    h_fltr_1_left/your_instance_name_f1/dout0_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.077     7.041 r  h_fltr_1_left/your_instance_name_f1/dout0__0/P[23]
                         net (fo=1, unplaced)         0.466     7.508    h_fltr_1_left/your_instance_name_f1/dout0__0_n_82
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.619     9.127 r  h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.127    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    10.204 r  h_fltr_1_left/your_instance_name_f1/dout0__2/P[25]
                         net (fo=1, unplaced)         0.466    10.670    h_fltr_1_left/your_instance_name_f1/dout0__2_n_80
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[14])
                                                      1.619    12.289 r  h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[14]
                         net (fo=1, unplaced)         0.000    12.289    h_fltr_1_left/your_instance_name_f1/dout0__3_n_139
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    11.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562    11.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443    12.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083    12.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.443    12.531    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.140    12.671    
                         clock uncertainty           -0.035    12.636    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -0.995    11.641    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 9.612ns (90.723%)  route 0.983ns (9.277%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 12.531 - 11.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.466     1.694    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     4.695 r  h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.745    h_fltr_1_left/your_instance_name_f1/dout1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.964 r  h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.964    h_fltr_1_left/your_instance_name_f1/dout0_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.077     7.041 r  h_fltr_1_left/your_instance_name_f1/dout0__0/P[23]
                         net (fo=1, unplaced)         0.466     7.508    h_fltr_1_left/your_instance_name_f1/dout0__0_n_82
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.619     9.127 r  h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.127    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    10.204 r  h_fltr_1_left/your_instance_name_f1/dout0__2/P[25]
                         net (fo=1, unplaced)         0.466    10.670    h_fltr_1_left/your_instance_name_f1/dout0__2_n_80
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[15])
                                                      1.619    12.289 r  h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[15]
                         net (fo=1, unplaced)         0.000    12.289    h_fltr_1_left/your_instance_name_f1/dout0__3_n_138
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    11.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562    11.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443    12.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083    12.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.443    12.531    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.140    12.671    
                         clock uncertainty           -0.035    12.636    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -0.995    11.641    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 9.612ns (90.723%)  route 0.983ns (9.277%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 12.531 - 11.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.466     1.694    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     4.695 r  h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.745    h_fltr_1_left/your_instance_name_f1/dout1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.964 r  h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.964    h_fltr_1_left/your_instance_name_f1/dout0_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.077     7.041 r  h_fltr_1_left/your_instance_name_f1/dout0__0/P[23]
                         net (fo=1, unplaced)         0.466     7.508    h_fltr_1_left/your_instance_name_f1/dout0__0_n_82
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.619     9.127 r  h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.127    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    10.204 r  h_fltr_1_left/your_instance_name_f1/dout0__2/P[25]
                         net (fo=1, unplaced)         0.466    10.670    h_fltr_1_left/your_instance_name_f1/dout0__2_n_80
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[16])
                                                      1.619    12.289 r  h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[16]
                         net (fo=1, unplaced)         0.000    12.289    h_fltr_1_left/your_instance_name_f1/dout0__3_n_137
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    11.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562    11.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443    12.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083    12.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.443    12.531    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.140    12.671    
                         clock uncertainty           -0.035    12.636    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -0.995    11.641    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 9.612ns (90.723%)  route 0.983ns (9.277%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 12.531 - 11.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.466     1.694    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     4.695 r  h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.745    h_fltr_1_left/your_instance_name_f1/dout1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.964 r  h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.964    h_fltr_1_left/your_instance_name_f1/dout0_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.077     7.041 r  h_fltr_1_left/your_instance_name_f1/dout0__0/P[23]
                         net (fo=1, unplaced)         0.466     7.508    h_fltr_1_left/your_instance_name_f1/dout0__0_n_82
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.619     9.127 r  h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.127    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    10.204 r  h_fltr_1_left/your_instance_name_f1/dout0__2/P[25]
                         net (fo=1, unplaced)         0.466    10.670    h_fltr_1_left/your_instance_name_f1/dout0__2_n_80
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[17])
                                                      1.619    12.289 r  h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[17]
                         net (fo=1, unplaced)         0.000    12.289    h_fltr_1_left/your_instance_name_f1/dout0__3_n_136
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    11.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562    11.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443    12.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083    12.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.443    12.531    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.140    12.671    
                         clock uncertainty           -0.035    12.636    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -0.995    11.641    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -0.649    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (tm3_clk_v0 rise@11.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 9.612ns (90.723%)  route 0.983ns (9.277%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 12.531 - 11.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.669     0.669 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.135    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.228 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.466     1.694    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     4.695 r  h_fltr_1_left/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.745    h_fltr_1_left/your_instance_name_f1/dout1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     5.964 r  h_fltr_1_left/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.964    h_fltr_1_left/your_instance_name_f1/dout0_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.077     7.041 r  h_fltr_1_left/your_instance_name_f1/dout0__0/P[23]
                         net (fo=1, unplaced)         0.466     7.508    h_fltr_1_left/your_instance_name_f1/dout0__0_n_82
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.619     9.127 r  h_fltr_1_left/your_instance_name_f1/dout0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     9.127    h_fltr_1_left/your_instance_name_f1/dout0__1_n_106
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.077    10.204 r  h_fltr_1_left/your_instance_name_f1/dout0__2/P[25]
                         net (fo=1, unplaced)         0.466    10.670    h_fltr_1_left/your_instance_name_f1/dout0__2_n_80
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[18])
                                                      1.619    12.289 r  h_fltr_1_left/your_instance_name_f1/dout0__3/PCOUT[18]
                         net (fo=1, unplaced)         0.000    12.289    h_fltr_1_left/your_instance_name_f1/dout0__3_n_135
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     11.000    11.000 r  
                                                      0.000    11.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    11.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.562    11.562 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.443    12.005    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083    12.088 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=16053, unplaced)     0.443    12.531    h_fltr_1_left/your_instance_name_f1/clk
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.140    12.671    
                         clock uncertainty           -0.035    12.636    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -0.995    11.641    h_fltr_1_left/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -0.649    




