<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="cycloneIII_3c120_niosII_video">
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component" CBX_FILE_NAME="altsyncram_idh1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_4qc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_4qc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_i2d1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_p9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo" CBX_FILE_NAME="scfifo_2c31.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo" CBX_FILE_NAME="scfifo_ru31.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_irc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_tdg1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_n802.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" CBX_FILE_NAME="dcfifo_1tf1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_e5k1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_dqc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_n9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_e5k1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component" CBX_FILE_NAME="altsyncram_7ch1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" CBX_FILE_NAME="dcfifo_u1g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_lvd1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo" CBX_FILE_NAME="scfifo_ja31.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_vdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_e2k1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_l9g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_vdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_n9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_e2k1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_n9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|gmii_mii_mux:gmii_mii_mux_instance|ddr_o:phy_ckgen|altddio_out:altddio_out_component" CBX_FILE_NAME="ddio_out_31f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_4qc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_36f1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n" CBX_FILE_NAME="ddio_bidir_idf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n" CBX_FILE_NAME="ddio_bidir_idf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_n9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_f8g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_6472.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p" CBX_FILE_NAME="ddio_bidir_e4h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p" CBX_FILE_NAME="ddio_bidir_e4h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" CBX_FILE_NAME="dcfifo_8uf1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_lec1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo" CBX_FILE_NAME="scfifo_su31.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|lpm_add_sub:Add17" CBX_FILE_NAME="add_sub_hui.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_n9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo" CBX_FILE_NAME="scfifo_ja31.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_chain:the_lcd_sgdma_chain|descriptor_read_which_resides_within_lcd_sgdma:the_descriptor_read_which_resides_within_lcd_sgdma|descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_lcd_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_auk_ddr_hp_controller_wrapper:ddr2_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo" CBX_FILE_NAME="scfifo_h2f1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_auk_ddr_hp_controller_wrapper:ddr2_sdram_1_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo" CBX_FILE_NAME="scfifo_i2f1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_dqc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo" CBX_FILE_NAME="scfifo_2c31.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_irc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo" CBX_FILE_NAME="scfifo_ja31.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_3jd1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component" CBX_FILE_NAME="altpll_kkl3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component" CBX_FILE_NAME="altpll_5kl3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_vdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" CBX_FILE_NAME="dcfifo_u1g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_2of1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_irc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" CBX_FILE_NAME="mult_add_dfr2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_4ni1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_2ni1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_18g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" CBX_FILE_NAME="mult_add_ffr2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_desc_address_fifo:the_lcd_sgdma_desc_address_fifo|scfifo:lcd_sgdma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_tdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_1_clock_bridge:the_cpu_ddr_1_clock_bridge|cpu_ddr_1_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" CBX_FILE_NAME="dcfifo_u1g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" CBX_FILE_NAME="dcfifo_u1g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_pif1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_26f1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_n9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_t1g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_sdram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" CBX_FILE_NAME="dcfifo_tpg1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_jdg1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram:the_ddr2_sdram|ddr2_sdram_controller_phy:ddr2_sdram_controller_phy_inst|ddr2_sdram_phy:ddr2_sdram_phy_inst|ddr2_sdram_phy_alt_mem_phy:ddr2_sdram_phy_alt_mem_phy_inst|ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo" CBX_FILE_NAME="scfifo_2c31.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_clf1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|ddr2_sdram_1:the_ddr2_sdram_1|ddr2_sdram_1_controller_phy:ddr2_sdram_1_controller_phy_inst|ddr2_sdram_1_phy:ddr2_sdram_1_phy_inst|ddr2_sdram_1_phy_alt_mem_phy:ddr2_sdram_1_phy_alt_mem_phy_inst|ddr2_sdram_1_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_sdram_1_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" CBX_FILE_NAME="dcfifo_1tf1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_p9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_95g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" CBX_FILE_NAME="dcfifo_5tf1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_3c120_niosII_video|cycloneIII_3c120_niosII_video_sopc:cycloneIII_3c120_niosII_video_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_vdg.tdf"/>
	</PROJECT>
</LOG_ROOT>
