AArch64 LB+dmb.stpl+po
"DMB.STdRWPL RfeLP PodRW Rfe"
Cycle=Rfe DMB.STdRWPL RfeLP PodRW
Relax=
Safe=Rfe PodRW DMB.STdRW RfeLP
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DMB.STdRWPL RfeLP PodRW Rfe
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1          ;
 LDR W0,[X1]  | LDR W0,[X1] ;
 DMB ST       | MOV W2,#1   ;
 MOV W2,#1    | STR W2,[X3] ;
 STLR W2,[X3] |             ;
exists
(0:X0=1 /\ 1:X0=1)
