FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.5-S005 (v16-5-13R) 8/23/2011}
"PAGE_NUMBER" = 1;
0"NC";
1"P3V3\g";
2"UN$1$PC036AFMCLPCCONNECTOR$I2$FMCCLK0M2C";
3"UN$1$PC036AFMCLPCCONNECTOR$I2$FMCCLK0M2C$1";
4"P2V5\g";
5"P3V3\g";
6"GND_SIGNAL\g";
7"GND_SIGNAL\g";
8"GND_SIGNAL\g";
9"SDA";
10"SCL";
11"UN$1$24AA025E48$I8$A2";
12"UN$1$24AA025E48$I8$A1";
13"UN$1$24AA025E48$I8$A0";
14"SDA";
15"SCL";
%"GND_SIGNAL"
"1","(0,-3400)","0","standard","I10";
;
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"7;
%"CAPCERSMDCL2"
"1","(-200,-3300)","0","cnpassive","I11";
;
VOLTAGE"16V"
PACK_TYPE"0603"
VALUE"100NF"
CDS_LIB"cnpassive"
SIZE"1"
$LOCATION"C?";
"B <SIZE-1..0>\NAC"
$PN"#"7;
"A <SIZE-1..0>\NAC"
$PN"#"1;
%"RSMD0603"
"2","(-1050,-3050)","1","cnpassive","I12";
;
PACK_TYPE""
TOL""
VALUE"00"
CDS_LIB"cnpassive"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
$LOCATION"R?";
"B <SIZE-1..0>\NAC"13;
"A <SIZE-1..0>\NAC"1;
%"RSMD0603"
"2","(-900,-3050)","1","cnpassive","I13";
;
PACK_TYPE""
TOL""
VALUE"00"
CDS_LIB"cnpassive"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
$LOCATION"R?";
"B <SIZE-1..0>\NAC"12;
"A <SIZE-1..0>\NAC"1;
%"RSMD0603"
"2","(-750,-3050)","1","cnpassive","I14";
;
PACK_TYPE""
TOL""
VALUE"00"
CDS_LIB"cnpassive"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
$LOCATION"R?";
"B <SIZE-1..0>\NAC"11;
"A <SIZE-1..0>\NAC"1;
%"RSMD0603"
"2","(-1050,-2600)","1","cnpassive","I15";
;
PACK_TYPE"1/10W"
TOL"1%"
VALUE"XX"
CDS_LIB"cnpassive"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
$LOCATION"R?";
"B <SIZE-1..0>\NAC"8;
"A <SIZE-1..0>\NAC"13;
%"RSMD0603"
"2","(-900,-2600)","1","cnpassive","I16";
;
PACK_TYPE"1/10W"
TOL"1%"
VALUE"XX"
CDS_LIB"cnpassive"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
$LOCATION"R?";
"B <SIZE-1..0>\NAC"8;
"A <SIZE-1..0>\NAC"12;
%"RSMD0603"
"2","(-750,-2600)","1","cnpassive","I17";
;
PACK_TYPE"1/10W"
TOL"1%"
VALUE"XX"
CDS_LIB"cnpassive"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
$LOCATION"R?";
"B <SIZE-1..0>\NAC"8;
"A <SIZE-1..0>\NAC"11;
%"GND_SIGNAL"
"1","(-1350,-2650)","0","standard","I18";
;
CDS_LIB"standard"
HDL_POWER"GND_SIGNAL"
BODY_TYPE"PLUMBING";
"GND"8;
%"PC036A_FMC_LPC_CONNECTOR"
"1","(4350,-350)","0","fmc_tlu_v1_lib","I2";
;
CDS_LIB"fmc_tlu_v1_lib"
CDS_LMAN_SYM_OUTLINE"-600,725,600,-975"
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee";
"FMC_CLK0_M2C"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"2;
"FMC_CLK0_M2C*"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"3;
"FMC_CLK1_M2C"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"FPGA_TDO"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"GA0"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"GA1"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"GBTCLK0_M2C*"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"GND"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"6;
"IIC_SCL_MAIN"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"15;
"P2V5"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"4;
"P3V3"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"5;
"P12V"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"TRST_L"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"VREF_A_M2C"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_PRSNT_M2C_L"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_TDO"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"0;
"DP0_C2M*"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"DP0_M2C*"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_CLK1_M2C*"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_LA<33..0>"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"0;
"FMC_LA<33..0>*"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"0;
"IIC_SDA_MAIN"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"14;
"FMC_PWR_GOOD_FLASH_RST_B"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"0;
"DP0_C2M"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"DP0_M2C"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"GBTCLK0_M2C"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_TCK_BUF"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_TMS_BUF"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
%"GND_SIGNAL"
"1","(4300,-1600)","0","standard","I3";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"6;
%"P3V3"
"1","(4250,750)","0","cnpower","I4";
;
HDL_POWER"P3V3"
CDS_LIB"cnpower"
BODY_TYPE"PLUMBING"
SIZE"1B";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"5;
%"P2V5"
"1","(4450,750)","0","cnpower","I5";
;
CDS_LIB"cnpower"
SIZE"1B"
HDL_POWER"P2V5"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"4;
%"PLEMO2CI"
"1","(2750,50)","2","cnconnector","I7";
;
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"PX1"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"cnconnector"
$LOCATION"PX1"
POWER_GROUP"GND=GND_SIGNAL"
TYPE"PLEMO2-00B";
"A\nac"
$PN"1"2;
"B\nac"
$PN"2"3;
%"24AA025E48"
"1","(-200,-2950)","0","cnmemory","I8";
;
PACK_TYPE"SOIC"
TYPE"24AA025E48"
CDS_LIB"cnmemory"
CDS_LMAN_SYM_OUTLINE"-150,75,150,-150"
$LOCATION"IC?";
"A2"11;
"A1"12;
"A0"13;
"VCC"1;
"VSS"7;
"SDA"9;
"SCL"10;
%"P3V3"
"1","(-450,-3200)","0","cnpower","I9";
;
CDS_LIB"cnpower"
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"1;
END.
