============================================================
   Tang Dynasty, V4.2.217
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/TD4.2.217/bin/td.exe
   Built at =   10:05:48 Jul 16 2018
   Run by =     Administrator
   Run Date =   Thu Aug  2 19:06:32 2018

   Run on =     USER-20180530KQ
============================================================
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-004 : start command "open_project E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.al"
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/../../src/top.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.256507s wall, 1.404009s user + 0.202801s system = 1.606810s CPU (127.9%)

CMD-006 : used memory is 109 MB, reserved memory is 84 MB, peak memory is 109 MB
CMD-004 : start command "import_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.169.
RUN-001 : Import timing constraints
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v
CMD-004 : start command "elaborate -top top"
VLG-004 : elaborate module top in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(2)
VLG-004 : elaborate module pll in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in D:/TD4.2.217/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in D:/TD4.2.217/arch/ef2_macro.v(2644)
VLG-939 WARNING: port ppm_clk remains unconnected for this instance in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(48)
VLG-004 : elaborate module mcu in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE") in D:/TD4.2.217/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port ppm_clk is not connected on this instance in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/al_ip/mcu.v(48)
VIN-1002 WARNING: net gpio_h0_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(13)
VIN-1002 WARNING: net gpio_h1_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(16)
VIN-1002 WARNING: net gpio_h2_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(19)
VIN-1002 WARNING: net gpio_h3_in does not have a driver in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(22)
RTL-100 : Current top model is top
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file D:/TD4.2.217/license/Anlogic.lic
SNT-300 : SanityCheck: Model "top"
SNT-300 : SanityCheck: Model "mcu"
SNT-300 : SanityCheck: Model "pll"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h0_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(13)
UDR-203 WARNING: the net's pin: pin "gpio_h0_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h1_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(16)
UDR-203 WARNING: the net's pin: pin "gpio_h1_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h2_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(19)
UDR-203 WARNING: the net's pin: pin "gpio_h2_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h3_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(22)
UDR-203 WARNING: the net's pin: pin "gpio_h3_in" in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(47)
RTL-200 WARNING: Using 0 for all undriven pins and nets
LAT-200 WARNING: Found latch in "top", name: "led_reg$0$", d: "gpio_h0_out", q: "led[0]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(58)
LAT-200 WARNING: Found latch in "top", name: "led_reg$1$", d: "gpio_h1_out", q: "led[1]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(59)
LAT-200 WARNING: Found latch in "top", name: "led_reg$2$", d: "gpio_h2_out", q: "led[2]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(60)
LAT-200 WARNING: Found latch in "top", name: "led_reg$3$", d: "gpio_h3_out", q: "led[3]" // E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/src/top.v(61)
FLT-300 : Flatten model top
FLT-300 : Flatten model mcu
FLT-300 : Flatten model pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 75/1 useful/useless nets, 40/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 1 better
OPT-300 : Optimize round 2
RTL-100 : 74/1 useful/useless nets, 39/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_rtl.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0
#MACRO_ADD              1
#MACRO_EQ               4

CMD-004 : start command "read_sdc ../../constrs/ELF2M45.sdc"
CMD-004 : start command "get_ports sys_clk"
CMD-004 : start command "create_clock -name sys_clk -period 40 -waveform 0 20 "
RUN-001 : create_clock: clock name: sys_clk, type: 0, period: 40000, rise: 0, fall 20000.
RUN-001 : Import SDC file ../../constrs/ELF2M45.sdc finished, there are 0 nets kept by constraints.
CMD-004 : start command "read_adc ../../constrs/ELF2M45.adc"
CMD-004 : start command "set_pin_assignment sys_clk  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment sys_rstn  LOCATION = P62;  "
CMD-004 : start command "set_pin_assignment ppm_rstn  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment led[7]  LOCATION = P93;   "
CMD-004 : start command "set_pin_assignment led[6]  LOCATION = P94;   "
CMD-004 : start command "set_pin_assignment led[5]  LOCATION = P95;   "
CMD-004 : start command "set_pin_assignment led[4]  LOCATION = P99;   "
CMD-004 : start command "set_pin_assignment led[3]  LOCATION = P100;   "
CMD-004 : start command "set_pin_assignment led[2]  LOCATION = P103;   "
CMD-004 : start command "set_pin_assignment led[1]  LOCATION = P104;   "
CMD-004 : start command "set_pin_assignment led[0]  LOCATION = P105;   "
CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "map_macro"
RTL-100 : Map 11 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize round 1
RTL-100 : 81/0 useful/useless nets, 47/0 useful/useless insts
RTL-100 : Optimize round 1, 4 better
RTL-100 : Optimize round 2
RTL-100 : 81/0 useful/useless nets, 47/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 157/50 useful/useless nets, 73/25 useful/useless insts
CMD-004 : start command "map"
CMD-004 : start command "start_timer -prepack"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 267, tnet num: 111, tinst num: 71, tnode num: 518, tedge num: 545.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 58 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 111 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
GAT-100 : Mapper mapped 4 instances into 4 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "top" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 106/0 useful/useless nets, 72/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 25 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 0 adder to BLE ...
PAK-BLE-302 : Packed 0 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 4 LUT to BLE ...
PAK-BLE-302 : Packed 4 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (27 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 4 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "top" (AL_USER_NORMAL) with 27/51 primitive instances ...
CLK-302 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk_25m is clkc1 of pll u_pll/pll_inst.
CLK-304 : Net sys_clk_pad is refclk of pll u_pll/pll_inst.
CLK-305 : Net sys_clk_pad is fbclk of pll u_pll/pll_inst.
CLK-309 : Tag rtl::Net clk_25m as clock net
CLK-309 : Tag rtl::Net sys_clk_pad as clock net
CLK-309 : Tag rtl::Net u_pll/clk0_out as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_gate.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                    4   out of   4480    0.09%
#reg                   25   out of   4480    0.56%
#le                    29
  #lut only             4   out of     29   13.79%
  #reg only            25   out of     29   86.21%
  #lut&reg              0   out of     29    0.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   11   out of    109   10.09%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
RUN-001 : There are total 38 instances
RUN-001 : 10 mslices, 11 lslices, 11 pads, 0 brams, 0 dsps
RUN-001 : There are total 87 nets
RUN-001 : 79 nets have 2 pins
RUN-001 : 4 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 198, tnet num: 85, tinst num: 35, tnode num: 257, tedge num: 313.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place"
RUN-001 : Open license file D:/TD4.2.217/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 36 instances, 21 slices, 1 macros(7 instances)
PLC-001 : Start timing update ...
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 85 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.002045s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (763.0%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 9465.2
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1): len = 5319.9, overlap = 0
PLC-004 : Step(2): len = 3489.4, overlap = 0
PLC-004 : Step(3): len = 2665.3, overlap = 0
PLC-004 : Step(4): len = 2185, overlap = 0
PLC-004 : Step(5): len = 1913.7, overlap = 0
PLC-004 : Step(6): len = 1922.4, overlap = 0
PLC-004 : Step(7): len = 1987.9, overlap = 0
PLC-004 : Step(8): len = 1829.1, overlap = 0
PLC-004 : Step(9): len = 1598.7, overlap = 0
PLC-004 : Step(10): len = 1321, overlap = 0
PLC-004 : Step(11): len = 1321.1, overlap = 0
PLC-004 : Step(12): len = 1241.9, overlap = 0
PLC-004 : Step(13): len = 1274.6, overlap = 0
PLC-004 : Step(14): len = 1274.6, overlap = 0
PLC-004 : Step(15): len = 1197.7, overlap = 0
PLC-004 : Step(16): len = 1207.6, overlap = 0
PLC-004 : Step(17): len = 1207.6, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(18): len = 1181.5, overlap = 0.25
PLC-004 : Step(19): len = 1194.3, overlap = 0.5
PLC-004 : Step(20): len = 1237.7, overlap = 0.5
PLC-004 : Step(21): len = 1249.2, overlap = 0.5
PLC-004 : Step(22): len = 1203.1, overlap = 0
PLC-004 : Step(23): len = 1203.1, overlap = 0
PLC-004 : Step(24): len = 1162.9, overlap = 0
PLC-004 : Step(25): len = 1164.2, overlap = 0
PLC-004 : Step(26): len = 1167.3, overlap = 0
PLC-004 : Step(27): len = 1166.3, overlap = 0
PLC-004 : Step(28): len = 1166.3, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 1.07908e-05
PLC-004 : Step(29): len = 1169.5, overlap = 2.25
PLC-004 : Step(30): len = 1169.5, overlap = 2.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 2.15816e-05
PLC-004 : Step(31): len = 1213, overlap = 2
PLC-004 : Step(32): len = 1231.3, overlap = 2
PLC-001 : :::2::: Try harder cell spreading with beta_ = 4.31632e-05
PLC-004 : Step(33): len = 1208.2, overlap = 1.75
PLC-004 : Step(34): len = 1208.2, overlap = 1.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.00140404
PLC-004 : Step(35): len = 1820.5, overlap = 0.75
PLC-004 : Step(36): len = 1829.4, overlap = 0.75
PLC-004 : Step(37): len = 1564.2, overlap = 1.75
PLC-004 : Step(38): len = 1495.5, overlap = 1.5
PLC-004 : Step(39): len = 1491.2, overlap = 1.5
PLC-004 : Step(40): len = 1510.9, overlap = 1.5
PLC-004 : Step(41): len = 1499.2, overlap = 1.5
PLC-004 : Step(42): len = 1490, overlap = 1.25
PLC-004 : Step(43): len = 1455.8, overlap = 1.25
PLC-004 : Step(44): len = 1455.8, overlap = 1.25
PLC-004 : Step(45): len = 1459.7, overlap = 1.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.00280807
PLC-004 : Step(46): len = 1459.8, overlap = 1.25
PLC-004 : Step(47): len = 1461.2, overlap = 1.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00411946
PLC-004 : Step(48): len = 1466.2, overlap = 1.25
PLC-004 : Step(49): len = 1465.8, overlap = 1.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 1467.2, Over = 0
PLC-001 : Final: Len = 1467.2, Over = 0
PLC-001 : Improving timing with driver duplication.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
CMD-004 : start command "route"
RUN-001 : Open license file D:/TD4.2.217/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RTE-301 : End pin swap;  0.002342s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 38 instances
RUN-001 : 10 mslices, 11 lslices, 11 pads, 0 brams, 0 dsps
RUN-001 : There are total 87 nets
RUN-001 : 79 nets have 2 pins
RUN-001 : 4 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 1592, over cnt = 1(0%), over = 1, worst = 1
RTE-302 : len = 1592, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 85 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.011457s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (136.2%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 57% nets. 
RTE-301 : Routed 71% nets. 
RTE-301 : Routed 71% nets. 
RTE-301 : Routed 72% nets. 
RTE-301 : Routed 72% nets. 
RTE-301 : Routed 72% nets. 
RTE-301 : Routed 72% nets. 
RTE-301 : Routed 73% nets. 
RTE-301 :  0.040402s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (154.4%)

RTE-302 : len = 4376, over cnt = 7(0%), over = 7, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.009759s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (159.9%)

RTE-302 : len = 4376, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 4376
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.095736s wall, 1.014007s user + 0.093601s system = 1.107607s CPU (101.1%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.156461s wall, 1.092007s user + 0.093601s system = 1.185608s CPU (102.5%)

CMD-006 : used memory is 178 MB, reserved memory is 138 MB, peak memory is 256 MB
CMD-004 : start command "report_area -io_info -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.area"
standard
IO Statistics
#IO                    11
  #input                3
  #output               8
  #inout                0

Utilization Statistics
#lut                    4   out of   4480    0.09%
#reg                   25   out of   4480    0.56%
#le                    29
  #lut only             4   out of     29   13.79%
  #reg only            25   out of     29   86.21%
  #lut&reg              0   out of     29    0.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   11   out of    109   10.09%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 198, tnet num: 85, tinst num: 35, tnode num: 257, tedge num: 313.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.timing"
TMR-601 : Start to update net delay, extr mode = 6.
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
TMR-601 : Update delay of 85 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$2$_DO.F of inst led_reg$2$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$3$_DO.F of inst led_reg$3$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 6.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
TMR-601 : Start to generate timing report: 
TMR-601 : clock_nets size = 3, clk_num = 1.
TMR-611 WARNING: There is 1 clock net without clock constraint.
TMR-601 : Export timing summary!
TMR-601 : Timing report generated successfully in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.timing, timing summay in E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_phy.tsm. 

CMD-004 : start command "bitgen -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit -version 0X00 -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.svf -svf_comment_on -128 E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c -f E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 38
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 87, pip num: 499
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 126 valid insts, and 1284 bits set as '1'.
BIT-701 : Generate bits file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit.
BIT-701 : Generate svf file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.svf.
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_bk.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_norefresh_bk.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_refresh.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_erase_spi.tde
BIT-701 : Generate tde file E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_readstatus.tde
CMD-005 : finish command "bitgen -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit -version 0X00 -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.svf -svf_comment_on -128 E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c -f E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.btc" in  2.641950s wall, 2.948419s user + 0.062400s system = 3.010819s CPU (114.0%)

CMD-006 : used memory is 188 MB, reserved memory is 147 MB, peak memory is 257 MB
CMD-004 : start command "download -bit E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.417483s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (5.5%)

CMD-006 : used memory is 233 MB, reserved memory is 191 MB, peak memory is 257 MB
CMD-005 : finish command "download -bit E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  2.628911s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (26.1%)

CMD-006 : used memory is 203 MB, reserved memory is 161 MB, peak memory is 257 MB
GUI-001 : Download success!
CMD-004 : start command "download -spd 1 -mode erase_spi"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "program -cable 0 -spd 1"
CMD-004 : start command "set_print_message_level warning"
CMD-004 : start command "set_print_message_level note"
RUN-001 : Erase flash successfully.
CMD-005 : finish command "download -spd 1 -mode erase_spi" in  1.484339s wall, 1.014007s user + 0.015600s system = 1.029607s CPU (69.4%)

CMD-006 : used memory is 203 MB, reserved memory is 161 MB, peak memory is 257 MB
GUI-001 : Erase flash success!
CMD-004 : start command "download -bit E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit"
RUN-001 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.418211s wall, 0.187201s user + 0.046800s system = 0.234002s CPU (16.5%)

CMD-006 : used memory is 231 MB, reserved memory is 188 MB, peak memory is 257 MB
CMD-005 : finish command "download -bit E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo.bit -mode jtag -wait 20 -spd 6 -sec 64 -cable 0" in  2.624553s wall, 0.733205s user + 0.109201s system = 0.842405s CPU (32.1%)

CMD-006 : used memory is 203 MB, reserved memory is 161 MB, peak memory is 257 MB
GUI-001 : Download success!
CMD-004 : start command "download -bit E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0"
RUN-001 : Chip validation success: EF2L45B
CMD-004 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit"
CMD-005 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit" in  1.263255s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (100.0%)

CMD-006 : used memory is 284 MB, reserved memory is 242 MB, peak memory is 287 MB
CMD-004 : start command "program_spief2 -cable 0 -spd 6"
CMD-005 : finish command "program_spief2 -cable 0 -spd 6" in  33.102244s wall, 1.669211s user + 0.187201s system = 1.856412s CPU (5.6%)

CMD-006 : used memory is 285 MB, reserved memory is 244 MB, peak memory is 288 MB
CMD-004 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo.bit"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.430547s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (8.7%)

CMD-006 : used memory is 230 MB, reserved memory is 186 MB, peak memory is 288 MB
CMD-004 : start command "program -cable 0 -spd 1"
CMD-005 : finish command "download -bit E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo.bit -mode program_spi -v -wait 60 -spd 6 -sec 64 -cable 0" in  36.445299s wall, 3.338421s user + 0.280802s system = 3.619223s CPU (9.9%)

CMD-006 : used memory is 204 MB, reserved memory is 161 MB, peak memory is 288 MB
GUI-001 : Download success!
CMD-004 : start command "download -svf E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.487035s wall, 0.343202s user + 0.124801s system = 0.468003s CPU (31.5%)

CMD-006 : used memory is 232 MB, reserved memory is 189 MB, peak memory is 288 MB
CMD-005 : finish command "download -svf E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.633615s wall, 0.499203s user + 0.140401s system = 0.639604s CPU (39.2%)

CMD-006 : used memory is 232 MB, reserved memory is 189 MB, peak memory is 288 MB
GUI-001 : Download success!
CMD-004 : start command "download -svf E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.461122s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (3.2%)

CMD-006 : used memory is 233 MB, reserved memory is 189 MB, peak memory is 288 MB
CMD-005 : finish command "download -svf E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.629204s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (13.4%)

CMD-006 : used memory is 233 MB, reserved memory is 189 MB, peak memory is 288 MB
GUI-001 : Download success!
CMD-004 : start command "download -svf E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo_spi_bk.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_spi_bk.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  11.487875s wall, 1.060807s user + 0.187201s system = 1.248008s CPU (10.9%)

CMD-006 : used memory is 514 MB, reserved memory is 470 MB, peak memory is 514 MB
CMD-005 : finish command "download -svf E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo_spi_bk.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  12.239993s wall, 1.669211s user + 0.327602s system = 1.996813s CPU (16.3%)

CMD-006 : used memory is 514 MB, reserved memory is 470 MB, peak memory is 514 MB
GUI-001 : Download success!
CMD-004 : start command "download -svf E:\ELF2_SOC\trunk\Basic_Demo\RESET_Demo\TD\project\demo\demo_refresh.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf E:/ELF2_SOC/trunk/Basic_Demo/RESET_Demo/TD/project/demo/demo_refresh.svf"
CMD-004 : start command "program -cable 0 -spd 6"
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "program -spd 6 -cable 0"
CMD-004 : start command "program -spd 6 -cable 0"
CMD-004 : start command "program -spd 1 -cable 0"
CMD-004 : start command "program -spd 6 -cable 0"
CMD-004 : start command "program -spd 6 -cable 0"
CMD-004 : start command "program -spd 6 -cable 0"
CMD-004 : start command "program -spd 6 -cable 0"
CMD-004 : start command "program -spd 6 -cable 0"
CMD-004 : start command "program -spd 6 -cable 0"
