{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644191228814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644191228836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 06 18:47:08 2022 " "Processing started: Sun Feb 06 18:47:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644191228836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191228836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V_processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V_processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191228836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644191230503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644191230504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "../../Lab4_Msim/hdl/cmp.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191303012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191303012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/ltu32.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/ltu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ltu32 " "Found entity 1: ltu32" {  } { { "../../Lab4_Msim/hdl/ltu32.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/ltu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191303138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191303138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/sll32.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/sll32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll32 " "Found entity 1: sll32" {  } { { "../../Lab4_Msim/hdl/sll32.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/sll32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191303256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191303256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/sft32.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/sft32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sft32 " "Found entity 1: sft32" {  } { { "../../Lab4_Msim/hdl/sft32.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/sft32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191303376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191303376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/rca.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca " "Found entity 1: rca" {  } { { "../../Lab4_Msim/hdl/rca.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/rca.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191303694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191303694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/lt32.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/lt32.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt32 " "Found entity 1: lt32" {  } { { "../../Lab4_Msim/hdl/lt32.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/lt32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191303823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191303823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../Lab4_Msim/hdl/fullAdder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191303935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191303935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/fastadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/fastadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fastAdd " "Found entity 1: fastAdd" {  } { { "../../Lab4_Msim/hdl/fastAdd.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/fastAdd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191304025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191304025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/carryselecadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/carryselecadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 carrySelectAdder " "Found entity 1: carrySelectAdder" {  } { { "../../Lab4_Msim/hdl/carrySelecAdder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/carrySelecAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191304128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191304128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "../../Lab4_Msim/hdl/addSub.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/addSub.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191304242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191304242 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \")\" alu.v(27) " "Verilog HDL syntax error at alu.v(27) near text: \"wire\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../hdl/alu.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/alu.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1644191304341 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu alu.v(1) " "Ignored design unit \"alu\" at alu.v(1) due to previous errors" {  } { { "../hdl/alu.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/alu.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1644191304346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/alu.v 0 0 " "Found 0 design units, including 0 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191304355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../hdl/Processor.sv" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191304448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191304448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/instructiondecoder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/instructiondecoder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder_tb " "Found entity 1: InstructionDecoder_tb" {  } { { "../hdl/InstructionDecoder_tb.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191304548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191304548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../hdl/RegisterFile.sv" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191304687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191304687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/magicmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/magicmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MagicMemory " "Found entity 1: MagicMemory" {  } { { "../hdl/MagicMemory.sv" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/MagicMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191304828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191304828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/instructionexecuter.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/instructionexecuter.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionExecuter " "Found entity 1: InstructionExecuter" {  } { { "../hdl/InstructionExecuter.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionExecuter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191304936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191304936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "../hdl/InstructionDecoder.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191305054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191305054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab6/hdl/alubr.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab6/hdl/alubr.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluBr " "Found entity 1: aluBr" {  } { { "../hdl/aluBr.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab6/hdl/aluBr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191305138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191305138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/addsub_fastadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/addsub_fastadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub_fastAdd " "Found entity 1: addSub_fastAdd" {  } { { "../../Lab4_Msim/hdl/addSub_fastAdd.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/addSub_fastAdd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191305232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191305232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/6.004/labs resueltos/lab4_msim/hdl/barrelrshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/6.004/labs resueltos/lab4_msim/hdl/barrelrshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrelRShift " "Found entity 1: barrelRShift" {  } { { "../../Lab4_Msim/hdl/barrelRShift.v" "" { Text "G:/My Drive/6.004/Labs resueltos/Lab4_Msim/hdl/barrelRShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644191305322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191305322 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644191307817 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 06 18:48:27 2022 " "Processing ended: Sun Feb 06 18:48:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644191307817 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644191307817 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644191307817 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644191307817 ""}
