Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 676ca8d2b8e44ac19321c5a0a020090f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Laborator-CN/pipeLine/pipeLine.srcs/sources_1/new/pipeline.v:17]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Laborator-CN/pipeLine/pipeLine.srcs/sources_1/new/pipeline.v:19]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Laborator-CN/pipeLine/pipeLine.srcs/sources_1/new/pipeline.v:21]
WARNING: [VRFC 10-3091] actual bit length 67 differs from formal bit length 5 for port 'inp' [D:/Laborator-CN/pipeLine/pipeLine.srcs/sources_1/new/pipeline.v:17]
WARNING: [VRFC 10-3091] actual bit length 98 differs from formal bit length 5 for port 'inp' [D:/Laborator-CN/pipeLine/pipeLine.srcs/sources_1/new/pipeline.v:19]
WARNING: [VRFC 10-3091] actual bit length 129 differs from formal bit length 5 for port 'inp' [D:/Laborator-CN/pipeLine/pipeLine.srcs/sources_1/new/pipeline.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.registru
Compiling module xil_defaultlib.inmultire
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.minus
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.simulare
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare_behav
