

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Aug 10 13:49:01 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution4
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  508|  508|  509|  509|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_dct_dct_2d_fu_167     |dct_dct_2d     |  373|  373|  373|  373|   none  |
        |grp_dct_read_data_fu_196  |dct_read_data  |   66|   66|   66|   66|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      42|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      8|     951|     507|
|Memory           |        1|      -|     256|      16|
|Multiplexer      |        -|      -|       -|      69|
|Register         |        -|      -|      36|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      8|    1243|     634|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+-----+-----+
    |         Instance         |     Module    | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+---------------+---------+-------+-----+-----+
    |grp_dct_dct_2d_fu_167     |dct_dct_2d     |        2|      8|  923|  453|
    |grp_dct_read_data_fu_196  |dct_read_data  |        0|      0|   28|   54|
    +--------------------------+---------------+---------+-------+-----+-----+
    |Total                     |               |        2|      8|  951|  507|
    +--------------------------+---------------+---------+-------+-----+-----+

    * Memory: 
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |         Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+
    |buf_2d_in_0_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_1_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_2_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_3_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_4_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_5_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_6_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_7_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_out_U   |dct_dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                        |        1| 256|  16|   128|  144|     9|         2048|
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_307_p2                    |     +    |      0|  0|   4|           1|           4|
    |indvar_flatten_next_fu_224_p2  |     +    |      0|  0|   7|           7|           1|
    |p_addr2_fu_290_p2              |     +    |      0|  0|   8|           8|           8|
    |r3_fu_244_p2                   |     +    |      0|  0|   4|           1|           4|
    |tmp_9_i_fu_301_p2              |     +    |      0|  0|   6|           6|           6|
    |c_i_mid2_fu_236_p3             |  Select  |      0|  0|   4|           1|           1|
    |r_i_mid2_fu_250_p3             |  Select  |      0|  0|   4|           1|           4|
    |exitcond_flatten_fu_218_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_i5_fu_230_p2          |   icmp   |      0|  0|   2|           4|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  42|          36|          41|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          7|    1|          7|
    |buf_2d_in_0_address0    |   3|          3|    3|          9|
    |buf_2d_in_0_ce0         |   1|          3|    1|          3|
    |buf_2d_in_0_we0         |   1|          2|    1|          2|
    |buf_2d_in_1_address0    |   3|          3|    3|          9|
    |buf_2d_in_1_ce0         |   1|          3|    1|          3|
    |buf_2d_in_1_we0         |   1|          2|    1|          2|
    |buf_2d_in_2_address0    |   3|          3|    3|          9|
    |buf_2d_in_2_ce0         |   1|          3|    1|          3|
    |buf_2d_in_2_we0         |   1|          2|    1|          2|
    |buf_2d_in_3_address0    |   3|          3|    3|          9|
    |buf_2d_in_3_ce0         |   1|          3|    1|          3|
    |buf_2d_in_3_we0         |   1|          2|    1|          2|
    |buf_2d_in_4_address0    |   3|          3|    3|          9|
    |buf_2d_in_4_ce0         |   1|          3|    1|          3|
    |buf_2d_in_4_we0         |   1|          2|    1|          2|
    |buf_2d_in_5_address0    |   3|          3|    3|          9|
    |buf_2d_in_5_ce0         |   1|          3|    1|          3|
    |buf_2d_in_5_we0         |   1|          2|    1|          2|
    |buf_2d_in_6_address0    |   3|          3|    3|          9|
    |buf_2d_in_6_ce0         |   1|          3|    1|          3|
    |buf_2d_in_6_we0         |   1|          2|    1|          2|
    |buf_2d_in_7_address0    |   3|          3|    3|          9|
    |buf_2d_in_7_ce0         |   1|          3|    1|          3|
    |buf_2d_in_7_we0         |   1|          2|    1|          2|
    |buf_2d_out_address0     |   6|          3|    6|         18|
    |buf_2d_out_ce0          |   1|          3|    1|          3|
    |buf_2d_out_we0          |   1|          2|    1|          2|
    |c_i_reg_156             |   4|          2|    4|          8|
    |indvar_flatten_reg_134  |   7|          2|    7|         14|
    |input_r_ce0             |   1|          2|    1|          2|
    |r_i_phi_fu_149_p4       |   4|          2|    4|          8|
    |r_i_reg_145             |   4|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  69|         89|   69|        182|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  6|   0|    6|          0|
    |ap_reg_ppiten_pp0_it0                           |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |  1|   0|    1|          0|
    |c_i_reg_156                                     |  4|   0|    4|          0|
    |exitcond_flatten_reg_317                        |  1|   0|    1|          0|
    |grp_dct_dct_2d_fu_167_ap_start_ap_start_reg     |  1|   0|    1|          0|
    |grp_dct_read_data_fu_196_ap_start_ap_start_reg  |  1|   0|    1|          0|
    |indvar_flatten_reg_134                          |  7|   0|    7|          0|
    |r_i_mid2_reg_326                                |  4|   0|    4|          0|
    |r_i_reg_145                                     |  4|   0|    4|          0|
    |tmp_9_i_reg_336                                 |  6|   0|    6|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 36|   0|   36|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

